[12:56:06.315] <TB2>     INFO: *** Welcome to pxar ***
[12:56:06.315] <TB2>     INFO: *** Today: 2016/08/15
[12:56:06.322] <TB2>     INFO: *** Version: b2a7-dirty
[12:56:06.322] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C15.dat
[12:56:06.323] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:56:06.323] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//defaultMaskFile.dat
[12:56:06.323] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters_C15.dat
[12:56:06.401] <TB2>     INFO:         clk: 4
[12:56:06.401] <TB2>     INFO:         ctr: 4
[12:56:06.401] <TB2>     INFO:         sda: 19
[12:56:06.401] <TB2>     INFO:         tin: 9
[12:56:06.401] <TB2>     INFO:         level: 15
[12:56:06.401] <TB2>     INFO:         triggerdelay: 0
[12:56:06.401] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:56:06.401] <TB2>     INFO: Log level: DEBUG
[12:56:06.411] <TB2>     INFO: Found DTB DTB_WWXLHF
[12:56:06.418] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[12:56:06.422] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[12:56:06.424] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[12:56:07.982] <TB2>     INFO: DUT info: 
[12:56:07.982] <TB2>     INFO: The DUT currently contains the following objects:
[12:56:07.982] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:56:07.982] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[12:56:07.982] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[12:56:07.983] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:56:07.983] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.983] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:56:07.984] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:56:07.985] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:56:07.986] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:56:07.987] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:56:07.989] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28495872
[12:56:07.989] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xec0f90
[12:56:07.989] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xe35770
[12:56:07.989] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7ff9c1d94010
[12:56:07.989] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7ff9c7fff510
[12:56:07.989] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28561408 fPxarMemory = 0x7ff9c1d94010
[12:56:07.990] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 375.4mA
[12:56:07.992] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[12:56:07.992] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[12:56:07.992] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:56:08.393] <TB2>     INFO: enter 'restricted' command line mode
[12:56:08.393] <TB2>     INFO: enter test to run
[12:56:08.393] <TB2>     INFO:   test: FPIXTest no parameter change
[12:56:08.393] <TB2>     INFO:   running: fpixtest
[12:56:08.393] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:56:08.396] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:56:08.396] <TB2>     INFO: ######################################################################
[12:56:08.396] <TB2>     INFO: PixTestFPIXTest::doTest()
[12:56:08.396] <TB2>     INFO: ######################################################################
[12:56:08.400] <TB2>     INFO: ######################################################################
[12:56:08.400] <TB2>     INFO: PixTestPretest::doTest()
[12:56:08.400] <TB2>     INFO: ######################################################################
[12:56:08.403] <TB2>     INFO:    ----------------------------------------------------------------------
[12:56:08.403] <TB2>     INFO:    PixTestPretest::programROC() 
[12:56:08.403] <TB2>     INFO:    ----------------------------------------------------------------------
[12:56:26.424] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:56:26.424] <TB2>     INFO: IA differences per ROC:  18.5 17.7 19.3 17.7 18.5 20.1 17.7 18.5 19.3 19.3 17.7 18.5 17.7 20.9 18.5 17.7
[12:56:26.497] <TB2>     INFO:    ----------------------------------------------------------------------
[12:56:26.497] <TB2>     INFO:    PixTestPretest::checkIdig() 
[12:56:26.497] <TB2>     INFO:    ----------------------------------------------------------------------
[12:56:27.750] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[12:56:28.252] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[12:56:28.753] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[12:56:29.255] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[12:56:29.756] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[12:56:30.258] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[12:56:30.760] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[12:56:31.261] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[12:56:31.763] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[12:56:32.265] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[12:56:32.768] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[12:56:33.269] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[12:56:33.771] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[12:56:34.273] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[12:56:34.777] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[12:56:35.279] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[12:56:35.533] <TB2>     INFO: Idig [mA/ROC]: 2.4 1.6 1.6 1.6 1.6 1.6 2.4 1.6 2.4 2.4 1.6 2.4 1.6 2.4 1.6 2.4 
[12:56:35.533] <TB2>     INFO: Test took 9039 ms.
[12:56:35.533] <TB2>     INFO: PixTestPretest::checkIdig() done.
[12:56:35.568] <TB2>     INFO:    ----------------------------------------------------------------------
[12:56:35.568] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:56:35.569] <TB2>     INFO:    ----------------------------------------------------------------------
[12:56:35.673] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[12:56:35.774] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.9188 mA
[12:56:35.875] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.3188 mA
[12:56:35.977] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 24.7188 mA
[12:56:36.078] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  85 Ia 23.9188 mA
[12:56:36.179] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.9188 mA
[12:56:36.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.1188 mA
[12:56:36.382] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  83 Ia 24.7188 mA
[12:56:36.483] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  80 Ia 23.9188 mA
[12:56:36.584] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.1188 mA
[12:56:36.684] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  83 Ia 25.5188 mA
[12:56:36.785] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  75 Ia 23.1188 mA
[12:56:36.886] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  80 Ia 24.7188 mA
[12:56:36.987] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  77 Ia 23.1188 mA
[12:56:37.088] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  82 Ia 24.7188 mA
[12:56:37.188] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  79 Ia 23.9188 mA
[12:56:37.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.7188 mA
[12:56:37.391] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  75 Ia 23.9188 mA
[12:56:37.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.1188 mA
[12:56:37.593] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  83 Ia 24.7188 mA
[12:56:37.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 23.9188 mA
[12:56:37.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.1188 mA
[12:56:37.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  83 Ia 24.7188 mA
[12:56:37.997] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  80 Ia 23.9188 mA
[12:56:38.099] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[12:56:38.200] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.9188 mA
[12:56:38.301] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.1188 mA
[12:56:38.402] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  83 Ia 24.7188 mA
[12:56:38.503] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  80 Ia 23.9188 mA
[12:56:38.604] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.1188 mA
[12:56:38.705] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  83 Ia 24.7188 mA
[12:56:38.805] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  80 Ia 24.7188 mA
[12:56:38.906] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  77 Ia 23.1188 mA
[12:56:39.007] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  82 Ia 24.7188 mA
[12:56:39.108] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  79 Ia 23.9188 mA
[12:56:39.210] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.3188 mA
[12:56:39.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 24.7188 mA
[12:56:39.412] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  85 Ia 23.9188 mA
[12:56:39.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 25.5188 mA
[12:56:39.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  70 Ia 23.9188 mA
[12:56:39.715] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[12:56:39.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  83 Ia 24.7188 mA
[12:56:39.917] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  80 Ia 23.9188 mA
[12:56:40.019] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.3188 mA
[12:56:40.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  88 Ia 24.7188 mA
[12:56:40.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  85 Ia 24.7188 mA
[12:56:40.322] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 23.9188 mA
[12:56:40.356] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[12:56:40.356] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[12:56:40.356] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[12:56:40.356] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  80
[12:56:40.356] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  79
[12:56:40.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  75
[12:56:40.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  80
[12:56:40.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  80
[12:56:40.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[12:56:40.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[12:56:40.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  80
[12:56:40.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  79
[12:56:40.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  85
[12:56:40.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  70
[12:56:40.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  80
[12:56:40.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  82
[12:56:42.191] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[12:56:42.191] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3
[12:56:42.227] <TB2>     INFO:    ----------------------------------------------------------------------
[12:56:42.227] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[12:56:42.227] <TB2>     INFO:    ----------------------------------------------------------------------
[12:56:42.364] <TB2>     INFO: Expecting 231680 events.
[12:56:50.508] <TB2>     INFO: 231680 events read in total (7427ms).
[12:56:50.656] <TB2>     INFO: Test took 8426ms.
[12:56:50.857] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 91 and Delta(CalDel) = 63
[12:56:50.861] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 100 and Delta(CalDel) = 60
[12:56:50.865] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 84 and Delta(CalDel) = 60
[12:56:50.869] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 104 and Delta(CalDel) = 60
[12:56:50.874] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 96 and Delta(CalDel) = 56
[12:56:50.877] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 106 and Delta(CalDel) = 59
[12:56:50.881] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 79 and Delta(CalDel) = 64
[12:56:50.885] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 93 and Delta(CalDel) = 62
[12:56:50.889] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 60
[12:56:50.893] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 64
[12:56:50.896] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 59
[12:56:50.900] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 66 and Delta(CalDel) = 61
[12:56:50.908] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 62
[12:56:50.911] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 107 and Delta(CalDel) = 64
[12:56:50.915] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 111 and Delta(CalDel) = 57
[12:56:50.919] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 61
[12:56:50.960] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:56:50.001] <TB2>     INFO:    ----------------------------------------------------------------------
[12:56:50.001] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:56:50.001] <TB2>     INFO:    ----------------------------------------------------------------------
[12:56:51.137] <TB2>     INFO: Expecting 231680 events.
[12:56:59.240] <TB2>     INFO: 231680 events read in total (7388ms).
[12:56:59.246] <TB2>     INFO: Test took 8240ms.
[12:56:59.269] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[12:56:59.585] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 28.5
[12:56:59.588] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30
[12:56:59.592] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[12:56:59.596] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[12:56:59.599] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29.5
[12:56:59.603] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 32
[12:56:59.607] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[12:56:59.611] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[12:56:59.614] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 31.5
[12:56:59.618] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[12:56:59.622] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[12:56:59.626] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31.5
[12:56:59.629] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[12:56:59.633] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[12:56:59.637] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31
[12:56:59.677] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:56:59.677] <TB2>     INFO: CalDel:      144   118   121   122   114   131   138   144   122   156   123   144   126   143   113   129
[12:56:59.677] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:56:59.681] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C0.dat
[12:56:59.681] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C1.dat
[12:56:59.681] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C2.dat
[12:56:59.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C3.dat
[12:56:59.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C4.dat
[12:56:59.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C5.dat
[12:56:59.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C6.dat
[12:56:59.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C7.dat
[12:56:59.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C8.dat
[12:56:59.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C9.dat
[12:56:59.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C10.dat
[12:56:59.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C11.dat
[12:56:59.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C12.dat
[12:56:59.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C13.dat
[12:56:59.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C14.dat
[12:56:59.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C15.dat
[12:56:59.683] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:56:59.683] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:56:59.683] <TB2>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[12:56:59.683] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:56:59.770] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:56:59.770] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:56:59.770] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:56:59.770] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:56:59.773] <TB2>     INFO: ######################################################################
[12:56:59.773] <TB2>     INFO: PixTestTiming::doTest()
[12:56:59.773] <TB2>     INFO: ######################################################################
[12:56:59.773] <TB2>     INFO:    ----------------------------------------------------------------------
[12:56:59.773] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[12:56:59.773] <TB2>     INFO:    ----------------------------------------------------------------------
[12:56:59.773] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:57:01.673] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:57:03.948] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:57:06.222] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:57:08.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:57:10.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:57:13.059] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:57:15.336] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:57:17.610] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:57:19.132] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:57:20.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:57:22.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:57:23.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:57:25.213] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:57:26.732] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:57:28.251] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:57:29.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:57:31.291] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:57:32.811] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:57:34.333] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:57:35.853] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:57:37.373] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:57:38.895] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:57:40.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:57:41.939] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:57:54.485] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:58:06.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:58:19.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:58:31.951] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:58:43.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:58:56.051] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:59:08.571] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:59:20.284] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:59:32.780] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:59:44.443] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:59:56.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:00:09.455] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:00:21.878] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:00:34.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:00:46.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:00:59.186] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:01:01.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:01:02.979] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:01:04.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:01:06.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:01:07.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:01:09.064] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:01:10.585] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:01:12.105] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:01:14.386] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:01:16.659] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:01:18.933] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:01:21.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:01:23.482] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:01:25.757] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:01:28.038] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:01:30.311] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:01:32.585] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:01:34.858] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:01:37.132] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:01:39.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:01:41.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:01:43.956] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:01:46.236] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:01:48.511] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:01:50.785] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:01:53.058] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:01:55.334] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:01:57.608] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:01:59.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:02:02.155] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:02:04.428] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:02:06.705] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:02:08.981] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:02:11.255] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:02:13.529] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:02:15.802] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:02:18.078] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:02:20.351] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:02:22.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:02:24.898] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:02:26.420] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:02:27.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:02:29.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:02:30.978] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:02:32.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:02:34.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:02:35.537] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:02:37.057] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:02:38.579] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:02:40.100] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:02:41.622] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:02:43.143] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:02:44.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:02:46.184] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:02:48.833] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:02:50.354] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:02:51.874] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:02:53.399] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:02:54.920] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:02:56.440] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:02:57.960] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:02:59.483] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:03:01.005] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:03:02.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:03:04.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:03:06.324] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:03:07.845] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:03:09.367] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:03:10.887] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:03:12.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:03:13.927] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:03:15.447] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:03:17.721] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:03:19.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:03:22.270] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:03:24.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:03:26.817] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:03:29.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:03:31.364] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:03:33.637] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:03:35.912] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:03:38.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:03:40.461] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:03:42.736] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:03:45.010] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:03:47.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:03:49.556] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:03:52.214] <TB2>     INFO: TBM Phase Settings: 236
[13:03:52.214] <TB2>     INFO: 400MHz Phase: 3
[13:03:52.214] <TB2>     INFO: 160MHz Phase: 7
[13:03:52.214] <TB2>     INFO: Functional Phase Area: 3
[13:03:52.217] <TB2>     INFO: Test took 412444 ms.
[13:03:52.217] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:03:52.217] <TB2>     INFO:    ----------------------------------------------------------------------
[13:03:52.217] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:03:52.217] <TB2>     INFO:    ----------------------------------------------------------------------
[13:03:52.217] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:03:53.359] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:03:56.759] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:04:00.160] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:04:03.561] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:04:06.961] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:04:10.361] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:04:13.760] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:04:17.160] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:04:18.681] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:04:20.201] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:04:21.721] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:04:23.241] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:04:24.760] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:04:26.281] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:04:27.801] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:04:29.322] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:04:30.842] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:04:32.362] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:04:33.882] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:04:36.155] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:04:38.428] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:04:39.948] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:04:41.471] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:04:42.991] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:04:44.512] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:04:46.032] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:04:47.555] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:04:49.828] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:04:52.105] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:04:53.624] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:04:55.145] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:04:56.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:04:58.187] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:04:59.706] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:05:01.226] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:05:03.499] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:05:05.772] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:05:07.292] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:05:08.811] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:05:10.334] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:05:11.854] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:05:13.374] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:05:14.894] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:05:17.168] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:05:19.441] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:05:20.963] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:05:22.485] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:05:24.006] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:05:25.526] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:05:27.045] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:05:28.564] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:05:30.839] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:05:33.112] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:05:34.634] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:05:36.154] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:05:37.676] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:05:39.196] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:05:40.717] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:05:42.237] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:05:43.756] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:05:45.278] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:05:46.797] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:05:48.318] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:05:50.220] <TB2>     INFO: ROC Delay Settings: 227
[13:05:50.220] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:05:50.220] <TB2>     INFO: ROC Port 0 Delay: 3
[13:05:50.220] <TB2>     INFO: ROC Port 1 Delay: 4
[13:05:50.220] <TB2>     INFO: Functional ROC Area: 2
[13:05:50.223] <TB2>     INFO: Test took 118006 ms.
[13:05:50.223] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:05:50.223] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:50.223] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:05:50.223] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:51.364] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4028 4028 4028 4028 4029 4028 4028 4029 e062 c000 a101 80b1 4029 4029 4028 4028 4029 4029 4028 4028 e062 c000 
[13:05:51.364] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4028 4028 4029 4028 4029 4028 4029 4028 e022 c000 a102 80c0 4028 4028 4029 4029 4029 4028 4028 4028 e022 c000 
[13:05:51.364] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4029 4029 4029 4029 4028 4029 402b 4028 e022 c000 a103 8000 4028 4028 4028 4029 4028 4028 4028 4028 e022 c000 
[13:05:51.364] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:06:05.545] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:05.545] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:06:19.667] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:19.667] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:06:33.851] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:33.851] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:06:48.130] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:48.130] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:07:02.413] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:02.413] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:07:16.537] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:16.537] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:07:30.550] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:30.550] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:07:44.765] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:44.765] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:07:58.828] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:58.828] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:08:12.936] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:08:13.316] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:08:13.329] <TB2>     INFO: Decoding statistics:
[13:08:13.329] <TB2>     INFO:   General information:
[13:08:13.329] <TB2>     INFO: 	 16bit words read:         240000000
[13:08:13.329] <TB2>     INFO: 	 valid events total:       20000000
[13:08:13.329] <TB2>     INFO: 	 empty events:             20000000
[13:08:13.329] <TB2>     INFO: 	 valid events with pixels: 0
[13:08:13.329] <TB2>     INFO: 	 valid pixel hits:         0
[13:08:13.329] <TB2>     INFO:   Event errors: 	           0
[13:08:13.329] <TB2>     INFO: 	 start marker:             0
[13:08:13.329] <TB2>     INFO: 	 stop marker:              0
[13:08:13.329] <TB2>     INFO: 	 overflow:                 0
[13:08:13.329] <TB2>     INFO: 	 invalid 5bit words:       0
[13:08:13.329] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:08:13.329] <TB2>     INFO:   TBM errors: 		           0
[13:08:13.329] <TB2>     INFO: 	 flawed TBM headers:       0
[13:08:13.329] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:08:13.329] <TB2>     INFO: 	 event ID mismatches:      0
[13:08:13.329] <TB2>     INFO:   ROC errors: 		           0
[13:08:13.329] <TB2>     INFO: 	 missing ROC header(s):    0
[13:08:13.329] <TB2>     INFO: 	 misplaced readback start: 0
[13:08:13.329] <TB2>     INFO:   Pixel decoding errors:	   0
[13:08:13.329] <TB2>     INFO: 	 pixel data incomplete:    0
[13:08:13.329] <TB2>     INFO: 	 pixel address:            0
[13:08:13.329] <TB2>     INFO: 	 pulse height fill bit:    0
[13:08:13.329] <TB2>     INFO: 	 buffer corruption:        0
[13:08:13.329] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:13.329] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:08:13.329] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:13.329] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:13.329] <TB2>     INFO:    Read back bit status: 1
[13:08:13.329] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:13.329] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:13.329] <TB2>     INFO:    Timings are good!
[13:08:13.329] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:13.329] <TB2>     INFO: Test took 143106 ms.
[13:08:13.330] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:08:13.330] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:08:13.330] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:08:13.330] <TB2>     INFO: PixTestTiming::doTest took 673560 ms.
[13:08:13.330] <TB2>     INFO: PixTestTiming::doTest() done
[13:08:13.330] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:08:13.330] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:08:13.330] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:08:13.330] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:08:13.330] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:08:13.331] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:08:13.331] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:08:13.683] <TB2>     INFO: ######################################################################
[13:08:13.683] <TB2>     INFO: PixTestAlive::doTest()
[13:08:13.683] <TB2>     INFO: ######################################################################
[13:08:13.687] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:13.687] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:08:13.687] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:13.688] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:08:14.034] <TB2>     INFO: Expecting 41600 events.
[13:08:18.097] <TB2>     INFO: 41600 events read in total (3347ms).
[13:08:18.097] <TB2>     INFO: Test took 4409ms.
[13:08:18.105] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:08:18.105] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:08:18.105] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:08:18.479] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:08:18.479] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:08:18.480] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:08:18.483] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:18.483] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:08:18.483] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:18.485] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:08:18.833] <TB2>     INFO: Expecting 41600 events.
[13:08:21.804] <TB2>     INFO: 41600 events read in total (2256ms).
[13:08:21.804] <TB2>     INFO: Test took 3319ms.
[13:08:21.804] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:08:21.804] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:08:21.804] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:08:21.804] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:08:22.210] <TB2>     INFO: PixTestAlive::maskTest() done
[13:08:22.210] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:08:22.214] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:22.214] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:08:22.214] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:22.216] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:08:22.560] <TB2>     INFO: Expecting 41600 events.
[13:08:26.650] <TB2>     INFO: 41600 events read in total (3375ms).
[13:08:26.651] <TB2>     INFO: Test took 4435ms.
[13:08:26.659] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:08:26.659] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:08:26.659] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:08:27.040] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:08:27.040] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:08:27.040] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:08:27.040] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:08:27.051] <TB2>     INFO: ######################################################################
[13:08:27.051] <TB2>     INFO: PixTestTrim::doTest()
[13:08:27.051] <TB2>     INFO: ######################################################################
[13:08:27.054] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:27.054] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:08:27.054] <TB2>     INFO:    ----------------------------------------------------------------------
[13:08:27.138] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:08:27.139] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:08:27.230] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:08:27.230] <TB2>     INFO:     run 1 of 1
[13:08:27.230] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:08:27.573] <TB2>     INFO: Expecting 5025280 events.
[13:09:13.336] <TB2>     INFO: 1426888 events read in total (45048ms).
[13:09:58.048] <TB2>     INFO: 2837944 events read in total (89760ms).
[13:10:42.834] <TB2>     INFO: 4261392 events read in total (134546ms).
[13:11:06.986] <TB2>     INFO: 5025280 events read in total (158698ms).
[13:11:07.026] <TB2>     INFO: Test took 159796ms.
[13:11:07.082] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:11:07.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:11:08.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:11:09.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:11:11.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:11:12.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:11:14.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:11:15.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:11:16.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:11:18.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:11:19.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:11:20.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:11:21.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:11:23.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:11:24.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:11:25.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:11:27.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:11:28.712] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293957632
[13:11:28.718] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4528 minThrLimit = 98.4414 minThrNLimit = 119.339 -> result = 98.4528 -> 98
[13:11:28.718] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2998 minThrLimit = 99.2865 minThrNLimit = 120.255 -> result = 99.2998 -> 99
[13:11:28.719] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5435 minThrLimit = 96.5327 minThrNLimit = 122.592 -> result = 96.5435 -> 96
[13:11:28.719] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7269 minThrLimit = 99.7142 minThrNLimit = 121.096 -> result = 99.7269 -> 99
[13:11:28.720] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.517 minThrLimit = 102.481 minThrNLimit = 124.29 -> result = 102.517 -> 102
[13:11:28.720] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8079 minThrLimit = 98.8027 minThrNLimit = 121.819 -> result = 98.8079 -> 98
[13:11:28.721] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9603 minThrLimit = 90.9457 minThrNLimit = 107.917 -> result = 90.9603 -> 90
[13:11:28.721] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9491 minThrLimit = 97.937 minThrNLimit = 116.513 -> result = 97.9491 -> 97
[13:11:28.722] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8311 minThrLimit = 92.7518 minThrNLimit = 112.22 -> result = 92.8311 -> 92
[13:11:28.722] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4336 minThrLimit = 90.4191 minThrNLimit = 111.859 -> result = 90.4336 -> 90
[13:11:28.723] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.9307 minThrLimit = 82.9253 minThrNLimit = 103.958 -> result = 82.9307 -> 82
[13:11:28.723] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.5504 minThrLimit = 84.4436 minThrNLimit = 103.594 -> result = 84.5504 -> 84
[13:11:28.724] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.405 minThrLimit = 104.383 minThrNLimit = 124.293 -> result = 104.405 -> 104
[13:11:28.724] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3365 minThrLimit = 96.3345 minThrNLimit = 118.443 -> result = 96.3365 -> 96
[13:11:28.725] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.368 minThrLimit = 103.336 minThrNLimit = 130.661 -> result = 103.368 -> 103
[13:11:28.725] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.53 minThrLimit = 101.426 minThrNLimit = 120.94 -> result = 101.53 -> 101
[13:11:28.725] <TB2>     INFO: ROC 0 VthrComp = 98
[13:11:28.725] <TB2>     INFO: ROC 1 VthrComp = 99
[13:11:28.725] <TB2>     INFO: ROC 2 VthrComp = 96
[13:11:28.725] <TB2>     INFO: ROC 3 VthrComp = 99
[13:11:28.725] <TB2>     INFO: ROC 4 VthrComp = 102
[13:11:28.725] <TB2>     INFO: ROC 5 VthrComp = 98
[13:11:28.726] <TB2>     INFO: ROC 6 VthrComp = 90
[13:11:28.726] <TB2>     INFO: ROC 7 VthrComp = 97
[13:11:28.726] <TB2>     INFO: ROC 8 VthrComp = 92
[13:11:28.726] <TB2>     INFO: ROC 9 VthrComp = 90
[13:11:28.726] <TB2>     INFO: ROC 10 VthrComp = 82
[13:11:28.726] <TB2>     INFO: ROC 11 VthrComp = 84
[13:11:28.726] <TB2>     INFO: ROC 12 VthrComp = 104
[13:11:28.726] <TB2>     INFO: ROC 13 VthrComp = 96
[13:11:28.726] <TB2>     INFO: ROC 14 VthrComp = 103
[13:11:28.727] <TB2>     INFO: ROC 15 VthrComp = 101
[13:11:28.727] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:11:28.727] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:11:28.746] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:11:28.746] <TB2>     INFO:     run 1 of 1
[13:11:28.746] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:11:29.095] <TB2>     INFO: Expecting 5025280 events.
[13:12:05.494] <TB2>     INFO: 888504 events read in total (35684ms).
[13:12:41.113] <TB2>     INFO: 1775376 events read in total (71303ms).
[13:13:17.040] <TB2>     INFO: 2661688 events read in total (107231ms).
[13:13:51.857] <TB2>     INFO: 3539128 events read in total (142047ms).
[13:14:26.832] <TB2>     INFO: 4411600 events read in total (177023ms).
[13:14:51.976] <TB2>     INFO: 5025280 events read in total (202166ms).
[13:14:52.054] <TB2>     INFO: Test took 203309ms.
[13:14:52.237] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:52.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:14:54.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:14:55.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:14:57.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:14:58.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:15:00.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:15:02.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:15:03.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:15:05.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:15:06.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:15:08.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:15:09.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:15:11.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:15:13.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:15:14.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:15:16.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:15:17.747] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244789248
[13:15:17.751] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.0264 for pixel 3/16 mean/min/max = 45.8848/31.7378/60.0317
[13:15:17.751] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.2386 for pixel 12/76 mean/min/max = 44.4125/31.5503/57.2748
[13:15:17.752] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.3739 for pixel 19/1 mean/min/max = 44.3706/32.2767/56.4645
[13:15:17.752] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.4097 for pixel 0/15 mean/min/max = 44.8153/32.188/57.4425
[13:15:17.752] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.9997 for pixel 0/3 mean/min/max = 46.755/32.47/61.0401
[13:15:17.753] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.4619 for pixel 24/66 mean/min/max = 45.4963/32.3302/58.6624
[13:15:17.753] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.2353 for pixel 29/0 mean/min/max = 46.9649/34.6928/59.237
[13:15:17.753] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.5129 for pixel 12/9 mean/min/max = 46.4089/32.2863/60.5314
[13:15:17.754] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.0666 for pixel 13/0 mean/min/max = 46.8808/33.2937/60.468
[13:15:17.754] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.5627 for pixel 15/28 mean/min/max = 44.971/34.3784/55.5637
[13:15:17.754] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.8956 for pixel 23/22 mean/min/max = 45.9579/32.8806/59.0352
[13:15:17.755] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.2813 for pixel 25/6 mean/min/max = 44.9801/32.6395/57.3207
[13:15:17.755] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.4974 for pixel 27/74 mean/min/max = 47.2458/33.8086/60.6831
[13:15:17.755] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.3566 for pixel 24/2 mean/min/max = 46.4121/31.2844/61.5398
[13:15:17.756] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.3602 for pixel 5/3 mean/min/max = 44.3938/32.0404/56.7472
[13:15:17.756] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.3196 for pixel 0/4 mean/min/max = 45.8704/32.3839/59.3569
[13:15:17.756] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:15:17.888] <TB2>     INFO: Expecting 411648 events.
[13:15:25.556] <TB2>     INFO: 411648 events read in total (6953ms).
[13:15:25.562] <TB2>     INFO: Expecting 411648 events.
[13:15:33.142] <TB2>     INFO: 411648 events read in total (6915ms).
[13:15:33.153] <TB2>     INFO: Expecting 411648 events.
[13:15:40.793] <TB2>     INFO: 411648 events read in total (6979ms).
[13:15:40.804] <TB2>     INFO: Expecting 411648 events.
[13:15:48.395] <TB2>     INFO: 411648 events read in total (6933ms).
[13:15:48.410] <TB2>     INFO: Expecting 411648 events.
[13:15:56.012] <TB2>     INFO: 411648 events read in total (6941ms).
[13:15:56.027] <TB2>     INFO: Expecting 411648 events.
[13:16:03.659] <TB2>     INFO: 411648 events read in total (6970ms).
[13:16:03.677] <TB2>     INFO: Expecting 411648 events.
[13:16:11.330] <TB2>     INFO: 411648 events read in total (6999ms).
[13:16:11.350] <TB2>     INFO: Expecting 411648 events.
[13:16:18.963] <TB2>     INFO: 411648 events read in total (6959ms).
[13:16:18.985] <TB2>     INFO: Expecting 411648 events.
[13:16:26.522] <TB2>     INFO: 411648 events read in total (6883ms).
[13:16:26.546] <TB2>     INFO: Expecting 411648 events.
[13:16:34.181] <TB2>     INFO: 411648 events read in total (6980ms).
[13:16:34.208] <TB2>     INFO: Expecting 411648 events.
[13:16:41.894] <TB2>     INFO: 411648 events read in total (7043ms).
[13:16:41.924] <TB2>     INFO: Expecting 411648 events.
[13:16:49.584] <TB2>     INFO: 411648 events read in total (7022ms).
[13:16:49.617] <TB2>     INFO: Expecting 411648 events.
[13:16:57.250] <TB2>     INFO: 411648 events read in total (6996ms).
[13:16:57.283] <TB2>     INFO: Expecting 411648 events.
[13:17:04.904] <TB2>     INFO: 411648 events read in total (6985ms).
[13:17:04.943] <TB2>     INFO: Expecting 411648 events.
[13:17:12.485] <TB2>     INFO: 411648 events read in total (6908ms).
[13:17:12.526] <TB2>     INFO: Expecting 411648 events.
[13:17:20.143] <TB2>     INFO: 411648 events read in total (6986ms).
[13:17:20.184] <TB2>     INFO: Test took 122428ms.
[13:17:20.680] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5812 < 35 for itrim+1 = 115; old thr = 34.6585 ... break
[13:17:20.710] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2255 < 35 for itrim = 99; old thr = 34.519 ... break
[13:17:20.749] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2921 < 35 for itrim = 95; old thr = 34.1931 ... break
[13:17:20.776] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5342 < 35 for itrim = 94; old thr = 33.5585 ... break
[13:17:20.804] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2712 < 35 for itrim = 101; old thr = 34.5576 ... break
[13:17:20.843] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.6236 < 35 for itrim+1 = 100; old thr = 34.3577 ... break
[13:17:20.875] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7139 < 35 for itrim+1 = 95; old thr = 34.8279 ... break
[13:17:20.904] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9864 < 35 for itrim+1 = 96; old thr = 34.4488 ... break
[13:17:20.921] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0389 < 35 for itrim = 95; old thr = 34.9244 ... break
[13:17:20.958] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0075 < 35 for itrim = 105; old thr = 34.3194 ... break
[13:17:20.998] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5463 < 35 for itrim+1 = 114; old thr = 34.9541 ... break
[13:17:21.035] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5673 < 35 for itrim+1 = 103; old thr = 34.6356 ... break
[13:17:21.072] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.348 < 35 for itrim = 117; old thr = 33.1738 ... break
[13:17:21.102] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1272 < 35 for itrim = 105; old thr = 34.2521 ... break
[13:17:21.137] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0465 < 35 for itrim = 93; old thr = 34.7054 ... break
[13:17:21.162] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2699 < 35 for itrim = 98; old thr = 33.7695 ... break
[13:17:21.242] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:17:21.252] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:17:21.253] <TB2>     INFO:     run 1 of 1
[13:17:21.253] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:17:21.598] <TB2>     INFO: Expecting 5025280 events.
[13:17:57.706] <TB2>     INFO: 870184 events read in total (35393ms).
[13:18:33.139] <TB2>     INFO: 1739664 events read in total (70826ms).
[13:19:08.789] <TB2>     INFO: 2608672 events read in total (106477ms).
[13:19:43.777] <TB2>     INFO: 3467856 events read in total (141464ms).
[13:20:18.718] <TB2>     INFO: 4322280 events read in total (176405ms).
[13:20:47.822] <TB2>     INFO: 5025280 events read in total (205509ms).
[13:20:47.909] <TB2>     INFO: Test took 206656ms.
[13:20:48.105] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:48.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:20:50.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:20:51.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:20:53.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:20:54.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:20:56.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:20:57.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:20:59.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:21:00.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:21:02.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:21:03.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:21:05.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:21:06.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:21:08.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:21:10.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:21:11.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:21:13.118] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273223680
[13:21:13.120] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.381331 .. 255.000000
[13:21:13.196] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:21:13.207] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:21:13.208] <TB2>     INFO:     run 1 of 1
[13:21:13.208] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:21:13.553] <TB2>     INFO: Expecting 8253440 events.
[13:21:47.411] <TB2>     INFO: 813152 events read in total (33144ms).
[13:22:21.486] <TB2>     INFO: 1626360 events read in total (67219ms).
[13:22:55.794] <TB2>     INFO: 2439912 events read in total (101527ms).
[13:23:29.649] <TB2>     INFO: 3253312 events read in total (135382ms).
[13:24:04.061] <TB2>     INFO: 4066888 events read in total (169794ms).
[13:24:38.301] <TB2>     INFO: 4879616 events read in total (204034ms).
[13:25:11.909] <TB2>     INFO: 5691256 events read in total (237642ms).
[13:25:46.260] <TB2>     INFO: 6502360 events read in total (271993ms).
[13:26:19.329] <TB2>     INFO: 7312336 events read in total (305062ms).
[13:26:53.614] <TB2>     INFO: 8122328 events read in total (339347ms).
[13:26:59.438] <TB2>     INFO: 8253440 events read in total (345171ms).
[13:26:59.564] <TB2>     INFO: Test took 346356ms.
[13:26:59.885] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:00.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:27:02.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:27:04.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:27:06.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:27:08.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:27:10.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:27:12.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:27:14.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:27:16.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:27:18.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:27:20.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:27:22.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:27:24.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:27:26.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:27:28.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:27:29.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:27:31.835] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244936704
[13:27:31.916] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.827621 .. 47.127159
[13:27:31.990] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 57 (-1/-1) hits flags = 528 (plus default)
[13:27:31.001] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:27:31.001] <TB2>     INFO:     run 1 of 1
[13:27:31.001] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:27:32.344] <TB2>     INFO: Expecting 1697280 events.
[13:28:13.367] <TB2>     INFO: 1127768 events read in total (40309ms).
[13:28:34.307] <TB2>     INFO: 1697280 events read in total (61249ms).
[13:28:34.324] <TB2>     INFO: Test took 62323ms.
[13:28:34.362] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:34.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:35.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:36.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:37.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:38.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:39.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:40.417] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:41.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:42.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:43.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:44.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:28:45.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:46.320] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:47.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:48.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:49.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:50.253] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299548672
[13:28:50.333] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.113059 .. 44.311879
[13:28:50.408] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:28:50.419] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:28:50.419] <TB2>     INFO:     run 1 of 1
[13:28:50.419] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:50.761] <TB2>     INFO: Expecting 1431040 events.
[13:29:32.183] <TB2>     INFO: 1116512 events read in total (40707ms).
[13:29:43.257] <TB2>     INFO: 1431040 events read in total (51782ms).
[13:29:43.280] <TB2>     INFO: Test took 52862ms.
[13:29:43.318] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:43.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:44.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:45.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:46.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:47.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:48.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:49.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:50.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:51.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:52.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:53.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:54.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:54.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:55.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:56.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:57.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:58.827] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275783680
[13:29:58.908] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.072841 .. 44.311879
[13:29:58.984] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:29:58.995] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:29:58.995] <TB2>     INFO:     run 1 of 1
[13:29:58.995] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:59.338] <TB2>     INFO: Expecting 1364480 events.
[13:30:40.494] <TB2>     INFO: 1100488 events read in total (40442ms).
[13:30:50.989] <TB2>     INFO: 1364480 events read in total (50937ms).
[13:30:50.003] <TB2>     INFO: Test took 52008ms.
[13:30:51.038] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:51.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:30:52.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:30:53.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:30:54.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:30:55.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:30:56.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:30:57.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:30:58.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:30:59.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:31:00.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:31:01.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:31:02.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:03.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:04.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:05.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:06.310] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:07.270] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244936704
[13:31:07.355] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:31:07.355] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:31:07.366] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:31:07.366] <TB2>     INFO:     run 1 of 1
[13:31:07.366] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:31:07.716] <TB2>     INFO: Expecting 1364480 events.
[13:31:48.189] <TB2>     INFO: 1075072 events read in total (39758ms).
[13:31:59.053] <TB2>     INFO: 1364480 events read in total (50623ms).
[13:31:59.078] <TB2>     INFO: Test took 51713ms.
[13:31:59.124] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:59.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:32:00.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:32:01.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:32:02.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:32:03.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:04.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:05.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:06.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:07.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:07.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:08.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:09.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:10.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:11.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:12.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:13.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:32:14.819] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254341120
[13:32:14.855] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C0.dat
[13:32:14.856] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C1.dat
[13:32:14.856] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C2.dat
[13:32:14.856] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C3.dat
[13:32:14.856] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C4.dat
[13:32:14.856] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C5.dat
[13:32:14.856] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C6.dat
[13:32:14.856] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C7.dat
[13:32:14.857] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C8.dat
[13:32:14.857] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C9.dat
[13:32:14.857] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C10.dat
[13:32:14.857] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C11.dat
[13:32:14.857] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C12.dat
[13:32:14.857] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C13.dat
[13:32:14.857] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C14.dat
[13:32:14.857] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C15.dat
[13:32:14.857] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C0.dat
[13:32:14.865] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C1.dat
[13:32:14.873] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C2.dat
[13:32:14.880] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C3.dat
[13:32:14.887] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C4.dat
[13:32:14.895] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C5.dat
[13:32:14.902] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C6.dat
[13:32:14.909] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C7.dat
[13:32:14.917] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C8.dat
[13:32:14.924] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C9.dat
[13:32:14.931] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C10.dat
[13:32:14.938] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C11.dat
[13:32:14.945] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C12.dat
[13:32:14.953] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C13.dat
[13:32:14.960] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C14.dat
[13:32:14.967] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C15.dat
[13:32:14.974] <TB2>     INFO: PixTestTrim::trimTest() done
[13:32:14.974] <TB2>     INFO: vtrim:     115  99  95  94 101 100  95  96  95 105 114 103 117 105  93  98 
[13:32:14.974] <TB2>     INFO: vthrcomp:   98  99  96  99 102  98  90  97  92  90  82  84 104  96 103 101 
[13:32:14.974] <TB2>     INFO: vcal mean:  34.97  34.91  34.93  34.97  34.97  34.94  34.96  34.95  35.01  34.97  34.95  34.92  34.97  34.98  34.95  34.93 
[13:32:14.974] <TB2>     INFO: vcal RMS:    0.87   0.90   0.80   0.82   0.87   0.82   0.82   0.85   0.86   0.77   0.83   0.81   0.90   0.88   0.79   1.02 
[13:32:14.974] <TB2>     INFO: bits mean:   9.71  10.18   9.83   9.66   8.76   9.50   8.85   9.36   8.38   9.32   9.66   9.74   9.23   9.29   9.54   9.48 
[13:32:14.974] <TB2>     INFO: bits RMS:    2.63   2.51   2.63   2.72   2.90   2.70   2.53   2.69   2.93   2.48   2.54   2.57   2.48   2.85   2.78   2.67 
[13:32:14.986] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:14.986] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:32:14.986] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:14.989] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:32:14.989] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:32:14.999] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:32:14.999] <TB2>     INFO:     run 1 of 1
[13:32:14.999] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:15.342] <TB2>     INFO: Expecting 4160000 events.
[13:33:03.101] <TB2>     INFO: 1177985 events read in total (47044ms).
[13:33:49.317] <TB2>     INFO: 2341840 events read in total (93260ms).
[13:34:34.161] <TB2>     INFO: 3490785 events read in total (138104ms).
[13:35:00.812] <TB2>     INFO: 4160000 events read in total (164755ms).
[13:35:00.874] <TB2>     INFO: Test took 165876ms.
[13:35:00.995] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:01.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:35:03.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:35:05.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:35:06.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:35:08.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:35:10.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:35:12.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:35:14.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:16.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:18.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:20.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:22.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:23.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:25.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:27.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:29.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:31.404] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244948992
[13:35:31.405] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:35:31.481] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:35:31.481] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 184 (-1/-1) hits flags = 528 (plus default)
[13:35:31.492] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:35:31.492] <TB2>     INFO:     run 1 of 1
[13:35:31.493] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:31.837] <TB2>     INFO: Expecting 3848000 events.
[13:36:19.326] <TB2>     INFO: 1175480 events read in total (46774ms).
[13:37:05.841] <TB2>     INFO: 2334930 events read in total (93289ms).
[13:37:51.197] <TB2>     INFO: 3481975 events read in total (138646ms).
[13:38:06.055] <TB2>     INFO: 3848000 events read in total (153503ms).
[13:38:06.119] <TB2>     INFO: Test took 154626ms.
[13:38:06.238] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:06.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:08.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:10.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:11.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:13.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:15.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:17.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:19.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:20.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:22.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:24.561] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:26.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:28.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:30.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:31.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:33.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:35.441] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352440320
[13:38:35.442] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:38:35.516] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:38:35.516] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[13:38:35.527] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:38:35.527] <TB2>     INFO:     run 1 of 1
[13:38:35.527] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:35.875] <TB2>     INFO: Expecting 3577600 events.
[13:39:24.593] <TB2>     INFO: 1224890 events read in total (48004ms).
[13:40:12.442] <TB2>     INFO: 2429285 events read in total (95853ms).
[13:40:58.820] <TB2>     INFO: 3577600 events read in total (142232ms).
[13:40:58.882] <TB2>     INFO: Test took 143356ms.
[13:40:58.986] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:59.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:00.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:02.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:04.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:06.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:08.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:09.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:11.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:13.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:15.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:17.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:18.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:20.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:22.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:24.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:26.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:27.895] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311291904
[13:41:27.896] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:41:27.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:41:27.969] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[13:41:27.982] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:41:27.982] <TB2>     INFO:     run 1 of 1
[13:41:27.982] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:28.326] <TB2>     INFO: Expecting 3556800 events.
[13:42:17.006] <TB2>     INFO: 1228830 events read in total (47965ms).
[13:43:04.564] <TB2>     INFO: 2436655 events read in total (95523ms).
[13:43:48.529] <TB2>     INFO: 3556800 events read in total (139488ms).
[13:43:48.634] <TB2>     INFO: Test took 140653ms.
[13:43:48.743] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:48.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:50.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:52.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:54.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:56.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:57.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:59.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:01.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:02.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:04.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:06.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:08.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:09.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:11.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:13.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:15.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:16.787] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264736768
[13:44:16.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:44:16.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:44:16.862] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[13:44:16.873] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:44:16.873] <TB2>     INFO:     run 1 of 1
[13:44:16.873] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:17.216] <TB2>     INFO: Expecting 3556800 events.
[13:45:05.078] <TB2>     INFO: 1228890 events read in total (47148ms).
[13:45:52.941] <TB2>     INFO: 2436640 events read in total (95011ms).
[13:46:37.680] <TB2>     INFO: 3556800 events read in total (139751ms).
[13:46:37.742] <TB2>     INFO: Test took 140870ms.
[13:46:37.837] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:38.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:39.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:41.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:43.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:45.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:46.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:48.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:50.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:52.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:54.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:56.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:57.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:59.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:01.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:03.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:04.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:06.561] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246603776
[13:47:06.562] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.514, thr difference RMS: 1.28821
[13:47:06.562] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.8025, thr difference RMS: 1.66484
[13:47:06.562] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.68484, thr difference RMS: 1.62172
[13:47:06.562] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.2095, thr difference RMS: 1.56999
[13:47:06.562] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.7588, thr difference RMS: 1.19695
[13:47:06.563] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.95763, thr difference RMS: 1.7411
[13:47:06.563] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.8665, thr difference RMS: 1.77401
[13:47:06.563] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.3133, thr difference RMS: 1.29432
[13:47:06.563] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.00586, thr difference RMS: 1.93855
[13:47:06.563] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.83828, thr difference RMS: 1.59211
[13:47:06.564] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.79998, thr difference RMS: 1.34502
[13:47:06.564] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.816, thr difference RMS: 1.39091
[13:47:06.564] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.2565, thr difference RMS: 1.29514
[13:47:06.564] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.88153, thr difference RMS: 1.87989
[13:47:06.564] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.1789, thr difference RMS: 1.2865
[13:47:06.565] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.7006, thr difference RMS: 1.27836
[13:47:06.565] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.4129, thr difference RMS: 1.32189
[13:47:06.565] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.7779, thr difference RMS: 1.69704
[13:47:06.565] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.7566, thr difference RMS: 1.62433
[13:47:06.565] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.2496, thr difference RMS: 1.58449
[13:47:06.566] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.7715, thr difference RMS: 1.21629
[13:47:06.566] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.95108, thr difference RMS: 1.79157
[13:47:06.566] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.86875, thr difference RMS: 1.78136
[13:47:06.566] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.3294, thr difference RMS: 1.29769
[13:47:06.566] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.9456, thr difference RMS: 1.95209
[13:47:06.567] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.75814, thr difference RMS: 1.5801
[13:47:06.567] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.73324, thr difference RMS: 1.33239
[13:47:06.567] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.71519, thr difference RMS: 1.36078
[13:47:06.567] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.3182, thr difference RMS: 1.28949
[13:47:06.567] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.83561, thr difference RMS: 1.90306
[13:47:06.568] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.2042, thr difference RMS: 1.285
[13:47:06.568] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.8386, thr difference RMS: 1.27751
[13:47:06.568] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.2666, thr difference RMS: 1.28805
[13:47:06.568] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.8735, thr difference RMS: 1.69318
[13:47:06.568] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.87822, thr difference RMS: 1.60877
[13:47:06.569] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.3668, thr difference RMS: 1.58558
[13:47:06.569] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.9084, thr difference RMS: 1.23111
[13:47:06.569] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.0322, thr difference RMS: 1.78366
[13:47:06.569] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.9825, thr difference RMS: 1.77523
[13:47:06.569] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.4308, thr difference RMS: 1.28736
[13:47:06.570] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.05124, thr difference RMS: 1.9459
[13:47:06.570] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.7443, thr difference RMS: 1.57413
[13:47:06.570] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.74623, thr difference RMS: 1.31642
[13:47:06.570] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.67254, thr difference RMS: 1.3596
[13:47:06.570] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.4202, thr difference RMS: 1.28863
[13:47:06.570] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.9112, thr difference RMS: 1.90752
[13:47:06.571] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.2531, thr difference RMS: 1.31134
[13:47:06.571] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.0454, thr difference RMS: 1.26324
[13:47:06.571] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.2464, thr difference RMS: 1.27935
[13:47:06.571] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.8889, thr difference RMS: 1.68918
[13:47:06.572] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.95781, thr difference RMS: 1.62369
[13:47:06.572] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.4683, thr difference RMS: 1.55652
[13:47:06.572] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.9933, thr difference RMS: 1.20939
[13:47:06.572] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.0889, thr difference RMS: 1.77654
[13:47:06.572] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.011, thr difference RMS: 1.78503
[13:47:06.573] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.5403, thr difference RMS: 1.28753
[13:47:06.573] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.05494, thr difference RMS: 1.96148
[13:47:06.573] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.72869, thr difference RMS: 1.56414
[13:47:06.573] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.64234, thr difference RMS: 1.31474
[13:47:06.573] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.56638, thr difference RMS: 1.35443
[13:47:06.574] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.4948, thr difference RMS: 1.27405
[13:47:06.574] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.92279, thr difference RMS: 1.90574
[13:47:06.574] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.2811, thr difference RMS: 1.27064
[13:47:06.574] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.2295, thr difference RMS: 1.26345
[13:47:06.677] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[13:47:06.681] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2319 seconds
[13:47:06.682] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:47:07.394] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:47:07.394] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:47:07.399] <TB2>     INFO: ######################################################################
[13:47:07.400] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[13:47:07.400] <TB2>     INFO: ######################################################################
[13:47:07.400] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:07.400] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:47:07.400] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:07.400] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:47:07.413] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:47:07.413] <TB2>     INFO:     run 1 of 1
[13:47:07.413] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:07.759] <TB2>     INFO: Expecting 59072000 events.
[13:47:36.871] <TB2>     INFO: 1073200 events read in total (28397ms).
[13:48:05.115] <TB2>     INFO: 2141800 events read in total (56641ms).
[13:48:33.821] <TB2>     INFO: 3211000 events read in total (85347ms).
[13:49:02.529] <TB2>     INFO: 4281600 events read in total (114055ms).
[13:49:31.131] <TB2>     INFO: 5349800 events read in total (142657ms).
[13:49:59.943] <TB2>     INFO: 6418800 events read in total (171469ms).
[13:50:28.609] <TB2>     INFO: 7491600 events read in total (200135ms).
[13:50:57.292] <TB2>     INFO: 8560200 events read in total (228818ms).
[13:51:26.041] <TB2>     INFO: 9629800 events read in total (257567ms).
[13:51:54.724] <TB2>     INFO: 10700800 events read in total (286250ms).
[13:52:23.461] <TB2>     INFO: 11769400 events read in total (314987ms).
[13:52:52.257] <TB2>     INFO: 12839400 events read in total (343783ms).
[13:53:21.082] <TB2>     INFO: 13910400 events read in total (372608ms).
[13:53:49.931] <TB2>     INFO: 14978800 events read in total (401457ms).
[13:54:18.681] <TB2>     INFO: 16049000 events read in total (430207ms).
[13:54:47.504] <TB2>     INFO: 17120200 events read in total (459030ms).
[13:55:16.187] <TB2>     INFO: 18188400 events read in total (487713ms).
[13:55:44.902] <TB2>     INFO: 19258400 events read in total (516428ms).
[13:56:13.735] <TB2>     INFO: 20328600 events read in total (545261ms).
[13:56:42.384] <TB2>     INFO: 21396800 events read in total (573910ms).
[13:57:11.280] <TB2>     INFO: 22466800 events read in total (602806ms).
[13:57:40.240] <TB2>     INFO: 23538000 events read in total (631766ms).
[13:58:09.087] <TB2>     INFO: 24605800 events read in total (660613ms).
[13:58:37.858] <TB2>     INFO: 25673400 events read in total (689384ms).
[13:59:06.666] <TB2>     INFO: 26745400 events read in total (718192ms).
[13:59:35.546] <TB2>     INFO: 27814200 events read in total (747072ms).
[14:00:04.344] <TB2>     INFO: 28882800 events read in total (775870ms).
[14:00:33.069] <TB2>     INFO: 29954800 events read in total (804595ms).
[14:01:01.940] <TB2>     INFO: 31023200 events read in total (833466ms).
[14:01:30.789] <TB2>     INFO: 32091600 events read in total (862315ms).
[14:01:59.743] <TB2>     INFO: 33162600 events read in total (891269ms).
[14:02:28.680] <TB2>     INFO: 34232200 events read in total (920206ms).
[14:02:57.576] <TB2>     INFO: 35300000 events read in total (949102ms).
[14:03:26.392] <TB2>     INFO: 36371200 events read in total (977918ms).
[14:03:55.202] <TB2>     INFO: 37440800 events read in total (1006728ms).
[14:04:23.879] <TB2>     INFO: 38509000 events read in total (1035405ms).
[14:04:52.693] <TB2>     INFO: 39580000 events read in total (1064219ms).
[14:05:21.333] <TB2>     INFO: 40649200 events read in total (1092859ms).
[14:05:50.047] <TB2>     INFO: 41717400 events read in total (1121573ms).
[14:06:18.710] <TB2>     INFO: 42786600 events read in total (1150236ms).
[14:06:47.495] <TB2>     INFO: 43857600 events read in total (1179021ms).
[14:07:16.177] <TB2>     INFO: 44925600 events read in total (1207703ms).
[14:07:44.766] <TB2>     INFO: 45993400 events read in total (1236292ms).
[14:08:13.436] <TB2>     INFO: 47064400 events read in total (1264962ms).
[14:08:42.105] <TB2>     INFO: 48133400 events read in total (1293631ms).
[14:09:10.789] <TB2>     INFO: 49201400 events read in total (1322315ms).
[14:09:39.446] <TB2>     INFO: 50271000 events read in total (1350972ms).
[14:10:08.059] <TB2>     INFO: 51341200 events read in total (1379585ms).
[14:10:36.724] <TB2>     INFO: 52408800 events read in total (1408250ms).
[14:11:05.256] <TB2>     INFO: 53476800 events read in total (1436782ms).
[14:11:33.620] <TB2>     INFO: 54547600 events read in total (1465146ms).
[14:12:02.051] <TB2>     INFO: 55616200 events read in total (1493577ms).
[14:12:30.421] <TB2>     INFO: 56683800 events read in total (1521947ms).
[14:12:58.980] <TB2>     INFO: 57751600 events read in total (1550506ms).
[14:13:27.434] <TB2>     INFO: 58823400 events read in total (1578960ms).
[14:13:34.340] <TB2>     INFO: 59072000 events read in total (1585866ms).
[14:13:34.361] <TB2>     INFO: Test took 1586948ms.
[14:13:34.424] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:34.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:34.600] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:35.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:35.782] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:36.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:36.973] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:38.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:38.141] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:39.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:39.297] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:40.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:40.476] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:41.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:41.657] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:42.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:42.836] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:44.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:44.025] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:45.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:45.203] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:46.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:46.397] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:47.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:47.590] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:48.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:48.760] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:49.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:49.943] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:51.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:51.121] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:52.300] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:52.300] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:53.489] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 494047232
[14:13:53.518] <TB2>     INFO: PixTestScurves::scurves() done 
[14:13:53.518] <TB2>     INFO: Vcal mean:  35.12  34.99  35.05  35.07  35.10  35.01  35.11  35.07  35.13  35.09  35.08  35.00  35.07  35.08  35.02  35.07 
[14:13:53.518] <TB2>     INFO: Vcal RMS:    0.76   0.80   0.68   0.69   0.76   0.71   0.71   0.74   0.74   0.65   0.74   0.67   0.76   0.75   0.68   0.92 
[14:13:53.519] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:13:53.595] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:13:53.595] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:13:53.595] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:13:53.595] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:13:53.595] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:13:53.595] <TB2>     INFO: ######################################################################
[14:13:53.595] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:13:53.595] <TB2>     INFO: ######################################################################
[14:13:53.599] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:13:53.943] <TB2>     INFO: Expecting 41600 events.
[14:13:58.050] <TB2>     INFO: 41600 events read in total (3378ms).
[14:13:58.051] <TB2>     INFO: Test took 4452ms.
[14:13:58.059] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:58.059] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:13:58.059] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:13:58.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 31, 62] has eff 0/10
[14:13:58.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 31, 62]
[14:13:58.069] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:13:58.069] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:13:58.069] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:13:58.069] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:13:58.408] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:13:58.753] <TB2>     INFO: Expecting 41600 events.
[14:14:02.915] <TB2>     INFO: 41600 events read in total (3447ms).
[14:14:02.916] <TB2>     INFO: Test took 4507ms.
[14:14:02.924] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:02.924] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:14:02.924] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:14:02.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.866
[14:14:02.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[14:14:02.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.721
[14:14:02.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 169
[14:14:02.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.24
[14:14:02.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[14:14:02.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.493
[14:14:02.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:14:02.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.636
[14:14:02.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[14:14:02.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.569
[14:14:02.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:14:02.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.996
[14:14:02.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[14:14:02.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.643
[14:14:02.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:14:02.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.83
[14:14:02.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:14:02.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.792
[14:14:02.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[14:14:02.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.03
[14:14:02.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[14:14:02.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.571
[14:14:02.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 190
[14:14:02.931] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.627
[14:14:02.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 177
[14:14:02.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.044
[14:14:02.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 167
[14:14:02.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.927
[14:14:02.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,51] phvalue 178
[14:14:02.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.563
[14:14:02.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 190
[14:14:02.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:14:02.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:14:02.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:14:03.012] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:14:03.363] <TB2>     INFO: Expecting 41600 events.
[14:14:07.520] <TB2>     INFO: 41600 events read in total (3442ms).
[14:14:07.526] <TB2>     INFO: Test took 4514ms.
[14:14:07.534] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:07.534] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:14:07.534] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:14:07.538] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:14:07.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 58minph_roc = 4
[14:14:07.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8908
[14:14:07.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 72
[14:14:07.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8562
[14:14:07.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 69
[14:14:07.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0725
[14:14:07.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 72
[14:14:07.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7456
[14:14:07.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,25] phvalue 73
[14:14:07.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5747
[14:14:07.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,50] phvalue 63
[14:14:07.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4625
[14:14:07.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 82
[14:14:07.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9143
[14:14:07.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 72
[14:14:07.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9462
[14:14:07.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,67] phvalue 78
[14:14:07.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8284
[14:14:07.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 67
[14:14:07.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8229
[14:14:07.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[14:14:07.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.3149
[14:14:07.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 73
[14:14:07.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.0369
[14:14:07.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 93
[14:14:07.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9825
[14:14:07.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 72
[14:14:07.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1129
[14:14:07.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[14:14:07.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.3674
[14:14:07.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 74
[14:14:07.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.0963
[14:14:07.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 90
[14:14:07.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[14:14:07.939] <TB2>     INFO: Expecting 2560 events.
[14:14:08.900] <TB2>     INFO: 2560 events read in total (246ms).
[14:14:08.901] <TB2>     INFO: Test took 1358ms.
[14:14:08.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:08.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 1 1
[14:14:09.408] <TB2>     INFO: Expecting 2560 events.
[14:14:10.368] <TB2>     INFO: 2560 events read in total (245ms).
[14:14:10.368] <TB2>     INFO: Test took 1467ms.
[14:14:10.368] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:10.368] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 2 2
[14:14:10.875] <TB2>     INFO: Expecting 2560 events.
[14:14:11.834] <TB2>     INFO: 2560 events read in total (243ms).
[14:14:11.834] <TB2>     INFO: Test took 1466ms.
[14:14:11.834] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:11.835] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 25, 3 3
[14:14:12.352] <TB2>     INFO: Expecting 2560 events.
[14:14:13.313] <TB2>     INFO: 2560 events read in total (243ms).
[14:14:13.313] <TB2>     INFO: Test took 1478ms.
[14:14:13.314] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:13.314] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 50, 4 4
[14:14:13.821] <TB2>     INFO: Expecting 2560 events.
[14:14:14.778] <TB2>     INFO: 2560 events read in total (242ms).
[14:14:14.779] <TB2>     INFO: Test took 1465ms.
[14:14:14.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:14.781] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 5 5
[14:14:15.289] <TB2>     INFO: Expecting 2560 events.
[14:14:16.249] <TB2>     INFO: 2560 events read in total (245ms).
[14:14:16.249] <TB2>     INFO: Test took 1468ms.
[14:14:16.249] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:16.249] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[14:14:16.757] <TB2>     INFO: Expecting 2560 events.
[14:14:17.718] <TB2>     INFO: 2560 events read in total (245ms).
[14:14:17.718] <TB2>     INFO: Test took 1469ms.
[14:14:17.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:17.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 67, 7 7
[14:14:18.227] <TB2>     INFO: Expecting 2560 events.
[14:14:19.184] <TB2>     INFO: 2560 events read in total (243ms).
[14:14:19.185] <TB2>     INFO: Test took 1466ms.
[14:14:19.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:19.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 8 8
[14:14:19.692] <TB2>     INFO: Expecting 2560 events.
[14:14:20.650] <TB2>     INFO: 2560 events read in total (243ms).
[14:14:20.651] <TB2>     INFO: Test took 1466ms.
[14:14:20.651] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:20.651] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[14:14:21.159] <TB2>     INFO: Expecting 2560 events.
[14:14:22.115] <TB2>     INFO: 2560 events read in total (241ms).
[14:14:22.116] <TB2>     INFO: Test took 1465ms.
[14:14:22.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:22.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 10 10
[14:14:22.623] <TB2>     INFO: Expecting 2560 events.
[14:14:23.582] <TB2>     INFO: 2560 events read in total (244ms).
[14:14:23.583] <TB2>     INFO: Test took 1467ms.
[14:14:23.586] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:23.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 11 11
[14:14:24.090] <TB2>     INFO: Expecting 2560 events.
[14:14:25.050] <TB2>     INFO: 2560 events read in total (244ms).
[14:14:25.050] <TB2>     INFO: Test took 1463ms.
[14:14:25.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:25.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 12 12
[14:14:25.558] <TB2>     INFO: Expecting 2560 events.
[14:14:26.515] <TB2>     INFO: 2560 events read in total (243ms).
[14:14:26.515] <TB2>     INFO: Test took 1465ms.
[14:14:26.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:26.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[14:14:27.023] <TB2>     INFO: Expecting 2560 events.
[14:14:27.981] <TB2>     INFO: 2560 events read in total (243ms).
[14:14:27.981] <TB2>     INFO: Test took 1465ms.
[14:14:27.982] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:27.982] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 14 14
[14:14:28.489] <TB2>     INFO: Expecting 2560 events.
[14:14:29.448] <TB2>     INFO: 2560 events read in total (244ms).
[14:14:29.448] <TB2>     INFO: Test took 1466ms.
[14:14:29.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:29.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 15 15
[14:14:29.956] <TB2>     INFO: Expecting 2560 events.
[14:14:30.916] <TB2>     INFO: 2560 events read in total (245ms).
[14:14:30.917] <TB2>     INFO: Test took 1468ms.
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC0
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 36 on ROC5
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:14:30.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:14:30.922] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:31.426] <TB2>     INFO: Expecting 655360 events.
[14:14:43.157] <TB2>     INFO: 655360 events read in total (11017ms).
[14:14:43.170] <TB2>     INFO: Expecting 655360 events.
[14:14:54.567] <TB2>     INFO: 655360 events read in total (10862ms).
[14:14:54.583] <TB2>     INFO: Expecting 655360 events.
[14:15:06.218] <TB2>     INFO: 655360 events read in total (11087ms).
[14:15:06.237] <TB2>     INFO: Expecting 655360 events.
[14:15:17.809] <TB2>     INFO: 655360 events read in total (11019ms).
[14:15:17.833] <TB2>     INFO: Expecting 655360 events.
[14:15:29.484] <TB2>     INFO: 655360 events read in total (11105ms).
[14:15:29.512] <TB2>     INFO: Expecting 655360 events.
[14:15:41.132] <TB2>     INFO: 655360 events read in total (11083ms).
[14:15:41.166] <TB2>     INFO: Expecting 655360 events.
[14:15:52.791] <TB2>     INFO: 655360 events read in total (11094ms).
[14:15:52.827] <TB2>     INFO: Expecting 655360 events.
[14:16:04.432] <TB2>     INFO: 655360 events read in total (11072ms).
[14:16:04.472] <TB2>     INFO: Expecting 655360 events.
[14:16:16.145] <TB2>     INFO: 655360 events read in total (11141ms).
[14:16:16.190] <TB2>     INFO: Expecting 655360 events.
[14:16:27.833] <TB2>     INFO: 655360 events read in total (11116ms).
[14:16:27.882] <TB2>     INFO: Expecting 655360 events.
[14:16:39.568] <TB2>     INFO: 655360 events read in total (11159ms).
[14:16:39.622] <TB2>     INFO: Expecting 655360 events.
[14:16:51.284] <TB2>     INFO: 655360 events read in total (11136ms).
[14:16:51.342] <TB2>     INFO: Expecting 655360 events.
[14:17:03.011] <TB2>     INFO: 655360 events read in total (11143ms).
[14:17:03.073] <TB2>     INFO: Expecting 655360 events.
[14:17:14.738] <TB2>     INFO: 655360 events read in total (11138ms).
[14:17:14.803] <TB2>     INFO: Expecting 655360 events.
[14:17:26.442] <TB2>     INFO: 655360 events read in total (11112ms).
[14:17:26.512] <TB2>     INFO: Expecting 655360 events.
[14:17:38.250] <TB2>     INFO: 655360 events read in total (11212ms).
[14:17:38.330] <TB2>     INFO: Test took 187408ms.
[14:17:38.431] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:17:38.738] <TB2>     INFO: Expecting 655360 events.
[14:17:50.484] <TB2>     INFO: 655360 events read in total (11030ms).
[14:17:50.495] <TB2>     INFO: Expecting 655360 events.
[14:18:02.116] <TB2>     INFO: 655360 events read in total (11059ms).
[14:18:02.131] <TB2>     INFO: Expecting 655360 events.
[14:18:13.787] <TB2>     INFO: 655360 events read in total (11099ms).
[14:18:13.808] <TB2>     INFO: Expecting 655360 events.
[14:18:25.427] <TB2>     INFO: 655360 events read in total (11073ms).
[14:18:25.451] <TB2>     INFO: Expecting 655360 events.
[14:18:37.076] <TB2>     INFO: 655360 events read in total (11078ms).
[14:18:37.104] <TB2>     INFO: Expecting 655360 events.
[14:18:48.744] <TB2>     INFO: 655360 events read in total (11094ms).
[14:18:48.776] <TB2>     INFO: Expecting 655360 events.
[14:19:00.353] <TB2>     INFO: 655360 events read in total (11040ms).
[14:19:00.389] <TB2>     INFO: Expecting 655360 events.
[14:19:12.030] <TB2>     INFO: 655360 events read in total (11104ms).
[14:19:12.071] <TB2>     INFO: Expecting 655360 events.
[14:19:23.712] <TB2>     INFO: 655360 events read in total (11106ms).
[14:19:23.758] <TB2>     INFO: Expecting 655360 events.
[14:19:35.417] <TB2>     INFO: 655360 events read in total (11132ms).
[14:19:35.468] <TB2>     INFO: Expecting 655360 events.
[14:19:47.114] <TB2>     INFO: 655360 events read in total (11119ms).
[14:19:47.168] <TB2>     INFO: Expecting 655360 events.
[14:19:58.845] <TB2>     INFO: 655360 events read in total (11150ms).
[14:19:58.902] <TB2>     INFO: Expecting 655360 events.
[14:20:10.498] <TB2>     INFO: 655360 events read in total (11069ms).
[14:20:10.562] <TB2>     INFO: Expecting 655360 events.
[14:20:22.323] <TB2>     INFO: 655360 events read in total (11234ms).
[14:20:22.393] <TB2>     INFO: Expecting 655360 events.
[14:20:34.044] <TB2>     INFO: 655360 events read in total (11124ms).
[14:20:34.117] <TB2>     INFO: Expecting 655360 events.
[14:20:45.825] <TB2>     INFO: 655360 events read in total (11181ms).
[14:20:45.907] <TB2>     INFO: Test took 187476ms.
[14:20:46.091] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.091] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:20:46.091] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:20:46.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:20:46.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:20:46.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:20:46.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.094] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:20:46.094] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.094] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:20:46.094] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:20:46.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:20:46.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.096] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:20:46.096] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.096] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:20:46.096] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:20:46.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:20:46.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:20:46.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:20:46.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:46.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:20:46.099] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.107] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.114] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.122] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.129] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.137] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.144] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.152] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.159] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.166] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.174] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.181] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:20:46.188] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:20:46.195] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:20:46.203] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:20:46.210] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:20:46.218] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:20:46.225] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:20:46.232] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.239] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.246] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.254] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.261] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:20:46.268] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:46.276] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:20:46.309] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C0.dat
[14:20:46.309] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C1.dat
[14:20:46.309] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C2.dat
[14:20:46.310] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C3.dat
[14:20:46.310] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C4.dat
[14:20:46.310] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C5.dat
[14:20:46.310] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C6.dat
[14:20:46.310] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C7.dat
[14:20:46.310] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C8.dat
[14:20:46.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C9.dat
[14:20:46.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C10.dat
[14:20:46.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C11.dat
[14:20:46.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C12.dat
[14:20:46.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C13.dat
[14:20:46.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C14.dat
[14:20:46.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C15.dat
[14:20:46.657] <TB2>     INFO: Expecting 41600 events.
[14:20:50.487] <TB2>     INFO: 41600 events read in total (3115ms).
[14:20:50.488] <TB2>     INFO: Test took 4173ms.
[14:20:51.136] <TB2>     INFO: Expecting 41600 events.
[14:20:54.977] <TB2>     INFO: 41600 events read in total (3126ms).
[14:20:54.977] <TB2>     INFO: Test took 4188ms.
[14:20:55.625] <TB2>     INFO: Expecting 41600 events.
[14:20:59.491] <TB2>     INFO: 41600 events read in total (3151ms).
[14:20:59.492] <TB2>     INFO: Test took 4212ms.
[14:20:59.792] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:59.924] <TB2>     INFO: Expecting 2560 events.
[14:21:00.882] <TB2>     INFO: 2560 events read in total (243ms).
[14:21:00.883] <TB2>     INFO: Test took 1091ms.
[14:21:00.884] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:01.392] <TB2>     INFO: Expecting 2560 events.
[14:21:02.353] <TB2>     INFO: 2560 events read in total (247ms).
[14:21:02.353] <TB2>     INFO: Test took 1469ms.
[14:21:02.355] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:02.860] <TB2>     INFO: Expecting 2560 events.
[14:21:03.819] <TB2>     INFO: 2560 events read in total (244ms).
[14:21:03.819] <TB2>     INFO: Test took 1464ms.
[14:21:03.821] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:04.327] <TB2>     INFO: Expecting 2560 events.
[14:21:05.286] <TB2>     INFO: 2560 events read in total (244ms).
[14:21:05.286] <TB2>     INFO: Test took 1465ms.
[14:21:05.288] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:05.795] <TB2>     INFO: Expecting 2560 events.
[14:21:06.753] <TB2>     INFO: 2560 events read in total (243ms).
[14:21:06.754] <TB2>     INFO: Test took 1466ms.
[14:21:06.756] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:07.261] <TB2>     INFO: Expecting 2560 events.
[14:21:08.221] <TB2>     INFO: 2560 events read in total (245ms).
[14:21:08.221] <TB2>     INFO: Test took 1465ms.
[14:21:08.225] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:08.730] <TB2>     INFO: Expecting 2560 events.
[14:21:09.689] <TB2>     INFO: 2560 events read in total (245ms).
[14:21:09.690] <TB2>     INFO: Test took 1465ms.
[14:21:09.693] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:10.198] <TB2>     INFO: Expecting 2560 events.
[14:21:11.157] <TB2>     INFO: 2560 events read in total (244ms).
[14:21:11.158] <TB2>     INFO: Test took 1466ms.
[14:21:11.159] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:11.666] <TB2>     INFO: Expecting 2560 events.
[14:21:12.626] <TB2>     INFO: 2560 events read in total (245ms).
[14:21:12.626] <TB2>     INFO: Test took 1467ms.
[14:21:12.629] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:13.135] <TB2>     INFO: Expecting 2560 events.
[14:21:14.094] <TB2>     INFO: 2560 events read in total (244ms).
[14:21:14.095] <TB2>     INFO: Test took 1466ms.
[14:21:14.098] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:14.603] <TB2>     INFO: Expecting 2560 events.
[14:21:15.564] <TB2>     INFO: 2560 events read in total (244ms).
[14:21:15.565] <TB2>     INFO: Test took 1468ms.
[14:21:15.567] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:16.071] <TB2>     INFO: Expecting 2560 events.
[14:21:17.027] <TB2>     INFO: 2560 events read in total (241ms).
[14:21:17.028] <TB2>     INFO: Test took 1461ms.
[14:21:17.029] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:17.539] <TB2>     INFO: Expecting 2560 events.
[14:21:18.496] <TB2>     INFO: 2560 events read in total (242ms).
[14:21:18.497] <TB2>     INFO: Test took 1468ms.
[14:21:18.500] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:19.006] <TB2>     INFO: Expecting 2560 events.
[14:21:19.963] <TB2>     INFO: 2560 events read in total (242ms).
[14:21:19.963] <TB2>     INFO: Test took 1463ms.
[14:21:19.965] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:20.472] <TB2>     INFO: Expecting 2560 events.
[14:21:21.429] <TB2>     INFO: 2560 events read in total (242ms).
[14:21:21.430] <TB2>     INFO: Test took 1465ms.
[14:21:21.431] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:21.939] <TB2>     INFO: Expecting 2560 events.
[14:21:22.899] <TB2>     INFO: 2560 events read in total (245ms).
[14:21:22.899] <TB2>     INFO: Test took 1468ms.
[14:21:22.901] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:23.407] <TB2>     INFO: Expecting 2560 events.
[14:21:24.367] <TB2>     INFO: 2560 events read in total (244ms).
[14:21:24.367] <TB2>     INFO: Test took 1466ms.
[14:21:24.369] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:24.876] <TB2>     INFO: Expecting 2560 events.
[14:21:25.834] <TB2>     INFO: 2560 events read in total (243ms).
[14:21:25.834] <TB2>     INFO: Test took 1465ms.
[14:21:25.836] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:26.342] <TB2>     INFO: Expecting 2560 events.
[14:21:27.300] <TB2>     INFO: 2560 events read in total (243ms).
[14:21:27.300] <TB2>     INFO: Test took 1464ms.
[14:21:27.303] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:27.809] <TB2>     INFO: Expecting 2560 events.
[14:21:28.767] <TB2>     INFO: 2560 events read in total (243ms).
[14:21:28.767] <TB2>     INFO: Test took 1465ms.
[14:21:28.769] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:29.275] <TB2>     INFO: Expecting 2560 events.
[14:21:30.233] <TB2>     INFO: 2560 events read in total (243ms).
[14:21:30.233] <TB2>     INFO: Test took 1464ms.
[14:21:30.235] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:30.741] <TB2>     INFO: Expecting 2560 events.
[14:21:31.698] <TB2>     INFO: 2560 events read in total (242ms).
[14:21:31.698] <TB2>     INFO: Test took 1464ms.
[14:21:31.702] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:32.207] <TB2>     INFO: Expecting 2560 events.
[14:21:33.163] <TB2>     INFO: 2560 events read in total (241ms).
[14:21:33.164] <TB2>     INFO: Test took 1462ms.
[14:21:33.166] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:33.672] <TB2>     INFO: Expecting 2560 events.
[14:21:34.633] <TB2>     INFO: 2560 events read in total (244ms).
[14:21:34.634] <TB2>     INFO: Test took 1469ms.
[14:21:34.635] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:35.142] <TB2>     INFO: Expecting 2560 events.
[14:21:36.100] <TB2>     INFO: 2560 events read in total (243ms).
[14:21:36.101] <TB2>     INFO: Test took 1466ms.
[14:21:36.103] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:36.610] <TB2>     INFO: Expecting 2560 events.
[14:21:37.568] <TB2>     INFO: 2560 events read in total (243ms).
[14:21:37.569] <TB2>     INFO: Test took 1466ms.
[14:21:37.573] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:38.077] <TB2>     INFO: Expecting 2560 events.
[14:21:39.034] <TB2>     INFO: 2560 events read in total (242ms).
[14:21:39.034] <TB2>     INFO: Test took 1462ms.
[14:21:39.038] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:39.543] <TB2>     INFO: Expecting 2560 events.
[14:21:40.503] <TB2>     INFO: 2560 events read in total (245ms).
[14:21:40.503] <TB2>     INFO: Test took 1465ms.
[14:21:40.505] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:41.012] <TB2>     INFO: Expecting 2560 events.
[14:21:41.969] <TB2>     INFO: 2560 events read in total (242ms).
[14:21:41.970] <TB2>     INFO: Test took 1465ms.
[14:21:41.975] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:42.478] <TB2>     INFO: Expecting 2560 events.
[14:21:43.435] <TB2>     INFO: 2560 events read in total (242ms).
[14:21:43.435] <TB2>     INFO: Test took 1460ms.
[14:21:43.437] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:43.943] <TB2>     INFO: Expecting 2560 events.
[14:21:44.900] <TB2>     INFO: 2560 events read in total (242ms).
[14:21:44.900] <TB2>     INFO: Test took 1463ms.
[14:21:44.902] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:45.408] <TB2>     INFO: Expecting 2560 events.
[14:21:46.367] <TB2>     INFO: 2560 events read in total (243ms).
[14:21:46.368] <TB2>     INFO: Test took 1466ms.
[14:21:47.407] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:21:47.407] <TB2>     INFO: PH scale (per ROC):    66  64  71  75  68  74  69  63  68  77  79  71  67  64  72  69
[14:21:47.407] <TB2>     INFO: PH offset (per ROC):  181 188 178 176 189 171 180 176 186 177 176 161 181 190 176 166
[14:21:47.579] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:21:47.583] <TB2>     INFO: ######################################################################
[14:21:47.583] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:21:47.583] <TB2>     INFO: ######################################################################
[14:21:47.583] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:21:47.596] <TB2>     INFO: scanning low vcal = 10
[14:21:47.950] <TB2>     INFO: Expecting 41600 events.
[14:21:51.666] <TB2>     INFO: 41600 events read in total (3001ms).
[14:21:51.666] <TB2>     INFO: Test took 4070ms.
[14:21:51.667] <TB2>     INFO: scanning low vcal = 20
[14:21:52.174] <TB2>     INFO: Expecting 41600 events.
[14:21:55.901] <TB2>     INFO: 41600 events read in total (3012ms).
[14:21:55.901] <TB2>     INFO: Test took 4234ms.
[14:21:55.903] <TB2>     INFO: scanning low vcal = 30
[14:21:56.409] <TB2>     INFO: Expecting 41600 events.
[14:22:00.143] <TB2>     INFO: 41600 events read in total (3019ms).
[14:22:00.143] <TB2>     INFO: Test took 4240ms.
[14:22:00.146] <TB2>     INFO: scanning low vcal = 40
[14:22:00.645] <TB2>     INFO: Expecting 41600 events.
[14:22:04.907] <TB2>     INFO: 41600 events read in total (3547ms).
[14:22:04.908] <TB2>     INFO: Test took 4762ms.
[14:22:04.911] <TB2>     INFO: scanning low vcal = 50
[14:22:05.325] <TB2>     INFO: Expecting 41600 events.
[14:22:09.597] <TB2>     INFO: 41600 events read in total (3558ms).
[14:22:09.597] <TB2>     INFO: Test took 4685ms.
[14:22:09.600] <TB2>     INFO: scanning low vcal = 60
[14:22:10.017] <TB2>     INFO: Expecting 41600 events.
[14:22:14.299] <TB2>     INFO: 41600 events read in total (3567ms).
[14:22:14.300] <TB2>     INFO: Test took 4700ms.
[14:22:14.303] <TB2>     INFO: scanning low vcal = 70
[14:22:14.722] <TB2>     INFO: Expecting 41600 events.
[14:22:18.998] <TB2>     INFO: 41600 events read in total (3561ms).
[14:22:18.999] <TB2>     INFO: Test took 4696ms.
[14:22:18.002] <TB2>     INFO: scanning low vcal = 80
[14:22:19.417] <TB2>     INFO: Expecting 41600 events.
[14:22:23.699] <TB2>     INFO: 41600 events read in total (3567ms).
[14:22:23.700] <TB2>     INFO: Test took 4698ms.
[14:22:23.703] <TB2>     INFO: scanning low vcal = 90
[14:22:24.119] <TB2>     INFO: Expecting 41600 events.
[14:22:28.372] <TB2>     INFO: 41600 events read in total (3539ms).
[14:22:28.373] <TB2>     INFO: Test took 4670ms.
[14:22:28.378] <TB2>     INFO: scanning low vcal = 100
[14:22:28.796] <TB2>     INFO: Expecting 41600 events.
[14:22:33.186] <TB2>     INFO: 41600 events read in total (3675ms).
[14:22:33.186] <TB2>     INFO: Test took 4808ms.
[14:22:33.189] <TB2>     INFO: scanning low vcal = 110
[14:22:33.609] <TB2>     INFO: Expecting 41600 events.
[14:22:37.858] <TB2>     INFO: 41600 events read in total (3535ms).
[14:22:37.859] <TB2>     INFO: Test took 4670ms.
[14:22:37.862] <TB2>     INFO: scanning low vcal = 120
[14:22:38.282] <TB2>     INFO: Expecting 41600 events.
[14:22:42.542] <TB2>     INFO: 41600 events read in total (3545ms).
[14:22:42.545] <TB2>     INFO: Test took 4682ms.
[14:22:42.548] <TB2>     INFO: scanning low vcal = 130
[14:22:42.961] <TB2>     INFO: Expecting 41600 events.
[14:22:47.219] <TB2>     INFO: 41600 events read in total (3543ms).
[14:22:47.220] <TB2>     INFO: Test took 4672ms.
[14:22:47.223] <TB2>     INFO: scanning low vcal = 140
[14:22:47.644] <TB2>     INFO: Expecting 41600 events.
[14:22:51.918] <TB2>     INFO: 41600 events read in total (3560ms).
[14:22:51.918] <TB2>     INFO: Test took 4695ms.
[14:22:51.922] <TB2>     INFO: scanning low vcal = 150
[14:22:52.341] <TB2>     INFO: Expecting 41600 events.
[14:22:56.609] <TB2>     INFO: 41600 events read in total (3552ms).
[14:22:56.610] <TB2>     INFO: Test took 4688ms.
[14:22:56.613] <TB2>     INFO: scanning low vcal = 160
[14:22:57.033] <TB2>     INFO: Expecting 41600 events.
[14:23:01.296] <TB2>     INFO: 41600 events read in total (3548ms).
[14:23:01.296] <TB2>     INFO: Test took 4683ms.
[14:23:01.299] <TB2>     INFO: scanning low vcal = 170
[14:23:01.717] <TB2>     INFO: Expecting 41600 events.
[14:23:05.974] <TB2>     INFO: 41600 events read in total (3543ms).
[14:23:05.975] <TB2>     INFO: Test took 4676ms.
[14:23:05.980] <TB2>     INFO: scanning low vcal = 180
[14:23:06.400] <TB2>     INFO: Expecting 41600 events.
[14:23:10.671] <TB2>     INFO: 41600 events read in total (3557ms).
[14:23:10.671] <TB2>     INFO: Test took 4691ms.
[14:23:10.674] <TB2>     INFO: scanning low vcal = 190
[14:23:11.095] <TB2>     INFO: Expecting 41600 events.
[14:23:15.363] <TB2>     INFO: 41600 events read in total (3553ms).
[14:23:15.364] <TB2>     INFO: Test took 4690ms.
[14:23:15.367] <TB2>     INFO: scanning low vcal = 200
[14:23:15.787] <TB2>     INFO: Expecting 41600 events.
[14:23:20.051] <TB2>     INFO: 41600 events read in total (3548ms).
[14:23:20.052] <TB2>     INFO: Test took 4685ms.
[14:23:20.055] <TB2>     INFO: scanning low vcal = 210
[14:23:20.476] <TB2>     INFO: Expecting 41600 events.
[14:23:24.747] <TB2>     INFO: 41600 events read in total (3556ms).
[14:23:24.747] <TB2>     INFO: Test took 4692ms.
[14:23:24.750] <TB2>     INFO: scanning low vcal = 220
[14:23:25.164] <TB2>     INFO: Expecting 41600 events.
[14:23:29.423] <TB2>     INFO: 41600 events read in total (3543ms).
[14:23:29.423] <TB2>     INFO: Test took 4672ms.
[14:23:29.426] <TB2>     INFO: scanning low vcal = 230
[14:23:29.846] <TB2>     INFO: Expecting 41600 events.
[14:23:34.108] <TB2>     INFO: 41600 events read in total (3547ms).
[14:23:34.108] <TB2>     INFO: Test took 4682ms.
[14:23:34.111] <TB2>     INFO: scanning low vcal = 240
[14:23:34.532] <TB2>     INFO: Expecting 41600 events.
[14:23:38.796] <TB2>     INFO: 41600 events read in total (3550ms).
[14:23:38.797] <TB2>     INFO: Test took 4685ms.
[14:23:38.800] <TB2>     INFO: scanning low vcal = 250
[14:23:39.220] <TB2>     INFO: Expecting 41600 events.
[14:23:43.488] <TB2>     INFO: 41600 events read in total (3554ms).
[14:23:43.489] <TB2>     INFO: Test took 4689ms.
[14:23:43.493] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:23:43.913] <TB2>     INFO: Expecting 41600 events.
[14:23:48.190] <TB2>     INFO: 41600 events read in total (3562ms).
[14:23:48.190] <TB2>     INFO: Test took 4697ms.
[14:23:48.195] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:23:48.606] <TB2>     INFO: Expecting 41600 events.
[14:23:52.870] <TB2>     INFO: 41600 events read in total (3549ms).
[14:23:52.871] <TB2>     INFO: Test took 4676ms.
[14:23:52.874] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:23:53.289] <TB2>     INFO: Expecting 41600 events.
[14:23:57.569] <TB2>     INFO: 41600 events read in total (3565ms).
[14:23:57.570] <TB2>     INFO: Test took 4696ms.
[14:23:57.574] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:23:57.976] <TB2>     INFO: Expecting 41600 events.
[14:24:02.320] <TB2>     INFO: 41600 events read in total (3629ms).
[14:24:02.320] <TB2>     INFO: Test took 4746ms.
[14:24:02.324] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:24:02.732] <TB2>     INFO: Expecting 41600 events.
[14:24:07.087] <TB2>     INFO: 41600 events read in total (3640ms).
[14:24:07.089] <TB2>     INFO: Test took 4765ms.
[14:24:07.706] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:24:07.709] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:24:07.709] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:24:07.709] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:24:07.709] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:24:07.710] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:24:07.710] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:24:07.710] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:24:07.710] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:24:07.710] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:24:07.711] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:24:07.711] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:24:07.711] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:24:07.711] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:24:07.711] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:24:07.712] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:24:07.712] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:24:47.220] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:24:47.220] <TB2>     INFO: non-linearity mean:  0.960 0.947 0.952 0.954 0.957 0.956 0.963 0.955 0.948 0.963 0.966 0.958 0.959 0.958 0.950 0.959
[14:24:47.220] <TB2>     INFO: non-linearity RMS:   0.006 0.008 0.007 0.006 0.007 0.005 0.006 0.006 0.008 0.005 0.004 0.006 0.006 0.006 0.006 0.007
[14:24:47.220] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:24:47.245] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:24:47.267] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:24:47.290] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:24:47.312] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:24:47.335] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:24:47.357] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:24:47.379] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:24:47.401] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:24:47.423] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:24:47.445] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:24:47.467] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:24:47.489] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:24:47.511] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:24:47.533] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:24:47.555] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-24_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:24:47.577] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:24:47.577] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:24:47.584] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:24:47.584] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:24:47.587] <TB2>     INFO: ######################################################################
[14:24:47.587] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:24:47.587] <TB2>     INFO: ######################################################################
[14:24:47.590] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:24:47.601] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:47.601] <TB2>     INFO:     run 1 of 1
[14:24:47.601] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:47.943] <TB2>     INFO: Expecting 3120000 events.
[14:25:37.673] <TB2>     INFO: 1316970 events read in total (49015ms).
[14:26:29.062] <TB2>     INFO: 2632275 events read in total (100404ms).
[14:26:47.979] <TB2>     INFO: 3120000 events read in total (119322ms).
[14:26:48.019] <TB2>     INFO: Test took 120419ms.
[14:26:48.088] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:48.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:49.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:51.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:52.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:54.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:55.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:57.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:58.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:00.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:01.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:02.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:04.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:05.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:07.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:08.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:10.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:11.501] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298651648
[14:27:11.534] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:27:11.534] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3944, RMS = 1.62946
[14:27:11.534] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:27:11.534] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:27:11.534] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5057, RMS = 1.78281
[14:27:11.534] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:27:11.536] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:27:11.536] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9179, RMS = 1.80296
[14:27:11.536] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:27:11.536] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:27:11.536] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.1864, RMS = 1.7555
[14:27:11.536] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:27:11.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:27:11.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2865, RMS = 1.72152
[14:27:11.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:27:11.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:27:11.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4611, RMS = 1.67373
[14:27:11.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:27:11.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:27:11.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3683, RMS = 1.76504
[14:27:11.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:27:11.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:27:11.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3447, RMS = 1.99144
[14:27:11.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:27:11.540] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:27:11.540] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6161, RMS = 2.00419
[14:27:11.540] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:27:11.540] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:27:11.540] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6079, RMS = 1.903
[14:27:11.540] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:27:11.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:27:11.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.364, RMS = 1.66368
[14:27:11.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:27:11.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:27:11.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4205, RMS = 1.80917
[14:27:11.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:27:11.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:27:11.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9608, RMS = 1.07626
[14:27:11.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:27:11.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:27:11.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5444, RMS = 0.924114
[14:27:11.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:27:11.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:27:11.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.674, RMS = 1.46265
[14:27:11.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:27:11.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:27:11.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2423, RMS = 1.51827
[14:27:11.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:27:11.544] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:27:11.544] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5335, RMS = 1.19551
[14:27:11.544] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:27:11.544] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:27:11.544] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1641, RMS = 1.27784
[14:27:11.544] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:27:11.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:27:11.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7415, RMS = 1.28454
[14:27:11.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:27:11.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:27:11.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5957, RMS = 1.18614
[14:27:11.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:27:11.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:27:11.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.173, RMS = 1.70619
[14:27:11.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:27:11.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:27:11.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.8103, RMS = 2.00507
[14:27:11.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:27:11.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:27:11.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8919, RMS = 1.10714
[14:27:11.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:27:11.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:27:11.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5619, RMS = 1.19454
[14:27:11.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:27:11.549] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:27:11.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.255, RMS = 1.56929
[14:27:11.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:27:11.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:27:11.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.331, RMS = 1.72191
[14:27:11.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:27:11.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:27:11.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3801, RMS = 1.53697
[14:27:11.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:27:11.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:27:11.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5941, RMS = 1.50204
[14:27:11.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:27:11.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:27:11.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.5468, RMS = 1.48367
[14:27:11.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:27:11.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:27:11.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.0204, RMS = 1.68409
[14:27:11.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:27:11.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:27:11.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6887, RMS = 1.8004
[14:27:11.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:27:11.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:27:11.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4076, RMS = 2.06863
[14:27:11.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:27:11.557] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[14:27:11.557] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    1    0    0
[14:27:11.557] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:27:11.653] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:27:11.653] <TB2>     INFO: enter test to run
[14:27:11.653] <TB2>     INFO:   test:  no parameter change
[14:27:11.654] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[14:27:11.655] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[14:27:11.655] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[14:27:11.655] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:27:12.035] <TB2>    QUIET: Connection to board 141 closed.
[14:27:12.036] <TB2>     INFO: pXar: this is the end, my friend
[14:27:12.036] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
