

================================================================
== Vivado HLS Report for 'bit_reverse'
================================================================
* Date:           Fri Nov 17 00:17:58 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        fft
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k70tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3074|  3074|  3074|  3074|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3072|  3072|         4|          3|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     38|     34|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    193|
|Register         |        -|      -|    230|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    268|    227|
+-----------------+---------+-------+-------+-------+
|Available        |      270|    240|  84400|  42200|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |i_fu_145_p2              |     +    |      0|  38|  16|          11|           1|
    |tmp_29_fu_173_p2         |   icmp   |      0|   0|   6|          11|          11|
    |tmp_fu_139_p2            |   icmp   |      0|   0|   6|          11|          12|
    |ap_block_state1          |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|   2|           1|           2|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0|  38|  34|          36|          29|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |X_Copy_I_address0           |  13|          3|   10|         30|
    |X_Copy_I_d0                 |  17|          4|   32|        128|
    |X_Copy_R_address0           |  13|          3|   10|         30|
    |X_Copy_R_d0                 |  17|          4|   32|        128|
    |X_I_address0                |  13|          3|   10|         30|
    |X_I_address1                |  13|          3|   10|         30|
    |X_R_address0                |  13|          3|   10|         30|
    |X_R_address1                |  13|          3|   10|         30|
    |ap_NS_fsm                   |  41|          6|    1|          6|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |  13|          3|    1|          3|
    |input_assign_phi_fu_132_p4  |   9|          2|   11|         22|
    |input_assign_reg_128        |   9|          2|   11|         22|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 193|         41|  149|        491|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |X_Copy_I_addr_reg_209    |  10|   0|   10|          0|
    |X_Copy_R_addr_reg_199    |  10|   0|   10|          0|
    |X_I_addr_11_reg_229      |  10|   0|   10|          0|
    |X_I_addr_reg_204         |  10|   0|   10|          0|
    |X_I_load_reg_251         |  32|   0|   32|          0|
    |X_R_addr_11_reg_224      |  10|   0|   10|          0|
    |X_R_addr_reg_194         |  10|   0|   10|          0|
    |X_R_load_reg_246         |  32|   0|   32|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_189                |  11|   0|   11|          0|
    |input_assign_reg_128     |  11|   0|   11|          0|
    |temp_1_reg_240           |  32|   0|   32|          0|
    |temp_reg_234             |  32|   0|   32|          0|
    |tmp_29_reg_214           |   1|   0|    1|          0|
    |tmp_30_reg_218           |  10|   0|   64|         54|
    |tmp_reg_185              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 230|   0|  284|         54|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_done            | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|X_R_address0       | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0            | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we0            | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0             | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0             |  in |   32|  ap_memory |      X_R     |     array    |
|X_R_address1       | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce1            | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we1            | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d1             | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q1             |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0       | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0            | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we0            | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0             | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0             |  in |   32|  ap_memory |      X_I     |     array    |
|X_I_address1       | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce1            | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we1            | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d1             | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q1             |  in |   32|  ap_memory |      X_I     |     array    |
|X_Copy_R_address0  | out |   10|  ap_memory |   X_Copy_R   |     array    |
|X_Copy_R_ce0       | out |    1|  ap_memory |   X_Copy_R   |     array    |
|X_Copy_R_we0       | out |    1|  ap_memory |   X_Copy_R   |     array    |
|X_Copy_R_d0        | out |   32|  ap_memory |   X_Copy_R   |     array    |
|X_Copy_I_address0  | out |   10|  ap_memory |   X_Copy_I   |     array    |
|X_Copy_I_ce0       | out |    1|  ap_memory |   X_Copy_I   |     array    |
|X_Copy_I_we0       | out |    1|  ap_memory |   X_Copy_I   |     array    |
|X_Copy_I_d0        | out |   32|  ap_memory |   X_Copy_I   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

