
robotore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010254  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000750  080103e8  080103e8  000203e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010b38  08010b38  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  08010b38  08010b38  00020b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010b40  08010b40  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010b40  08010b40  00020b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010b44  08010b44  00020b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  08010b48  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001ef34  20000210  08010d58  00030210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001f144  08010d58  0003f144  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022d9f  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000492e  00000000  00000000  00052fdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000019e0  00000000  00000000  00057910  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000017f0  00000000  00000000  000592f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024a8a  00000000  00000000  0005aae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00017403  00000000  00000000  0007f56a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cb61b  00000000  00000000  0009696d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00161f88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007edc  00000000  00000000  00162004  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080103cc 	.word	0x080103cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	080103cc 	.word	0x080103cc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <calculateAngleControlFlip>:
static uint16_t i_clear_flag;
static float Angle_diff;

static float Angle_control_term;

void calculateAngleControlFlip(void){
 8000f88:	b5b0      	push	{r4, r5, r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 8000, ki = 80000, kd = 0.0;
 8000f8e:	4b48      	ldr	r3, [pc, #288]	; (80010b0 <calculateAngleControlFlip+0x128>)
 8000f90:	61fb      	str	r3, [r7, #28]
 8000f92:	4b48      	ldr	r3, [pc, #288]	; (80010b4 <calculateAngleControlFlip+0x12c>)
 8000f94:	61bb      	str	r3, [r7, #24]
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]

	float diff = 0.;
 8000f9c:	f04f 0300 	mov.w	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
	static float pre_diff = 0.;
	float current_Angle = getTheta10mm();
 8000fa2:	f000 fc73 	bl	800188c <getTheta10mm>
 8000fa6:	ed87 0a03 	vstr	s0, [r7, #12]
	float variable_Angle = getOutput_angularvelocity();
 8000faa:	f002 fec1 	bl	8003d30 <getOutput_angularvelocity>
 8000fae:	ed87 0a02 	vstr	s0, [r7, #8]
	//float variable_Angle = 0;

	if(Angle_control_enable_flag == 1){
 8000fb2:	4b41      	ldr	r3, [pc, #260]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8000fb4:	881b      	ldrh	r3, [r3, #0]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d16f      	bne.n	800109a <calculateAngleControlFlip+0x112>
		if(i_clear_flag == 1){
 8000fba:	4b40      	ldr	r3, [pc, #256]	; (80010bc <calculateAngleControlFlip+0x134>)
 8000fbc:	881b      	ldrh	r3, [r3, #0]
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d106      	bne.n	8000fd0 <calculateAngleControlFlip+0x48>
			i = 0;
 8000fc2:	4b3f      	ldr	r3, [pc, #252]	; (80010c0 <calculateAngleControlFlip+0x138>)
 8000fc4:	f04f 0200 	mov.w	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8000fca:	4b3c      	ldr	r3, [pc, #240]	; (80010bc <calculateAngleControlFlip+0x134>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	801a      	strh	r2, [r3, #0]
		}

		diff = variable_Angle - current_Angle;
 8000fd0:	ed97 7a02 	vldr	s14, [r7, #8]
 8000fd4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fdc:	edc7 7a04 	vstr	s15, [r7, #16]

		Angle_diff = diff;
 8000fe0:	4a38      	ldr	r2, [pc, #224]	; (80010c4 <calculateAngleControlFlip+0x13c>)
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	6013      	str	r3, [r2, #0]

		p = kp * diff; //P制御
 8000fe6:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fea:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ff2:	edc7 7a01 	vstr	s15, [r7, #4]
		i += ki * diff * DELTA_T; //I制御
 8000ff6:	4b32      	ldr	r3, [pc, #200]	; (80010c0 <calculateAngleControlFlip+0x138>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff faa4 	bl	8000548 <__aeabi_f2d>
 8001000:	4604      	mov	r4, r0
 8001002:	460d      	mov	r5, r1
 8001004:	ed97 7a06 	vldr	s14, [r7, #24]
 8001008:	edd7 7a04 	vldr	s15, [r7, #16]
 800100c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001010:	ee17 0a90 	vmov	r0, s15
 8001014:	f7ff fa98 	bl	8000548 <__aeabi_f2d>
 8001018:	a323      	add	r3, pc, #140	; (adr r3, 80010a8 <calculateAngleControlFlip+0x120>)
 800101a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800101e:	f7ff faeb 	bl	80005f8 <__aeabi_dmul>
 8001022:	4602      	mov	r2, r0
 8001024:	460b      	mov	r3, r1
 8001026:	4620      	mov	r0, r4
 8001028:	4629      	mov	r1, r5
 800102a:	f7ff f92f 	bl	800028c <__adddf3>
 800102e:	4603      	mov	r3, r0
 8001030:	460c      	mov	r4, r1
 8001032:	4618      	mov	r0, r3
 8001034:	4621      	mov	r1, r4
 8001036:	f7ff fdd7 	bl	8000be8 <__aeabi_d2f>
 800103a:	4602      	mov	r2, r0
 800103c:	4b20      	ldr	r3, [pc, #128]	; (80010c0 <calculateAngleControlFlip+0x138>)
 800103e:	601a      	str	r2, [r3, #0]
		d = kd * (diff - pre_diff) / DELTA_T; //D制御
 8001040:	4b21      	ldr	r3, [pc, #132]	; (80010c8 <calculateAngleControlFlip+0x140>)
 8001042:	edd3 7a00 	vldr	s15, [r3]
 8001046:	ed97 7a04 	vldr	s14, [r7, #16]
 800104a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800104e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001052:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001056:	ee17 0a90 	vmov	r0, s15
 800105a:	f7ff fa75 	bl	8000548 <__aeabi_f2d>
 800105e:	a312      	add	r3, pc, #72	; (adr r3, 80010a8 <calculateAngleControlFlip+0x120>)
 8001060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001064:	f7ff fbf2 	bl	800084c <__aeabi_ddiv>
 8001068:	4603      	mov	r3, r0
 800106a:	460c      	mov	r4, r1
 800106c:	4618      	mov	r0, r3
 800106e:	4621      	mov	r1, r4
 8001070:	f7ff fdba 	bl	8000be8 <__aeabi_d2f>
 8001074:	4603      	mov	r3, r0
 8001076:	603b      	str	r3, [r7, #0]

		Angle_control_term = p + i + d;
 8001078:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <calculateAngleControlFlip+0x138>)
 800107a:	ed93 7a00 	vldr	s14, [r3]
 800107e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001082:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001086:	edd7 7a00 	vldr	s15, [r7]
 800108a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108e:	4b0f      	ldr	r3, [pc, #60]	; (80010cc <calculateAngleControlFlip+0x144>)
 8001090:	edc3 7a00 	vstr	s15, [r3]

		//setMotor(-Angle_control_term, Angle_control_term);

		pre_diff = diff;
 8001094:	4a0c      	ldr	r2, [pc, #48]	; (80010c8 <calculateAngleControlFlip+0x140>)
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	6013      	str	r3, [r2, #0]
	}
}
 800109a:	bf00      	nop
 800109c:	3720      	adds	r7, #32
 800109e:	46bd      	mov	sp, r7
 80010a0:	bdb0      	pop	{r4, r5, r7, pc}
 80010a2:	bf00      	nop
 80010a4:	f3af 8000 	nop.w
 80010a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80010ac:	3f50624d 	.word	0x3f50624d
 80010b0:	45fa0000 	.word	0x45fa0000
 80010b4:	479c4000 	.word	0x479c4000
 80010b8:	2000022c 	.word	0x2000022c
 80010bc:	2000022e 	.word	0x2000022e
 80010c0:	20000238 	.word	0x20000238
 80010c4:	20000230 	.word	0x20000230
 80010c8:	2000023c 	.word	0x2000023c
 80010cc:	20000234 	.word	0x20000234

080010d0 <getAngleControlTerm>:

float getAngleControlTerm(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
	return Angle_control_term;
 80010d4:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <getAngleControlTerm+0x18>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	ee07 3a90 	vmov	s15, r3
}
 80010dc:	eeb0 0a67 	vmov.f32	s0, s15
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	20000234 	.word	0x20000234

080010ec <startAngleControl>:

void startAngleControl(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
	Angle_control_enable_flag = 1;
 80010f0:	4b05      	ldr	r3, [pc, #20]	; (8001108 <startAngleControl+0x1c>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	801a      	strh	r2, [r3, #0]
	i_clear_flag = 1;
 80010f6:	4b05      	ldr	r3, [pc, #20]	; (800110c <startAngleControl+0x20>)
 80010f8:	2201      	movs	r2, #1
 80010fa:	801a      	strh	r2, [r3, #0]
}
 80010fc:	bf00      	nop
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	2000022c 	.word	0x2000022c
 800110c:	2000022e 	.word	0x2000022e

08001110 <stopAngleControl>:

void stopAngleControl(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
	Angle_control_enable_flag = 0;
 8001114:	4b03      	ldr	r3, [pc, #12]	; (8001124 <stopAngleControl+0x14>)
 8001116:	2200      	movs	r2, #0
 8001118:	801a      	strh	r2, [r3, #0]
}
 800111a:	bf00      	nop
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	2000022c 	.word	0x2000022c

08001128 <initEncoder>:
static float distance_cross_line_ignore;
static float distance_side_line_ignore;
static float speed_cnt;

void initEncoder(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);	//encoder start
 800112c:	213c      	movs	r1, #60	; 0x3c
 800112e:	4808      	ldr	r0, [pc, #32]	; (8001150 <initEncoder+0x28>)
 8001130:	f008 ff1c 	bl	8009f6c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);	//encoder start
 8001134:	213c      	movs	r1, #60	; 0x3c
 8001136:	4807      	ldr	r0, [pc, #28]	; (8001154 <initEncoder+0x2c>)
 8001138:	f008 ff18 	bl	8009f6c <HAL_TIM_Encoder_Start>
	TIM3 -> CNT = CNT_OFFSET;
 800113c:	4b06      	ldr	r3, [pc, #24]	; (8001158 <initEncoder+0x30>)
 800113e:	f242 7210 	movw	r2, #10000	; 0x2710
 8001142:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4 -> CNT = CNT_OFFSET;
 8001144:	4b05      	ldr	r3, [pc, #20]	; (800115c <initEncoder+0x34>)
 8001146:	f242 7210 	movw	r2, #10000	; 0x2710
 800114a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	2001ecf4 	.word	0x2001ecf4
 8001154:	2001ecb4 	.word	0x2001ecb4
 8001158:	40000400 	.word	0x40000400
 800115c:	40000800 	.word	0x40000800

08001160 <updateEncoderCnt>:

void updateEncoderCnt(void)
{
 8001160:	b598      	push	{r3, r4, r7, lr}
 8001162:	af00      	add	r7, sp, #0
	enc_l_cnt = TIM3 -> CNT - CNT_OFFSET;
 8001164:	4b5c      	ldr	r3, [pc, #368]	; (80012d8 <updateEncoderCnt+0x178>)
 8001166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001168:	b29b      	uxth	r3, r3
 800116a:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
 800116e:	3b10      	subs	r3, #16
 8001170:	b29b      	uxth	r3, r3
 8001172:	b21a      	sxth	r2, r3
 8001174:	4b59      	ldr	r3, [pc, #356]	; (80012dc <updateEncoderCnt+0x17c>)
 8001176:	801a      	strh	r2, [r3, #0]
	enc_r_cnt = CNT_OFFSET - TIM4 -> CNT;
 8001178:	4b59      	ldr	r3, [pc, #356]	; (80012e0 <updateEncoderCnt+0x180>)
 800117a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117c:	b29b      	uxth	r3, r3
 800117e:	f5c3 531c 	rsb	r3, r3, #9984	; 0x2700
 8001182:	3310      	adds	r3, #16
 8001184:	b29b      	uxth	r3, r3
 8001186:	b21a      	sxth	r2, r3
 8001188:	4b56      	ldr	r3, [pc, #344]	; (80012e4 <updateEncoderCnt+0x184>)
 800118a:	801a      	strh	r2, [r3, #0]

	enc_l_total += enc_l_cnt;
 800118c:	4b56      	ldr	r3, [pc, #344]	; (80012e8 <updateEncoderCnt+0x188>)
 800118e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001192:	b29a      	uxth	r2, r3
 8001194:	4b51      	ldr	r3, [pc, #324]	; (80012dc <updateEncoderCnt+0x17c>)
 8001196:	f9b3 3000 	ldrsh.w	r3, [r3]
 800119a:	b29b      	uxth	r3, r3
 800119c:	4413      	add	r3, r2
 800119e:	b29b      	uxth	r3, r3
 80011a0:	b21a      	sxth	r2, r3
 80011a2:	4b51      	ldr	r3, [pc, #324]	; (80012e8 <updateEncoderCnt+0x188>)
 80011a4:	801a      	strh	r2, [r3, #0]
	enc_r_total += enc_r_cnt;
 80011a6:	4b51      	ldr	r3, [pc, #324]	; (80012ec <updateEncoderCnt+0x18c>)
 80011a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	4b4d      	ldr	r3, [pc, #308]	; (80012e4 <updateEncoderCnt+0x184>)
 80011b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	4413      	add	r3, r2
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	b21a      	sxth	r2, r3
 80011bc:	4b4b      	ldr	r3, [pc, #300]	; (80012ec <updateEncoderCnt+0x18c>)
 80011be:	801a      	strh	r2, [r3, #0]
	//enc_total = (enc_l_total + enc_r_total) / 2;

	distance_1ms = DISTANCE_PER_CNT * (enc_l_cnt + enc_r_cnt) / 2;
 80011c0:	4b46      	ldr	r3, [pc, #280]	; (80012dc <updateEncoderCnt+0x17c>)
 80011c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011c6:	461a      	mov	r2, r3
 80011c8:	4b46      	ldr	r3, [pc, #280]	; (80012e4 <updateEncoderCnt+0x184>)
 80011ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ce:	4413      	add	r3, r2
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff f9a7 	bl	8000524 <__aeabi_i2d>
 80011d6:	a33e      	add	r3, pc, #248	; (adr r3, 80012d0 <updateEncoderCnt+0x170>)
 80011d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011dc:	f7ff fa0c 	bl	80005f8 <__aeabi_dmul>
 80011e0:	4603      	mov	r3, r0
 80011e2:	460c      	mov	r4, r1
 80011e4:	4618      	mov	r0, r3
 80011e6:	4621      	mov	r1, r4
 80011e8:	f04f 0200 	mov.w	r2, #0
 80011ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011f0:	f7ff fb2c 	bl	800084c <__aeabi_ddiv>
 80011f4:	4603      	mov	r3, r0
 80011f6:	460c      	mov	r4, r1
 80011f8:	4618      	mov	r0, r3
 80011fa:	4621      	mov	r1, r4
 80011fc:	f7ff fcf4 	bl	8000be8 <__aeabi_d2f>
 8001200:	4602      	mov	r2, r0
 8001202:	4b3b      	ldr	r3, [pc, #236]	; (80012f0 <updateEncoderCnt+0x190>)
 8001204:	601a      	str	r2, [r3, #0]
	distance_10mm += distance_1ms;
 8001206:	4b3b      	ldr	r3, [pc, #236]	; (80012f4 <updateEncoderCnt+0x194>)
 8001208:	ed93 7a00 	vldr	s14, [r3]
 800120c:	4b38      	ldr	r3, [pc, #224]	; (80012f0 <updateEncoderCnt+0x190>)
 800120e:	edd3 7a00 	vldr	s15, [r3]
 8001212:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001216:	4b37      	ldr	r3, [pc, #220]	; (80012f4 <updateEncoderCnt+0x194>)
 8001218:	edc3 7a00 	vstr	s15, [r3]
	VLT_distance_10mm += distance_1ms;
 800121c:	4b36      	ldr	r3, [pc, #216]	; (80012f8 <updateEncoderCnt+0x198>)
 800121e:	ed93 7a00 	vldr	s14, [r3]
 8001222:	4b33      	ldr	r3, [pc, #204]	; (80012f0 <updateEncoderCnt+0x190>)
 8001224:	edd3 7a00 	vldr	s15, [r3]
 8001228:	ee77 7a27 	vadd.f32	s15, s14, s15
 800122c:	4b32      	ldr	r3, [pc, #200]	; (80012f8 <updateEncoderCnt+0x198>)
 800122e:	edc3 7a00 	vstr	s15, [r3]
	sab_distance_10mm += distance_1ms;
 8001232:	4b32      	ldr	r3, [pc, #200]	; (80012fc <updateEncoderCnt+0x19c>)
 8001234:	ed93 7a00 	vldr	s14, [r3]
 8001238:	4b2d      	ldr	r3, [pc, #180]	; (80012f0 <updateEncoderCnt+0x190>)
 800123a:	edd3 7a00 	vldr	s15, [r3]
 800123e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001242:	4b2e      	ldr	r3, [pc, #184]	; (80012fc <updateEncoderCnt+0x19c>)
 8001244:	edc3 7a00 	vstr	s15, [r3]
	total_distance += distance_1ms;
 8001248:	4b2d      	ldr	r3, [pc, #180]	; (8001300 <updateEncoderCnt+0x1a0>)
 800124a:	ed93 7a00 	vldr	s14, [r3]
 800124e:	4b28      	ldr	r3, [pc, #160]	; (80012f0 <updateEncoderCnt+0x190>)
 8001250:	edd3 7a00 	vldr	s15, [r3]
 8001254:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001258:	4b29      	ldr	r3, [pc, #164]	; (8001300 <updateEncoderCnt+0x1a0>)
 800125a:	edc3 7a00 	vstr	s15, [r3]
	goal_judge_distance += distance_1ms;
 800125e:	4b29      	ldr	r3, [pc, #164]	; (8001304 <updateEncoderCnt+0x1a4>)
 8001260:	ed93 7a00 	vldr	s14, [r3]
 8001264:	4b22      	ldr	r3, [pc, #136]	; (80012f0 <updateEncoderCnt+0x190>)
 8001266:	edd3 7a00 	vldr	s15, [r3]
 800126a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800126e:	4b25      	ldr	r3, [pc, #148]	; (8001304 <updateEncoderCnt+0x1a4>)
 8001270:	edc3 7a00 	vstr	s15, [r3]
	side_line_judge_distance += distance_1ms;
 8001274:	4b24      	ldr	r3, [pc, #144]	; (8001308 <updateEncoderCnt+0x1a8>)
 8001276:	ed93 7a00 	vldr	s14, [r3]
 800127a:	4b1d      	ldr	r3, [pc, #116]	; (80012f0 <updateEncoderCnt+0x190>)
 800127c:	edd3 7a00 	vldr	s15, [r3]
 8001280:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001284:	4b20      	ldr	r3, [pc, #128]	; (8001308 <updateEncoderCnt+0x1a8>)
 8001286:	edc3 7a00 	vstr	s15, [r3]
	distance_cross_line_ignore += distance_1ms;
 800128a:	4b20      	ldr	r3, [pc, #128]	; (800130c <updateEncoderCnt+0x1ac>)
 800128c:	ed93 7a00 	vldr	s14, [r3]
 8001290:	4b17      	ldr	r3, [pc, #92]	; (80012f0 <updateEncoderCnt+0x190>)
 8001292:	edd3 7a00 	vldr	s15, [r3]
 8001296:	ee77 7a27 	vadd.f32	s15, s14, s15
 800129a:	4b1c      	ldr	r3, [pc, #112]	; (800130c <updateEncoderCnt+0x1ac>)
 800129c:	edc3 7a00 	vstr	s15, [r3]
	distance_side_line_ignore += distance_1ms;
 80012a0:	4b1b      	ldr	r3, [pc, #108]	; (8001310 <updateEncoderCnt+0x1b0>)
 80012a2:	ed93 7a00 	vldr	s14, [r3]
 80012a6:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <updateEncoderCnt+0x190>)
 80012a8:	edd3 7a00 	vldr	s15, [r3]
 80012ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b0:	4b17      	ldr	r3, [pc, #92]	; (8001310 <updateEncoderCnt+0x1b0>)
 80012b2:	edc3 7a00 	vstr	s15, [r3]

	TIM3 -> CNT = CNT_OFFSET;
 80012b6:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <updateEncoderCnt+0x178>)
 80012b8:	f242 7210 	movw	r2, #10000	; 0x2710
 80012bc:	625a      	str	r2, [r3, #36]	; 0x24
    TIM4 -> CNT = CNT_OFFSET;
 80012be:	4b08      	ldr	r3, [pc, #32]	; (80012e0 <updateEncoderCnt+0x180>)
 80012c0:	f242 7210 	movw	r2, #10000	; 0x2710
 80012c4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80012c6:	bf00      	nop
 80012c8:	bd98      	pop	{r3, r4, r7, pc}
 80012ca:	bf00      	nop
 80012cc:	f3af 8000 	nop.w
 80012d0:	bec93a2d 	.word	0xbec93a2d
 80012d4:	3f8c463a 	.word	0x3f8c463a
 80012d8:	40000400 	.word	0x40000400
 80012dc:	20000240 	.word	0x20000240
 80012e0:	40000800 	.word	0x40000800
 80012e4:	20000242 	.word	0x20000242
 80012e8:	20000244 	.word	0x20000244
 80012ec:	20000246 	.word	0x20000246
 80012f0:	20000248 	.word	0x20000248
 80012f4:	2000024c 	.word	0x2000024c
 80012f8:	20000250 	.word	0x20000250
 80012fc:	20000254 	.word	0x20000254
 8001300:	20000258 	.word	0x20000258
 8001304:	2000025c 	.word	0x2000025c
 8001308:	20000260 	.word	0x20000260
 800130c:	20000264 	.word	0x20000264
 8001310:	20000268 	.word	0x20000268

08001314 <getEncoderCnt>:

void getEncoderCnt(int16_t *cnt_l, int16_t *cnt_r)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]
	*cnt_l = enc_l_cnt;
 800131e:	4b08      	ldr	r3, [pc, #32]	; (8001340 <getEncoderCnt+0x2c>)
 8001320:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	801a      	strh	r2, [r3, #0]
	*cnt_r = enc_r_cnt;
 8001328:	4b06      	ldr	r3, [pc, #24]	; (8001344 <getEncoderCnt+0x30>)
 800132a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	801a      	strh	r2, [r3, #0]
}
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	20000240 	.word	0x20000240
 8001344:	20000242 	.word	0x20000242

08001348 <getTotalDistance>:

float getTotalDistance(){
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
	return total_distance;
 800134c:	4b04      	ldr	r3, [pc, #16]	; (8001360 <getTotalDistance+0x18>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	ee07 3a90 	vmov	s15, r3
}
 8001354:	eeb0 0a67 	vmov.f32	s0, s15
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	20000258 	.word	0x20000258

08001364 <getGoalJudgeDistance>:

float getGoalJudgeDistance(){
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
	return goal_judge_distance;
 8001368:	4b04      	ldr	r3, [pc, #16]	; (800137c <getGoalJudgeDistance+0x18>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	ee07 3a90 	vmov	s15, r3
}
 8001370:	eeb0 0a67 	vmov.f32	s0, s15
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr
 800137c:	2000025c 	.word	0x2000025c

08001380 <getSideLineJudgeDistance>:

float getSideLineJudgeDistance(){
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
	return side_line_judge_distance;
 8001384:	4b04      	ldr	r3, [pc, #16]	; (8001398 <getSideLineJudgeDistance+0x18>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	ee07 3a90 	vmov	s15, r3
}
 800138c:	eeb0 0a67 	vmov.f32	s0, s15
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	20000260 	.word	0x20000260

0800139c <setTotalDistance>:

void setTotalDistance(float distance)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	ed87 0a01 	vstr	s0, [r7, #4]
	total_distance = distance;
 80013a6:	4a04      	ldr	r2, [pc, #16]	; (80013b8 <setTotalDistance+0x1c>)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6013      	str	r3, [r2, #0]
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr
 80013b8:	20000258 	.word	0x20000258

080013bc <getCrossLineIgnoreDistance>:

float getCrossLineIgnoreDistance(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
	return distance_cross_line_ignore;
 80013c0:	4b04      	ldr	r3, [pc, #16]	; (80013d4 <getCrossLineIgnoreDistance+0x18>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	ee07 3a90 	vmov	s15, r3
}
 80013c8:	eeb0 0a67 	vmov.f32	s0, s15
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	20000264 	.word	0x20000264

080013d8 <clearTotalDistance>:
float getSideLineIgnoreDistance(void)
{
	return distance_side_line_ignore;
}

void clearTotalDistance(){
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
	total_distance = 0;
 80013dc:	4b04      	ldr	r3, [pc, #16]	; (80013f0 <clearTotalDistance+0x18>)
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
}
 80013e4:	bf00      	nop
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	20000258 	.word	0x20000258

080013f4 <clearGoalJudgeDistance>:

void clearGoalJudgeDistance(){
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
	goal_judge_distance = 0;
 80013f8:	4b04      	ldr	r3, [pc, #16]	; (800140c <clearGoalJudgeDistance+0x18>)
 80013fa:	f04f 0200 	mov.w	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	2000025c 	.word	0x2000025c

08001410 <clearSideLineJudgeDistance>:

void clearSideLineJudgeDistance(){
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
	side_line_judge_distance = 0;
 8001414:	4b04      	ldr	r3, [pc, #16]	; (8001428 <clearSideLineJudgeDistance+0x18>)
 8001416:	f04f 0200 	mov.w	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
}
 800141c:	bf00      	nop
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	20000260 	.word	0x20000260

0800142c <clearCrossLineIgnoreDistance>:

void clearCrossLineIgnoreDistance(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
	distance_cross_line_ignore = 0;
 8001430:	4b04      	ldr	r3, [pc, #16]	; (8001444 <clearCrossLineIgnoreDistance+0x18>)
 8001432:	f04f 0200 	mov.w	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	20000264 	.word	0x20000264

08001448 <clearSideLineIgnoreDistance>:

void clearSideLineIgnoreDistance(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
	distance_side_line_ignore = 0;
 800144c:	4b04      	ldr	r3, [pc, #16]	; (8001460 <clearSideLineIgnoreDistance+0x18>)
 800144e:	f04f 0200 	mov.w	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	20000268 	.word	0x20000268

08001464 <getDistance10mm>:
{
	TIM3 -> CNT = CNT_OFFSET;
	TIM4 -> CNT = CNT_OFFSET;
}

float getDistance10mm(void){
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
	return distance_10mm;
 8001468:	4b04      	ldr	r3, [pc, #16]	; (800147c <getDistance10mm+0x18>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	ee07 3a90 	vmov	s15, r3
}
 8001470:	eeb0 0a67 	vmov.f32	s0, s15
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	2000024c 	.word	0x2000024c

08001480 <clearDistance10mm>:

void clearDistance10mm(void){
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
	distance_10mm = 0;
 8001484:	4b04      	ldr	r3, [pc, #16]	; (8001498 <clearDistance10mm+0x18>)
 8001486:	f04f 0200 	mov.w	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	2000024c 	.word	0x2000024c

0800149c <getVLT_Distance10mm>:

float getVLT_Distance10mm(void){
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
	return VLT_distance_10mm;
 80014a0:	4b04      	ldr	r3, [pc, #16]	; (80014b4 <getVLT_Distance10mm+0x18>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	ee07 3a90 	vmov	s15, r3
}
 80014a8:	eeb0 0a67 	vmov.f32	s0, s15
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	20000250 	.word	0x20000250

080014b8 <clearVLT_Distance10mm>:

void clearVLT_Distance10mm(void){
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
	VLT_distance_10mm = 0;
 80014bc:	4b04      	ldr	r3, [pc, #16]	; (80014d0 <clearVLT_Distance10mm+0x18>)
 80014be:	f04f 0200 	mov.w	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	20000250 	.word	0x20000250
 80014d4:	00000000 	.word	0x00000000

080014d8 <getspeedcount>:

float getspeedcount(void){
 80014d8:	b598      	push	{r3, r4, r7, lr}
 80014da:	af00      	add	r7, sp, #0
	if(sab_distance_10mm >= 10){
 80014dc:	4b16      	ldr	r3, [pc, #88]	; (8001538 <getspeedcount+0x60>)
 80014de:	edd3 7a00 	vldr	s15, [r3]
 80014e2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80014e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ee:	db16      	blt.n	800151e <getspeedcount+0x46>
		speed_cnt += 0.1;
 80014f0:	4b12      	ldr	r3, [pc, #72]	; (800153c <getspeedcount+0x64>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff f827 	bl	8000548 <__aeabi_f2d>
 80014fa:	a30d      	add	r3, pc, #52	; (adr r3, 8001530 <getspeedcount+0x58>)
 80014fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001500:	f7fe fec4 	bl	800028c <__adddf3>
 8001504:	4603      	mov	r3, r0
 8001506:	460c      	mov	r4, r1
 8001508:	4618      	mov	r0, r3
 800150a:	4621      	mov	r1, r4
 800150c:	f7ff fb6c 	bl	8000be8 <__aeabi_d2f>
 8001510:	4602      	mov	r2, r0
 8001512:	4b0a      	ldr	r3, [pc, #40]	; (800153c <getspeedcount+0x64>)
 8001514:	601a      	str	r2, [r3, #0]
		sab_distance_10mm = 0;
 8001516:	4b08      	ldr	r3, [pc, #32]	; (8001538 <getspeedcount+0x60>)
 8001518:	f04f 0200 	mov.w	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
	}
	return speed_cnt;
 800151e:	4b07      	ldr	r3, [pc, #28]	; (800153c <getspeedcount+0x64>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	ee07 3a90 	vmov	s15, r3
}
 8001526:	eeb0 0a67 	vmov.f32	s0, s15
 800152a:	bd98      	pop	{r3, r4, r7, pc}
 800152c:	f3af 8000 	nop.w
 8001530:	9999999a 	.word	0x9999999a
 8001534:	3fb99999 	.word	0x3fb99999
 8001538:	20000254 	.word	0x20000254
 800153c:	2000026c 	.word	0x2000026c

08001540 <clearspeedcount>:

void clearspeedcount(void){
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
	speed_cnt = 0.1;
 8001544:	4b03      	ldr	r3, [pc, #12]	; (8001554 <clearspeedcount+0x14>)
 8001546:	4a04      	ldr	r2, [pc, #16]	; (8001558 <clearspeedcount+0x18>)
 8001548:	601a      	str	r2, [r3, #0]
}
 800154a:	bf00      	nop
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	2000026c 	.word	0x2000026c
 8001558:	3dcccccd 	.word	0x3dcccccd

0800155c <FLASH_Unlock>:
const uint32_t start_adress_sector11 =  0x80E0000; //sentor11 start address
//const uint32_t middle_adress_sector11 = 0x80E3CAF; //sentor11 midle address
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;

inline static void FLASH_Unlock(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 8001560:	4b05      	ldr	r3, [pc, #20]	; (8001578 <FLASH_Unlock+0x1c>)
 8001562:	4a06      	ldr	r2, [pc, #24]	; (800157c <FLASH_Unlock+0x20>)
 8001564:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 8001566:	4b04      	ldr	r3, [pc, #16]	; (8001578 <FLASH_Unlock+0x1c>)
 8001568:	4a05      	ldr	r2, [pc, #20]	; (8001580 <FLASH_Unlock+0x24>)
 800156a:	605a      	str	r2, [r3, #4]
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40023c00 	.word	0x40023c00
 800157c:	45670123 	.word	0x45670123
 8001580:	cdef89ab 	.word	0xcdef89ab

08001584 <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8001588:	4b05      	ldr	r3, [pc, #20]	; (80015a0 <FLASH_Lock+0x1c>)
 800158a:	691b      	ldr	r3, [r3, #16]
 800158c:	4a04      	ldr	r2, [pc, #16]	; (80015a0 <FLASH_Lock+0x1c>)
 800158e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001592:	6113      	str	r3, [r2, #16]

}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	40023c00 	.word	0x40023c00

080015a4 <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSYがクリアされるまで待機
 80015a8:	bf00      	nop
 80015aa:	4b05      	ldr	r3, [pc, #20]	; (80015c0 <FLASH_WaitBusy+0x1c>)
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1f9      	bne.n	80015aa <FLASH_WaitBusy+0x6>
}
 80015b6:	bf00      	nop
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	40023c00 	.word	0x40023c00

080015c4 <FLASH_EreaseSector>:
	FLASH_WaitBusy();

	FLASH_Lock();
}

void FLASH_EreaseSector( uint16_t sector ){	//FLASH_SECTOR11
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b088      	sub	sp, #32
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	80fb      	strh	r3, [r7, #6]
	HAL_FLASH_Unlock();
 80015ce:	f006 fd05 	bl	8007fdc <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef EraseInit;
	EraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
	EraseInit.Sector = sector;
 80015d6:	88fb      	ldrh	r3, [r7, #6]
 80015d8:	617b      	str	r3, [r7, #20]
	EraseInit.NbSectors = 1;
 80015da:	2301      	movs	r3, #1
 80015dc:	61bb      	str	r3, [r7, #24]
	EraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;	//!< Device operating range: 2.7V to 3.6V
 80015de:	2302      	movs	r3, #2
 80015e0:	61fb      	str	r3, [r7, #28]

	uint32_t PageError = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	60bb      	str	r3, [r7, #8]
	HAL_FLASHEx_Erase(&EraseInit, &PageError);
 80015e6:	f107 0208 	add.w	r2, r7, #8
 80015ea:	f107 030c 	add.w	r3, r7, #12
 80015ee:	4611      	mov	r1, r2
 80015f0:	4618      	mov	r0, r3
 80015f2:	f006 fdbb 	bl	800816c <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();
 80015f6:	f006 fd13 	bl	8008020 <HAL_FLASH_Lock>
}
 80015fa:	bf00      	nop
 80015fc:	3720      	adds	r7, #32
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 8001610:	f7ff ffa4 	bl	800155c <FLASH_Unlock>

	FLASH_WaitBusy();
 8001614:	f7ff ffc6 	bl	80015a4 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 8001618:	4b0e      	ldr	r3, [pc, #56]	; (8001654 <FLASH_Write_Word_F+0x50>)
 800161a:	691b      	ldr	r3, [r3, #16]
 800161c:	4a0d      	ldr	r2, [pc, #52]	; (8001654 <FLASH_Write_Word_F+0x50>)
 800161e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001622:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 8001624:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <FLASH_Write_Word_F+0x50>)
 8001626:	691b      	ldr	r3, [r3, #16]
 8001628:	4a0a      	ldr	r2, [pc, #40]	; (8001654 <FLASH_Write_Word_F+0x50>)
 800162a:	f043 0301 	orr.w	r3, r3, #1
 800162e:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	683a      	ldr	r2, [r7, #0]
 8001634:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 8001636:	f7ff ffb5 	bl	80015a4 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800163a:	4b06      	ldr	r3, [pc, #24]	; (8001654 <FLASH_Write_Word_F+0x50>)
 800163c:	691b      	ldr	r3, [r3, #16]
 800163e:	4a05      	ldr	r2, [pc, #20]	; (8001654 <FLASH_Write_Word_F+0x50>)
 8001640:	f023 0301 	bic.w	r3, r3, #1
 8001644:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 8001646:	f7ff ff9d 	bl	8001584 <FLASH_Lock>
}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40023c00 	.word	0x40023c00

08001658 <initGyro>:
float omega;
float theta_10mm;
float add_theta;
float ang_average = 0;

uint8_t initGyro(){
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
	uint8_t who_i_am;
	who_i_am = IMU_init();
 800165e:	f001 ff39 	bl	80034d4 <IMU_init>
 8001662:	4603      	mov	r3, r0
 8001664:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(500);
 8001666:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800166a:	f005 fc21 	bl	8006eb0 <HAL_Delay>

	return who_i_am;
 800166e:	79fb      	ldrb	r3, [r7, #7]
}
 8001670:	4618      	mov	r0, r3
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <updateIMUValue>:

void updateIMUValue(){
 8001678:	b5b0      	push	{r4, r5, r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
	read_gyro_data();
 800167e:	f001 ff4d 	bl	800351c <read_gyro_data>
	zg_ = zg;
 8001682:	4b5f      	ldr	r3, [pc, #380]	; (8001800 <updateIMUValue+0x188>)
 8001684:	881b      	ldrh	r3, [r3, #0]
 8001686:	b21a      	sxth	r2, r3
 8001688:	4b5e      	ldr	r3, [pc, #376]	; (8001804 <updateIMUValue+0x18c>)
 800168a:	801a      	strh	r2, [r3, #0]

	static int16_t pre_zg;
	zg_ = (R_IMU)*(zg) + (1.0 - (R_IMU))* (pre_zg);	// ｑニブかったら消す
 800168c:	4b5c      	ldr	r3, [pc, #368]	; (8001800 <updateIMUValue+0x188>)
 800168e:	881b      	ldrh	r3, [r3, #0]
 8001690:	b21b      	sxth	r3, r3
 8001692:	4618      	mov	r0, r3
 8001694:	f7fe ff46 	bl	8000524 <__aeabi_i2d>
 8001698:	4604      	mov	r4, r0
 800169a:	460d      	mov	r5, r1
 800169c:	4b5a      	ldr	r3, [pc, #360]	; (8001808 <updateIMUValue+0x190>)
 800169e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7fe ff3e 	bl	8000524 <__aeabi_i2d>
 80016a8:	f04f 0200 	mov.w	r2, #0
 80016ac:	f04f 0300 	mov.w	r3, #0
 80016b0:	f7fe ffa2 	bl	80005f8 <__aeabi_dmul>
 80016b4:	4602      	mov	r2, r0
 80016b6:	460b      	mov	r3, r1
 80016b8:	4620      	mov	r0, r4
 80016ba:	4629      	mov	r1, r5
 80016bc:	f7fe fde6 	bl	800028c <__adddf3>
 80016c0:	4603      	mov	r3, r0
 80016c2:	460c      	mov	r4, r1
 80016c4:	4618      	mov	r0, r3
 80016c6:	4621      	mov	r1, r4
 80016c8:	f7ff fa46 	bl	8000b58 <__aeabi_d2iz>
 80016cc:	4603      	mov	r3, r0
 80016ce:	b21a      	sxth	r2, r3
 80016d0:	4b4c      	ldr	r3, [pc, #304]	; (8001804 <updateIMUValue+0x18c>)
 80016d2:	801a      	strh	r2, [r3, #0]

    zg_ -= ang_average;
 80016d4:	4b4b      	ldr	r3, [pc, #300]	; (8001804 <updateIMUValue+0x18c>)
 80016d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016da:	ee07 3a90 	vmov	s15, r3
 80016de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016e2:	4b4a      	ldr	r3, [pc, #296]	; (800180c <updateIMUValue+0x194>)
 80016e4:	edd3 7a00 	vldr	s15, [r3]
 80016e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016f0:	ee17 3a90 	vmov	r3, s15
 80016f4:	b21a      	sxth	r2, r3
 80016f6:	4b43      	ldr	r3, [pc, #268]	; (8001804 <updateIMUValue+0x18c>)
 80016f8:	801a      	strh	r2, [r3, #0]

	pre_zg = zg_;
 80016fa:	4b42      	ldr	r3, [pc, #264]	; (8001804 <updateIMUValue+0x18c>)
 80016fc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001700:	4b41      	ldr	r3, [pc, #260]	; (8001808 <updateIMUValue+0x190>)
 8001702:	801a      	strh	r2, [r3, #0]

	float corrected_zg = zg_;
 8001704:	4b3f      	ldr	r3, [pc, #252]	; (8001804 <updateIMUValue+0x18c>)
 8001706:	f9b3 3000 	ldrsh.w	r3, [r3]
 800170a:	ee07 3a90 	vmov	s15, r3
 800170e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001712:	edc7 7a01 	vstr	s15, [r7, #4]
	omega = (corrected_zg / 16.4) * PI / 180;
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f7fe ff16 	bl	8000548 <__aeabi_f2d>
 800171c:	a332      	add	r3, pc, #200	; (adr r3, 80017e8 <updateIMUValue+0x170>)
 800171e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001722:	f7ff f893 	bl	800084c <__aeabi_ddiv>
 8001726:	4603      	mov	r3, r0
 8001728:	460c      	mov	r4, r1
 800172a:	4618      	mov	r0, r3
 800172c:	4621      	mov	r1, r4
 800172e:	a330      	add	r3, pc, #192	; (adr r3, 80017f0 <updateIMUValue+0x178>)
 8001730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001734:	f7fe ff60 	bl	80005f8 <__aeabi_dmul>
 8001738:	4603      	mov	r3, r0
 800173a:	460c      	mov	r4, r1
 800173c:	4618      	mov	r0, r3
 800173e:	4621      	mov	r1, r4
 8001740:	f04f 0200 	mov.w	r2, #0
 8001744:	4b32      	ldr	r3, [pc, #200]	; (8001810 <updateIMUValue+0x198>)
 8001746:	f7ff f881 	bl	800084c <__aeabi_ddiv>
 800174a:	4603      	mov	r3, r0
 800174c:	460c      	mov	r4, r1
 800174e:	4618      	mov	r0, r3
 8001750:	4621      	mov	r1, r4
 8001752:	f7ff fa49 	bl	8000be8 <__aeabi_d2f>
 8001756:	4602      	mov	r2, r0
 8001758:	4b2e      	ldr	r3, [pc, #184]	; (8001814 <updateIMUValue+0x19c>)
 800175a:	601a      	str	r2, [r3, #0]

	theta_10mm += omega * 0.001;
 800175c:	4b2e      	ldr	r3, [pc, #184]	; (8001818 <updateIMUValue+0x1a0>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe fef1 	bl	8000548 <__aeabi_f2d>
 8001766:	4604      	mov	r4, r0
 8001768:	460d      	mov	r5, r1
 800176a:	4b2a      	ldr	r3, [pc, #168]	; (8001814 <updateIMUValue+0x19c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe feea 	bl	8000548 <__aeabi_f2d>
 8001774:	a320      	add	r3, pc, #128	; (adr r3, 80017f8 <updateIMUValue+0x180>)
 8001776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177a:	f7fe ff3d 	bl	80005f8 <__aeabi_dmul>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	4620      	mov	r0, r4
 8001784:	4629      	mov	r1, r5
 8001786:	f7fe fd81 	bl	800028c <__adddf3>
 800178a:	4603      	mov	r3, r0
 800178c:	460c      	mov	r4, r1
 800178e:	4618      	mov	r0, r3
 8001790:	4621      	mov	r1, r4
 8001792:	f7ff fa29 	bl	8000be8 <__aeabi_d2f>
 8001796:	4602      	mov	r2, r0
 8001798:	4b1f      	ldr	r3, [pc, #124]	; (8001818 <updateIMUValue+0x1a0>)
 800179a:	601a      	str	r2, [r3, #0]
	add_theta += omega * 0.001;
 800179c:	4b1f      	ldr	r3, [pc, #124]	; (800181c <updateIMUValue+0x1a4>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7fe fed1 	bl	8000548 <__aeabi_f2d>
 80017a6:	4604      	mov	r4, r0
 80017a8:	460d      	mov	r5, r1
 80017aa:	4b1a      	ldr	r3, [pc, #104]	; (8001814 <updateIMUValue+0x19c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7fe feca 	bl	8000548 <__aeabi_f2d>
 80017b4:	a310      	add	r3, pc, #64	; (adr r3, 80017f8 <updateIMUValue+0x180>)
 80017b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ba:	f7fe ff1d 	bl	80005f8 <__aeabi_dmul>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4620      	mov	r0, r4
 80017c4:	4629      	mov	r1, r5
 80017c6:	f7fe fd61 	bl	800028c <__adddf3>
 80017ca:	4603      	mov	r3, r0
 80017cc:	460c      	mov	r4, r1
 80017ce:	4618      	mov	r0, r3
 80017d0:	4621      	mov	r1, r4
 80017d2:	f7ff fa09 	bl	8000be8 <__aeabi_d2f>
 80017d6:	4602      	mov	r2, r0
 80017d8:	4b10      	ldr	r3, [pc, #64]	; (800181c <updateIMUValue+0x1a4>)
 80017da:	601a      	str	r2, [r3, #0]
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bdb0      	pop	{r4, r5, r7, pc}
 80017e4:	f3af 8000 	nop.w
 80017e8:	66666666 	.word	0x66666666
 80017ec:	40306666 	.word	0x40306666
 80017f0:	54411744 	.word	0x54411744
 80017f4:	400921fb 	.word	0x400921fb
 80017f8:	d2f1a9fc 	.word	0xd2f1a9fc
 80017fc:	3f50624d 	.word	0x3f50624d
 8001800:	2001ee1c 	.word	0x2001ee1c
 8001804:	2001ed34 	.word	0x2001ed34
 8001808:	20000274 	.word	0x20000274
 800180c:	20000270 	.word	0x20000270
 8001810:	40668000 	.word	0x40668000
 8001814:	2001ed44 	.word	0x2001ed44
 8001818:	2001ed3c 	.word	0x2001ed3c
 800181c:	2001ed40 	.word	0x2001ed40

08001820 <IMU_average>:

void IMU_average(){
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
	float average = 0;
 8001826:	f04f 0300 	mov.w	r3, #0
 800182a:	607b      	str	r3, [r7, #4]
	for(int i = 0; i <= 1000; i++){
 800182c:	2300      	movs	r3, #0
 800182e:	603b      	str	r3, [r7, #0]
 8001830:	e015      	b.n	800185e <IMU_average+0x3e>
		average = average+zg;
 8001832:	4b13      	ldr	r3, [pc, #76]	; (8001880 <IMU_average+0x60>)
 8001834:	881b      	ldrh	r3, [r3, #0]
 8001836:	b21b      	sxth	r3, r3
 8001838:	ee07 3a90 	vmov	s15, r3
 800183c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001840:	ed97 7a01 	vldr	s14, [r7, #4]
 8001844:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001848:	edc7 7a01 	vstr	s15, [r7, #4]
		HAL_Delay(1);
 800184c:	2001      	movs	r0, #1
 800184e:	f005 fb2f 	bl	8006eb0 <HAL_Delay>
		setLED2('A');
 8001852:	2041      	movs	r0, #65	; 0x41
 8001854:	f000 f920 	bl	8001a98 <setLED2>
	for(int i = 0; i <= 1000; i++){
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	3301      	adds	r3, #1
 800185c:	603b      	str	r3, [r7, #0]
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001864:	dde5      	ble.n	8001832 <IMU_average+0x12>
	}
	ang_average = average/1000;
 8001866:	ed97 7a01 	vldr	s14, [r7, #4]
 800186a:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001884 <IMU_average+0x64>
 800186e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001872:	4b05      	ldr	r3, [pc, #20]	; (8001888 <IMU_average+0x68>)
 8001874:	edc3 7a00 	vstr	s15, [r3]
}
 8001878:	bf00      	nop
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	2001ee1c 	.word	0x2001ee1c
 8001884:	447a0000 	.word	0x447a0000
 8001888:	20000270 	.word	0x20000270

0800188c <getTheta10mm>:
float getOmega(){
	return omega;
}

float getTheta10mm()
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
	return theta_10mm;
 8001890:	4b04      	ldr	r3, [pc, #16]	; (80018a4 <getTheta10mm+0x18>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	ee07 3a90 	vmov	s15, r3
}
 8001898:	eeb0 0a67 	vmov.f32	s0, s15
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	2001ed3c 	.word	0x2001ed3c

080018a8 <clearTheta10mm>:

void clearTheta10mm()
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
	theta_10mm = 0;
 80018ac:	4b04      	ldr	r3, [pc, #16]	; (80018c0 <clearTheta10mm+0x18>)
 80018ae:	f04f 0200 	mov.w	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
}
 80018b4:	bf00      	nop
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	2001ed3c 	.word	0x2001ed3c

080018c4 <getaddTheta>:

float getaddTheta()
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
	return add_theta;
 80018c8:	4b04      	ldr	r3, [pc, #16]	; (80018dc <getaddTheta+0x18>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	ee07 3a90 	vmov	s15, r3
}
 80018d0:	eeb0 0a67 	vmov.f32	s0, s15
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	2001ed40 	.word	0x2001ed40

080018e0 <clearaddTheta>:

void clearaddTheta()
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
	add_theta = 0;
 80018e4:	4b04      	ldr	r3, [pc, #16]	; (80018f8 <clearaddTheta+0x18>)
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
}
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	2001ed40 	.word	0x2001ed40

080018fc <setLED>:
 */

#include "LED.h"

void setLED(uint8_t color)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
	if(color == 'R'){
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	2b52      	cmp	r3, #82	; 0x52
 800190a:	d112      	bne.n	8001932 <setLED+0x36>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); //R
 800190c:	2200      	movs	r2, #0
 800190e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001912:	4860      	ldr	r0, [pc, #384]	; (8001a94 <setLED+0x198>)
 8001914:	f006 fefe 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET); //G
 8001918:	2201      	movs	r2, #1
 800191a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800191e:	485d      	ldr	r0, [pc, #372]	; (8001a94 <setLED+0x198>)
 8001920:	f006 fef8 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET); //B
 8001924:	2201      	movs	r2, #1
 8001926:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800192a:	485a      	ldr	r0, [pc, #360]	; (8001a94 <setLED+0x198>)
 800192c:	f006 fef2 	bl	8008714 <HAL_GPIO_WritePin>
	else{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
	}
}
 8001930:	e0ab      	b.n	8001a8a <setLED+0x18e>
	else if(color == 'G'){
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	2b47      	cmp	r3, #71	; 0x47
 8001936:	d112      	bne.n	800195e <setLED+0x62>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001938:	2201      	movs	r2, #1
 800193a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800193e:	4855      	ldr	r0, [pc, #340]	; (8001a94 <setLED+0x198>)
 8001940:	f006 fee8 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001944:	2200      	movs	r2, #0
 8001946:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800194a:	4852      	ldr	r0, [pc, #328]	; (8001a94 <setLED+0x198>)
 800194c:	f006 fee2 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8001950:	2201      	movs	r2, #1
 8001952:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001956:	484f      	ldr	r0, [pc, #316]	; (8001a94 <setLED+0x198>)
 8001958:	f006 fedc 	bl	8008714 <HAL_GPIO_WritePin>
}
 800195c:	e095      	b.n	8001a8a <setLED+0x18e>
	else if(color == 'B'){
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	2b42      	cmp	r3, #66	; 0x42
 8001962:	d112      	bne.n	800198a <setLED+0x8e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001964:	2201      	movs	r2, #1
 8001966:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800196a:	484a      	ldr	r0, [pc, #296]	; (8001a94 <setLED+0x198>)
 800196c:	f006 fed2 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001970:	2201      	movs	r2, #1
 8001972:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001976:	4847      	ldr	r0, [pc, #284]	; (8001a94 <setLED+0x198>)
 8001978:	f006 fecc 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 800197c:	2200      	movs	r2, #0
 800197e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001982:	4844      	ldr	r0, [pc, #272]	; (8001a94 <setLED+0x198>)
 8001984:	f006 fec6 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001988:	e07f      	b.n	8001a8a <setLED+0x18e>
	else if(color == 'M'){
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	2b4d      	cmp	r3, #77	; 0x4d
 800198e:	d112      	bne.n	80019b6 <setLED+0xba>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001990:	2200      	movs	r2, #0
 8001992:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001996:	483f      	ldr	r0, [pc, #252]	; (8001a94 <setLED+0x198>)
 8001998:	f006 febc 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 800199c:	2201      	movs	r2, #1
 800199e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019a2:	483c      	ldr	r0, [pc, #240]	; (8001a94 <setLED+0x198>)
 80019a4:	f006 feb6 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80019a8:	2200      	movs	r2, #0
 80019aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019ae:	4839      	ldr	r0, [pc, #228]	; (8001a94 <setLED+0x198>)
 80019b0:	f006 feb0 	bl	8008714 <HAL_GPIO_WritePin>
}
 80019b4:	e069      	b.n	8001a8a <setLED+0x18e>
	else if(color == 'Y'){
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	2b59      	cmp	r3, #89	; 0x59
 80019ba:	d112      	bne.n	80019e2 <setLED+0xe6>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019bc:	2200      	movs	r2, #0
 80019be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019c2:	4834      	ldr	r0, [pc, #208]	; (8001a94 <setLED+0x198>)
 80019c4:	f006 fea6 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80019c8:	2200      	movs	r2, #0
 80019ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019ce:	4831      	ldr	r0, [pc, #196]	; (8001a94 <setLED+0x198>)
 80019d0:	f006 fea0 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 80019d4:	2201      	movs	r2, #1
 80019d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019da:	482e      	ldr	r0, [pc, #184]	; (8001a94 <setLED+0x198>)
 80019dc:	f006 fe9a 	bl	8008714 <HAL_GPIO_WritePin>
}
 80019e0:	e053      	b.n	8001a8a <setLED+0x18e>
	else if(color == 'C'){
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	2b43      	cmp	r3, #67	; 0x43
 80019e6:	d112      	bne.n	8001a0e <setLED+0x112>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80019e8:	2201      	movs	r2, #1
 80019ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019ee:	4829      	ldr	r0, [pc, #164]	; (8001a94 <setLED+0x198>)
 80019f0:	f006 fe90 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80019f4:	2200      	movs	r2, #0
 80019f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019fa:	4826      	ldr	r0, [pc, #152]	; (8001a94 <setLED+0x198>)
 80019fc:	f006 fe8a 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001a00:	2200      	movs	r2, #0
 8001a02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a06:	4823      	ldr	r0, [pc, #140]	; (8001a94 <setLED+0x198>)
 8001a08:	f006 fe84 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001a0c:	e03d      	b.n	8001a8a <setLED+0x18e>
	else if(color == 'W'){
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	2b57      	cmp	r3, #87	; 0x57
 8001a12:	d112      	bne.n	8001a3a <setLED+0x13e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a14:	2200      	movs	r2, #0
 8001a16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a1a:	481e      	ldr	r0, [pc, #120]	; (8001a94 <setLED+0x198>)
 8001a1c:	f006 fe7a 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001a20:	2200      	movs	r2, #0
 8001a22:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a26:	481b      	ldr	r0, [pc, #108]	; (8001a94 <setLED+0x198>)
 8001a28:	f006 fe74 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a32:	4818      	ldr	r0, [pc, #96]	; (8001a94 <setLED+0x198>)
 8001a34:	f006 fe6e 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001a38:	e027      	b.n	8001a8a <setLED+0x18e>
	else if(color == 'N'){
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	2b4e      	cmp	r3, #78	; 0x4e
 8001a3e:	d112      	bne.n	8001a66 <setLED+0x16a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001a40:	2201      	movs	r2, #1
 8001a42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a46:	4813      	ldr	r0, [pc, #76]	; (8001a94 <setLED+0x198>)
 8001a48:	f006 fe64 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a52:	4810      	ldr	r0, [pc, #64]	; (8001a94 <setLED+0x198>)
 8001a54:	f006 fe5e 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a5e:	480d      	ldr	r0, [pc, #52]	; (8001a94 <setLED+0x198>)
 8001a60:	f006 fe58 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001a64:	e011      	b.n	8001a8a <setLED+0x18e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a66:	2200      	movs	r2, #0
 8001a68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a6c:	4809      	ldr	r0, [pc, #36]	; (8001a94 <setLED+0x198>)
 8001a6e:	f006 fe51 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001a72:	2200      	movs	r2, #0
 8001a74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a78:	4806      	ldr	r0, [pc, #24]	; (8001a94 <setLED+0x198>)
 8001a7a:	f006 fe4b 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a84:	4803      	ldr	r0, [pc, #12]	; (8001a94 <setLED+0x198>)
 8001a86:	f006 fe45 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001a8a:	bf00      	nop
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40020800 	.word	0x40020800

08001a98 <setLED2>:

void setLED2(uint8_t color2)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
	if(color2 == 'R'){
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	2b52      	cmp	r3, #82	; 0x52
 8001aa6:	d124      	bne.n	8001af2 <setLED2+0x5a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001aae:	48c5      	ldr	r0, [pc, #788]	; (8001dc4 <setLED2+0x32c>)
 8001ab0:	f006 fe30 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001aba:	48c3      	ldr	r0, [pc, #780]	; (8001dc8 <setLED2+0x330>)
 8001abc:	f006 fe2a 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ac6:	48c0      	ldr	r0, [pc, #768]	; (8001dc8 <setLED2+0x330>)
 8001ac8:	f006 fe24 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001acc:	2201      	movs	r2, #1
 8001ace:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ad2:	48bd      	ldr	r0, [pc, #756]	; (8001dc8 <setLED2+0x330>)
 8001ad4:	f006 fe1e 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ade:	48ba      	ldr	r0, [pc, #744]	; (8001dc8 <setLED2+0x330>)
 8001ae0:	f006 fe18 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001aea:	48b7      	ldr	r0, [pc, #732]	; (8001dc8 <setLED2+0x330>)
 8001aec:	f006 fe12 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
	}
}
 8001af0:	e163      	b.n	8001dba <setLED2+0x322>
	else if(color2 == 'G'){
 8001af2:	79fb      	ldrb	r3, [r7, #7]
 8001af4:	2b47      	cmp	r3, #71	; 0x47
 8001af6:	d124      	bne.n	8001b42 <setLED2+0xaa>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001af8:	2201      	movs	r2, #1
 8001afa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001afe:	48b1      	ldr	r0, [pc, #708]	; (8001dc4 <setLED2+0x32c>)
 8001b00:	f006 fe08 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001b04:	2200      	movs	r2, #0
 8001b06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b0a:	48af      	ldr	r0, [pc, #700]	; (8001dc8 <setLED2+0x330>)
 8001b0c:	f006 fe02 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001b10:	2201      	movs	r2, #1
 8001b12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b16:	48ac      	ldr	r0, [pc, #688]	; (8001dc8 <setLED2+0x330>)
 8001b18:	f006 fdfc 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b22:	48a9      	ldr	r0, [pc, #676]	; (8001dc8 <setLED2+0x330>)
 8001b24:	f006 fdf6 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b2e:	48a6      	ldr	r0, [pc, #664]	; (8001dc8 <setLED2+0x330>)
 8001b30:	f006 fdf0 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001b34:	2201      	movs	r2, #1
 8001b36:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b3a:	48a3      	ldr	r0, [pc, #652]	; (8001dc8 <setLED2+0x330>)
 8001b3c:	f006 fdea 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001b40:	e13b      	b.n	8001dba <setLED2+0x322>
	else if(color2 == 'B'){
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	2b42      	cmp	r3, #66	; 0x42
 8001b46:	d124      	bne.n	8001b92 <setLED2+0xfa>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b4e:	489d      	ldr	r0, [pc, #628]	; (8001dc4 <setLED2+0x32c>)
 8001b50:	f006 fde0 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001b54:	2201      	movs	r2, #1
 8001b56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b5a:	489b      	ldr	r0, [pc, #620]	; (8001dc8 <setLED2+0x330>)
 8001b5c:	f006 fdda 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001b60:	2200      	movs	r2, #0
 8001b62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b66:	4898      	ldr	r0, [pc, #608]	; (8001dc8 <setLED2+0x330>)
 8001b68:	f006 fdd4 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b72:	4895      	ldr	r0, [pc, #596]	; (8001dc8 <setLED2+0x330>)
 8001b74:	f006 fdce 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001b78:	2201      	movs	r2, #1
 8001b7a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b7e:	4892      	ldr	r0, [pc, #584]	; (8001dc8 <setLED2+0x330>)
 8001b80:	f006 fdc8 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001b84:	2201      	movs	r2, #1
 8001b86:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b8a:	488f      	ldr	r0, [pc, #572]	; (8001dc8 <setLED2+0x330>)
 8001b8c:	f006 fdc2 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001b90:	e113      	b.n	8001dba <setLED2+0x322>
	else if(color2 == 'W'){
 8001b92:	79fb      	ldrb	r3, [r7, #7]
 8001b94:	2b57      	cmp	r3, #87	; 0x57
 8001b96:	d124      	bne.n	8001be2 <setLED2+0x14a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b9e:	4889      	ldr	r0, [pc, #548]	; (8001dc4 <setLED2+0x32c>)
 8001ba0:	f006 fdb8 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001baa:	4887      	ldr	r0, [pc, #540]	; (8001dc8 <setLED2+0x330>)
 8001bac:	f006 fdb2 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bb6:	4884      	ldr	r0, [pc, #528]	; (8001dc8 <setLED2+0x330>)
 8001bb8:	f006 fdac 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bc2:	4881      	ldr	r0, [pc, #516]	; (8001dc8 <setLED2+0x330>)
 8001bc4:	f006 fda6 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bce:	487e      	ldr	r0, [pc, #504]	; (8001dc8 <setLED2+0x330>)
 8001bd0:	f006 fda0 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bda:	487b      	ldr	r0, [pc, #492]	; (8001dc8 <setLED2+0x330>)
 8001bdc:	f006 fd9a 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001be0:	e0eb      	b.n	8001dba <setLED2+0x322>
	else if(color2 == 'Y'){
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	2b59      	cmp	r3, #89	; 0x59
 8001be6:	d124      	bne.n	8001c32 <setLED2+0x19a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001be8:	2201      	movs	r2, #1
 8001bea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bee:	4875      	ldr	r0, [pc, #468]	; (8001dc4 <setLED2+0x32c>)
 8001bf0:	f006 fd90 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bfa:	4873      	ldr	r0, [pc, #460]	; (8001dc8 <setLED2+0x330>)
 8001bfc:	f006 fd8a 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001c00:	2201      	movs	r2, #1
 8001c02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c06:	4870      	ldr	r0, [pc, #448]	; (8001dc8 <setLED2+0x330>)
 8001c08:	f006 fd84 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c12:	486d      	ldr	r0, [pc, #436]	; (8001dc8 <setLED2+0x330>)
 8001c14:	f006 fd7e 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c1e:	486a      	ldr	r0, [pc, #424]	; (8001dc8 <setLED2+0x330>)
 8001c20:	f006 fd78 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001c24:	2201      	movs	r2, #1
 8001c26:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c2a:	4867      	ldr	r0, [pc, #412]	; (8001dc8 <setLED2+0x330>)
 8001c2c:	f006 fd72 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001c30:	e0c3      	b.n	8001dba <setLED2+0x322>
	else if(color2 == 'X'){
 8001c32:	79fb      	ldrb	r3, [r7, #7]
 8001c34:	2b58      	cmp	r3, #88	; 0x58
 8001c36:	d124      	bne.n	8001c82 <setLED2+0x1ea>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001c38:	2201      	movs	r2, #1
 8001c3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c3e:	4861      	ldr	r0, [pc, #388]	; (8001dc4 <setLED2+0x32c>)
 8001c40:	f006 fd68 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001c44:	2201      	movs	r2, #1
 8001c46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c4a:	485f      	ldr	r0, [pc, #380]	; (8001dc8 <setLED2+0x330>)
 8001c4c:	f006 fd62 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001c50:	2201      	movs	r2, #1
 8001c52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c56:	485c      	ldr	r0, [pc, #368]	; (8001dc8 <setLED2+0x330>)
 8001c58:	f006 fd5c 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c62:	4859      	ldr	r0, [pc, #356]	; (8001dc8 <setLED2+0x330>)
 8001c64:	f006 fd56 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001c68:	2201      	movs	r2, #1
 8001c6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c6e:	4856      	ldr	r0, [pc, #344]	; (8001dc8 <setLED2+0x330>)
 8001c70:	f006 fd50 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001c74:	2200      	movs	r2, #0
 8001c76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c7a:	4853      	ldr	r0, [pc, #332]	; (8001dc8 <setLED2+0x330>)
 8001c7c:	f006 fd4a 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001c80:	e09b      	b.n	8001dba <setLED2+0x322>
	else if(color2 == 'V'){
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	2b56      	cmp	r3, #86	; 0x56
 8001c86:	d124      	bne.n	8001cd2 <setLED2+0x23a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c8e:	484d      	ldr	r0, [pc, #308]	; (8001dc4 <setLED2+0x32c>)
 8001c90:	f006 fd40 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001c94:	2201      	movs	r2, #1
 8001c96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c9a:	484b      	ldr	r0, [pc, #300]	; (8001dc8 <setLED2+0x330>)
 8001c9c:	f006 fd3a 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ca6:	4848      	ldr	r0, [pc, #288]	; (8001dc8 <setLED2+0x330>)
 8001ca8:	f006 fd34 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001cac:	2201      	movs	r2, #1
 8001cae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cb2:	4845      	ldr	r0, [pc, #276]	; (8001dc8 <setLED2+0x330>)
 8001cb4:	f006 fd2e 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001cb8:	2201      	movs	r2, #1
 8001cba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cbe:	4842      	ldr	r0, [pc, #264]	; (8001dc8 <setLED2+0x330>)
 8001cc0:	f006 fd28 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cca:	483f      	ldr	r0, [pc, #252]	; (8001dc8 <setLED2+0x330>)
 8001ccc:	f006 fd22 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001cd0:	e073      	b.n	8001dba <setLED2+0x322>
	else if(color2 == 'T'){
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	2b54      	cmp	r3, #84	; 0x54
 8001cd6:	d124      	bne.n	8001d22 <setLED2+0x28a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cde:	4839      	ldr	r0, [pc, #228]	; (8001dc4 <setLED2+0x32c>)
 8001ce0:	f006 fd18 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cea:	4837      	ldr	r0, [pc, #220]	; (8001dc8 <setLED2+0x330>)
 8001cec:	f006 fd12 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cf6:	4834      	ldr	r0, [pc, #208]	; (8001dc8 <setLED2+0x330>)
 8001cf8:	f006 fd0c 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d02:	4831      	ldr	r0, [pc, #196]	; (8001dc8 <setLED2+0x330>)
 8001d04:	f006 fd06 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d0e:	482e      	ldr	r0, [pc, #184]	; (8001dc8 <setLED2+0x330>)
 8001d10:	f006 fd00 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001d14:	2200      	movs	r2, #0
 8001d16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d1a:	482b      	ldr	r0, [pc, #172]	; (8001dc8 <setLED2+0x330>)
 8001d1c:	f006 fcfa 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001d20:	e04b      	b.n	8001dba <setLED2+0x322>
	else if(color2 == 'A'){
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	2b41      	cmp	r3, #65	; 0x41
 8001d26:	d124      	bne.n	8001d72 <setLED2+0x2da>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d2e:	4825      	ldr	r0, [pc, #148]	; (8001dc4 <setLED2+0x32c>)
 8001d30:	f006 fcf0 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001d34:	2200      	movs	r2, #0
 8001d36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d3a:	4823      	ldr	r0, [pc, #140]	; (8001dc8 <setLED2+0x330>)
 8001d3c:	f006 fcea 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d40:	2200      	movs	r2, #0
 8001d42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d46:	4820      	ldr	r0, [pc, #128]	; (8001dc8 <setLED2+0x330>)
 8001d48:	f006 fce4 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d52:	481d      	ldr	r0, [pc, #116]	; (8001dc8 <setLED2+0x330>)
 8001d54:	f006 fcde 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d5e:	481a      	ldr	r0, [pc, #104]	; (8001dc8 <setLED2+0x330>)
 8001d60:	f006 fcd8 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001d64:	2200      	movs	r2, #0
 8001d66:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d6a:	4817      	ldr	r0, [pc, #92]	; (8001dc8 <setLED2+0x330>)
 8001d6c:	f006 fcd2 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001d70:	e023      	b.n	8001dba <setLED2+0x322>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001d72:	2201      	movs	r2, #1
 8001d74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d78:	4812      	ldr	r0, [pc, #72]	; (8001dc4 <setLED2+0x32c>)
 8001d7a:	f006 fccb 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d84:	4810      	ldr	r0, [pc, #64]	; (8001dc8 <setLED2+0x330>)
 8001d86:	f006 fcc5 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d90:	480d      	ldr	r0, [pc, #52]	; (8001dc8 <setLED2+0x330>)
 8001d92:	f006 fcbf 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001d96:	2201      	movs	r2, #1
 8001d98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d9c:	480a      	ldr	r0, [pc, #40]	; (8001dc8 <setLED2+0x330>)
 8001d9e:	f006 fcb9 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001da2:	2201      	movs	r2, #1
 8001da4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001da8:	4807      	ldr	r0, [pc, #28]	; (8001dc8 <setLED2+0x330>)
 8001daa:	f006 fcb3 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001dae:	2201      	movs	r2, #1
 8001db0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001db4:	4804      	ldr	r0, [pc, #16]	; (8001dc8 <setLED2+0x330>)
 8001db6:	f006 fcad 	bl	8008714 <HAL_GPIO_WritePin>
}
 8001dba:	bf00      	nop
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40020000 	.word	0x40020000
 8001dc8:	40020400 	.word	0x40020400
 8001dcc:	00000000 	.word	0x00000000

08001dd0 <calculateLineFollowingTermFlip>:

static float pre_diff;

float mon_velo_term;

void calculateLineFollowingTermFlip(void){
 8001dd0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001dd4:	b086      	sub	sp, #24
 8001dd6:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 3.8, kd = 0.025;//taiya良くないやつ kp = 3.2, kd = 0.018
 8001dd8:	4bb3      	ldr	r3, [pc, #716]	; (80020a8 <calculateLineFollowingTermFlip+0x2d8>)
 8001dda:	617b      	str	r3, [r7, #20]
 8001ddc:	4bb3      	ldr	r3, [pc, #716]	; (80020ac <calculateLineFollowingTermFlip+0x2dc>)
 8001dde:	613b      	str	r3, [r7, #16]
	float diff = 0.;
 8001de0:	f04f 0300 	mov.w	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]

	if(line_trace_enable_flag == 1){
 8001de6:	4bb2      	ldr	r3, [pc, #712]	; (80020b0 <calculateLineFollowingTermFlip+0x2e0>)
 8001de8:	f993 3000 	ldrsb.w	r3, [r3]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	f040 8140 	bne.w	8002072 <calculateLineFollowingTermFlip+0x2a2>
		if(i_clear_flag == 1){
 8001df2:	4bb0      	ldr	r3, [pc, #704]	; (80020b4 <calculateLineFollowingTermFlip+0x2e4>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d106      	bne.n	8001e08 <calculateLineFollowingTermFlip+0x38>
			i = 0;
 8001dfa:	4baf      	ldr	r3, [pc, #700]	; (80020b8 <calculateLineFollowingTermFlip+0x2e8>)
 8001dfc:	f04f 0200 	mov.w	r2, #0
 8001e00:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8001e02:	4bac      	ldr	r3, [pc, #688]	; (80020b4 <calculateLineFollowingTermFlip+0x2e4>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	701a      	strb	r2, [r3, #0]
		}

		diff = ( ( sensor[0] * 1.75 + sensor[1] * 1.6 + sensor[2] * 1.45 + sensor[3] * 1.3 + sensor[4] * 1.15 + sensor[5]) / 6 ) - ( ( sensor[6] + sensor[7] * 1.15 + sensor[8] * 1.3 + sensor[9] * 1.45 + sensor[10] * 1.6 + sensor[11] * 1.75 ) / 6 );
 8001e08:	4bac      	ldr	r3, [pc, #688]	; (80020bc <calculateLineFollowingTermFlip+0x2ec>)
 8001e0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fb88 	bl	8000524 <__aeabi_i2d>
 8001e14:	f04f 0200 	mov.w	r2, #0
 8001e18:	4ba9      	ldr	r3, [pc, #676]	; (80020c0 <calculateLineFollowingTermFlip+0x2f0>)
 8001e1a:	f7fe fbed 	bl	80005f8 <__aeabi_dmul>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	460c      	mov	r4, r1
 8001e22:	4625      	mov	r5, r4
 8001e24:	461c      	mov	r4, r3
 8001e26:	4ba5      	ldr	r3, [pc, #660]	; (80020bc <calculateLineFollowingTermFlip+0x2ec>)
 8001e28:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7fe fb79 	bl	8000524 <__aeabi_i2d>
 8001e32:	a393      	add	r3, pc, #588	; (adr r3, 8002080 <calculateLineFollowingTermFlip+0x2b0>)
 8001e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e38:	f7fe fbde 	bl	80005f8 <__aeabi_dmul>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4620      	mov	r0, r4
 8001e42:	4629      	mov	r1, r5
 8001e44:	f7fe fa22 	bl	800028c <__adddf3>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	460c      	mov	r4, r1
 8001e4c:	4625      	mov	r5, r4
 8001e4e:	461c      	mov	r4, r3
 8001e50:	4b9a      	ldr	r3, [pc, #616]	; (80020bc <calculateLineFollowingTermFlip+0x2ec>)
 8001e52:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7fe fb64 	bl	8000524 <__aeabi_i2d>
 8001e5c:	a38a      	add	r3, pc, #552	; (adr r3, 8002088 <calculateLineFollowingTermFlip+0x2b8>)
 8001e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e62:	f7fe fbc9 	bl	80005f8 <__aeabi_dmul>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	4620      	mov	r0, r4
 8001e6c:	4629      	mov	r1, r5
 8001e6e:	f7fe fa0d 	bl	800028c <__adddf3>
 8001e72:	4603      	mov	r3, r0
 8001e74:	460c      	mov	r4, r1
 8001e76:	4625      	mov	r5, r4
 8001e78:	461c      	mov	r4, r3
 8001e7a:	4b90      	ldr	r3, [pc, #576]	; (80020bc <calculateLineFollowingTermFlip+0x2ec>)
 8001e7c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe fb4f 	bl	8000524 <__aeabi_i2d>
 8001e86:	a382      	add	r3, pc, #520	; (adr r3, 8002090 <calculateLineFollowingTermFlip+0x2c0>)
 8001e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e8c:	f7fe fbb4 	bl	80005f8 <__aeabi_dmul>
 8001e90:	4602      	mov	r2, r0
 8001e92:	460b      	mov	r3, r1
 8001e94:	4620      	mov	r0, r4
 8001e96:	4629      	mov	r1, r5
 8001e98:	f7fe f9f8 	bl	800028c <__adddf3>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	460c      	mov	r4, r1
 8001ea0:	4625      	mov	r5, r4
 8001ea2:	461c      	mov	r4, r3
 8001ea4:	4b85      	ldr	r3, [pc, #532]	; (80020bc <calculateLineFollowingTermFlip+0x2ec>)
 8001ea6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7fe fb3a 	bl	8000524 <__aeabi_i2d>
 8001eb0:	a379      	add	r3, pc, #484	; (adr r3, 8002098 <calculateLineFollowingTermFlip+0x2c8>)
 8001eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb6:	f7fe fb9f 	bl	80005f8 <__aeabi_dmul>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	4620      	mov	r0, r4
 8001ec0:	4629      	mov	r1, r5
 8001ec2:	f7fe f9e3 	bl	800028c <__adddf3>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	460c      	mov	r4, r1
 8001eca:	4625      	mov	r5, r4
 8001ecc:	461c      	mov	r4, r3
 8001ece:	4b7b      	ldr	r3, [pc, #492]	; (80020bc <calculateLineFollowingTermFlip+0x2ec>)
 8001ed0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7fe fb25 	bl	8000524 <__aeabi_i2d>
 8001eda:	4602      	mov	r2, r0
 8001edc:	460b      	mov	r3, r1
 8001ede:	4620      	mov	r0, r4
 8001ee0:	4629      	mov	r1, r5
 8001ee2:	f7fe f9d3 	bl	800028c <__adddf3>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	460c      	mov	r4, r1
 8001eea:	4618      	mov	r0, r3
 8001eec:	4621      	mov	r1, r4
 8001eee:	f04f 0200 	mov.w	r2, #0
 8001ef2:	4b74      	ldr	r3, [pc, #464]	; (80020c4 <calculateLineFollowingTermFlip+0x2f4>)
 8001ef4:	f7fe fcaa 	bl	800084c <__aeabi_ddiv>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	460c      	mov	r4, r1
 8001efc:	4625      	mov	r5, r4
 8001efe:	461c      	mov	r4, r3
 8001f00:	4b6e      	ldr	r3, [pc, #440]	; (80020bc <calculateLineFollowingTermFlip+0x2ec>)
 8001f02:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7fe fb0c 	bl	8000524 <__aeabi_i2d>
 8001f0c:	4680      	mov	r8, r0
 8001f0e:	4689      	mov	r9, r1
 8001f10:	4b6a      	ldr	r3, [pc, #424]	; (80020bc <calculateLineFollowingTermFlip+0x2ec>)
 8001f12:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7fe fb04 	bl	8000524 <__aeabi_i2d>
 8001f1c:	a35e      	add	r3, pc, #376	; (adr r3, 8002098 <calculateLineFollowingTermFlip+0x2c8>)
 8001f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f22:	f7fe fb69 	bl	80005f8 <__aeabi_dmul>
 8001f26:	4602      	mov	r2, r0
 8001f28:	460b      	mov	r3, r1
 8001f2a:	4640      	mov	r0, r8
 8001f2c:	4649      	mov	r1, r9
 8001f2e:	f7fe f9ad 	bl	800028c <__adddf3>
 8001f32:	4602      	mov	r2, r0
 8001f34:	460b      	mov	r3, r1
 8001f36:	4690      	mov	r8, r2
 8001f38:	4699      	mov	r9, r3
 8001f3a:	4b60      	ldr	r3, [pc, #384]	; (80020bc <calculateLineFollowingTermFlip+0x2ec>)
 8001f3c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7fe faef 	bl	8000524 <__aeabi_i2d>
 8001f46:	a352      	add	r3, pc, #328	; (adr r3, 8002090 <calculateLineFollowingTermFlip+0x2c0>)
 8001f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f4c:	f7fe fb54 	bl	80005f8 <__aeabi_dmul>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	4640      	mov	r0, r8
 8001f56:	4649      	mov	r1, r9
 8001f58:	f7fe f998 	bl	800028c <__adddf3>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	4690      	mov	r8, r2
 8001f62:	4699      	mov	r9, r3
 8001f64:	4b55      	ldr	r3, [pc, #340]	; (80020bc <calculateLineFollowingTermFlip+0x2ec>)
 8001f66:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7fe fada 	bl	8000524 <__aeabi_i2d>
 8001f70:	a345      	add	r3, pc, #276	; (adr r3, 8002088 <calculateLineFollowingTermFlip+0x2b8>)
 8001f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f76:	f7fe fb3f 	bl	80005f8 <__aeabi_dmul>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	4640      	mov	r0, r8
 8001f80:	4649      	mov	r1, r9
 8001f82:	f7fe f983 	bl	800028c <__adddf3>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	4690      	mov	r8, r2
 8001f8c:	4699      	mov	r9, r3
 8001f8e:	4b4b      	ldr	r3, [pc, #300]	; (80020bc <calculateLineFollowingTermFlip+0x2ec>)
 8001f90:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7fe fac5 	bl	8000524 <__aeabi_i2d>
 8001f9a:	a339      	add	r3, pc, #228	; (adr r3, 8002080 <calculateLineFollowingTermFlip+0x2b0>)
 8001f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa0:	f7fe fb2a 	bl	80005f8 <__aeabi_dmul>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	4640      	mov	r0, r8
 8001faa:	4649      	mov	r1, r9
 8001fac:	f7fe f96e 	bl	800028c <__adddf3>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	4690      	mov	r8, r2
 8001fb6:	4699      	mov	r9, r3
 8001fb8:	4b40      	ldr	r3, [pc, #256]	; (80020bc <calculateLineFollowingTermFlip+0x2ec>)
 8001fba:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7fe fab0 	bl	8000524 <__aeabi_i2d>
 8001fc4:	f04f 0200 	mov.w	r2, #0
 8001fc8:	4b3d      	ldr	r3, [pc, #244]	; (80020c0 <calculateLineFollowingTermFlip+0x2f0>)
 8001fca:	f7fe fb15 	bl	80005f8 <__aeabi_dmul>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	4640      	mov	r0, r8
 8001fd4:	4649      	mov	r1, r9
 8001fd6:	f7fe f959 	bl	800028c <__adddf3>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	4610      	mov	r0, r2
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	f04f 0200 	mov.w	r2, #0
 8001fe6:	4b37      	ldr	r3, [pc, #220]	; (80020c4 <calculateLineFollowingTermFlip+0x2f4>)
 8001fe8:	f7fe fc30 	bl	800084c <__aeabi_ddiv>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4620      	mov	r0, r4
 8001ff2:	4629      	mov	r1, r5
 8001ff4:	f7fe f948 	bl	8000288 <__aeabi_dsub>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	460c      	mov	r4, r1
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	4621      	mov	r1, r4
 8002000:	f7fe fdf2 	bl	8000be8 <__aeabi_d2f>
 8002004:	4603      	mov	r3, r0
 8002006:	60fb      	str	r3, [r7, #12]
		//diff = ( ( sensor[0] * 1.25 + sensor[1] * 1.2 + sensor[2] * 1.15 + sensor[3] * 1.1 + sensor[4] * 1.05 + sensor[5] ) / 6 ) - ( ( sensor[6] + sensor[7] * 1.05 + sensor[8] * 1.1 + sensor[9] * 1.15 + sensor[10] * 1.2 + sensor[11] * 1.25 ) / 6 );
		//diff = ( ( sensor[0] + sensor[1] + sensor[2] + sensor[3] + sensor[4] + sensor[5] ) / 6 ) - ( ( sensor[6] + sensor[7] + sensor[8] + sensor[9] + sensor[10] + sensor[11] ) / 6 );

		p = kp * diff; //P制御
 8002008:	ed97 7a05 	vldr	s14, [r7, #20]
 800200c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002010:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002014:	edc7 7a02 	vstr	s15, [r7, #8]
		//i += ki * diff * DELTA_T; //I制御
		d = kd * (diff - pre_diff) / DELTA_T; //D制御
 8002018:	4b2b      	ldr	r3, [pc, #172]	; (80020c8 <calculateLineFollowingTermFlip+0x2f8>)
 800201a:	edd3 7a00 	vldr	s15, [r3]
 800201e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002022:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002026:	edd7 7a04 	vldr	s15, [r7, #16]
 800202a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800202e:	ee17 0a90 	vmov	r0, s15
 8002032:	f7fe fa89 	bl	8000548 <__aeabi_f2d>
 8002036:	a31a      	add	r3, pc, #104	; (adr r3, 80020a0 <calculateLineFollowingTermFlip+0x2d0>)
 8002038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800203c:	f7fe fc06 	bl	800084c <__aeabi_ddiv>
 8002040:	4603      	mov	r3, r0
 8002042:	460c      	mov	r4, r1
 8002044:	4618      	mov	r0, r3
 8002046:	4621      	mov	r1, r4
 8002048:	f7fe fdce 	bl	8000be8 <__aeabi_d2f>
 800204c:	4603      	mov	r3, r0
 800204e:	607b      	str	r3, [r7, #4]

		line_following_term = p + i + d;
 8002050:	4b19      	ldr	r3, [pc, #100]	; (80020b8 <calculateLineFollowingTermFlip+0x2e8>)
 8002052:	ed93 7a00 	vldr	s14, [r3]
 8002056:	edd7 7a02 	vldr	s15, [r7, #8]
 800205a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800205e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002062:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002066:	4b19      	ldr	r3, [pc, #100]	; (80020cc <calculateLineFollowingTermFlip+0x2fc>)
 8002068:	edc3 7a00 	vstr	s15, [r3]

		//p_Deb = p;
		//d_Deb = d;
		//i_Deb = i;

		pre_diff = diff;
 800206c:	4a16      	ldr	r2, [pc, #88]	; (80020c8 <calculateLineFollowingTermFlip+0x2f8>)
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6013      	str	r3, [r2, #0]
	}
}
 8002072:	bf00      	nop
 8002074:	3718      	adds	r7, #24
 8002076:	46bd      	mov	sp, r7
 8002078:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800207c:	f3af 8000 	nop.w
 8002080:	9999999a 	.word	0x9999999a
 8002084:	3ff99999 	.word	0x3ff99999
 8002088:	33333333 	.word	0x33333333
 800208c:	3ff73333 	.word	0x3ff73333
 8002090:	cccccccd 	.word	0xcccccccd
 8002094:	3ff4cccc 	.word	0x3ff4cccc
 8002098:	66666666 	.word	0x66666666
 800209c:	3ff26666 	.word	0x3ff26666
 80020a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80020a4:	3f50624d 	.word	0x3f50624d
 80020a8:	40733333 	.word	0x40733333
 80020ac:	3ccccccd 	.word	0x3ccccccd
 80020b0:	20000276 	.word	0x20000276
 80020b4:	20000277 	.word	0x20000277
 80020b8:	20000284 	.word	0x20000284
 80020bc:	2001ec60 	.word	0x2001ec60
 80020c0:	3ffc0000 	.word	0x3ffc0000
 80020c4:	40180000 	.word	0x40180000
 80020c8:	20000280 	.word	0x20000280
 80020cc:	20000278 	.word	0x20000278

080020d0 <lineTraceFlip>:

void lineTraceFlip(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
	if(line_trace_enable_flag == 1){
 80020d6:	4b41      	ldr	r3, [pc, #260]	; (80021dc <lineTraceFlip+0x10c>)
 80020d8:	f993 3000 	ldrsb.w	r3, [r3]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d174      	bne.n	80021ca <lineTraceFlip+0xfa>

		float motor_l;
		float motor_r;

		float velocity_control_term = getVelocityControlTerm();
 80020e0:	f001 faca 	bl	8003678 <getVelocityControlTerm>
 80020e4:	ed87 0a01 	vstr	s0, [r7, #4]
		velocity_control_term -= exceeded;
		line_following_term += exceeded;*/



		if(getControl_Mode() == 1){
 80020e8:	f004 f974 	bl	80063d4 <getControl_Mode>
 80020ec:	eeb0 7a40 	vmov.f32	s14, s0
 80020f0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80020f4:	eeb4 7a67 	vcmp.f32	s14, s15
 80020f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020fc:	d112      	bne.n	8002124 <lineTraceFlip+0x54>
		    motor_l = velocity_control_term + line_following_term;//ライントレース時のモータ出力
 80020fe:	4b38      	ldr	r3, [pc, #224]	; (80021e0 <lineTraceFlip+0x110>)
 8002100:	edd3 7a00 	vldr	s15, [r3]
 8002104:	ed97 7a01 	vldr	s14, [r7, #4]
 8002108:	ee77 7a27 	vadd.f32	s15, s14, s15
 800210c:	edc7 7a03 	vstr	s15, [r7, #12]
			motor_r = velocity_control_term - line_following_term;
 8002110:	4b33      	ldr	r3, [pc, #204]	; (80021e0 <lineTraceFlip+0x110>)
 8002112:	edd3 7a00 	vldr	s15, [r3]
 8002116:	ed97 7a01 	vldr	s14, [r7, #4]
 800211a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800211e:	edc7 7a02 	vstr	s15, [r7, #8]
 8002122:	e03c      	b.n	800219e <lineTraceFlip+0xce>
		}
		else if(getControl_Mode() == 2){
 8002124:	f004 f956 	bl	80063d4 <getControl_Mode>
 8002128:	eeb0 7a40 	vmov.f32	s14, s0
 800212c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8002130:	eeb4 7a67 	vcmp.f32	s14, s15
 8002134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002138:	d112      	bne.n	8002160 <lineTraceFlip+0x90>
			motor_l = velocity_control_term + line_following_term;//ライントレース時のモータ出力
 800213a:	4b29      	ldr	r3, [pc, #164]	; (80021e0 <lineTraceFlip+0x110>)
 800213c:	edd3 7a00 	vldr	s15, [r3]
 8002140:	ed97 7a01 	vldr	s14, [r7, #4]
 8002144:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002148:	edc7 7a03 	vstr	s15, [r7, #12]
			motor_r = velocity_control_term - line_following_term;
 800214c:	4b24      	ldr	r3, [pc, #144]	; (80021e0 <lineTraceFlip+0x110>)
 800214e:	edd3 7a00 	vldr	s15, [r3]
 8002152:	ed97 7a01 	vldr	s14, [r7, #4]
 8002156:	ee77 7a67 	vsub.f32	s15, s14, s15
 800215a:	edc7 7a02 	vstr	s15, [r7, #8]
 800215e:	e01e      	b.n	800219e <lineTraceFlip+0xce>
		}
		else if(getControl_Mode() == 5)
 8002160:	f004 f938 	bl	80063d4 <getControl_Mode>
 8002164:	eeb0 7a40 	vmov.f32	s14, s0
 8002168:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 800216c:	eeb4 7a67 	vcmp.f32	s14, s15
 8002170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002174:	d113      	bne.n	800219e <lineTraceFlip+0xce>
		{
			motor_l = velocity_control_term - getAngleControlTerm();//バーチャルライントレース時のモータ出力
 8002176:	f7fe ffab 	bl	80010d0 <getAngleControlTerm>
 800217a:	eeb0 7a40 	vmov.f32	s14, s0
 800217e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002182:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002186:	edc7 7a03 	vstr	s15, [r7, #12]
			motor_r = velocity_control_term + getAngleControlTerm();
 800218a:	f7fe ffa1 	bl	80010d0 <getAngleControlTerm>
 800218e:	eeb0 7a40 	vmov.f32	s14, s0
 8002192:	edd7 7a01 	vldr	s15, [r7, #4]
 8002196:	ee77 7a87 	vadd.f32	s15, s15, s14
 800219a:	edc7 7a02 	vstr	s15, [r7, #8]


		//motor_l = velocity_control_term ;
		//motor_r = velocity_control_term ;

		mon_velo_term = velocity_control_term;
 800219e:	4a11      	ldr	r2, [pc, #68]	; (80021e4 <lineTraceFlip+0x114>)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6013      	str	r3, [r2, #0]
		//motor_r_Deb = motor_r;

		//motor_l = 500;
		//motor_r = 500;

		setMotor(motor_l, motor_r);
 80021a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80021a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021ac:	ee17 3a90 	vmov	r3, s15
 80021b0:	b21b      	sxth	r3, r3
 80021b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80021b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021ba:	ee17 2a90 	vmov	r2, s15
 80021be:	b212      	sxth	r2, r2
 80021c0:	4611      	mov	r1, r2
 80021c2:	4618      	mov	r0, r3
 80021c4:	f002 ff98 	bl	80050f8 <setMotor>
	}
	else
	{
		setMotor(0, 0);
	}
}
 80021c8:	e003      	b.n	80021d2 <lineTraceFlip+0x102>
		setMotor(0, 0);
 80021ca:	2100      	movs	r1, #0
 80021cc:	2000      	movs	r0, #0
 80021ce:	f002 ff93 	bl	80050f8 <setMotor>
}
 80021d2:	bf00      	nop
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000276 	.word	0x20000276
 80021e0:	20000278 	.word	0x20000278
 80021e4:	2001ed48 	.word	0x2001ed48

080021e8 <startLineTrace>:

void startLineTrace()
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
	line_trace_enable_flag = 1;
 80021ec:	4b05      	ldr	r3, [pc, #20]	; (8002204 <startLineTrace+0x1c>)
 80021ee:	2201      	movs	r2, #1
 80021f0:	701a      	strb	r2, [r3, #0]
	i_clear_flag = 1;
 80021f2:	4b05      	ldr	r3, [pc, #20]	; (8002208 <startLineTrace+0x20>)
 80021f4:	2201      	movs	r2, #1
 80021f6:	701a      	strb	r2, [r3, #0]
}
 80021f8:	bf00      	nop
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	20000276 	.word	0x20000276
 8002208:	20000277 	.word	0x20000277

0800220c <stopLineTrace>:

void stopLineTrace()
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
	line_trace_enable_flag = 0;
 8002210:	4b05      	ldr	r3, [pc, #20]	; (8002228 <stopLineTrace+0x1c>)
 8002212:	2200      	movs	r2, #0
 8002214:	701a      	strb	r2, [r3, #0]
	line_following_term = 0;
 8002216:	4b05      	ldr	r3, [pc, #20]	; (800222c <stopLineTrace+0x20>)
 8002218:	f04f 0200 	mov.w	r2, #0
 800221c:	601a      	str	r2, [r3, #0]
	//setMotor(0, 0);
}
 800221e:	bf00      	nop
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	20000276 	.word	0x20000276
 800222c:	20000278 	.word	0x20000278

08002230 <getCouseOutFlag>:
	motor_l_Deb = mon_deb_l;
	motor_r_Deb = mon_deb_r;
}

bool getCouseOutFlag()
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
	return dark_flag;
 8002234:	4b03      	ldr	r3, [pc, #12]	; (8002244 <getCouseOutFlag+0x14>)
 8002236:	781b      	ldrb	r3, [r3, #0]
}
 8002238:	4618      	mov	r0, r3
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	2000027c 	.word	0x2000027c

08002248 <initADC>:
static int16_t side_sensorL_buffer[10];

static uint8_t L_index = 1;

void initADC()
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) side_adc_value, SIDE_LINESENSOR_ADC_NUM);
 800224c:	2202      	movs	r2, #2
 800224e:	4905      	ldr	r1, [pc, #20]	; (8002264 <initADC+0x1c>)
 8002250:	4805      	ldr	r0, [pc, #20]	; (8002268 <initADC+0x20>)
 8002252:	f004 fe93 	bl	8006f7c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc_value, LINESENSOR_ADC_NUM);
 8002256:	220c      	movs	r2, #12
 8002258:	4904      	ldr	r1, [pc, #16]	; (800226c <initADC+0x24>)
 800225a:	4805      	ldr	r0, [pc, #20]	; (8002270 <initADC+0x28>)
 800225c:	f004 fe8e 	bl	8006f7c <HAL_ADC_Start_DMA>
}
 8002260:	bf00      	nop
 8002262:	bd80      	pop	{r7, pc}
 8002264:	200002a0 	.word	0x200002a0
 8002268:	2001ed9c 	.word	0x2001ed9c
 800226c:	20000288 	.word	0x20000288
 8002270:	2001ed4c 	.word	0x2001ed4c

08002274 <storeAnalogSensorBuffer>:

void storeAnalogSensorBuffer(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
	sensor11_buffer[index] = adc_value[11];

	side_sensorR_buffer[index] = side_adc_value[1];
	side_sensorL_buffer[index] = side_adc_value[0];*/

	sensor1_buffer[L_index] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
 8002278:	4bc9      	ldr	r3, [pc, #804]	; (80025a0 <storeAnalogSensorBuffer+0x32c>)
 800227a:	885b      	ldrh	r3, [r3, #2]
 800227c:	ee07 3a90 	vmov	s15, r3
 8002280:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002284:	4bc7      	ldr	r3, [pc, #796]	; (80025a4 <storeAnalogSensorBuffer+0x330>)
 8002286:	edd3 7a01 	vldr	s15, [r3, #4]
 800228a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800228e:	4bc6      	ldr	r3, [pc, #792]	; (80025a8 <storeAnalogSensorBuffer+0x334>)
 8002290:	ed93 7a01 	vldr	s14, [r3, #4]
 8002294:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002298:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 80025ac <storeAnalogSensorBuffer+0x338>
 800229c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022a0:	4bc3      	ldr	r3, [pc, #780]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	461a      	mov	r2, r3
 80022a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022aa:	ee17 3a90 	vmov	r3, s15
 80022ae:	b219      	sxth	r1, r3
 80022b0:	4bc0      	ldr	r3, [pc, #768]	; (80025b4 <storeAnalogSensorBuffer+0x340>)
 80022b2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor0_buffer[L_index] = ((adc_value[0] - offset_values[0]) / sensor_coefficient[0]) * 1000;
 80022b6:	4bba      	ldr	r3, [pc, #744]	; (80025a0 <storeAnalogSensorBuffer+0x32c>)
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	ee07 3a90 	vmov	s15, r3
 80022be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022c2:	4bb8      	ldr	r3, [pc, #736]	; (80025a4 <storeAnalogSensorBuffer+0x330>)
 80022c4:	edd3 7a00 	vldr	s15, [r3]
 80022c8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80022cc:	4bb6      	ldr	r3, [pc, #728]	; (80025a8 <storeAnalogSensorBuffer+0x334>)
 80022ce:	ed93 7a00 	vldr	s14, [r3]
 80022d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022d6:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 80025ac <storeAnalogSensorBuffer+0x338>
 80022da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022de:	4bb4      	ldr	r3, [pc, #720]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	461a      	mov	r2, r3
 80022e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022e8:	ee17 3a90 	vmov	r3, s15
 80022ec:	b219      	sxth	r1, r3
 80022ee:	4bb2      	ldr	r3, [pc, #712]	; (80025b8 <storeAnalogSensorBuffer+0x344>)
 80022f0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor2_buffer[L_index] = ((adc_value[2] - offset_values[2]) / sensor_coefficient[2]) * 1000;
 80022f4:	4baa      	ldr	r3, [pc, #680]	; (80025a0 <storeAnalogSensorBuffer+0x32c>)
 80022f6:	889b      	ldrh	r3, [r3, #4]
 80022f8:	ee07 3a90 	vmov	s15, r3
 80022fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002300:	4ba8      	ldr	r3, [pc, #672]	; (80025a4 <storeAnalogSensorBuffer+0x330>)
 8002302:	edd3 7a02 	vldr	s15, [r3, #8]
 8002306:	ee77 6a67 	vsub.f32	s13, s14, s15
 800230a:	4ba7      	ldr	r3, [pc, #668]	; (80025a8 <storeAnalogSensorBuffer+0x334>)
 800230c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002310:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002314:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 80025ac <storeAnalogSensorBuffer+0x338>
 8002318:	ee67 7a87 	vmul.f32	s15, s15, s14
 800231c:	4ba4      	ldr	r3, [pc, #656]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	461a      	mov	r2, r3
 8002322:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002326:	ee17 3a90 	vmov	r3, s15
 800232a:	b219      	sxth	r1, r3
 800232c:	4ba3      	ldr	r3, [pc, #652]	; (80025bc <storeAnalogSensorBuffer+0x348>)
 800232e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor3_buffer[L_index] = ((adc_value[3] - offset_values[3]) / sensor_coefficient[3]) * 1000;
 8002332:	4b9b      	ldr	r3, [pc, #620]	; (80025a0 <storeAnalogSensorBuffer+0x32c>)
 8002334:	88db      	ldrh	r3, [r3, #6]
 8002336:	ee07 3a90 	vmov	s15, r3
 800233a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800233e:	4b99      	ldr	r3, [pc, #612]	; (80025a4 <storeAnalogSensorBuffer+0x330>)
 8002340:	edd3 7a03 	vldr	s15, [r3, #12]
 8002344:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002348:	4b97      	ldr	r3, [pc, #604]	; (80025a8 <storeAnalogSensorBuffer+0x334>)
 800234a:	ed93 7a03 	vldr	s14, [r3, #12]
 800234e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002352:	ed9f 7a96 	vldr	s14, [pc, #600]	; 80025ac <storeAnalogSensorBuffer+0x338>
 8002356:	ee67 7a87 	vmul.f32	s15, s15, s14
 800235a:	4b95      	ldr	r3, [pc, #596]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	461a      	mov	r2, r3
 8002360:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002364:	ee17 3a90 	vmov	r3, s15
 8002368:	b219      	sxth	r1, r3
 800236a:	4b95      	ldr	r3, [pc, #596]	; (80025c0 <storeAnalogSensorBuffer+0x34c>)
 800236c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor4_buffer[L_index] = ((adc_value[4] - offset_values[4]) / sensor_coefficient[4]) * 1000;
 8002370:	4b8b      	ldr	r3, [pc, #556]	; (80025a0 <storeAnalogSensorBuffer+0x32c>)
 8002372:	891b      	ldrh	r3, [r3, #8]
 8002374:	ee07 3a90 	vmov	s15, r3
 8002378:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800237c:	4b89      	ldr	r3, [pc, #548]	; (80025a4 <storeAnalogSensorBuffer+0x330>)
 800237e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002382:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002386:	4b88      	ldr	r3, [pc, #544]	; (80025a8 <storeAnalogSensorBuffer+0x334>)
 8002388:	ed93 7a04 	vldr	s14, [r3, #16]
 800238c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002390:	ed9f 7a86 	vldr	s14, [pc, #536]	; 80025ac <storeAnalogSensorBuffer+0x338>
 8002394:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002398:	4b85      	ldr	r3, [pc, #532]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	461a      	mov	r2, r3
 800239e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023a2:	ee17 3a90 	vmov	r3, s15
 80023a6:	b219      	sxth	r1, r3
 80023a8:	4b86      	ldr	r3, [pc, #536]	; (80025c4 <storeAnalogSensorBuffer+0x350>)
 80023aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor5_buffer[L_index] = ((adc_value[5] - offset_values[5]) / sensor_coefficient[5]) * 1000;
 80023ae:	4b7c      	ldr	r3, [pc, #496]	; (80025a0 <storeAnalogSensorBuffer+0x32c>)
 80023b0:	895b      	ldrh	r3, [r3, #10]
 80023b2:	ee07 3a90 	vmov	s15, r3
 80023b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023ba:	4b7a      	ldr	r3, [pc, #488]	; (80025a4 <storeAnalogSensorBuffer+0x330>)
 80023bc:	edd3 7a05 	vldr	s15, [r3, #20]
 80023c0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80023c4:	4b78      	ldr	r3, [pc, #480]	; (80025a8 <storeAnalogSensorBuffer+0x334>)
 80023c6:	ed93 7a05 	vldr	s14, [r3, #20]
 80023ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023ce:	ed9f 7a77 	vldr	s14, [pc, #476]	; 80025ac <storeAnalogSensorBuffer+0x338>
 80023d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023d6:	4b76      	ldr	r3, [pc, #472]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	461a      	mov	r2, r3
 80023dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023e0:	ee17 3a90 	vmov	r3, s15
 80023e4:	b219      	sxth	r1, r3
 80023e6:	4b78      	ldr	r3, [pc, #480]	; (80025c8 <storeAnalogSensorBuffer+0x354>)
 80023e8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor6_buffer[L_index] = ((adc_value[6] - offset_values[6]) / sensor_coefficient[6]) * 1000;
 80023ec:	4b6c      	ldr	r3, [pc, #432]	; (80025a0 <storeAnalogSensorBuffer+0x32c>)
 80023ee:	899b      	ldrh	r3, [r3, #12]
 80023f0:	ee07 3a90 	vmov	s15, r3
 80023f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023f8:	4b6a      	ldr	r3, [pc, #424]	; (80025a4 <storeAnalogSensorBuffer+0x330>)
 80023fa:	edd3 7a06 	vldr	s15, [r3, #24]
 80023fe:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002402:	4b69      	ldr	r3, [pc, #420]	; (80025a8 <storeAnalogSensorBuffer+0x334>)
 8002404:	ed93 7a06 	vldr	s14, [r3, #24]
 8002408:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800240c:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80025ac <storeAnalogSensorBuffer+0x338>
 8002410:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002414:	4b66      	ldr	r3, [pc, #408]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	461a      	mov	r2, r3
 800241a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800241e:	ee17 3a90 	vmov	r3, s15
 8002422:	b219      	sxth	r1, r3
 8002424:	4b69      	ldr	r3, [pc, #420]	; (80025cc <storeAnalogSensorBuffer+0x358>)
 8002426:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor7_buffer[L_index] = ((adc_value[7] - offset_values[7]) / sensor_coefficient[7]) * 1000;
 800242a:	4b5d      	ldr	r3, [pc, #372]	; (80025a0 <storeAnalogSensorBuffer+0x32c>)
 800242c:	89db      	ldrh	r3, [r3, #14]
 800242e:	ee07 3a90 	vmov	s15, r3
 8002432:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002436:	4b5b      	ldr	r3, [pc, #364]	; (80025a4 <storeAnalogSensorBuffer+0x330>)
 8002438:	edd3 7a07 	vldr	s15, [r3, #28]
 800243c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002440:	4b59      	ldr	r3, [pc, #356]	; (80025a8 <storeAnalogSensorBuffer+0x334>)
 8002442:	ed93 7a07 	vldr	s14, [r3, #28]
 8002446:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800244a:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80025ac <storeAnalogSensorBuffer+0x338>
 800244e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002452:	4b57      	ldr	r3, [pc, #348]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	461a      	mov	r2, r3
 8002458:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800245c:	ee17 3a90 	vmov	r3, s15
 8002460:	b219      	sxth	r1, r3
 8002462:	4b5b      	ldr	r3, [pc, #364]	; (80025d0 <storeAnalogSensorBuffer+0x35c>)
 8002464:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor8_buffer[L_index] = ((adc_value[8] - offset_values[8]) / sensor_coefficient[8]) * 1000;
 8002468:	4b4d      	ldr	r3, [pc, #308]	; (80025a0 <storeAnalogSensorBuffer+0x32c>)
 800246a:	8a1b      	ldrh	r3, [r3, #16]
 800246c:	ee07 3a90 	vmov	s15, r3
 8002470:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002474:	4b4b      	ldr	r3, [pc, #300]	; (80025a4 <storeAnalogSensorBuffer+0x330>)
 8002476:	edd3 7a08 	vldr	s15, [r3, #32]
 800247a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800247e:	4b4a      	ldr	r3, [pc, #296]	; (80025a8 <storeAnalogSensorBuffer+0x334>)
 8002480:	ed93 7a08 	vldr	s14, [r3, #32]
 8002484:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002488:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80025ac <storeAnalogSensorBuffer+0x338>
 800248c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002490:	4b47      	ldr	r3, [pc, #284]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	461a      	mov	r2, r3
 8002496:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800249a:	ee17 3a90 	vmov	r3, s15
 800249e:	b219      	sxth	r1, r3
 80024a0:	4b4c      	ldr	r3, [pc, #304]	; (80025d4 <storeAnalogSensorBuffer+0x360>)
 80024a2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor9_buffer[L_index] = ((adc_value[9] - offset_values[9]) / sensor_coefficient[9]) * 1000;
 80024a6:	4b3e      	ldr	r3, [pc, #248]	; (80025a0 <storeAnalogSensorBuffer+0x32c>)
 80024a8:	8a5b      	ldrh	r3, [r3, #18]
 80024aa:	ee07 3a90 	vmov	s15, r3
 80024ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024b2:	4b3c      	ldr	r3, [pc, #240]	; (80025a4 <storeAnalogSensorBuffer+0x330>)
 80024b4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80024b8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80024bc:	4b3a      	ldr	r3, [pc, #232]	; (80025a8 <storeAnalogSensorBuffer+0x334>)
 80024be:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80024c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024c6:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80025ac <storeAnalogSensorBuffer+0x338>
 80024ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ce:	4b38      	ldr	r3, [pc, #224]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	461a      	mov	r2, r3
 80024d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024d8:	ee17 3a90 	vmov	r3, s15
 80024dc:	b219      	sxth	r1, r3
 80024de:	4b3e      	ldr	r3, [pc, #248]	; (80025d8 <storeAnalogSensorBuffer+0x364>)
 80024e0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor10_buffer[L_index] = ((adc_value[10] - offset_values[10]) / sensor_coefficient[10]) * 1000;
 80024e4:	4b2e      	ldr	r3, [pc, #184]	; (80025a0 <storeAnalogSensorBuffer+0x32c>)
 80024e6:	8a9b      	ldrh	r3, [r3, #20]
 80024e8:	ee07 3a90 	vmov	s15, r3
 80024ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024f0:	4b2c      	ldr	r3, [pc, #176]	; (80025a4 <storeAnalogSensorBuffer+0x330>)
 80024f2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80024f6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80024fa:	4b2b      	ldr	r3, [pc, #172]	; (80025a8 <storeAnalogSensorBuffer+0x334>)
 80024fc:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002500:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002504:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80025ac <storeAnalogSensorBuffer+0x338>
 8002508:	ee67 7a87 	vmul.f32	s15, s15, s14
 800250c:	4b28      	ldr	r3, [pc, #160]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	461a      	mov	r2, r3
 8002512:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002516:	ee17 3a90 	vmov	r3, s15
 800251a:	b219      	sxth	r1, r3
 800251c:	4b2f      	ldr	r3, [pc, #188]	; (80025dc <storeAnalogSensorBuffer+0x368>)
 800251e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor11_buffer[L_index] = ((adc_value[11] - offset_values[11]) / sensor_coefficient[11]) * 1000;
 8002522:	4b1f      	ldr	r3, [pc, #124]	; (80025a0 <storeAnalogSensorBuffer+0x32c>)
 8002524:	8adb      	ldrh	r3, [r3, #22]
 8002526:	ee07 3a90 	vmov	s15, r3
 800252a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800252e:	4b1d      	ldr	r3, [pc, #116]	; (80025a4 <storeAnalogSensorBuffer+0x330>)
 8002530:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002534:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002538:	4b1b      	ldr	r3, [pc, #108]	; (80025a8 <storeAnalogSensorBuffer+0x334>)
 800253a:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800253e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002542:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80025ac <storeAnalogSensorBuffer+0x338>
 8002546:	ee67 7a87 	vmul.f32	s15, s15, s14
 800254a:	4b19      	ldr	r3, [pc, #100]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	461a      	mov	r2, r3
 8002550:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002554:	ee17 3a90 	vmov	r3, s15
 8002558:	b219      	sxth	r1, r3
 800255a:	4b21      	ldr	r3, [pc, #132]	; (80025e0 <storeAnalogSensorBuffer+0x36c>)
 800255c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
//	sensor[10] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
//	sensor[11] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;



	side_sensorR_buffer[L_index] = ((side_adc_value[1] - side_offset_values[1]) / side_sensor_coefficient[1]) * 1000;
 8002560:	4b20      	ldr	r3, [pc, #128]	; (80025e4 <storeAnalogSensorBuffer+0x370>)
 8002562:	885b      	ldrh	r3, [r3, #2]
 8002564:	ee07 3a90 	vmov	s15, r3
 8002568:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800256c:	4b1e      	ldr	r3, [pc, #120]	; (80025e8 <storeAnalogSensorBuffer+0x374>)
 800256e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002572:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002576:	4b1d      	ldr	r3, [pc, #116]	; (80025ec <storeAnalogSensorBuffer+0x378>)
 8002578:	ed93 7a01 	vldr	s14, [r3, #4]
 800257c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002580:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80025ac <storeAnalogSensorBuffer+0x338>
 8002584:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002588:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <storeAnalogSensorBuffer+0x33c>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	461a      	mov	r2, r3
 800258e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002592:	ee17 3a90 	vmov	r3, s15
 8002596:	b219      	sxth	r1, r3
 8002598:	4b15      	ldr	r3, [pc, #84]	; (80025f0 <storeAnalogSensorBuffer+0x37c>)
 800259a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 800259e:	e029      	b.n	80025f4 <storeAnalogSensorBuffer+0x380>
 80025a0:	20000288 	.word	0x20000288
 80025a4:	2001ec20 	.word	0x2001ec20
 80025a8:	2001ec84 	.word	0x2001ec84
 80025ac:	447a0000 	.word	0x447a0000
 80025b0:	20000030 	.word	0x20000030
 80025b4:	200002b8 	.word	0x200002b8
 80025b8:	200002a4 	.word	0x200002a4
 80025bc:	200002cc 	.word	0x200002cc
 80025c0:	200002e0 	.word	0x200002e0
 80025c4:	200002f4 	.word	0x200002f4
 80025c8:	20000308 	.word	0x20000308
 80025cc:	2000031c 	.word	0x2000031c
 80025d0:	20000330 	.word	0x20000330
 80025d4:	20000344 	.word	0x20000344
 80025d8:	20000358 	.word	0x20000358
 80025dc:	2000036c 	.word	0x2000036c
 80025e0:	20000380 	.word	0x20000380
 80025e4:	200002a0 	.word	0x200002a0
 80025e8:	2001ec18 	.word	0x2001ec18
 80025ec:	2001ec58 	.word	0x2001ec58
 80025f0:	20000394 	.word	0x20000394
	side_sensorL_buffer[L_index] = ((side_adc_value[0] - side_offset_values[0]) / side_sensor_coefficient[0]) * 1000;
 80025f4:	4b14      	ldr	r3, [pc, #80]	; (8002648 <storeAnalogSensorBuffer+0x3d4>)
 80025f6:	881b      	ldrh	r3, [r3, #0]
 80025f8:	ee07 3a90 	vmov	s15, r3
 80025fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002600:	4b12      	ldr	r3, [pc, #72]	; (800264c <storeAnalogSensorBuffer+0x3d8>)
 8002602:	edd3 7a00 	vldr	s15, [r3]
 8002606:	ee77 6a67 	vsub.f32	s13, s14, s15
 800260a:	4b11      	ldr	r3, [pc, #68]	; (8002650 <storeAnalogSensorBuffer+0x3dc>)
 800260c:	ed93 7a00 	vldr	s14, [r3]
 8002610:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002614:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002654 <storeAnalogSensorBuffer+0x3e0>
 8002618:	ee67 7a87 	vmul.f32	s15, s15, s14
 800261c:	4b0e      	ldr	r3, [pc, #56]	; (8002658 <storeAnalogSensorBuffer+0x3e4>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	461a      	mov	r2, r3
 8002622:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002626:	ee17 3a90 	vmov	r3, s15
 800262a:	b219      	sxth	r1, r3
 800262c:	4b0b      	ldr	r3, [pc, #44]	; (800265c <storeAnalogSensorBuffer+0x3e8>)
 800262e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	L_index++;
 8002632:	4b09      	ldr	r3, [pc, #36]	; (8002658 <storeAnalogSensorBuffer+0x3e4>)
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	3301      	adds	r3, #1
 8002638:	b2da      	uxtb	r2, r3
 800263a:	4b07      	ldr	r3, [pc, #28]	; (8002658 <storeAnalogSensorBuffer+0x3e4>)
 800263c:	701a      	strb	r2, [r3, #0]
}
 800263e:	bf00      	nop
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	200002a0 	.word	0x200002a0
 800264c:	2001ec18 	.word	0x2001ec18
 8002650:	2001ec58 	.word	0x2001ec58
 8002654:	447a0000 	.word	0x447a0000
 8002658:	20000030 	.word	0x20000030
 800265c:	200003a8 	.word	0x200003a8

08002660 <updateAnalogSensor>:

void updateAnalogSensor(void) {
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
	sensor[8] = ( sensor8_buffer[0] + sensor8_buffer[1] + sensor8_buffer[2] + sensor8_buffer[3] + sensor8_buffer[4] + sensor8_buffer[5] + sensor8_buffer[6] + sensor8_buffer[7] + sensor8_buffer[8] + sensor8_buffer[9] ) / index;
	sensor[9] = ( sensor9_buffer[0] + sensor9_buffer[1] + sensor9_buffer[2] + sensor9_buffer[3] + sensor9_buffer[4] + sensor9_buffer[5] + sensor9_buffer[6] + sensor9_buffer[7] + sensor9_buffer[8] + sensor9_buffer[9] ) / index;
	sensor[10] = ( sensor10_buffer[0] + sensor10_buffer[1] + sensor10_buffer[2] + sensor10_buffer[3] + sensor10_buffer[4] + sensor10_buffer[5] + sensor10_buffer[6] + sensor10_buffer[7] + sensor10_buffer[8] + sensor10_buffer[9] ) / index;
	sensor[11] = ( sensor11_buffer[0] + sensor11_buffer[1] + sensor11_buffer[2] + sensor11_buffer[3] + sensor11_buffer[4] + sensor11_buffer[5] + sensor11_buffer[6] + sensor11_buffer[7] + sensor11_buffer[8] + sensor11_buffer[9] ) / index;
*/
	sensor[0] =  ((adc_value[0] - offset_values[0]) / sensor_coefficient[0]) * 1000;
 8002666:	4bc9      	ldr	r3, [pc, #804]	; (800298c <updateAnalogSensor+0x32c>)
 8002668:	881b      	ldrh	r3, [r3, #0]
 800266a:	ee07 3a90 	vmov	s15, r3
 800266e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002672:	4bc7      	ldr	r3, [pc, #796]	; (8002990 <updateAnalogSensor+0x330>)
 8002674:	edd3 7a00 	vldr	s15, [r3]
 8002678:	ee77 6a67 	vsub.f32	s13, s14, s15
 800267c:	4bc5      	ldr	r3, [pc, #788]	; (8002994 <updateAnalogSensor+0x334>)
 800267e:	ed93 7a00 	vldr	s14, [r3]
 8002682:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002686:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 8002998 <updateAnalogSensor+0x338>
 800268a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800268e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002692:	ee17 3a90 	vmov	r3, s15
 8002696:	b21a      	sxth	r2, r3
 8002698:	4bc0      	ldr	r3, [pc, #768]	; (800299c <updateAnalogSensor+0x33c>)
 800269a:	801a      	strh	r2, [r3, #0]
	sensor[1] =  ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
 800269c:	4bbb      	ldr	r3, [pc, #748]	; (800298c <updateAnalogSensor+0x32c>)
 800269e:	885b      	ldrh	r3, [r3, #2]
 80026a0:	ee07 3a90 	vmov	s15, r3
 80026a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026a8:	4bb9      	ldr	r3, [pc, #740]	; (8002990 <updateAnalogSensor+0x330>)
 80026aa:	edd3 7a01 	vldr	s15, [r3, #4]
 80026ae:	ee77 6a67 	vsub.f32	s13, s14, s15
 80026b2:	4bb8      	ldr	r3, [pc, #736]	; (8002994 <updateAnalogSensor+0x334>)
 80026b4:	ed93 7a01 	vldr	s14, [r3, #4]
 80026b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026bc:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 8002998 <updateAnalogSensor+0x338>
 80026c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026c8:	ee17 3a90 	vmov	r3, s15
 80026cc:	b21a      	sxth	r2, r3
 80026ce:	4bb3      	ldr	r3, [pc, #716]	; (800299c <updateAnalogSensor+0x33c>)
 80026d0:	805a      	strh	r2, [r3, #2]
	sensor[2] =  ((adc_value[2] - offset_values[2]) / sensor_coefficient[2]) * 1000;
 80026d2:	4bae      	ldr	r3, [pc, #696]	; (800298c <updateAnalogSensor+0x32c>)
 80026d4:	889b      	ldrh	r3, [r3, #4]
 80026d6:	ee07 3a90 	vmov	s15, r3
 80026da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026de:	4bac      	ldr	r3, [pc, #688]	; (8002990 <updateAnalogSensor+0x330>)
 80026e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80026e4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80026e8:	4baa      	ldr	r3, [pc, #680]	; (8002994 <updateAnalogSensor+0x334>)
 80026ea:	ed93 7a02 	vldr	s14, [r3, #8]
 80026ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026f2:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 8002998 <updateAnalogSensor+0x338>
 80026f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026fe:	ee17 3a90 	vmov	r3, s15
 8002702:	b21a      	sxth	r2, r3
 8002704:	4ba5      	ldr	r3, [pc, #660]	; (800299c <updateAnalogSensor+0x33c>)
 8002706:	809a      	strh	r2, [r3, #4]
	sensor[3] =  ((adc_value[3] - offset_values[3]) / sensor_coefficient[3]) * 1000;
 8002708:	4ba0      	ldr	r3, [pc, #640]	; (800298c <updateAnalogSensor+0x32c>)
 800270a:	88db      	ldrh	r3, [r3, #6]
 800270c:	ee07 3a90 	vmov	s15, r3
 8002710:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002714:	4b9e      	ldr	r3, [pc, #632]	; (8002990 <updateAnalogSensor+0x330>)
 8002716:	edd3 7a03 	vldr	s15, [r3, #12]
 800271a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800271e:	4b9d      	ldr	r3, [pc, #628]	; (8002994 <updateAnalogSensor+0x334>)
 8002720:	ed93 7a03 	vldr	s14, [r3, #12]
 8002724:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002728:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8002998 <updateAnalogSensor+0x338>
 800272c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002730:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002734:	ee17 3a90 	vmov	r3, s15
 8002738:	b21a      	sxth	r2, r3
 800273a:	4b98      	ldr	r3, [pc, #608]	; (800299c <updateAnalogSensor+0x33c>)
 800273c:	80da      	strh	r2, [r3, #6]
	sensor[4] =  ((adc_value[4] - offset_values[4]) / sensor_coefficient[4]) * 1000;
 800273e:	4b93      	ldr	r3, [pc, #588]	; (800298c <updateAnalogSensor+0x32c>)
 8002740:	891b      	ldrh	r3, [r3, #8]
 8002742:	ee07 3a90 	vmov	s15, r3
 8002746:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800274a:	4b91      	ldr	r3, [pc, #580]	; (8002990 <updateAnalogSensor+0x330>)
 800274c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002750:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002754:	4b8f      	ldr	r3, [pc, #572]	; (8002994 <updateAnalogSensor+0x334>)
 8002756:	ed93 7a04 	vldr	s14, [r3, #16]
 800275a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800275e:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 8002998 <updateAnalogSensor+0x338>
 8002762:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002766:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800276a:	ee17 3a90 	vmov	r3, s15
 800276e:	b21a      	sxth	r2, r3
 8002770:	4b8a      	ldr	r3, [pc, #552]	; (800299c <updateAnalogSensor+0x33c>)
 8002772:	811a      	strh	r2, [r3, #8]
	sensor[5] =  ((adc_value[5] - offset_values[5]) / sensor_coefficient[5]) * 1000;
 8002774:	4b85      	ldr	r3, [pc, #532]	; (800298c <updateAnalogSensor+0x32c>)
 8002776:	895b      	ldrh	r3, [r3, #10]
 8002778:	ee07 3a90 	vmov	s15, r3
 800277c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002780:	4b83      	ldr	r3, [pc, #524]	; (8002990 <updateAnalogSensor+0x330>)
 8002782:	edd3 7a05 	vldr	s15, [r3, #20]
 8002786:	ee77 6a67 	vsub.f32	s13, s14, s15
 800278a:	4b82      	ldr	r3, [pc, #520]	; (8002994 <updateAnalogSensor+0x334>)
 800278c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002790:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002794:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8002998 <updateAnalogSensor+0x338>
 8002798:	ee67 7a87 	vmul.f32	s15, s15, s14
 800279c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027a0:	ee17 3a90 	vmov	r3, s15
 80027a4:	b21a      	sxth	r2, r3
 80027a6:	4b7d      	ldr	r3, [pc, #500]	; (800299c <updateAnalogSensor+0x33c>)
 80027a8:	815a      	strh	r2, [r3, #10]
	sensor[6] =  ((adc_value[6] - offset_values[6]) / sensor_coefficient[6]) * 1000;
 80027aa:	4b78      	ldr	r3, [pc, #480]	; (800298c <updateAnalogSensor+0x32c>)
 80027ac:	899b      	ldrh	r3, [r3, #12]
 80027ae:	ee07 3a90 	vmov	s15, r3
 80027b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027b6:	4b76      	ldr	r3, [pc, #472]	; (8002990 <updateAnalogSensor+0x330>)
 80027b8:	edd3 7a06 	vldr	s15, [r3, #24]
 80027bc:	ee77 6a67 	vsub.f32	s13, s14, s15
 80027c0:	4b74      	ldr	r3, [pc, #464]	; (8002994 <updateAnalogSensor+0x334>)
 80027c2:	ed93 7a06 	vldr	s14, [r3, #24]
 80027c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027ca:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002998 <updateAnalogSensor+0x338>
 80027ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027d6:	ee17 3a90 	vmov	r3, s15
 80027da:	b21a      	sxth	r2, r3
 80027dc:	4b6f      	ldr	r3, [pc, #444]	; (800299c <updateAnalogSensor+0x33c>)
 80027de:	819a      	strh	r2, [r3, #12]
	sensor[7] =  ((adc_value[7] - offset_values[7]) / sensor_coefficient[7]) * 1000;
 80027e0:	4b6a      	ldr	r3, [pc, #424]	; (800298c <updateAnalogSensor+0x32c>)
 80027e2:	89db      	ldrh	r3, [r3, #14]
 80027e4:	ee07 3a90 	vmov	s15, r3
 80027e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027ec:	4b68      	ldr	r3, [pc, #416]	; (8002990 <updateAnalogSensor+0x330>)
 80027ee:	edd3 7a07 	vldr	s15, [r3, #28]
 80027f2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80027f6:	4b67      	ldr	r3, [pc, #412]	; (8002994 <updateAnalogSensor+0x334>)
 80027f8:	ed93 7a07 	vldr	s14, [r3, #28]
 80027fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002800:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8002998 <updateAnalogSensor+0x338>
 8002804:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002808:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800280c:	ee17 3a90 	vmov	r3, s15
 8002810:	b21a      	sxth	r2, r3
 8002812:	4b62      	ldr	r3, [pc, #392]	; (800299c <updateAnalogSensor+0x33c>)
 8002814:	81da      	strh	r2, [r3, #14]
	sensor[8] =  ((adc_value[8] - offset_values[8]) / sensor_coefficient[8]) * 1000;
 8002816:	4b5d      	ldr	r3, [pc, #372]	; (800298c <updateAnalogSensor+0x32c>)
 8002818:	8a1b      	ldrh	r3, [r3, #16]
 800281a:	ee07 3a90 	vmov	s15, r3
 800281e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002822:	4b5b      	ldr	r3, [pc, #364]	; (8002990 <updateAnalogSensor+0x330>)
 8002824:	edd3 7a08 	vldr	s15, [r3, #32]
 8002828:	ee77 6a67 	vsub.f32	s13, s14, s15
 800282c:	4b59      	ldr	r3, [pc, #356]	; (8002994 <updateAnalogSensor+0x334>)
 800282e:	ed93 7a08 	vldr	s14, [r3, #32]
 8002832:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002836:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8002998 <updateAnalogSensor+0x338>
 800283a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800283e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002842:	ee17 3a90 	vmov	r3, s15
 8002846:	b21a      	sxth	r2, r3
 8002848:	4b54      	ldr	r3, [pc, #336]	; (800299c <updateAnalogSensor+0x33c>)
 800284a:	821a      	strh	r2, [r3, #16]
	sensor[9] =  ((adc_value[9] - offset_values[9]) / sensor_coefficient[9]) * 1000;
 800284c:	4b4f      	ldr	r3, [pc, #316]	; (800298c <updateAnalogSensor+0x32c>)
 800284e:	8a5b      	ldrh	r3, [r3, #18]
 8002850:	ee07 3a90 	vmov	s15, r3
 8002854:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002858:	4b4d      	ldr	r3, [pc, #308]	; (8002990 <updateAnalogSensor+0x330>)
 800285a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800285e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002862:	4b4c      	ldr	r3, [pc, #304]	; (8002994 <updateAnalogSensor+0x334>)
 8002864:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002868:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800286c:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8002998 <updateAnalogSensor+0x338>
 8002870:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002874:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002878:	ee17 3a90 	vmov	r3, s15
 800287c:	b21a      	sxth	r2, r3
 800287e:	4b47      	ldr	r3, [pc, #284]	; (800299c <updateAnalogSensor+0x33c>)
 8002880:	825a      	strh	r2, [r3, #18]
	sensor[10] = ((adc_value[10] - offset_values[10]) / sensor_coefficient[10]) * 1000;
 8002882:	4b42      	ldr	r3, [pc, #264]	; (800298c <updateAnalogSensor+0x32c>)
 8002884:	8a9b      	ldrh	r3, [r3, #20]
 8002886:	ee07 3a90 	vmov	s15, r3
 800288a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800288e:	4b40      	ldr	r3, [pc, #256]	; (8002990 <updateAnalogSensor+0x330>)
 8002890:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002894:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002898:	4b3e      	ldr	r3, [pc, #248]	; (8002994 <updateAnalogSensor+0x334>)
 800289a:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800289e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028a2:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8002998 <updateAnalogSensor+0x338>
 80028a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028ae:	ee17 3a90 	vmov	r3, s15
 80028b2:	b21a      	sxth	r2, r3
 80028b4:	4b39      	ldr	r3, [pc, #228]	; (800299c <updateAnalogSensor+0x33c>)
 80028b6:	829a      	strh	r2, [r3, #20]
	sensor[11] = ((adc_value[11] - offset_values[11]) / sensor_coefficient[11]) * 1000;
 80028b8:	4b34      	ldr	r3, [pc, #208]	; (800298c <updateAnalogSensor+0x32c>)
 80028ba:	8adb      	ldrh	r3, [r3, #22]
 80028bc:	ee07 3a90 	vmov	s15, r3
 80028c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028c4:	4b32      	ldr	r3, [pc, #200]	; (8002990 <updateAnalogSensor+0x330>)
 80028c6:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80028ca:	ee77 6a67 	vsub.f32	s13, s14, s15
 80028ce:	4b31      	ldr	r3, [pc, #196]	; (8002994 <updateAnalogSensor+0x334>)
 80028d0:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80028d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028d8:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002998 <updateAnalogSensor+0x338>
 80028dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028e4:	ee17 3a90 	vmov	r3, s15
 80028e8:	b21a      	sxth	r2, r3
 80028ea:	4b2c      	ldr	r3, [pc, #176]	; (800299c <updateAnalogSensor+0x33c>)
 80028ec:	82da      	strh	r2, [r3, #22]

	side_sensorR = ( side_sensorR_buffer[0] + side_sensorR_buffer[1] + side_sensorR_buffer[2] + side_sensorR_buffer[3] + side_sensorR_buffer[4] + side_sensorR_buffer[5] + side_sensorR_buffer[6] + side_sensorR_buffer[7] + side_sensorR_buffer[8] + side_sensorR_buffer[9] ) / 10;
 80028ee:	4b2c      	ldr	r3, [pc, #176]	; (80029a0 <updateAnalogSensor+0x340>)
 80028f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028f4:	461a      	mov	r2, r3
 80028f6:	4b2a      	ldr	r3, [pc, #168]	; (80029a0 <updateAnalogSensor+0x340>)
 80028f8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80028fc:	4413      	add	r3, r2
 80028fe:	4a28      	ldr	r2, [pc, #160]	; (80029a0 <updateAnalogSensor+0x340>)
 8002900:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8002904:	4413      	add	r3, r2
 8002906:	4a26      	ldr	r2, [pc, #152]	; (80029a0 <updateAnalogSensor+0x340>)
 8002908:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 800290c:	4413      	add	r3, r2
 800290e:	4a24      	ldr	r2, [pc, #144]	; (80029a0 <updateAnalogSensor+0x340>)
 8002910:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8002914:	4413      	add	r3, r2
 8002916:	4a22      	ldr	r2, [pc, #136]	; (80029a0 <updateAnalogSensor+0x340>)
 8002918:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 800291c:	4413      	add	r3, r2
 800291e:	4a20      	ldr	r2, [pc, #128]	; (80029a0 <updateAnalogSensor+0x340>)
 8002920:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8002924:	4413      	add	r3, r2
 8002926:	4a1e      	ldr	r2, [pc, #120]	; (80029a0 <updateAnalogSensor+0x340>)
 8002928:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 800292c:	4413      	add	r3, r2
 800292e:	4a1c      	ldr	r2, [pc, #112]	; (80029a0 <updateAnalogSensor+0x340>)
 8002930:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8002934:	4413      	add	r3, r2
 8002936:	4a1a      	ldr	r2, [pc, #104]	; (80029a0 <updateAnalogSensor+0x340>)
 8002938:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 800293c:	4413      	add	r3, r2
 800293e:	4a19      	ldr	r2, [pc, #100]	; (80029a4 <updateAnalogSensor+0x344>)
 8002940:	fb82 1203 	smull	r1, r2, r2, r3
 8002944:	1092      	asrs	r2, r2, #2
 8002946:	17db      	asrs	r3, r3, #31
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	b21a      	sxth	r2, r3
 800294c:	4b16      	ldr	r3, [pc, #88]	; (80029a8 <updateAnalogSensor+0x348>)
 800294e:	801a      	strh	r2, [r3, #0]
	side_sensorL = ( side_sensorL_buffer[0] + side_sensorL_buffer[1] + side_sensorL_buffer[2] + side_sensorL_buffer[3] + side_sensorL_buffer[4] + side_sensorL_buffer[5] + side_sensorL_buffer[6] + side_sensorL_buffer[7] + side_sensorL_buffer[8] + side_sensorL_buffer[9] ) / 10;
 8002950:	4b16      	ldr	r3, [pc, #88]	; (80029ac <updateAnalogSensor+0x34c>)
 8002952:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002956:	461a      	mov	r2, r3
 8002958:	4b14      	ldr	r3, [pc, #80]	; (80029ac <updateAnalogSensor+0x34c>)
 800295a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800295e:	4413      	add	r3, r2
 8002960:	4a12      	ldr	r2, [pc, #72]	; (80029ac <updateAnalogSensor+0x34c>)
 8002962:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8002966:	4413      	add	r3, r2
 8002968:	4a10      	ldr	r2, [pc, #64]	; (80029ac <updateAnalogSensor+0x34c>)
 800296a:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 800296e:	4413      	add	r3, r2
 8002970:	4a0e      	ldr	r2, [pc, #56]	; (80029ac <updateAnalogSensor+0x34c>)
 8002972:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8002976:	4413      	add	r3, r2
 8002978:	4a0c      	ldr	r2, [pc, #48]	; (80029ac <updateAnalogSensor+0x34c>)
 800297a:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 800297e:	4413      	add	r3, r2
 8002980:	4a0a      	ldr	r2, [pc, #40]	; (80029ac <updateAnalogSensor+0x34c>)
 8002982:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8002986:	4413      	add	r3, r2
 8002988:	e012      	b.n	80029b0 <updateAnalogSensor+0x350>
 800298a:	bf00      	nop
 800298c:	20000288 	.word	0x20000288
 8002990:	2001ec20 	.word	0x2001ec20
 8002994:	2001ec84 	.word	0x2001ec84
 8002998:	447a0000 	.word	0x447a0000
 800299c:	2001ec60 	.word	0x2001ec60
 80029a0:	20000394 	.word	0x20000394
 80029a4:	66666667 	.word	0x66666667
 80029a8:	2001ec04 	.word	0x2001ec04
 80029ac:	200003a8 	.word	0x200003a8
 80029b0:	4a1f      	ldr	r2, [pc, #124]	; (8002a30 <updateAnalogSensor+0x3d0>)
 80029b2:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 80029b6:	4413      	add	r3, r2
 80029b8:	4a1d      	ldr	r2, [pc, #116]	; (8002a30 <updateAnalogSensor+0x3d0>)
 80029ba:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 80029be:	4413      	add	r3, r2
 80029c0:	4a1b      	ldr	r2, [pc, #108]	; (8002a30 <updateAnalogSensor+0x3d0>)
 80029c2:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 80029c6:	4413      	add	r3, r2
 80029c8:	4a1a      	ldr	r2, [pc, #104]	; (8002a34 <updateAnalogSensor+0x3d4>)
 80029ca:	fb82 1203 	smull	r1, r2, r2, r3
 80029ce:	1092      	asrs	r2, r2, #2
 80029d0:	17db      	asrs	r3, r3, #31
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	b21a      	sxth	r2, r3
 80029d6:	4b18      	ldr	r3, [pc, #96]	; (8002a38 <updateAnalogSensor+0x3d8>)
 80029d8:	801a      	strh	r2, [r3, #0]
	for(int j=0; j<=11; j++){
 80029da:	2300      	movs	r3, #0
 80029dc:	607b      	str	r3, [r7, #4]
 80029de:	e01a      	b.n	8002a16 <updateAnalogSensor+0x3b6>
		if(sensor[j] >= 1000) sensor[j] = 1000;
 80029e0:	4a16      	ldr	r2, [pc, #88]	; (8002a3c <updateAnalogSensor+0x3dc>)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80029e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80029ec:	db05      	blt.n	80029fa <updateAnalogSensor+0x39a>
 80029ee:	4a13      	ldr	r2, [pc, #76]	; (8002a3c <updateAnalogSensor+0x3dc>)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80029f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		if(sensor[j] <= 0) sensor[j] = 0;
 80029fa:	4a10      	ldr	r2, [pc, #64]	; (8002a3c <updateAnalogSensor+0x3dc>)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	dc04      	bgt.n	8002a10 <updateAnalogSensor+0x3b0>
 8002a06:	4a0d      	ldr	r2, [pc, #52]	; (8002a3c <updateAnalogSensor+0x3dc>)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int j=0; j<=11; j++){
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	3301      	adds	r3, #1
 8002a14:	607b      	str	r3, [r7, #4]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2b0b      	cmp	r3, #11
 8002a1a:	dde1      	ble.n	80029e0 <updateAnalogSensor+0x380>
	}
    L_index = 0;
 8002a1c:	4b08      	ldr	r3, [pc, #32]	; (8002a40 <updateAnalogSensor+0x3e0>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	701a      	strb	r2, [r3, #0]

}
 8002a22:	bf00      	nop
 8002a24:	370c      	adds	r7, #12
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	200003a8 	.word	0x200003a8
 8002a34:	66666667 	.word	0x66666667
 8002a38:	2001ec7c 	.word	0x2001ec7c
 8002a3c:	2001ec60 	.word	0x2001ec60
 8002a40:	20000030 	.word	0x20000030

08002a44 <sensorCalibration>:

void sensorCalibration()//センサキャリブレーションはノムさんに修正してもらいました
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b0a0      	sub	sp, #128	; 0x80
 8002a48:	af00      	add	r7, sp, #0
	float max_values_buffer[LINESENSOR_ADC_NUM]={0};
 8002a4a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002a4e:	2230      	movs	r2, #48	; 0x30
 8002a50:	2100      	movs	r1, #0
 8002a52:	4618      	mov	r0, r3
 8002a54:	f009 fa7d 	bl	800bf52 <memset>
	float min_values_buffer[LINESENSOR_ADC_NUM]={1000};
 8002a58:	f107 0310 	add.w	r3, r7, #16
 8002a5c:	2230      	movs	r2, #48	; 0x30
 8002a5e:	2100      	movs	r1, #0
 8002a60:	4618      	mov	r0, r3
 8002a62:	f009 fa76 	bl	800bf52 <memset>
 8002a66:	4bd8      	ldr	r3, [pc, #864]	; (8002dc8 <sensorCalibration+0x384>)
 8002a68:	613b      	str	r3, [r7, #16]
	float side_max_values_buffer[SIDE_LINESENSOR_ADC_NUM];
    float side_min_values_buffer[SIDE_LINESENSOR_ADC_NUM];

	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002a70:	e026      	b.n	8002ac0 <sensorCalibration+0x7c>
		max_values[i] = 00;
 8002a72:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002a76:	4ad5      	ldr	r2, [pc, #852]	; (8002dcc <sensorCalibration+0x388>)
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	4413      	add	r3, r2
 8002a7c:	f04f 0200 	mov.w	r2, #0
 8002a80:	601a      	str	r2, [r3, #0]
		min_values[i] = 1500;
 8002a82:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002a86:	4ad2      	ldr	r2, [pc, #840]	; (8002dd0 <sensorCalibration+0x38c>)
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	4413      	add	r3, r2
 8002a8c:	4ad1      	ldr	r2, [pc, #836]	; (8002dd4 <sensorCalibration+0x390>)
 8002a8e:	601a      	str	r2, [r3, #0]
		max_values_buffer[i] = 0;
 8002a90:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002a9a:	4413      	add	r3, r2
 8002a9c:	3b40      	subs	r3, #64	; 0x40
 8002a9e:	f04f 0200 	mov.w	r2, #0
 8002aa2:	601a      	str	r2, [r3, #0]
		min_values_buffer[i] = 1500;
 8002aa4:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002aae:	4413      	add	r3, r2
 8002ab0:	3b70      	subs	r3, #112	; 0x70
 8002ab2:	4ac8      	ldr	r2, [pc, #800]	; (8002dd4 <sensorCalibration+0x390>)
 8002ab4:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002ab6:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002aba:	3301      	adds	r3, #1
 8002abc:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002ac0:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002ac4:	2b0b      	cmp	r3, #11
 8002ac6:	d9d4      	bls.n	8002a72 <sensorCalibration+0x2e>
	}

	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002ac8:	2300      	movs	r3, #0
 8002aca:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002ace:	e013      	b.n	8002af8 <sensorCalibration+0xb4>
		side_max_values[i] = 00;
 8002ad0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002ad4:	4ac0      	ldr	r2, [pc, #768]	; (8002dd8 <sensorCalibration+0x394>)
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	4413      	add	r3, r2
 8002ada:	f04f 0200 	mov.w	r2, #0
 8002ade:	601a      	str	r2, [r3, #0]
		side_min_values[i] = 1500;
 8002ae0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002ae4:	4abd      	ldr	r2, [pc, #756]	; (8002ddc <sensorCalibration+0x398>)
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	4413      	add	r3, r2
 8002aea:	4aba      	ldr	r2, [pc, #744]	; (8002dd4 <sensorCalibration+0x390>)
 8002aec:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002aee:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002af2:	3301      	adds	r3, #1
 8002af4:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002af8:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d9e7      	bls.n	8002ad0 <sensorCalibration+0x8c>
	}

	while(getSwitchStatus('L') == 1){                       //sw3
 8002b00:	e0f5      	b.n	8002cee <sensorCalibration+0x2aa>

		setLED2('X');
 8002b02:	2058      	movs	r0, #88	; 0x58
 8002b04:	f7fe ffc8 	bl	8001a98 <setLED2>

		for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002b08:	2300      	movs	r3, #0
 8002b0a:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002b0e:	e06e      	b.n	8002bee <sensorCalibration+0x1aa>

			max_values_buffer[i] = adc_value[i];
 8002b10:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b14:	4ab2      	ldr	r2, [pc, #712]	; (8002de0 <sensorCalibration+0x39c>)
 8002b16:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b1a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b1e:	ee07 2a90 	vmov	s15, r2
 8002b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002b2c:	4413      	add	r3, r2
 8002b2e:	3b40      	subs	r3, #64	; 0x40
 8002b30:	edc3 7a00 	vstr	s15, [r3]
			min_values_buffer[i] = adc_value[i];
 8002b34:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b38:	4aa9      	ldr	r2, [pc, #676]	; (8002de0 <sensorCalibration+0x39c>)
 8002b3a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b3e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b42:	ee07 2a90 	vmov	s15, r2
 8002b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002b50:	4413      	add	r3, r2
 8002b52:	3b70      	subs	r3, #112	; 0x70
 8002b54:	edc3 7a00 	vstr	s15, [r3]

			if(max_values_buffer[i] > max_values[i]){
 8002b58:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002b62:	4413      	add	r3, r2
 8002b64:	3b40      	subs	r3, #64	; 0x40
 8002b66:	ed93 7a00 	vldr	s14, [r3]
 8002b6a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b6e:	4a97      	ldr	r2, [pc, #604]	; (8002dcc <sensorCalibration+0x388>)
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	edd3 7a00 	vldr	s15, [r3]
 8002b78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b80:	dd0d      	ble.n	8002b9e <sensorCalibration+0x15a>
				max_values[i] = max_values_buffer[i];
 8002b82:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8002b86:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b8a:	0092      	lsls	r2, r2, #2
 8002b8c:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002b90:	440a      	add	r2, r1
 8002b92:	3a40      	subs	r2, #64	; 0x40
 8002b94:	6812      	ldr	r2, [r2, #0]
 8002b96:	498d      	ldr	r1, [pc, #564]	; (8002dcc <sensorCalibration+0x388>)
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	440b      	add	r3, r1
 8002b9c:	601a      	str	r2, [r3, #0]
			}
			if((min_values_buffer[i] < min_values[i]) ){
 8002b9e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002ba8:	4413      	add	r3, r2
 8002baa:	3b70      	subs	r3, #112	; 0x70
 8002bac:	ed93 7a00 	vldr	s14, [r3]
 8002bb0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002bb4:	4a86      	ldr	r2, [pc, #536]	; (8002dd0 <sensorCalibration+0x38c>)
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	edd3 7a00 	vldr	s15, [r3]
 8002bbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc6:	d50d      	bpl.n	8002be4 <sensorCalibration+0x1a0>
				min_values[i] = min_values_buffer[i];
 8002bc8:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8002bcc:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002bd0:	0092      	lsls	r2, r2, #2
 8002bd2:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002bd6:	440a      	add	r2, r1
 8002bd8:	3a70      	subs	r2, #112	; 0x70
 8002bda:	6812      	ldr	r2, [r2, #0]
 8002bdc:	497c      	ldr	r1, [pc, #496]	; (8002dd0 <sensorCalibration+0x38c>)
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002be4:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002be8:	3301      	adds	r3, #1
 8002bea:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002bee:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002bf2:	2b0b      	cmp	r3, #11
 8002bf4:	d98c      	bls.n	8002b10 <sensorCalibration+0xcc>
			}
		}

		for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002bfc:	e073      	b.n	8002ce6 <sensorCalibration+0x2a2>
			side_max_values_buffer[i] = side_adc_value[i];
 8002bfe:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c02:	4a78      	ldr	r2, [pc, #480]	; (8002de4 <sensorCalibration+0x3a0>)
 8002c04:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002c08:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c0c:	ee07 2a90 	vmov	s15, r2
 8002c10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002c1a:	4413      	add	r3, r2
 8002c1c:	3b78      	subs	r3, #120	; 0x78
 8002c1e:	edc3 7a00 	vstr	s15, [r3]
			side_min_values_buffer[i] = side_adc_value[i];
 8002c22:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c26:	4a6f      	ldr	r2, [pc, #444]	; (8002de4 <sensorCalibration+0x3a0>)
 8002c28:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002c2c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c30:	ee07 2a90 	vmov	s15, r2
 8002c34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002c3e:	4413      	add	r3, r2
 8002c40:	3b80      	subs	r3, #128	; 0x80
 8002c42:	edc3 7a00 	vstr	s15, [r3]

			if(side_max_values_buffer[i] > side_max_values[i]){
 8002c46:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002c50:	4413      	add	r3, r2
 8002c52:	3b78      	subs	r3, #120	; 0x78
 8002c54:	ed93 7a00 	vldr	s14, [r3]
 8002c58:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c5c:	4a5e      	ldr	r2, [pc, #376]	; (8002dd8 <sensorCalibration+0x394>)
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	4413      	add	r3, r2
 8002c62:	edd3 7a00 	vldr	s15, [r3]
 8002c66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c6e:	dd10      	ble.n	8002c92 <sensorCalibration+0x24e>
				side_max_values[i] = side_adc_value[i];
 8002c70:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c74:	4a5b      	ldr	r2, [pc, #364]	; (8002de4 <sensorCalibration+0x3a0>)
 8002c76:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002c7a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c7e:	ee07 2a90 	vmov	s15, r2
 8002c82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c86:	4a54      	ldr	r2, [pc, #336]	; (8002dd8 <sensorCalibration+0x394>)
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4413      	add	r3, r2
 8002c8c:	edc3 7a00 	vstr	s15, [r3]
 8002c90:	e024      	b.n	8002cdc <sensorCalibration+0x298>
			}
			else if(side_min_values_buffer[i] < side_min_values[i]){
 8002c92:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002c9c:	4413      	add	r3, r2
 8002c9e:	3b80      	subs	r3, #128	; 0x80
 8002ca0:	ed93 7a00 	vldr	s14, [r3]
 8002ca4:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002ca8:	4a4c      	ldr	r2, [pc, #304]	; (8002ddc <sensorCalibration+0x398>)
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	4413      	add	r3, r2
 8002cae:	edd3 7a00 	vldr	s15, [r3]
 8002cb2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cba:	d50f      	bpl.n	8002cdc <sensorCalibration+0x298>
				side_min_values[i] = side_adc_value[i];
 8002cbc:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002cc0:	4a48      	ldr	r2, [pc, #288]	; (8002de4 <sensorCalibration+0x3a0>)
 8002cc2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002cc6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002cca:	ee07 2a90 	vmov	s15, r2
 8002cce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cd2:	4a42      	ldr	r2, [pc, #264]	; (8002ddc <sensorCalibration+0x398>)
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	4413      	add	r3, r2
 8002cd8:	edc3 7a00 	vstr	s15, [r3]
		for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002cdc:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002ce6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d987      	bls.n	8002bfe <sensorCalibration+0x1ba>
	while(getSwitchStatus('L') == 1){                       //sw3
 8002cee:	204c      	movs	r0, #76	; 0x4c
 8002cf0:	f003 ff5e 	bl	8006bb0 <getSwitchStatus>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	f43f af03 	beq.w	8002b02 <sensorCalibration+0xbe>
			}
		}
	}

	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8002d02:	e01b      	b.n	8002d3c <sensorCalibration+0x2f8>
		sensor_coefficient[i] = max_values[i] - min_values[i];
 8002d04:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002d08:	4a30      	ldr	r2, [pc, #192]	; (8002dcc <sensorCalibration+0x388>)
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	4413      	add	r3, r2
 8002d0e:	ed93 7a00 	vldr	s14, [r3]
 8002d12:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002d16:	4a2e      	ldr	r2, [pc, #184]	; (8002dd0 <sensorCalibration+0x38c>)
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	4413      	add	r3, r2
 8002d1c:	edd3 7a00 	vldr	s15, [r3]
 8002d20:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002d24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d28:	4a2f      	ldr	r2, [pc, #188]	; (8002de8 <sensorCalibration+0x3a4>)
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	4413      	add	r3, r2
 8002d2e:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002d32:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002d36:	3301      	adds	r3, #1
 8002d38:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8002d3c:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002d40:	2b0b      	cmp	r3, #11
 8002d42:	d9df      	bls.n	8002d04 <sensorCalibration+0x2c0>
	}
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002d44:	2300      	movs	r3, #0
 8002d46:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8002d4a:	e010      	b.n	8002d6e <sensorCalibration+0x32a>
		offset_values[i] = min_values[i];
 8002d4c:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8002d50:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002d54:	491e      	ldr	r1, [pc, #120]	; (8002dd0 <sensorCalibration+0x38c>)
 8002d56:	0092      	lsls	r2, r2, #2
 8002d58:	440a      	add	r2, r1
 8002d5a:	6812      	ldr	r2, [r2, #0]
 8002d5c:	4923      	ldr	r1, [pc, #140]	; (8002dec <sensorCalibration+0x3a8>)
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	440b      	add	r3, r1
 8002d62:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002d64:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002d68:	3301      	adds	r3, #1
 8002d6a:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8002d6e:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002d72:	2b0b      	cmp	r3, #11
 8002d74:	d9ea      	bls.n	8002d4c <sensorCalibration+0x308>
	}

	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002d76:	2300      	movs	r3, #0
 8002d78:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8002d7c:	e01b      	b.n	8002db6 <sensorCalibration+0x372>
		side_sensor_coefficient[i] = side_max_values[i] - side_min_values[i];
 8002d7e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002d82:	4a15      	ldr	r2, [pc, #84]	; (8002dd8 <sensorCalibration+0x394>)
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4413      	add	r3, r2
 8002d88:	ed93 7a00 	vldr	s14, [r3]
 8002d8c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002d90:	4a12      	ldr	r2, [pc, #72]	; (8002ddc <sensorCalibration+0x398>)
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4413      	add	r3, r2
 8002d96:	edd3 7a00 	vldr	s15, [r3]
 8002d9a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002d9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002da2:	4a13      	ldr	r2, [pc, #76]	; (8002df0 <sensorCalibration+0x3ac>)
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4413      	add	r3, r2
 8002da8:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002dac:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002db0:	3301      	adds	r3, #1
 8002db2:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8002db6:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d9df      	bls.n	8002d7e <sensorCalibration+0x33a>
	}
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8002dc4:	e027      	b.n	8002e16 <sensorCalibration+0x3d2>
 8002dc6:	bf00      	nop
 8002dc8:	447a0000 	.word	0x447a0000
 8002dcc:	2001ede4 	.word	0x2001ede4
 8002dd0:	20000000 	.word	0x20000000
 8002dd4:	44bb8000 	.word	0x44bb8000
 8002dd8:	2001ed94 	.word	0x2001ed94
 8002ddc:	2001ee14 	.word	0x2001ee14
 8002de0:	20000288 	.word	0x20000288
 8002de4:	200002a0 	.word	0x200002a0
 8002de8:	2001ec84 	.word	0x2001ec84
 8002dec:	2001ec20 	.word	0x2001ec20
 8002df0:	2001ec58 	.word	0x2001ec58
		side_offset_values[i] = side_min_values[i];
 8002df4:	f8b7 2070 	ldrh.w	r2, [r7, #112]	; 0x70
 8002df8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002dfc:	490a      	ldr	r1, [pc, #40]	; (8002e28 <sensorCalibration+0x3e4>)
 8002dfe:	0092      	lsls	r2, r2, #2
 8002e00:	440a      	add	r2, r1
 8002e02:	6812      	ldr	r2, [r2, #0]
 8002e04:	4909      	ldr	r1, [pc, #36]	; (8002e2c <sensorCalibration+0x3e8>)
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	440b      	add	r3, r1
 8002e0a:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002e0c:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002e10:	3301      	adds	r3, #1
 8002e12:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8002e16:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d9ea      	bls.n	8002df4 <sensorCalibration+0x3b0>
	}
}
 8002e1e:	bf00      	nop
 8002e20:	3780      	adds	r7, #128	; 0x80
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	2001ee14 	.word	0x2001ee14
 8002e2c:	2001ec18 	.word	0x2001ec18

08002e30 <initLog>:
static float log_debug[12000];
static float log_distance[3500];
static float log_theta[3500];
static uint16_t log_distance_cnt, log_theta_cnt, log_cross_cnt, log_side_cnt, log_debug_cnt;

void initLog(){
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
	writeAdd_1 = start_adress_sector7;
 8002e34:	4b16      	ldr	r3, [pc, #88]	; (8002e90 <initLog+0x60>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a16      	ldr	r2, [pc, #88]	; (8002e94 <initLog+0x64>)
 8002e3a:	6013      	str	r3, [r2, #0]
	writeAdd_2 = start_adress_sector8;
 8002e3c:	4b16      	ldr	r3, [pc, #88]	; (8002e98 <initLog+0x68>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a16      	ldr	r2, [pc, #88]	; (8002e9c <initLog+0x6c>)
 8002e42:	6013      	str	r3, [r2, #0]
	writeAdd_3 = start_adress_sector9;
 8002e44:	4b16      	ldr	r3, [pc, #88]	; (8002ea0 <initLog+0x70>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a16      	ldr	r2, [pc, #88]	; (8002ea4 <initLog+0x74>)
 8002e4a:	6013      	str	r3, [r2, #0]
	writeAdd_4 = start_adress_sector10;
 8002e4c:	4b16      	ldr	r3, [pc, #88]	; (8002ea8 <initLog+0x78>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a16      	ldr	r2, [pc, #88]	; (8002eac <initLog+0x7c>)
 8002e52:	6013      	str	r3, [r2, #0]
	writeAdd_5 = start_adress_sector11;
 8002e54:	4b16      	ldr	r3, [pc, #88]	; (8002eb0 <initLog+0x80>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a16      	ldr	r2, [pc, #88]	; (8002eb4 <initLog+0x84>)
 8002e5a:	6013      	str	r3, [r2, #0]
	readAdd_1 = start_adress_sector7;
 8002e5c:	4b0c      	ldr	r3, [pc, #48]	; (8002e90 <initLog+0x60>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a15      	ldr	r2, [pc, #84]	; (8002eb8 <initLog+0x88>)
 8002e62:	6013      	str	r3, [r2, #0]
	readAdd_2 = start_adress_sector8;
 8002e64:	4b0c      	ldr	r3, [pc, #48]	; (8002e98 <initLog+0x68>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a14      	ldr	r2, [pc, #80]	; (8002ebc <initLog+0x8c>)
 8002e6a:	6013      	str	r3, [r2, #0]
	readAdd_3 = start_adress_sector9;
 8002e6c:	4b0c      	ldr	r3, [pc, #48]	; (8002ea0 <initLog+0x70>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a13      	ldr	r2, [pc, #76]	; (8002ec0 <initLog+0x90>)
 8002e72:	6013      	str	r3, [r2, #0]
	readAdd_4 = start_adress_sector10;
 8002e74:	4b0c      	ldr	r3, [pc, #48]	; (8002ea8 <initLog+0x78>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a12      	ldr	r2, [pc, #72]	; (8002ec4 <initLog+0x94>)
 8002e7a:	6013      	str	r3, [r2, #0]
	readAdd_5 = start_adress_sector11;
 8002e7c:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <initLog+0x80>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a11      	ldr	r2, [pc, #68]	; (8002ec8 <initLog+0x98>)
 8002e82:	6013      	str	r3, [r2, #0]
}
 8002e84:	bf00      	nop
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	08010410 	.word	0x08010410
 8002e94:	2001ec00 	.word	0x2001ec00
 8002e98:	08010414 	.word	0x08010414
 8002e9c:	2001ec54 	.word	0x2001ec54
 8002ea0:	08010418 	.word	0x08010418
 8002ea4:	2001ec10 	.word	0x2001ec10
 8002ea8:	0801041c 	.word	0x0801041c
 8002eac:	2001ebfc 	.word	0x2001ebfc
 8002eb0:	08010420 	.word	0x08010420
 8002eb4:	2001ec0c 	.word	0x2001ec0c
 8002eb8:	2001ec08 	.word	0x2001ec08
 8002ebc:	2001ec14 	.word	0x2001ec14
 8002ec0:	2001ec80 	.word	0x2001ec80
 8002ec4:	2001ec78 	.word	0x2001ec78
 8002ec8:	2001ec50 	.word	0x2001ec50

08002ecc <saveDistance>:

void saveDistance(float distance){
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_1, distance);
 8002ed6:	4b08      	ldr	r3, [pc, #32]	; (8002ef8 <saveDistance+0x2c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	ed97 0a01 	vldr	s0, [r7, #4]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7fe fb90 	bl	8001604 <FLASH_Write_Word_F>
	writeAdd_1 += 0x04;
 8002ee4:	4b04      	ldr	r3, [pc, #16]	; (8002ef8 <saveDistance+0x2c>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	3304      	adds	r3, #4
 8002eea:	4a03      	ldr	r2, [pc, #12]	; (8002ef8 <saveDistance+0x2c>)
 8002eec:	6013      	str	r3, [r2, #0]
}
 8002eee:	bf00      	nop
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	2001ec00 	.word	0x2001ec00

08002efc <saveTheta>:

void saveTheta(float theta){
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_2, theta);
 8002f06:	4b08      	ldr	r3, [pc, #32]	; (8002f28 <saveTheta+0x2c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	ed97 0a01 	vldr	s0, [r7, #4]
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7fe fb78 	bl	8001604 <FLASH_Write_Word_F>
	writeAdd_2 += 0x04;
 8002f14:	4b04      	ldr	r3, [pc, #16]	; (8002f28 <saveTheta+0x2c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	3304      	adds	r3, #4
 8002f1a:	4a03      	ldr	r2, [pc, #12]	; (8002f28 <saveTheta+0x2c>)
 8002f1c:	6013      	str	r3, [r2, #0]
}
 8002f1e:	bf00      	nop
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	2001ec54 	.word	0x2001ec54

08002f2c <saveCross>:

void saveCross(float cross){
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_3, cross);
 8002f36:	4b08      	ldr	r3, [pc, #32]	; (8002f58 <saveCross+0x2c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	ed97 0a01 	vldr	s0, [r7, #4]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7fe fb60 	bl	8001604 <FLASH_Write_Word_F>
	writeAdd_3 += 0x04;
 8002f44:	4b04      	ldr	r3, [pc, #16]	; (8002f58 <saveCross+0x2c>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	3304      	adds	r3, #4
 8002f4a:	4a03      	ldr	r2, [pc, #12]	; (8002f58 <saveCross+0x2c>)
 8002f4c:	6013      	str	r3, [r2, #0]
}
 8002f4e:	bf00      	nop
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	2001ec10 	.word	0x2001ec10

08002f5c <saveSide>:

void saveSide(float side){
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_4, side);
 8002f66:	4b08      	ldr	r3, [pc, #32]	; (8002f88 <saveSide+0x2c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	ed97 0a01 	vldr	s0, [r7, #4]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fe fb48 	bl	8001604 <FLASH_Write_Word_F>
	writeAdd_4 += 0x04;
 8002f74:	4b04      	ldr	r3, [pc, #16]	; (8002f88 <saveSide+0x2c>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	3304      	adds	r3, #4
 8002f7a:	4a03      	ldr	r2, [pc, #12]	; (8002f88 <saveSide+0x2c>)
 8002f7c:	6013      	str	r3, [r2, #0]
}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	2001ebfc 	.word	0x2001ebfc

08002f8c <saveDebug>:

void saveDebug(float value){
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_5, value);
 8002f96:	4b08      	ldr	r3, [pc, #32]	; (8002fb8 <saveDebug+0x2c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	ed97 0a01 	vldr	s0, [r7, #4]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fe fb30 	bl	8001604 <FLASH_Write_Word_F>
	writeAdd_5+= 0x04;
 8002fa4:	4b04      	ldr	r3, [pc, #16]	; (8002fb8 <saveDebug+0x2c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	3304      	adds	r3, #4
 8002faa:	4a03      	ldr	r2, [pc, #12]	; (8002fb8 <saveDebug+0x2c>)
 8002fac:	6013      	str	r3, [r2, #0]
}
 8002fae:	bf00      	nop
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	2001ec0c 	.word	0x2001ec0c

08002fbc <ereaseLog>:


void ereaseLog(){
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
	FLASH_EreaseSector(FLASH_SECTOR_7);
 8002fc0:	2007      	movs	r0, #7
 8002fc2:	f7fe faff 	bl	80015c4 <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_8);
 8002fc6:	2008      	movs	r0, #8
 8002fc8:	f7fe fafc 	bl	80015c4 <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_9);
 8002fcc:	2009      	movs	r0, #9
 8002fce:	f7fe faf9 	bl	80015c4 <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_10);
 8002fd2:	200a      	movs	r0, #10
 8002fd4:	f7fe faf6 	bl	80015c4 <FLASH_EreaseSector>
	//FLASH_Erease11();
	FLASH_EreaseSector(FLASH_SECTOR_11);
 8002fd8:	200b      	movs	r0, #11
 8002fda:	f7fe faf3 	bl	80015c4 <FLASH_EreaseSector>

	writeAdd_1 = start_adress_sector7;
 8002fde:	4b0b      	ldr	r3, [pc, #44]	; (800300c <ereaseLog+0x50>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a0b      	ldr	r2, [pc, #44]	; (8003010 <ereaseLog+0x54>)
 8002fe4:	6013      	str	r3, [r2, #0]
	writeAdd_2 = start_adress_sector8;
 8002fe6:	4b0b      	ldr	r3, [pc, #44]	; (8003014 <ereaseLog+0x58>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a0b      	ldr	r2, [pc, #44]	; (8003018 <ereaseLog+0x5c>)
 8002fec:	6013      	str	r3, [r2, #0]
	writeAdd_3 = start_adress_sector9;
 8002fee:	4b0b      	ldr	r3, [pc, #44]	; (800301c <ereaseLog+0x60>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a0b      	ldr	r2, [pc, #44]	; (8003020 <ereaseLog+0x64>)
 8002ff4:	6013      	str	r3, [r2, #0]
	writeAdd_4 = start_adress_sector10;
 8002ff6:	4b0b      	ldr	r3, [pc, #44]	; (8003024 <ereaseLog+0x68>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a0b      	ldr	r2, [pc, #44]	; (8003028 <ereaseLog+0x6c>)
 8002ffc:	6013      	str	r3, [r2, #0]
	writeAdd_5= start_adress_sector11;
 8002ffe:	4b0b      	ldr	r3, [pc, #44]	; (800302c <ereaseLog+0x70>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a0b      	ldr	r2, [pc, #44]	; (8003030 <ereaseLog+0x74>)
 8003004:	6013      	str	r3, [r2, #0]
}
 8003006:	bf00      	nop
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	08010410 	.word	0x08010410
 8003010:	2001ec00 	.word	0x2001ec00
 8003014:	08010414 	.word	0x08010414
 8003018:	2001ec54 	.word	0x2001ec54
 800301c:	08010418 	.word	0x08010418
 8003020:	2001ec10 	.word	0x2001ec10
 8003024:	0801041c 	.word	0x0801041c
 8003028:	2001ebfc 	.word	0x2001ebfc
 800302c:	08010420 	.word	0x08010420
 8003030:	2001ec0c 	.word	0x2001ec0c

08003034 <ereaseDebugLog>:

void ereaseDebugLog(){
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
	FLASH_EreaseSector(FLASH_SECTOR_11);
 8003038:	200b      	movs	r0, #11
 800303a:	f7fe fac3 	bl	80015c4 <FLASH_EreaseSector>

	writeAdd_5= start_adress_sector11;
 800303e:	4b03      	ldr	r3, [pc, #12]	; (800304c <ereaseDebugLog+0x18>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a03      	ldr	r2, [pc, #12]	; (8003050 <ereaseDebugLog+0x1c>)
 8003044:	6013      	str	r3, [r2, #0]
}
 8003046:	bf00      	nop
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	08010420 	.word	0x08010420
 8003050:	2001ec0c 	.word	0x2001ec0c

08003054 <getDistanceLogSize>:

uint16_t getDistanceLogSize(){
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
	return log_distance_cnt;
 8003058:	4b03      	ldr	r3, [pc, #12]	; (8003068 <getDistanceLogSize+0x14>)
 800305a:	881b      	ldrh	r3, [r3, #0]
}
 800305c:	4618      	mov	r0, r3
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	20012fbc 	.word	0x20012fbc

0800306c <getCrossLogSize>:

uint16_t getCrossLogSize(){
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
	return log_cross_cnt;
 8003070:	4b03      	ldr	r3, [pc, #12]	; (8003080 <getCrossLogSize+0x14>)
 8003072:	881b      	ldrh	r3, [r3, #0]
}
 8003074:	4618      	mov	r0, r3
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	20012fc0 	.word	0x20012fc0

08003084 <getSideLogSize>:

uint16_t getSideLogSize(){
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
	return log_side_cnt;
 8003088:	4b03      	ldr	r3, [pc, #12]	; (8003098 <getSideLogSize+0x14>)
 800308a:	881b      	ldrh	r3, [r3, #0]
}
 800308c:	4618      	mov	r0, r3
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	20012fc2 	.word	0x20012fc2

0800309c <getDebugLogSize>:

uint16_t getDebugLogSize(){
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
	return log_debug_cnt;
 80030a0:	4b03      	ldr	r3, [pc, #12]	; (80030b0 <getDebugLogSize+0x14>)
 80030a2:	881b      	ldrh	r3, [r3, #0]
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	20012fc4 	.word	0x20012fc4

080030b4 <loadDistance>:


void loadDistance(){
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 80030ba:	2300      	movs	r3, #0
 80030bc:	80fb      	strh	r3, [r7, #6]
	readAdd_1 = start_adress_sector7;
 80030be:	4b18      	ldr	r3, [pc, #96]	; (8003120 <loadDistance+0x6c>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a18      	ldr	r2, [pc, #96]	; (8003124 <loadDistance+0x70>)
 80030c4:	6013      	str	r3, [r2, #0]
	log_distance_cnt = 0;
 80030c6:	4b18      	ldr	r3, [pc, #96]	; (8003128 <loadDistance+0x74>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	801a      	strh	r2, [r3, #0]

	while(1){
		log_distance[i] = *(float*)readAdd_1;
 80030cc:	4b15      	ldr	r3, [pc, #84]	; (8003124 <loadDistance+0x70>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	461a      	mov	r2, r3
 80030d2:	88fb      	ldrh	r3, [r7, #6]
 80030d4:	6812      	ldr	r2, [r2, #0]
 80030d6:	4915      	ldr	r1, [pc, #84]	; (800312c <loadDistance+0x78>)
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	440b      	add	r3, r1
 80030dc:	601a      	str	r2, [r3, #0]
		if(isnan(log_distance[i]) != 0){
 80030de:	88fb      	ldrh	r3, [r7, #6]
 80030e0:	4a12      	ldr	r2, [pc, #72]	; (800312c <loadDistance+0x78>)
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4413      	add	r3, r2
 80030e6:	edd3 7a00 	vldr	s15, [r3]
 80030ea:	eef4 7a67 	vcmp.f32	s15, s15
 80030ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030f2:	d60e      	bvs.n	8003112 <loadDistance+0x5e>
			break;
		}
		else{
			log_distance_cnt++;
 80030f4:	4b0c      	ldr	r3, [pc, #48]	; (8003128 <loadDistance+0x74>)
 80030f6:	881b      	ldrh	r3, [r3, #0]
 80030f8:	3301      	adds	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	4b0a      	ldr	r3, [pc, #40]	; (8003128 <loadDistance+0x74>)
 80030fe:	801a      	strh	r2, [r3, #0]
		}
		readAdd_1 += 0x04;
 8003100:	4b08      	ldr	r3, [pc, #32]	; (8003124 <loadDistance+0x70>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	3304      	adds	r3, #4
 8003106:	4a07      	ldr	r2, [pc, #28]	; (8003124 <loadDistance+0x70>)
 8003108:	6013      	str	r3, [r2, #0]
		i++;
 800310a:	88fb      	ldrh	r3, [r7, #6]
 800310c:	3301      	adds	r3, #1
 800310e:	80fb      	strh	r3, [r7, #6]
		log_distance[i] = *(float*)readAdd_1;
 8003110:	e7dc      	b.n	80030cc <loadDistance+0x18>
			break;
 8003112:	bf00      	nop
	}
}
 8003114:	bf00      	nop
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr
 8003120:	08010410 	.word	0x08010410
 8003124:	2001ec08 	.word	0x2001ec08
 8003128:	20012fbc 	.word	0x20012fbc
 800312c:	2000c25c 	.word	0x2000c25c

08003130 <loadTheta>:

void loadTheta(){
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8003136:	2300      	movs	r3, #0
 8003138:	80fb      	strh	r3, [r7, #6]
	readAdd_2 = start_adress_sector8;
 800313a:	4b18      	ldr	r3, [pc, #96]	; (800319c <loadTheta+0x6c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a18      	ldr	r2, [pc, #96]	; (80031a0 <loadTheta+0x70>)
 8003140:	6013      	str	r3, [r2, #0]
	log_theta_cnt = 0;
 8003142:	4b18      	ldr	r3, [pc, #96]	; (80031a4 <loadTheta+0x74>)
 8003144:	2200      	movs	r2, #0
 8003146:	801a      	strh	r2, [r3, #0]

	while(1){
		log_theta[i] = *(float*)readAdd_2;
 8003148:	4b15      	ldr	r3, [pc, #84]	; (80031a0 <loadTheta+0x70>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	461a      	mov	r2, r3
 800314e:	88fb      	ldrh	r3, [r7, #6]
 8003150:	6812      	ldr	r2, [r2, #0]
 8003152:	4915      	ldr	r1, [pc, #84]	; (80031a8 <loadTheta+0x78>)
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	440b      	add	r3, r1
 8003158:	601a      	str	r2, [r3, #0]
		if(isnan(log_theta[i]) != 0){
 800315a:	88fb      	ldrh	r3, [r7, #6]
 800315c:	4a12      	ldr	r2, [pc, #72]	; (80031a8 <loadTheta+0x78>)
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	4413      	add	r3, r2
 8003162:	edd3 7a00 	vldr	s15, [r3]
 8003166:	eef4 7a67 	vcmp.f32	s15, s15
 800316a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800316e:	d60e      	bvs.n	800318e <loadTheta+0x5e>
			break;
		}
		else{
			log_theta_cnt++;
 8003170:	4b0c      	ldr	r3, [pc, #48]	; (80031a4 <loadTheta+0x74>)
 8003172:	881b      	ldrh	r3, [r3, #0]
 8003174:	3301      	adds	r3, #1
 8003176:	b29a      	uxth	r2, r3
 8003178:	4b0a      	ldr	r3, [pc, #40]	; (80031a4 <loadTheta+0x74>)
 800317a:	801a      	strh	r2, [r3, #0]
		}
		readAdd_2 += 0x04;
 800317c:	4b08      	ldr	r3, [pc, #32]	; (80031a0 <loadTheta+0x70>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	3304      	adds	r3, #4
 8003182:	4a07      	ldr	r2, [pc, #28]	; (80031a0 <loadTheta+0x70>)
 8003184:	6013      	str	r3, [r2, #0]
		i++;
 8003186:	88fb      	ldrh	r3, [r7, #6]
 8003188:	3301      	adds	r3, #1
 800318a:	80fb      	strh	r3, [r7, #6]
		log_theta[i] = *(float*)readAdd_2;
 800318c:	e7dc      	b.n	8003148 <loadTheta+0x18>
			break;
 800318e:	bf00      	nop
	}
}
 8003190:	bf00      	nop
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr
 800319c:	08010414 	.word	0x08010414
 80031a0:	2001ec14 	.word	0x2001ec14
 80031a4:	20012fbe 	.word	0x20012fbe
 80031a8:	2000f90c 	.word	0x2000f90c

080031ac <loadCross>:

void loadCross(){
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 80031b2:	2300      	movs	r3, #0
 80031b4:	80fb      	strh	r3, [r7, #6]
	readAdd_3 = start_adress_sector9;
 80031b6:	4b18      	ldr	r3, [pc, #96]	; (8003218 <loadCross+0x6c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a18      	ldr	r2, [pc, #96]	; (800321c <loadCross+0x70>)
 80031bc:	6013      	str	r3, [r2, #0]
	log_cross_cnt = 0;
 80031be:	4b18      	ldr	r3, [pc, #96]	; (8003220 <loadCross+0x74>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	801a      	strh	r2, [r3, #0]

	while(1){
		log_cross[i] = *(float*)readAdd_3;
 80031c4:	4b15      	ldr	r3, [pc, #84]	; (800321c <loadCross+0x70>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	461a      	mov	r2, r3
 80031ca:	88fb      	ldrh	r3, [r7, #6]
 80031cc:	6812      	ldr	r2, [r2, #0]
 80031ce:	4915      	ldr	r1, [pc, #84]	; (8003224 <loadCross+0x78>)
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	440b      	add	r3, r1
 80031d4:	601a      	str	r2, [r3, #0]
		if(isnan(log_cross[i]) != 0){
 80031d6:	88fb      	ldrh	r3, [r7, #6]
 80031d8:	4a12      	ldr	r2, [pc, #72]	; (8003224 <loadCross+0x78>)
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	4413      	add	r3, r2
 80031de:	edd3 7a00 	vldr	s15, [r3]
 80031e2:	eef4 7a67 	vcmp.f32	s15, s15
 80031e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ea:	d60e      	bvs.n	800320a <loadCross+0x5e>
			break;
		}
		else{
			log_cross_cnt++;
 80031ec:	4b0c      	ldr	r3, [pc, #48]	; (8003220 <loadCross+0x74>)
 80031ee:	881b      	ldrh	r3, [r3, #0]
 80031f0:	3301      	adds	r3, #1
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	4b0a      	ldr	r3, [pc, #40]	; (8003220 <loadCross+0x74>)
 80031f6:	801a      	strh	r2, [r3, #0]
		}
		readAdd_3 += 0x04;
 80031f8:	4b08      	ldr	r3, [pc, #32]	; (800321c <loadCross+0x70>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	3304      	adds	r3, #4
 80031fe:	4a07      	ldr	r2, [pc, #28]	; (800321c <loadCross+0x70>)
 8003200:	6013      	str	r3, [r2, #0]
		i++;
 8003202:	88fb      	ldrh	r3, [r7, #6]
 8003204:	3301      	adds	r3, #1
 8003206:	80fb      	strh	r3, [r7, #6]
		log_cross[i] = *(float*)readAdd_3;
 8003208:	e7dc      	b.n	80031c4 <loadCross+0x18>
			break;
 800320a:	bf00      	nop
	}
}
 800320c:	bf00      	nop
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr
 8003218:	08010418 	.word	0x08010418
 800321c:	2001ec80 	.word	0x2001ec80
 8003220:	20012fc0 	.word	0x20012fc0
 8003224:	200003bc 	.word	0x200003bc

08003228 <loadSide>:

void loadSide(){
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 800322e:	2300      	movs	r3, #0
 8003230:	80fb      	strh	r3, [r7, #6]
	readAdd_4 = start_adress_sector10;
 8003232:	4b18      	ldr	r3, [pc, #96]	; (8003294 <loadSide+0x6c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a18      	ldr	r2, [pc, #96]	; (8003298 <loadSide+0x70>)
 8003238:	6013      	str	r3, [r2, #0]
	log_side_cnt = 0;
 800323a:	4b18      	ldr	r3, [pc, #96]	; (800329c <loadSide+0x74>)
 800323c:	2200      	movs	r2, #0
 800323e:	801a      	strh	r2, [r3, #0]

	while(1){
		log_side[i] = *(float*)readAdd_4;
 8003240:	4b15      	ldr	r3, [pc, #84]	; (8003298 <loadSide+0x70>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	461a      	mov	r2, r3
 8003246:	88fb      	ldrh	r3, [r7, #6]
 8003248:	6812      	ldr	r2, [r2, #0]
 800324a:	4915      	ldr	r1, [pc, #84]	; (80032a0 <loadSide+0x78>)
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	440b      	add	r3, r1
 8003250:	601a      	str	r2, [r3, #0]
		if(isnan(log_side[i]) != 0){
 8003252:	88fb      	ldrh	r3, [r7, #6]
 8003254:	4a12      	ldr	r2, [pc, #72]	; (80032a0 <loadSide+0x78>)
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	4413      	add	r3, r2
 800325a:	edd3 7a00 	vldr	s15, [r3]
 800325e:	eef4 7a67 	vcmp.f32	s15, s15
 8003262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003266:	d60e      	bvs.n	8003286 <loadSide+0x5e>
			break;
		}
		else{
			log_side_cnt++;
 8003268:	4b0c      	ldr	r3, [pc, #48]	; (800329c <loadSide+0x74>)
 800326a:	881b      	ldrh	r3, [r3, #0]
 800326c:	3301      	adds	r3, #1
 800326e:	b29a      	uxth	r2, r3
 8003270:	4b0a      	ldr	r3, [pc, #40]	; (800329c <loadSide+0x74>)
 8003272:	801a      	strh	r2, [r3, #0]
		}
		readAdd_4 += 0x04;
 8003274:	4b08      	ldr	r3, [pc, #32]	; (8003298 <loadSide+0x70>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	3304      	adds	r3, #4
 800327a:	4a07      	ldr	r2, [pc, #28]	; (8003298 <loadSide+0x70>)
 800327c:	6013      	str	r3, [r2, #0]
		i++;
 800327e:	88fb      	ldrh	r3, [r7, #6]
 8003280:	3301      	adds	r3, #1
 8003282:	80fb      	strh	r3, [r7, #6]
		log_side[i] = *(float*)readAdd_4;
 8003284:	e7dc      	b.n	8003240 <loadSide+0x18>
			break;
 8003286:	bf00      	nop
	}
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	0801041c 	.word	0x0801041c
 8003298:	2001ec78 	.word	0x2001ec78
 800329c:	20012fc2 	.word	0x20012fc2
 80032a0:	2000054c 	.word	0x2000054c

080032a4 <loadDebug>:

void loadDebug(){
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 80032aa:	2300      	movs	r3, #0
 80032ac:	80fb      	strh	r3, [r7, #6]
	readAdd_5= start_adress_sector11;
 80032ae:	4b18      	ldr	r3, [pc, #96]	; (8003310 <loadDebug+0x6c>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a18      	ldr	r2, [pc, #96]	; (8003314 <loadDebug+0x70>)
 80032b4:	6013      	str	r3, [r2, #0]
	log_debug_cnt = 0;
 80032b6:	4b18      	ldr	r3, [pc, #96]	; (8003318 <loadDebug+0x74>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	801a      	strh	r2, [r3, #0]

	while(1){
		log_debug[i] = *(float*)readAdd_5;
 80032bc:	4b15      	ldr	r3, [pc, #84]	; (8003314 <loadDebug+0x70>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	461a      	mov	r2, r3
 80032c2:	88fb      	ldrh	r3, [r7, #6]
 80032c4:	6812      	ldr	r2, [r2, #0]
 80032c6:	4915      	ldr	r1, [pc, #84]	; (800331c <loadDebug+0x78>)
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	440b      	add	r3, r1
 80032cc:	601a      	str	r2, [r3, #0]
		if(isnan(log_debug[i]) != 0){
 80032ce:	88fb      	ldrh	r3, [r7, #6]
 80032d0:	4a12      	ldr	r2, [pc, #72]	; (800331c <loadDebug+0x78>)
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	4413      	add	r3, r2
 80032d6:	edd3 7a00 	vldr	s15, [r3]
 80032da:	eef4 7a67 	vcmp.f32	s15, s15
 80032de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e2:	d60e      	bvs.n	8003302 <loadDebug+0x5e>
			break;
		}
		else{
			log_debug_cnt++;
 80032e4:	4b0c      	ldr	r3, [pc, #48]	; (8003318 <loadDebug+0x74>)
 80032e6:	881b      	ldrh	r3, [r3, #0]
 80032e8:	3301      	adds	r3, #1
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	4b0a      	ldr	r3, [pc, #40]	; (8003318 <loadDebug+0x74>)
 80032ee:	801a      	strh	r2, [r3, #0]
		}
		readAdd_5 += 0x04;
 80032f0:	4b08      	ldr	r3, [pc, #32]	; (8003314 <loadDebug+0x70>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	3304      	adds	r3, #4
 80032f6:	4a07      	ldr	r2, [pc, #28]	; (8003314 <loadDebug+0x70>)
 80032f8:	6013      	str	r3, [r2, #0]
		i++;
 80032fa:	88fb      	ldrh	r3, [r7, #6]
 80032fc:	3301      	adds	r3, #1
 80032fe:	80fb      	strh	r3, [r7, #6]
		log_debug[i] = *(float*)readAdd_5;
 8003300:	e7dc      	b.n	80032bc <loadDebug+0x18>
			break;
 8003302:	bf00      	nop
	}
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr
 8003310:	08010420 	.word	0x08010420
 8003314:	2001ec50 	.word	0x2001ec50
 8003318:	20012fc4 	.word	0x20012fc4
 800331c:	200006dc 	.word	0x200006dc

08003320 <getDistanceArrayPointer>:


const float *getDistanceArrayPointer(){
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
	return log_distance;
 8003324:	4b02      	ldr	r3, [pc, #8]	; (8003330 <getDistanceArrayPointer+0x10>)
}
 8003326:	4618      	mov	r0, r3
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	2000c25c 	.word	0x2000c25c

08003334 <getThetaArrayPointer>:

const float *getThetaArrayPointer(){
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0
	return log_theta;
 8003338:	4b02      	ldr	r3, [pc, #8]	; (8003344 <getThetaArrayPointer+0x10>)
}
 800333a:	4618      	mov	r0, r3
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr
 8003344:	2000f90c 	.word	0x2000f90c

08003348 <getDistanceLog>:

const float *getSideArrayPointer(){
	return log_side;
}

float getDistanceLog(uint16_t idx){
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	4603      	mov	r3, r0
 8003350:	80fb      	strh	r3, [r7, #6]
	return log_distance[idx];
 8003352:	88fb      	ldrh	r3, [r7, #6]
 8003354:	4a06      	ldr	r2, [pc, #24]	; (8003370 <getDistanceLog+0x28>)
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	4413      	add	r3, r2
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	ee07 3a90 	vmov	s15, r3
}
 8003360:	eeb0 0a67 	vmov.f32	s0, s15
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	2000c25c 	.word	0x2000c25c

08003374 <getThetaLog>:

float getThetaLog(uint16_t idx){
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	4603      	mov	r3, r0
 800337c:	80fb      	strh	r3, [r7, #6]
	return log_theta[idx];
 800337e:	88fb      	ldrh	r3, [r7, #6]
 8003380:	4a06      	ldr	r2, [pc, #24]	; (800339c <getThetaLog+0x28>)
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4413      	add	r3, r2
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	ee07 3a90 	vmov	s15, r3
}
 800338c:	eeb0 0a67 	vmov.f32	s0, s15
 8003390:	370c      	adds	r7, #12
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	2000f90c 	.word	0x2000f90c

080033a0 <getCrossLog>:

float getCrossLog(uint16_t idx){
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	4603      	mov	r3, r0
 80033a8:	80fb      	strh	r3, [r7, #6]
	return log_cross[idx];
 80033aa:	88fb      	ldrh	r3, [r7, #6]
 80033ac:	4a06      	ldr	r2, [pc, #24]	; (80033c8 <getCrossLog+0x28>)
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	4413      	add	r3, r2
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	ee07 3a90 	vmov	s15, r3
}
 80033b8:	eeb0 0a67 	vmov.f32	s0, s15
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	200003bc 	.word	0x200003bc

080033cc <getSideLog>:

float getSideLog(uint16_t idx){
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	4603      	mov	r3, r0
 80033d4:	80fb      	strh	r3, [r7, #6]
	return log_side[idx];
 80033d6:	88fb      	ldrh	r3, [r7, #6]
 80033d8:	4a06      	ldr	r2, [pc, #24]	; (80033f4 <getSideLog+0x28>)
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	4413      	add	r3, r2
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	ee07 3a90 	vmov	s15, r3
}
 80033e4:	eeb0 0a67 	vmov.f32	s0, s15
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	2000054c 	.word	0x2000054c

080033f8 <getDebugLog>:

float getDebugLog(uint16_t idx){
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	4603      	mov	r3, r0
 8003400:	80fb      	strh	r3, [r7, #6]
	return log_debug[idx];
 8003402:	88fb      	ldrh	r3, [r7, #6]
 8003404:	4a06      	ldr	r2, [pc, #24]	; (8003420 <getDebugLog+0x28>)
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	4413      	add	r3, r2
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	ee07 3a90 	vmov	s15, r3
}
 8003410:	eeb0 0a67 	vmov.f32	s0, s15
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	200006dc 	.word	0x200006dc

08003424 <read_byte>:
#include "mpu6500.h"

volatile int16_t xa, ya, za;
volatile int16_t xg, yg, zg;

uint8_t read_byte( uint8_t reg ) {
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

		ret = reg | 0x80;
 800342e:	79fb      	ldrb	r3, [r7, #7]
 8003430:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003434:	b2db      	uxtb	r3, r3
 8003436:	73fb      	strb	r3, [r7, #15]
		CS_RESET;
 8003438:	2200      	movs	r2, #0
 800343a:	2104      	movs	r1, #4
 800343c:	480d      	ldr	r0, [pc, #52]	; (8003474 <read_byte+0x50>)
 800343e:	f005 f969 	bl	8008714 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi3, &ret, 1, 100);
 8003442:	f107 010f 	add.w	r1, r7, #15
 8003446:	2364      	movs	r3, #100	; 0x64
 8003448:	2201      	movs	r2, #1
 800344a:	480b      	ldr	r0, [pc, #44]	; (8003478 <read_byte+0x54>)
 800344c:	f005 ff54 	bl	80092f8 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi3, &val, 1, 100);
 8003450:	f107 010e 	add.w	r1, r7, #14
 8003454:	2364      	movs	r3, #100	; 0x64
 8003456:	2201      	movs	r2, #1
 8003458:	4807      	ldr	r0, [pc, #28]	; (8003478 <read_byte+0x54>)
 800345a:	f006 f881 	bl	8009560 <HAL_SPI_Receive>
		CS_SET;
 800345e:	2201      	movs	r2, #1
 8003460:	2104      	movs	r1, #4
 8003462:	4804      	ldr	r0, [pc, #16]	; (8003474 <read_byte+0x50>)
 8003464:	f005 f956 	bl	8008714 <HAL_GPIO_WritePin>

	return val;
 8003468:	7bbb      	ldrb	r3, [r7, #14]
}
 800346a:	4618      	mov	r0, r3
 800346c:	3710      	adds	r7, #16
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	40020c00 	.word	0x40020c00
 8003478:	2001eee8 	.word	0x2001eee8

0800347c <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	4603      	mov	r3, r0
 8003484:	460a      	mov	r2, r1
 8003486:	71fb      	strb	r3, [r7, #7]
 8003488:	4613      	mov	r3, r2
 800348a:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 800348c:	79fb      	ldrb	r3, [r7, #7]
 800348e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003492:	b2db      	uxtb	r3, r3
 8003494:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8003496:	2200      	movs	r2, #0
 8003498:	2104      	movs	r1, #4
 800349a:	480c      	ldr	r0, [pc, #48]	; (80034cc <write_byte+0x50>)
 800349c:	f005 f93a 	bl	8008714 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &ret, 1, 100);
 80034a0:	f107 010f 	add.w	r1, r7, #15
 80034a4:	2364      	movs	r3, #100	; 0x64
 80034a6:	2201      	movs	r2, #1
 80034a8:	4809      	ldr	r0, [pc, #36]	; (80034d0 <write_byte+0x54>)
 80034aa:	f005 ff25 	bl	80092f8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &val, 1, 100);
 80034ae:	1db9      	adds	r1, r7, #6
 80034b0:	2364      	movs	r3, #100	; 0x64
 80034b2:	2201      	movs	r2, #1
 80034b4:	4806      	ldr	r0, [pc, #24]	; (80034d0 <write_byte+0x54>)
 80034b6:	f006 f853 	bl	8009560 <HAL_SPI_Receive>
	CS_SET;
 80034ba:	2201      	movs	r2, #1
 80034bc:	2104      	movs	r1, #4
 80034be:	4803      	ldr	r0, [pc, #12]	; (80034cc <write_byte+0x50>)
 80034c0:	f005 f928 	bl	8008714 <HAL_GPIO_WritePin>
}
 80034c4:	bf00      	nop
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	40020c00 	.word	0x40020c00
 80034d0:	2001eee8 	.word	0x2001eee8

080034d4 <IMU_init>:

uint8_t IMU_init() {
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
	uint8_t who_am_i, ret;
	ret = 0;
 80034da:	2300      	movs	r3, #0
 80034dc:	71fb      	strb	r3, [r7, #7]

	who_am_i = read_byte( 0x75 );
 80034de:	2075      	movs	r0, #117	; 0x75
 80034e0:	f7ff ffa0 	bl	8003424 <read_byte>
 80034e4:	4603      	mov	r3, r0
 80034e6:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0x70 ) {
 80034e8:	79bb      	ldrb	r3, [r7, #6]
 80034ea:	2b70      	cmp	r3, #112	; 0x70
 80034ec:	d110      	bne.n	8003510 <IMU_init+0x3c>
		ret = 1;
 80034ee:	2301      	movs	r3, #1
 80034f0:	71fb      	strb	r3, [r7, #7]
		write_byte(0x6B, 0x00);	//sleep mode解除
 80034f2:	2100      	movs	r1, #0
 80034f4:	206b      	movs	r0, #107	; 0x6b
 80034f6:	f7ff ffc1 	bl	800347c <write_byte>
		HAL_Delay(100);
 80034fa:	2064      	movs	r0, #100	; 0x64
 80034fc:	f003 fcd8 	bl	8006eb0 <HAL_Delay>
		write_byte(0x1A, 0x00);
 8003500:	2100      	movs	r1, #0
 8003502:	201a      	movs	r0, #26
 8003504:	f7ff ffba 	bl	800347c <write_byte>
		write_byte(0x1B, 0x18);
 8003508:	2118      	movs	r1, #24
 800350a:	201b      	movs	r0, #27
 800350c:	f7ff ffb6 	bl	800347c <write_byte>
	}
	return ret;
 8003510:	79fb      	ldrb	r3, [r7, #7]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3708      	adds	r7, #8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
	...

0800351c <read_gyro_data>:

void read_gyro_data() {
 800351c:	b598      	push	{r3, r4, r7, lr}
 800351e:	af00      	add	r7, sp, #0
	//xg = ((int16_t)read_byte(0x43) << 8) | ((int16_t)read_byte(0x44));
	//yg = ((int16_t)read_byte(0x45) << 8) | ((int16_t)read_byte(0x46));
	zg = ((int16_t)read_byte(0x47) << 8) | ((int16_t)read_byte(0x48));
 8003520:	2047      	movs	r0, #71	; 0x47
 8003522:	f7ff ff7f 	bl	8003424 <read_byte>
 8003526:	4603      	mov	r3, r0
 8003528:	021b      	lsls	r3, r3, #8
 800352a:	b21c      	sxth	r4, r3
 800352c:	2048      	movs	r0, #72	; 0x48
 800352e:	f7ff ff79 	bl	8003424 <read_byte>
 8003532:	4603      	mov	r3, r0
 8003534:	b21b      	sxth	r3, r3
 8003536:	4323      	orrs	r3, r4
 8003538:	b21a      	sxth	r2, r3
 800353a:	4b02      	ldr	r3, [pc, #8]	; (8003544 <read_gyro_data+0x28>)
 800353c:	801a      	strh	r2, [r3, #0]
}
 800353e:	bf00      	nop
 8003540:	bd98      	pop	{r3, r4, r7, pc}
 8003542:	bf00      	nop
 8003544:	2001ee1c 	.word	0x2001ee1c

08003548 <calculateVelocityControlFlip>:
float mon_p,mon_i,mon_d = 0;

float mon_current_velocity, mon_diff;

void calculateVelocityControlFlip(void)
{
 8003548:	b5b0      	push	{r4, r5, r7, lr}
 800354a:	b088      	sub	sp, #32
 800354c:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 1700, ki = 20000, kd = 0.0;
 800354e:	4b40      	ldr	r3, [pc, #256]	; (8003650 <calculateVelocityControlFlip+0x108>)
 8003550:	61fb      	str	r3, [r7, #28]
 8003552:	4b40      	ldr	r3, [pc, #256]	; (8003654 <calculateVelocityControlFlip+0x10c>)
 8003554:	61bb      	str	r3, [r7, #24]
 8003556:	f04f 0300 	mov.w	r3, #0
 800355a:	617b      	str	r3, [r7, #20]

	float diff = 0.;
 800355c:	f04f 0300 	mov.w	r3, #0
 8003560:	613b      	str	r3, [r7, #16]
	static float pre_diff = 0.;
	float current_velocity = getCurrentVelocity();
 8003562:	f000 f8d9 	bl	8003718 <getCurrentVelocity>
 8003566:	ed87 0a03 	vstr	s0, [r7, #12]

	if(velocity_control_enable_flag == 1){
 800356a:	4b3b      	ldr	r3, [pc, #236]	; (8003658 <calculateVelocityControlFlip+0x110>)
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	2b01      	cmp	r3, #1
 8003570:	d163      	bne.n	800363a <calculateVelocityControlFlip+0xf2>
		if(i_clear_flag == 1){
 8003572:	4b3a      	ldr	r3, [pc, #232]	; (800365c <calculateVelocityControlFlip+0x114>)
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	2b01      	cmp	r3, #1
 8003578:	d106      	bne.n	8003588 <calculateVelocityControlFlip+0x40>
			i = 0;
 800357a:	4b39      	ldr	r3, [pc, #228]	; (8003660 <calculateVelocityControlFlip+0x118>)
 800357c:	f04f 0200 	mov.w	r2, #0
 8003580:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8003582:	4b36      	ldr	r3, [pc, #216]	; (800365c <calculateVelocityControlFlip+0x114>)
 8003584:	2200      	movs	r2, #0
 8003586:	701a      	strb	r2, [r3, #0]
		}

		diff = setvariablespeed() - current_velocity;
 8003588:	f000 f894 	bl	80036b4 <setvariablespeed>
 800358c:	eeb0 7a40 	vmov.f32	s14, s0
 8003590:	edd7 7a03 	vldr	s15, [r7, #12]
 8003594:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003598:	edc7 7a04 	vstr	s15, [r7, #16]
		//mon_diff = diff;
		p = kp * diff; //P制御
 800359c:	ed97 7a07 	vldr	s14, [r7, #28]
 80035a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80035a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035a8:	edc7 7a02 	vstr	s15, [r7, #8]
		i += ki * diff * DELTA_T; //I制御
 80035ac:	4b2c      	ldr	r3, [pc, #176]	; (8003660 <calculateVelocityControlFlip+0x118>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7fc ffc9 	bl	8000548 <__aeabi_f2d>
 80035b6:	4604      	mov	r4, r0
 80035b8:	460d      	mov	r5, r1
 80035ba:	ed97 7a06 	vldr	s14, [r7, #24]
 80035be:	edd7 7a04 	vldr	s15, [r7, #16]
 80035c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035c6:	ee17 0a90 	vmov	r0, s15
 80035ca:	f7fc ffbd 	bl	8000548 <__aeabi_f2d>
 80035ce:	a31e      	add	r3, pc, #120	; (adr r3, 8003648 <calculateVelocityControlFlip+0x100>)
 80035d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d4:	f7fd f810 	bl	80005f8 <__aeabi_dmul>
 80035d8:	4602      	mov	r2, r0
 80035da:	460b      	mov	r3, r1
 80035dc:	4620      	mov	r0, r4
 80035de:	4629      	mov	r1, r5
 80035e0:	f7fc fe54 	bl	800028c <__adddf3>
 80035e4:	4603      	mov	r3, r0
 80035e6:	460c      	mov	r4, r1
 80035e8:	4618      	mov	r0, r3
 80035ea:	4621      	mov	r1, r4
 80035ec:	f7fd fafc 	bl	8000be8 <__aeabi_d2f>
 80035f0:	4602      	mov	r2, r0
 80035f2:	4b1b      	ldr	r3, [pc, #108]	; (8003660 <calculateVelocityControlFlip+0x118>)
 80035f4:	601a      	str	r2, [r3, #0]
		//d = kd * (diff - pre_diff) / DELTA_T; //D制御

		pid_plus = p + i;
 80035f6:	4b1a      	ldr	r3, [pc, #104]	; (8003660 <calculateVelocityControlFlip+0x118>)
 80035f8:	ed93 7a00 	vldr	s14, [r3]
 80035fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8003600:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003604:	4b17      	ldr	r3, [pc, #92]	; (8003664 <calculateVelocityControlFlip+0x11c>)
 8003606:	edc3 7a00 	vstr	s15, [r3]

		mon_p = p;
 800360a:	4a17      	ldr	r2, [pc, #92]	; (8003668 <calculateVelocityControlFlip+0x120>)
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	6013      	str	r3, [r2, #0]
		mon_i = i;
 8003610:	4b13      	ldr	r3, [pc, #76]	; (8003660 <calculateVelocityControlFlip+0x118>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a15      	ldr	r2, [pc, #84]	; (800366c <calculateVelocityControlFlip+0x124>)
 8003616:	6013      	str	r3, [r2, #0]
		//mon_d = d;

		//if(i >= 1000) i = 1000;
		//if(i <= -1000) i = -1000;

		velocity_control_term = p + i + d;//速度制御のPIDゲイン調整の時はこのコメント文をはずす
 8003618:	4b11      	ldr	r3, [pc, #68]	; (8003660 <calculateVelocityControlFlip+0x118>)
 800361a:	ed93 7a00 	vldr	s14, [r3]
 800361e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003622:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003626:	edd7 7a01 	vldr	s15, [r7, #4]
 800362a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800362e:	4b10      	ldr	r3, [pc, #64]	; (8003670 <calculateVelocityControlFlip+0x128>)
 8003630:	edc3 7a00 	vstr	s15, [r3]
			//velocity_control_term = p + i + d;
		}*/

		//setMotor(velocity_control_term, velocity_control_term);

		pre_diff = diff;
 8003634:	4a0f      	ldr	r2, [pc, #60]	; (8003674 <calculateVelocityControlFlip+0x12c>)
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	6013      	str	r3, [r2, #0]

	}

}
 800363a:	bf00      	nop
 800363c:	3720      	adds	r7, #32
 800363e:	46bd      	mov	sp, r7
 8003640:	bdb0      	pop	{r4, r5, r7, pc}
 8003642:	bf00      	nop
 8003644:	f3af 8000 	nop.w
 8003648:	d2f1a9fc 	.word	0xd2f1a9fc
 800364c:	3f50624d 	.word	0x3f50624d
 8003650:	44d48000 	.word	0x44d48000
 8003654:	469c4000 	.word	0x469c4000
 8003658:	20012fc6 	.word	0x20012fc6
 800365c:	20012fc7 	.word	0x20012fc7
 8003660:	20012fd4 	.word	0x20012fd4
 8003664:	2001ee28 	.word	0x2001ee28
 8003668:	2001ee38 	.word	0x2001ee38
 800366c:	2001ee30 	.word	0x2001ee30
 8003670:	20012fc8 	.word	0x20012fc8
 8003674:	20012fd8 	.word	0x20012fd8

08003678 <getVelocityControlTerm>:

float getVelocityControlTerm(void)
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
	return velocity_control_term;
 800367c:	4b04      	ldr	r3, [pc, #16]	; (8003690 <getVelocityControlTerm+0x18>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	ee07 3a90 	vmov	s15, r3
}
 8003684:	eeb0 0a67 	vmov.f32	s0, s15
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr
 8003690:	20012fc8 	.word	0x20012fc8

08003694 <setTargetVelocity>:

void setTargetVelocity(float velocity)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	ed87 0a01 	vstr	s0, [r7, #4]
	target_velocity = velocity;
 800369e:	4a04      	ldr	r2, [pc, #16]	; (80036b0 <setTargetVelocity+0x1c>)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6013      	str	r3, [r2, #0]
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr
 80036b0:	20012fcc 	.word	0x20012fcc

080036b4 <setvariablespeed>:
{
	target_acceleration = acceleration;
}

float setvariablespeed(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
	if(getspeedcount() >= target_velocity){
 80036b8:	f7fd ff0e 	bl	80014d8 <getspeedcount>
 80036bc:	eeb0 7a40 	vmov.f32	s14, s0
 80036c0:	4b13      	ldr	r3, [pc, #76]	; (8003710 <setvariablespeed+0x5c>)
 80036c2:	edd3 7a00 	vldr	s15, [r3]
 80036c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ce:	db04      	blt.n	80036da <setvariablespeed+0x26>
		variable_speed = target_velocity;
 80036d0:	4b0f      	ldr	r3, [pc, #60]	; (8003710 <setvariablespeed+0x5c>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a0f      	ldr	r2, [pc, #60]	; (8003714 <setvariablespeed+0x60>)
 80036d6:	6013      	str	r3, [r2, #0]
 80036d8:	e012      	b.n	8003700 <setvariablespeed+0x4c>
	}
	else if(getspeedcount() < target_velocity){
 80036da:	f7fd fefd 	bl	80014d8 <getspeedcount>
 80036de:	eeb0 7a40 	vmov.f32	s14, s0
 80036e2:	4b0b      	ldr	r3, [pc, #44]	; (8003710 <setvariablespeed+0x5c>)
 80036e4:	edd3 7a00 	vldr	s15, [r3]
 80036e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036f0:	d506      	bpl.n	8003700 <setvariablespeed+0x4c>
		variable_speed = getspeedcount();
 80036f2:	f7fd fef1 	bl	80014d8 <getspeedcount>
 80036f6:	eef0 7a40 	vmov.f32	s15, s0
 80036fa:	4b06      	ldr	r3, [pc, #24]	; (8003714 <setvariablespeed+0x60>)
 80036fc:	edc3 7a00 	vstr	s15, [r3]
	}

	return variable_speed;
 8003700:	4b04      	ldr	r3, [pc, #16]	; (8003714 <setvariablespeed+0x60>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	ee07 3a90 	vmov	s15, r3
}
 8003708:	eeb0 0a67 	vmov.f32	s0, s15
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	20012fcc 	.word	0x20012fcc
 8003714:	20012fd0 	.word	0x20012fd0

08003718 <getCurrentVelocity>:

float getCurrentVelocity(void)
{
 8003718:	b590      	push	{r4, r7, lr}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
	int16_t enc_l = 0, enc_r = 0;
 800371e:	2300      	movs	r3, #0
 8003720:	80fb      	strh	r3, [r7, #6]
 8003722:	2300      	movs	r3, #0
 8003724:	80bb      	strh	r3, [r7, #4]
	getEncoderCnt(&enc_l, &enc_r);
 8003726:	1d3a      	adds	r2, r7, #4
 8003728:	1dbb      	adds	r3, r7, #6
 800372a:	4611      	mov	r1, r2
 800372c:	4618      	mov	r0, r3
 800372e:	f7fd fdf1 	bl	8001314 <getEncoderCnt>
	float enc_cnt = (enc_l + enc_r) / 2;
 8003732:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003736:	461a      	mov	r2, r3
 8003738:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800373c:	4413      	add	r3, r2
 800373e:	0fda      	lsrs	r2, r3, #31
 8003740:	4413      	add	r3, r2
 8003742:	105b      	asrs	r3, r3, #1
 8003744:	ee07 3a90 	vmov	s15, r3
 8003748:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800374c:	edc7 7a03 	vstr	s15, [r7, #12]

	float current_velocity = VELOCITY_PER_CNT * enc_cnt;
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f7fc fef9 	bl	8000548 <__aeabi_f2d>
 8003756:	a30d      	add	r3, pc, #52	; (adr r3, 800378c <getCurrentVelocity+0x74>)
 8003758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375c:	f7fc ff4c 	bl	80005f8 <__aeabi_dmul>
 8003760:	4603      	mov	r3, r0
 8003762:	460c      	mov	r4, r1
 8003764:	4618      	mov	r0, r3
 8003766:	4621      	mov	r1, r4
 8003768:	f7fd fa3e 	bl	8000be8 <__aeabi_d2f>
 800376c:	4603      	mov	r3, r0
 800376e:	60bb      	str	r3, [r7, #8]
	mon_current_velocity = current_velocity;
 8003770:	4a05      	ldr	r2, [pc, #20]	; (8003788 <getCurrentVelocity+0x70>)
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	6013      	str	r3, [r2, #0]

	return current_velocity;
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	ee07 3a90 	vmov	s15, r3
}
 800377c:	eeb0 0a67 	vmov.f32	s0, s15
 8003780:	3714      	adds	r7, #20
 8003782:	46bd      	mov	sp, r7
 8003784:	bd90      	pop	{r4, r7, pc}
 8003786:	bf00      	nop
 8003788:	2001ee2c 	.word	0x2001ee2c
 800378c:	2df331e5 	.word	0x2df331e5
 8003790:	3f878fcc 	.word	0x3f878fcc

08003794 <getTargetVelocity>:

float getTargetVelocity()
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
	return target_velocity;
 8003798:	4b04      	ldr	r3, [pc, #16]	; (80037ac <getTargetVelocity+0x18>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	ee07 3a90 	vmov	s15, r3
}
 80037a0:	eeb0 0a67 	vmov.f32	s0, s15
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr
 80037ac:	20012fcc 	.word	0x20012fcc

080037b0 <startVelocityControl>:
{
	return pid_plus;
}

void startVelocityControl(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
	velocity_control_enable_flag = 1;
 80037b4:	4b05      	ldr	r3, [pc, #20]	; (80037cc <startVelocityControl+0x1c>)
 80037b6:	2201      	movs	r2, #1
 80037b8:	701a      	strb	r2, [r3, #0]
	i_clear_flag = 1;
 80037ba:	4b05      	ldr	r3, [pc, #20]	; (80037d0 <startVelocityControl+0x20>)
 80037bc:	2201      	movs	r2, #1
 80037be:	701a      	strb	r2, [r3, #0]
}
 80037c0:	bf00      	nop
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	20012fc6 	.word	0x20012fc6
 80037d0:	20012fc7 	.word	0x20012fc7

080037d4 <stopVelocityControl>:

void stopVelocityControl(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
	velocity_control_enable_flag = 0;
 80037d8:	4b03      	ldr	r3, [pc, #12]	; (80037e8 <stopVelocityControl+0x14>)
 80037da:	2200      	movs	r2, #0
 80037dc:	701a      	strb	r2, [r3, #0]
}
 80037de:	bf00      	nop
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	20012fc6 	.word	0x20012fc6

080037ec <setClearFlagOfVelocityControlI>:

void setClearFlagOfVelocityControlI(void)
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
	i_clear_flag = 1;
 80037f0:	4b03      	ldr	r3, [pc, #12]	; (8003800 <setClearFlagOfVelocityControlI+0x14>)
 80037f2:	2201      	movs	r2, #1
 80037f4:	701a      	strb	r2, [r3, #0]
}
 80037f6:	bf00      	nop
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr
 8003800:	20012fc7 	.word	0x20012fc7

08003804 <CurrentXcoordinates>:
		Total_length_of_course = temp_distance + Total_length_of_course;
	}
}

float CurrentXcoordinates(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
	static float pre_x;
	static float pre_th;
	float x = 0, th = 0;
 800380a:	f04f 0300 	mov.w	r3, #0
 800380e:	60bb      	str	r3, [r7, #8]
 8003810:	f04f 0300 	mov.w	r3, #0
 8003814:	607b      	str	r3, [r7, #4]

	float now_distance = getDistance10mm();
 8003816:	f7fd fe25 	bl	8001464 <getDistance10mm>
 800381a:	ed87 0a00 	vstr	s0, [r7]
	float now_X_theta = getTheta10mm();
 800381e:	f7fe f835 	bl	800188c <getTheta10mm>
 8003822:	ed87 0a03 	vstr	s0, [r7, #12]

	if(now_X_theta == 0) now_X_theta = 0.00001;
 8003826:	edd7 7a03 	vldr	s15, [r7, #12]
 800382a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800382e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003832:	d101      	bne.n	8003838 <CurrentXcoordinates+0x34>
 8003834:	4b1a      	ldr	r3, [pc, #104]	; (80038a0 <CurrentXcoordinates+0x9c>)
 8003836:	60fb      	str	r3, [r7, #12]

	x = pre_x + now_distance * cosf(pre_th + now_X_theta/2);
 8003838:	edd7 7a03 	vldr	s15, [r7, #12]
 800383c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003840:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003844:	4b17      	ldr	r3, [pc, #92]	; (80038a4 <CurrentXcoordinates+0xa0>)
 8003846:	edd3 7a00 	vldr	s15, [r3]
 800384a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800384e:	eeb0 0a67 	vmov.f32	s0, s15
 8003852:	f007 fdbd 	bl	800b3d0 <cosf>
 8003856:	eeb0 7a40 	vmov.f32	s14, s0
 800385a:	edd7 7a00 	vldr	s15, [r7]
 800385e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003862:	4b11      	ldr	r3, [pc, #68]	; (80038a8 <CurrentXcoordinates+0xa4>)
 8003864:	edd3 7a00 	vldr	s15, [r3]
 8003868:	ee77 7a27 	vadd.f32	s15, s14, s15
 800386c:	edc7 7a02 	vstr	s15, [r7, #8]
	th = pre_th + now_X_theta;
 8003870:	4b0c      	ldr	r3, [pc, #48]	; (80038a4 <CurrentXcoordinates+0xa0>)
 8003872:	edd3 7a00 	vldr	s15, [r3]
 8003876:	ed97 7a03 	vldr	s14, [r7, #12]
 800387a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800387e:	edc7 7a01 	vstr	s15, [r7, #4]

	pre_x = x;
 8003882:	4a09      	ldr	r2, [pc, #36]	; (80038a8 <CurrentXcoordinates+0xa4>)
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	6013      	str	r3, [r2, #0]
	pre_th = th;
 8003888:	4a06      	ldr	r2, [pc, #24]	; (80038a4 <CurrentXcoordinates+0xa0>)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6013      	str	r3, [r2, #0]

	return x;
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	ee07 3a90 	vmov	s15, r3
}
 8003894:	eeb0 0a67 	vmov.f32	s0, s15
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	3727c5ac 	.word	0x3727c5ac
 80038a4:	2001bca0 	.word	0x2001bca0
 80038a8:	2001bca4 	.word	0x2001bca4

080038ac <CurrentYcoordinates>:

float CurrentYcoordinates(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
	static float pre_y;
	static float pre_th;
	float y = 0, th = 0;
 80038b2:	f04f 0300 	mov.w	r3, #0
 80038b6:	60bb      	str	r3, [r7, #8]
 80038b8:	f04f 0300 	mov.w	r3, #0
 80038bc:	607b      	str	r3, [r7, #4]

	float now_distance = getDistance10mm();
 80038be:	f7fd fdd1 	bl	8001464 <getDistance10mm>
 80038c2:	ed87 0a00 	vstr	s0, [r7]
	float now_Y_theta = getTheta10mm();
 80038c6:	f7fd ffe1 	bl	800188c <getTheta10mm>
 80038ca:	ed87 0a03 	vstr	s0, [r7, #12]

	if(now_Y_theta == 0) now_Y_theta = 0.00001;
 80038ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80038d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80038d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038da:	d101      	bne.n	80038e0 <CurrentYcoordinates+0x34>
 80038dc:	4b1a      	ldr	r3, [pc, #104]	; (8003948 <CurrentYcoordinates+0x9c>)
 80038de:	60fb      	str	r3, [r7, #12]

	y = pre_y + now_distance * sinf(pre_th + now_Y_theta/2);
 80038e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80038e4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80038e8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80038ec:	4b17      	ldr	r3, [pc, #92]	; (800394c <CurrentYcoordinates+0xa0>)
 80038ee:	edd3 7a00 	vldr	s15, [r3]
 80038f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038f6:	eeb0 0a67 	vmov.f32	s0, s15
 80038fa:	f007 fda9 	bl	800b450 <sinf>
 80038fe:	eeb0 7a40 	vmov.f32	s14, s0
 8003902:	edd7 7a00 	vldr	s15, [r7]
 8003906:	ee27 7a27 	vmul.f32	s14, s14, s15
 800390a:	4b11      	ldr	r3, [pc, #68]	; (8003950 <CurrentYcoordinates+0xa4>)
 800390c:	edd3 7a00 	vldr	s15, [r3]
 8003910:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003914:	edc7 7a02 	vstr	s15, [r7, #8]
	th = pre_th + now_Y_theta;
 8003918:	4b0c      	ldr	r3, [pc, #48]	; (800394c <CurrentYcoordinates+0xa0>)
 800391a:	edd3 7a00 	vldr	s15, [r3]
 800391e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003922:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003926:	edc7 7a01 	vstr	s15, [r7, #4]

	pre_y = y;
 800392a:	4a09      	ldr	r2, [pc, #36]	; (8003950 <CurrentYcoordinates+0xa4>)
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	6013      	str	r3, [r2, #0]
	pre_th = th;
 8003930:	4a06      	ldr	r2, [pc, #24]	; (800394c <CurrentYcoordinates+0xa0>)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6013      	str	r3, [r2, #0]

	return y;
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	ee07 3a90 	vmov	s15, r3
}
 800393c:	eeb0 0a67 	vmov.f32	s0, s15
 8003940:	3710      	adds	r7, #16
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	3727c5ac 	.word	0x3727c5ac
 800394c:	2001bca8 	.word	0x2001bca8
 8003950:	2001bcac 	.word	0x2001bcac

08003954 <updateTargetpoint>:

void updateTargetpoint()
{
 8003954:	b580      	push	{r7, lr}
 8003956:	af00      	add	r7, sp, #0
	static float mon_X_table, mon_Y_table, mon_Theta_table;

	if(getTargetUpdateflag() == true){
 8003958:	f002 fcf0 	bl	800633c <getTargetUpdateflag>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	f000 8086 	beq.w	8003a70 <updateTargetpoint+0x11c>
		}else if(getDistance30mm() >= 30){
			ref_XYdistance += getDistanceLog(targetpoint_table_idx);
			targetpoint_table_idx++;
			clearDistance30mm();
		}*/
		if(getVLT_Distance10mm() >= 10){
 8003964:	f7fd fd9a 	bl	800149c <getVLT_Distance10mm>
 8003968:	eeb0 7a40 	vmov.f32	s14, s0
 800396c:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8003970:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003978:	db07      	blt.n	800398a <updateTargetpoint+0x36>
			targetpoint_table_idx++;
 800397a:	4b3e      	ldr	r3, [pc, #248]	; (8003a74 <updateTargetpoint+0x120>)
 800397c:	881b      	ldrh	r3, [r3, #0]
 800397e:	3301      	adds	r3, #1
 8003980:	b29a      	uxth	r2, r3
 8003982:	4b3c      	ldr	r3, [pc, #240]	; (8003a74 <updateTargetpoint+0x120>)
 8003984:	801a      	strh	r2, [r3, #0]
			clearVLT_Distance10mm();
 8003986:	f7fd fd97 	bl	80014b8 <clearVLT_Distance10mm>
		}
		if(targetpoint_table_idx >= getDistanceLogSize()){
 800398a:	f7ff fb63 	bl	8003054 <getDistanceLogSize>
 800398e:	4603      	mov	r3, r0
 8003990:	461a      	mov	r2, r3
 8003992:	4b38      	ldr	r3, [pc, #224]	; (8003a74 <updateTargetpoint+0x120>)
 8003994:	881b      	ldrh	r3, [r3, #0]
 8003996:	429a      	cmp	r2, r3
 8003998:	d825      	bhi.n	80039e6 <updateTargetpoint+0x92>
			targetpoint_table_idx = getDistanceLogSize() - 1;
 800399a:	f7ff fb5b 	bl	8003054 <getDistanceLogSize>
 800399e:	4603      	mov	r3, r0
 80039a0:	3b01      	subs	r3, #1
 80039a2:	b29a      	uxth	r2, r3
 80039a4:	4b33      	ldr	r3, [pc, #204]	; (8003a74 <updateTargetpoint+0x120>)
 80039a6:	801a      	strh	r2, [r3, #0]
			mon_Theta_table = Theta_table[targetpoint_table_idx];
 80039a8:	4b32      	ldr	r3, [pc, #200]	; (8003a74 <updateTargetpoint+0x120>)
 80039aa:	881b      	ldrh	r3, [r3, #0]
 80039ac:	461a      	mov	r2, r3
 80039ae:	4b32      	ldr	r3, [pc, #200]	; (8003a78 <updateTargetpoint+0x124>)
 80039b0:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80039b4:	ee07 3a90 	vmov	s15, r3
 80039b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039bc:	4b2f      	ldr	r3, [pc, #188]	; (8003a7c <updateTargetpoint+0x128>)
 80039be:	edc3 7a00 	vstr	s15, [r3]
			target_X_coordinate = -450;
 80039c2:	4b2f      	ldr	r3, [pc, #188]	; (8003a80 <updateTargetpoint+0x12c>)
 80039c4:	4a2f      	ldr	r2, [pc, #188]	; (8003a84 <updateTargetpoint+0x130>)
 80039c6:	601a      	str	r2, [r3, #0]
			target_Y_coordinate = 0;
 80039c8:	4b2f      	ldr	r3, [pc, #188]	; (8003a88 <updateTargetpoint+0x134>)
 80039ca:	f04f 0200 	mov.w	r2, #0
 80039ce:	601a      	str	r2, [r3, #0]
			target_Theta = mon_Theta_table / 1000;
 80039d0:	4b2a      	ldr	r3, [pc, #168]	; (8003a7c <updateTargetpoint+0x128>)
 80039d2:	ed93 7a00 	vldr	s14, [r3]
 80039d6:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8003a8c <updateTargetpoint+0x138>
 80039da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80039de:	4b2c      	ldr	r3, [pc, #176]	; (8003a90 <updateTargetpoint+0x13c>)
 80039e0:	edc3 7a00 	vstr	s15, [r3]

		target_X_coordinate = mon_X_table / 10;
		target_Y_coordinate = mon_Y_table / 10;
		target_Theta = mon_Theta_table / 1000;*/
	}
}
 80039e4:	e044      	b.n	8003a70 <updateTargetpoint+0x11c>
			mon_X_table = X_table[targetpoint_table_idx];
 80039e6:	4b23      	ldr	r3, [pc, #140]	; (8003a74 <updateTargetpoint+0x120>)
 80039e8:	881b      	ldrh	r3, [r3, #0]
 80039ea:	461a      	mov	r2, r3
 80039ec:	4b29      	ldr	r3, [pc, #164]	; (8003a94 <updateTargetpoint+0x140>)
 80039ee:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80039f2:	ee07 3a90 	vmov	s15, r3
 80039f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039fa:	4b27      	ldr	r3, [pc, #156]	; (8003a98 <updateTargetpoint+0x144>)
 80039fc:	edc3 7a00 	vstr	s15, [r3]
			mon_Y_table = Y_table[targetpoint_table_idx];
 8003a00:	4b1c      	ldr	r3, [pc, #112]	; (8003a74 <updateTargetpoint+0x120>)
 8003a02:	881b      	ldrh	r3, [r3, #0]
 8003a04:	461a      	mov	r2, r3
 8003a06:	4b25      	ldr	r3, [pc, #148]	; (8003a9c <updateTargetpoint+0x148>)
 8003a08:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8003a0c:	ee07 3a90 	vmov	s15, r3
 8003a10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a14:	4b22      	ldr	r3, [pc, #136]	; (8003aa0 <updateTargetpoint+0x14c>)
 8003a16:	edc3 7a00 	vstr	s15, [r3]
			mon_Theta_table = Theta_table[targetpoint_table_idx];
 8003a1a:	4b16      	ldr	r3, [pc, #88]	; (8003a74 <updateTargetpoint+0x120>)
 8003a1c:	881b      	ldrh	r3, [r3, #0]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	4b15      	ldr	r3, [pc, #84]	; (8003a78 <updateTargetpoint+0x124>)
 8003a22:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8003a26:	ee07 3a90 	vmov	s15, r3
 8003a2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a2e:	4b13      	ldr	r3, [pc, #76]	; (8003a7c <updateTargetpoint+0x128>)
 8003a30:	edc3 7a00 	vstr	s15, [r3]
			target_X_coordinate = mon_X_table / 10;
 8003a34:	4b18      	ldr	r3, [pc, #96]	; (8003a98 <updateTargetpoint+0x144>)
 8003a36:	ed93 7a00 	vldr	s14, [r3]
 8003a3a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003a3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a42:	4b0f      	ldr	r3, [pc, #60]	; (8003a80 <updateTargetpoint+0x12c>)
 8003a44:	edc3 7a00 	vstr	s15, [r3]
			target_Y_coordinate = mon_Y_table / 10;
 8003a48:	4b15      	ldr	r3, [pc, #84]	; (8003aa0 <updateTargetpoint+0x14c>)
 8003a4a:	ed93 7a00 	vldr	s14, [r3]
 8003a4e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003a52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a56:	4b0c      	ldr	r3, [pc, #48]	; (8003a88 <updateTargetpoint+0x134>)
 8003a58:	edc3 7a00 	vstr	s15, [r3]
			target_Theta = mon_Theta_table / 1000;
 8003a5c:	4b07      	ldr	r3, [pc, #28]	; (8003a7c <updateTargetpoint+0x128>)
 8003a5e:	ed93 7a00 	vldr	s14, [r3]
 8003a62:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8003a8c <updateTargetpoint+0x138>
 8003a66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a6a:	4b09      	ldr	r3, [pc, #36]	; (8003a90 <updateTargetpoint+0x13c>)
 8003a6c:	edc3 7a00 	vstr	s15, [r3]
}
 8003a70:	bf00      	nop
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	2001ee40 	.word	0x2001ee40
 8003a78:	20018d9c 	.word	0x20018d9c
 8003a7c:	2001bcb0 	.word	0x2001bcb0
 8003a80:	2001bc80 	.word	0x2001bc80
 8003a84:	c3e10000 	.word	0xc3e10000
 8003a88:	2001bc84 	.word	0x2001bc84
 8003a8c:	447a0000 	.word	0x447a0000
 8003a90:	2001bc88 	.word	0x2001bc88
 8003a94:	20012fdc 	.word	0x20012fdc
 8003a98:	2001bcb4 	.word	0x2001bcb4
 8003a9c:	20015ebc 	.word	0x20015ebc
 8003aa0:	2001bcb8 	.word	0x2001bcb8

08003aa4 <Error_XY_Debug>:

void Error_XY_Debug(const float now_X, const float now_Y, const float now_Theta)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b08a      	sub	sp, #40	; 0x28
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	ed87 0a03 	vstr	s0, [r7, #12]
 8003aae:	edc7 0a02 	vstr	s1, [r7, #8]
 8003ab2:	ed87 1a01 	vstr	s2, [r7, #4]
	float X_e;
	float Y_e;
	float Theta_e;
	float sin_theta = sinf(now_Theta);
 8003ab6:	ed97 0a01 	vldr	s0, [r7, #4]
 8003aba:	f007 fcc9 	bl	800b450 <sinf>
 8003abe:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	float cos_theta = cosf(now_Theta);
 8003ac2:	ed97 0a01 	vldr	s0, [r7, #4]
 8003ac6:	f007 fc83 	bl	800b3d0 <cosf>
 8003aca:	ed87 0a08 	vstr	s0, [r7, #32]

	X_e = (target_X_coordinate - now_X) * cos_theta + (target_Y_coordinate - now_Y) * sin_theta;
 8003ace:	4b2c      	ldr	r3, [pc, #176]	; (8003b80 <Error_XY_Debug+0xdc>)
 8003ad0:	ed93 7a00 	vldr	s14, [r3]
 8003ad4:	edd7 7a03 	vldr	s15, [r7, #12]
 8003ad8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003adc:	edd7 7a08 	vldr	s15, [r7, #32]
 8003ae0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ae4:	4b27      	ldr	r3, [pc, #156]	; (8003b84 <Error_XY_Debug+0xe0>)
 8003ae6:	edd3 6a00 	vldr	s13, [r3]
 8003aea:	edd7 7a02 	vldr	s15, [r7, #8]
 8003aee:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003af2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003af6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003afa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003afe:	edc7 7a07 	vstr	s15, [r7, #28]
	Y_e = -(target_X_coordinate - now_X) * sin_theta + (target_Y_coordinate - now_Y) * cos_theta;
 8003b02:	4b1f      	ldr	r3, [pc, #124]	; (8003b80 <Error_XY_Debug+0xdc>)
 8003b04:	ed93 7a00 	vldr	s14, [r3]
 8003b08:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b10:	eeb1 7a67 	vneg.f32	s14, s15
 8003b14:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003b18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b1c:	4b19      	ldr	r3, [pc, #100]	; (8003b84 <Error_XY_Debug+0xe0>)
 8003b1e:	edd3 6a00 	vldr	s13, [r3]
 8003b22:	edd7 7a02 	vldr	s15, [r7, #8]
 8003b26:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003b2a:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b36:	edc7 7a06 	vstr	s15, [r7, #24]
	Theta_e = target_Theta - now_Theta;
 8003b3a:	4b13      	ldr	r3, [pc, #76]	; (8003b88 <Error_XY_Debug+0xe4>)
 8003b3c:	ed93 7a00 	vldr	s14, [r3]
 8003b40:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b48:	edc7 7a05 	vstr	s15, [r7, #20]

	now_error_x = X_e;
 8003b4c:	4a0f      	ldr	r2, [pc, #60]	; (8003b8c <Error_XY_Debug+0xe8>)
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	6013      	str	r3, [r2, #0]
	now_error_y = Y_e;
 8003b52:	4a0f      	ldr	r2, [pc, #60]	; (8003b90 <Error_XY_Debug+0xec>)
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	6013      	str	r3, [r2, #0]
	now_error_theta = Theta_e;
 8003b58:	4a0e      	ldr	r2, [pc, #56]	; (8003b94 <Error_XY_Debug+0xf0>)
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	6013      	str	r3, [r2, #0]

	saveDebug(X_e);
 8003b5e:	ed97 0a07 	vldr	s0, [r7, #28]
 8003b62:	f7ff fa13 	bl	8002f8c <saveDebug>
	saveDebug(Y_e);
 8003b66:	ed97 0a06 	vldr	s0, [r7, #24]
 8003b6a:	f7ff fa0f 	bl	8002f8c <saveDebug>
	saveDebug(Theta_e);
 8003b6e:	ed97 0a05 	vldr	s0, [r7, #20]
 8003b72:	f7ff fa0b 	bl	8002f8c <saveDebug>
}
 8003b76:	bf00      	nop
 8003b78:	3728      	adds	r7, #40	; 0x28
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	2001bc80 	.word	0x2001bc80
 8003b84:	2001bc84 	.word	0x2001bc84
 8003b88:	2001bc88 	.word	0x2001bc88
 8003b8c:	2001bc8c 	.word	0x2001bc8c
 8003b90:	2001bc90 	.word	0x2001bc90
 8003b94:	2001bc94 	.word	0x2001bc94

08003b98 <Velocity_Angularvelocity>:

void Velocity_Angularvelocity(void)//Kanayama Control Methodの計算関数 1msで回している
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	ed2d 8b02 	vpush	{d8}
 8003b9e:	b088      	sub	sp, #32
 8003ba0:	af00      	add	r7, sp, #0
	float kx = 0.0005, ky = 0.001, kt = 0.0002;//Kanayama Control Methodゲイン値調整 とりあえずは全部0でいいかも
 8003ba2:	4b36      	ldr	r3, [pc, #216]	; (8003c7c <Velocity_Angularvelocity+0xe4>)
 8003ba4:	61fb      	str	r3, [r7, #28]
 8003ba6:	4b36      	ldr	r3, [pc, #216]	; (8003c80 <Velocity_Angularvelocity+0xe8>)
 8003ba8:	61bb      	str	r3, [r7, #24]
 8003baa:	4b36      	ldr	r3, [pc, #216]	; (8003c84 <Velocity_Angularvelocity+0xec>)
 8003bac:	617b      	str	r3, [r7, #20]
	float max_angularvelocity = 8 / (180/M_PI);//max角速度制限　式　制限角度(deg)/(180/π)
 8003bae:	4b36      	ldr	r3, [pc, #216]	; (8003c88 <Velocity_Angularvelocity+0xf0>)
 8003bb0:	613b      	str	r3, [r7, #16]
	float min_angularvelocity = - (8 / (180/M_PI));//min角速度制限
 8003bb2:	4b36      	ldr	r3, [pc, #216]	; (8003c8c <Velocity_Angularvelocity+0xf4>)
 8003bb4:	60fb      	str	r3, [r7, #12]

	float Target_velocity = getTargetVelocity();
 8003bb6:	f7ff fded 	bl	8003794 <getTargetVelocity>
 8003bba:	ed87 0a02 	vstr	s0, [r7, #8]
	float Target_angularvelocity = now_error_theta;
 8003bbe:	4b34      	ldr	r3, [pc, #208]	; (8003c90 <Velocity_Angularvelocity+0xf8>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	607b      	str	r3, [r7, #4]

	Output_velocity = Target_velocity * cosf(now_error_theta) + kx * now_error_x;//車速計算(m/s)
 8003bc4:	4b32      	ldr	r3, [pc, #200]	; (8003c90 <Velocity_Angularvelocity+0xf8>)
 8003bc6:	edd3 7a00 	vldr	s15, [r3]
 8003bca:	eeb0 0a67 	vmov.f32	s0, s15
 8003bce:	f007 fbff 	bl	800b3d0 <cosf>
 8003bd2:	eeb0 7a40 	vmov.f32	s14, s0
 8003bd6:	edd7 7a02 	vldr	s15, [r7, #8]
 8003bda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003bde:	4b2d      	ldr	r3, [pc, #180]	; (8003c94 <Velocity_Angularvelocity+0xfc>)
 8003be0:	edd3 6a00 	vldr	s13, [r3]
 8003be4:	edd7 7a07 	vldr	s15, [r7, #28]
 8003be8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bf0:	4b29      	ldr	r3, [pc, #164]	; (8003c98 <Velocity_Angularvelocity+0x100>)
 8003bf2:	edc3 7a00 	vstr	s15, [r3]
	Output_angularvelocity = Target_angularvelocity + Target_velocity * (ky * now_error_y + kt * sinf(now_error_theta));//車体の角速度計算(rad/s)
 8003bf6:	4b29      	ldr	r3, [pc, #164]	; (8003c9c <Velocity_Angularvelocity+0x104>)
 8003bf8:	ed93 7a00 	vldr	s14, [r3]
 8003bfc:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c00:	ee27 8a27 	vmul.f32	s16, s14, s15
 8003c04:	4b22      	ldr	r3, [pc, #136]	; (8003c90 <Velocity_Angularvelocity+0xf8>)
 8003c06:	edd3 7a00 	vldr	s15, [r3]
 8003c0a:	eeb0 0a67 	vmov.f32	s0, s15
 8003c0e:	f007 fc1f 	bl	800b450 <sinf>
 8003c12:	eeb0 7a40 	vmov.f32	s14, s0
 8003c16:	edd7 7a05 	vldr	s15, [r7, #20]
 8003c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c1e:	ee38 7a27 	vadd.f32	s14, s16, s15
 8003c22:	edd7 7a02 	vldr	s15, [r7, #8]
 8003c26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8003c2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c32:	4b1b      	ldr	r3, [pc, #108]	; (8003ca0 <Velocity_Angularvelocity+0x108>)
 8003c34:	edc3 7a00 	vstr	s15, [r3]

	if(Output_angularvelocity >= max_angularvelocity)
 8003c38:	4b19      	ldr	r3, [pc, #100]	; (8003ca0 <Velocity_Angularvelocity+0x108>)
 8003c3a:	edd3 7a00 	vldr	s15, [r3]
 8003c3e:	ed97 7a04 	vldr	s14, [r7, #16]
 8003c42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c4a:	d803      	bhi.n	8003c54 <Velocity_Angularvelocity+0xbc>
	{
		Output_angularvelocity = max_angularvelocity;
 8003c4c:	4a14      	ldr	r2, [pc, #80]	; (8003ca0 <Velocity_Angularvelocity+0x108>)
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	6013      	str	r3, [r2, #0]
	}
	else if(Output_angularvelocity <= min_angularvelocity)
	{
		Output_angularvelocity = min_angularvelocity;
	}
}
 8003c52:	e00d      	b.n	8003c70 <Velocity_Angularvelocity+0xd8>
	else if(Output_angularvelocity <= min_angularvelocity)
 8003c54:	4b12      	ldr	r3, [pc, #72]	; (8003ca0 <Velocity_Angularvelocity+0x108>)
 8003c56:	edd3 7a00 	vldr	s15, [r3]
 8003c5a:	ed97 7a03 	vldr	s14, [r7, #12]
 8003c5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c66:	da00      	bge.n	8003c6a <Velocity_Angularvelocity+0xd2>
}
 8003c68:	e002      	b.n	8003c70 <Velocity_Angularvelocity+0xd8>
		Output_angularvelocity = min_angularvelocity;
 8003c6a:	4a0d      	ldr	r2, [pc, #52]	; (8003ca0 <Velocity_Angularvelocity+0x108>)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6013      	str	r3, [r2, #0]
}
 8003c70:	bf00      	nop
 8003c72:	3720      	adds	r7, #32
 8003c74:	46bd      	mov	sp, r7
 8003c76:	ecbd 8b02 	vpop	{d8}
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	3a03126f 	.word	0x3a03126f
 8003c80:	3a83126f 	.word	0x3a83126f
 8003c84:	3951b717 	.word	0x3951b717
 8003c88:	3e0efa35 	.word	0x3e0efa35
 8003c8c:	be0efa35 	.word	0xbe0efa35
 8003c90:	2001bc94 	.word	0x2001bc94
 8003c94:	2001bc8c 	.word	0x2001bc8c
 8003c98:	2001bc98 	.word	0x2001bc98
 8003c9c:	2001bc90 	.word	0x2001bc90
 8003ca0:	2001bc9c 	.word	0x2001bc9c

08003ca4 <getTotal_length>:

float getTotal_length()
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
	return Total_length_of_course;
 8003ca8:	4b04      	ldr	r3, [pc, #16]	; (8003cbc <getTotal_length+0x18>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	ee07 3a90 	vmov	s15, r3
}
 8003cb0:	eeb0 0a67 	vmov.f32	s0, s15
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr
 8003cbc:	2001bc7c 	.word	0x2001bc7c

08003cc0 <getTargetpoint_X>:

float getTargetpoint_X()
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	af00      	add	r7, sp, #0
	return target_X_coordinate;
 8003cc4:	4b04      	ldr	r3, [pc, #16]	; (8003cd8 <getTargetpoint_X+0x18>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	ee07 3a90 	vmov	s15, r3
}
 8003ccc:	eeb0 0a67 	vmov.f32	s0, s15
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	2001bc80 	.word	0x2001bc80

08003cdc <getTargetpoint_Y>:

float getTargetpoint_Y()
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
	return target_Y_coordinate;
 8003ce0:	4b04      	ldr	r3, [pc, #16]	; (8003cf4 <getTargetpoint_Y+0x18>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	ee07 3a90 	vmov	s15, r3
}
 8003ce8:	eeb0 0a67 	vmov.f32	s0, s15
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr
 8003cf4:	2001bc84 	.word	0x2001bc84

08003cf8 <getTargetpoint_Theta>:

float getTargetpoint_Theta()
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
	return target_Theta;
 8003cfc:	4b04      	ldr	r3, [pc, #16]	; (8003d10 <getTargetpoint_Theta+0x18>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	ee07 3a90 	vmov	s15, r3
}
 8003d04:	eeb0 0a67 	vmov.f32	s0, s15
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	2001bc88 	.word	0x2001bc88

08003d14 <getOutput_velocity>:

float getOutput_velocity()
{
 8003d14:	b480      	push	{r7}
 8003d16:	af00      	add	r7, sp, #0
	return Output_velocity;
 8003d18:	4b04      	ldr	r3, [pc, #16]	; (8003d2c <getOutput_velocity+0x18>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	ee07 3a90 	vmov	s15, r3
}
 8003d20:	eeb0 0a67 	vmov.f32	s0, s15
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	2001bc98 	.word	0x2001bc98

08003d30 <getOutput_angularvelocity>:

float getOutput_angularvelocity()
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
	return Output_angularvelocity;
 8003d34:	4b04      	ldr	r3, [pc, #16]	; (8003d48 <getOutput_angularvelocity+0x18>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	ee07 3a90 	vmov	s15, r3
}
 8003d3c:	eeb0 0a67 	vmov.f32	s0, s15
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr
 8003d48:	2001bc9c 	.word	0x2001bc9c

08003d4c <__io_putchar>:
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /*__GNUC__*/

PUTCHAR_PROTOTYPE{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 8003d54:	1d39      	adds	r1, r7, #4
 8003d56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	4803      	ldr	r0, [pc, #12]	; (8003d6c <__io_putchar+0x20>)
 8003d5e:	f006 fed8 	bl	800ab12 <HAL_UART_Transmit>
	return ch;
 8003d62:	687b      	ldr	r3, [r7, #4]
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3708      	adds	r7, #8
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	2001ef40 	.word	0x2001ef40

08003d70 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
   if(htim->Instance == TIM6){//1ms
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a1a      	ldr	r2, [pc, #104]	; (8003de8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d121      	bne.n	8003dc6 <HAL_TIM_PeriodElapsedCallback+0x56>
      timer++;
 8003d82:	4b1a      	ldr	r3, [pc, #104]	; (8003dec <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	3301      	adds	r3, #1
 8003d88:	4a18      	ldr	r2, [pc, #96]	; (8003dec <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003d8a:	6013      	str	r3, [r2, #0]
      timer2++;
 8003d8c:	4b18      	ldr	r3, [pc, #96]	; (8003df0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	3301      	adds	r3, #1
 8003d92:	4a17      	ldr	r2, [pc, #92]	; (8003df0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003d94:	6013      	str	r3, [r2, #0]

      updateEncoderCnt();
 8003d96:	f7fd f9e3 	bl	8001160 <updateEncoderCnt>
      updateIMUValue();
 8003d9a:	f7fd fc6d 	bl	8001678 <updateIMUValue>
      updateAnalogSensor();
 8003d9e:	f7fe fc5f 	bl	8002660 <updateAnalogSensor>

      calculateLineFollowingTermFlip();
 8003da2:	f7fe f815 	bl	8001dd0 <calculateLineFollowingTermFlip>
      Velocity_Angularvelocity();
 8003da6:	f7ff fef7 	bl	8003b98 <Velocity_Angularvelocity>
      calculateVelocityControlFlip();
 8003daa:	f7ff fbcd 	bl	8003548 <calculateVelocityControlFlip>
      calculateAngleControlFlip();
 8003dae:	f7fd f8eb 	bl	8000f88 <calculateAngleControlFlip>
      lineTraceFlip();
 8003db2:	f7fe f98d 	bl	80020d0 <lineTraceFlip>
      runningFlip();
 8003db6:	f001 fc51 	bl	800565c <runningFlip>
      motorCtrlFlip();
 8003dba:	f001 f927 	bl	800500c <motorCtrlFlip>
      suctionmotorCtrlFlip();
 8003dbe:	f001 f989 	bl	80050d4 <suctionmotorCtrlFlip>
      updateSideSensorStatus();
 8003dc2:	f001 f9f5 	bl	80051b0 <updateSideSensorStatus>
      //checkCourseOut();

      //resetEncoderCnt();
   }

   if(htim->Instance == TIM7){//0.1ms
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a0a      	ldr	r2, [pc, #40]	; (8003df4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d106      	bne.n	8003dde <HAL_TIM_PeriodElapsedCallback+0x6e>
	   timer1++;
 8003dd0:	4b09      	ldr	r3, [pc, #36]	; (8003df8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	4a08      	ldr	r2, [pc, #32]	; (8003df8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003dd8:	6013      	str	r3, [r2, #0]

	   storeAnalogSensorBuffer();
 8003dda:	f7fe fa4b 	bl	8002274 <storeAnalogSensorBuffer>

   }
}
 8003dde:	bf00      	nop
 8003de0:	3708      	adds	r7, #8
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	40001000 	.word	0x40001000
 8003dec:	2001ee44 	.word	0x2001ee44
 8003df0:	2001ee8c 	.word	0x2001ee8c
 8003df4:	40001400 	.word	0x40001400
 8003df8:	2001f064 	.word	0x2001f064

08003dfc <init>:

void init(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
	  initADC();
 8003e00:	f7fe fa22 	bl	8002248 <initADC>
	  initEncoder();
 8003e04:	f7fd f990 	bl	8001128 <initEncoder>
	  initLog();
 8003e08:	f7ff f812 	bl	8002e30 <initLog>
	  initGyro();
 8003e0c:	f7fd fc24 	bl	8001658 <initGyro>

	  HAL_TIM_Base_Start_IT(&htim6);
 8003e10:	4809      	ldr	r0, [pc, #36]	; (8003e38 <init+0x3c>)
 8003e12:	f005 ff8c 	bl	8009d2e <HAL_TIM_Base_Start_IT>
	  HAL_TIM_Base_Start_IT(&htim7);
 8003e16:	4809      	ldr	r0, [pc, #36]	; (8003e3c <init+0x40>)
 8003e18:	f005 ff89 	bl	8009d2e <HAL_TIM_Base_Start_IT>

	  initMotor();
 8003e1c:	f001 f8de 	bl	8004fdc <initMotor>

	  setLED('R');
 8003e20:	2052      	movs	r0, #82	; 0x52
 8003e22:	f7fd fd6b 	bl	80018fc <setLED>

	  sensorCalibration();
 8003e26:	f7fe fe0d 	bl	8002a44 <sensorCalibration>

	  HAL_Delay(1000);
 8003e2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e2e:	f003 f83f 	bl	8006eb0 <HAL_Delay>

}
 8003e32:	bf00      	nop
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	2001efe0 	.word	0x2001efe0
 8003e3c:	2001f0c8 	.word	0x2001f0c8

08003e40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003e46:	f002 ffc1 	bl	8006dcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003e4a:	f000 fb75 	bl	8004538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003e4e:	f001 f803 	bl	8004e58 <MX_GPIO_Init>
  MX_DMA_Init();
 8003e52:	f000 ffd9 	bl	8004e08 <MX_DMA_Init>
  MX_TIM1_Init();
 8003e56:	f000 fd89 	bl	800496c <MX_TIM1_Init>
  MX_TIM3_Init();
 8003e5a:	f000 fe09 	bl	8004a70 <MX_TIM3_Init>
  MX_TIM4_Init();
 8003e5e:	f000 fe5b 	bl	8004b18 <MX_TIM4_Init>
  MX_TIM8_Init();
 8003e62:	f000 ff17 	bl	8004c94 <MX_TIM8_Init>
  MX_ADC1_Init();
 8003e66:	f000 fbd1 	bl	800460c <MX_ADC1_Init>
  MX_I2C1_Init();
 8003e6a:	f000 fd1b 	bl	80048a4 <MX_I2C1_Init>
  MX_SPI3_Init();
 8003e6e:	f000 fd47 	bl	8004900 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8003e72:	f000 ff9f 	bl	8004db4 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8003e76:	f000 fea3 	bl	8004bc0 <MX_TIM6_Init>
  MX_TIM7_Init();
 8003e7a:	f000 fed7 	bl	8004c2c <MX_TIM7_Init>
  MX_ADC2_Init();
 8003e7e:	f000 fc25 	bl	80046cc <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  init();
 8003e82:	f7ff ffbb 	bl	8003dfc <init>

  bool running_flag = false;
 8003e86:	2300      	movs	r3, #0
 8003e88:	71fb      	strb	r3, [r7, #7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(getSwitchStatus('L') == 1 && sw == 0){     //D5         sw3チャタリング防止
 8003e8a:	204c      	movs	r0, #76	; 0x4c
 8003e8c:	f002 fe90 	bl	8006bb0 <getSwitchStatus>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d109      	bne.n	8003eaa <main+0x6a>
 8003e96:	4bc5      	ldr	r3, [pc, #788]	; (80041ac <main+0x36c>)
 8003e98:	881b      	ldrh	r3, [r3, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d105      	bne.n	8003eaa <main+0x6a>
		  timer = 0;
 8003e9e:	4bc4      	ldr	r3, [pc, #784]	; (80041b0 <main+0x370>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	601a      	str	r2, [r3, #0]
		  sw = 1;
 8003ea4:	4bc1      	ldr	r3, [pc, #772]	; (80041ac <main+0x36c>)
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('L') == 1 && timer > 20 && sw == 1){
 8003eaa:	204c      	movs	r0, #76	; 0x4c
 8003eac:	f002 fe80 	bl	8006bb0 <getSwitchStatus>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d10a      	bne.n	8003ecc <main+0x8c>
 8003eb6:	4bbe      	ldr	r3, [pc, #760]	; (80041b0 <main+0x370>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2b14      	cmp	r3, #20
 8003ebc:	d906      	bls.n	8003ecc <main+0x8c>
 8003ebe:	4bbb      	ldr	r3, [pc, #748]	; (80041ac <main+0x36c>)
 8003ec0:	881b      	ldrh	r3, [r3, #0]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d102      	bne.n	8003ecc <main+0x8c>
		  sw = 2;
 8003ec6:	4bb9      	ldr	r3, [pc, #740]	; (80041ac <main+0x36c>)
 8003ec8:	2202      	movs	r2, #2
 8003eca:	801a      	strh	r2, [r3, #0]
	  }
	  if(timer > 40 && sw == 1){
 8003ecc:	4bb8      	ldr	r3, [pc, #736]	; (80041b0 <main+0x370>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2b28      	cmp	r3, #40	; 0x28
 8003ed2:	d906      	bls.n	8003ee2 <main+0xa2>
 8003ed4:	4bb5      	ldr	r3, [pc, #724]	; (80041ac <main+0x36c>)
 8003ed6:	881b      	ldrh	r3, [r3, #0]
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d102      	bne.n	8003ee2 <main+0xa2>
		  sw = 0;
 8003edc:	4bb3      	ldr	r3, [pc, #716]	; (80041ac <main+0x36c>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('L') == 0 && sw == 2){
 8003ee2:	204c      	movs	r0, #76	; 0x4c
 8003ee4:	f002 fe64 	bl	8006bb0 <getSwitchStatus>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10c      	bne.n	8003f08 <main+0xc8>
 8003eee:	4baf      	ldr	r3, [pc, #700]	; (80041ac <main+0x36c>)
 8003ef0:	881b      	ldrh	r3, [r3, #0]
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d108      	bne.n	8003f08 <main+0xc8>
		  //mode_selector++;
		  soiya++;
 8003ef6:	4baf      	ldr	r3, [pc, #700]	; (80041b4 <main+0x374>)
 8003ef8:	881b      	ldrh	r3, [r3, #0]
 8003efa:	3301      	adds	r3, #1
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	4bad      	ldr	r3, [pc, #692]	; (80041b4 <main+0x374>)
 8003f00:	801a      	strh	r2, [r3, #0]
		  sw = 0;
 8003f02:	4baa      	ldr	r3, [pc, #680]	; (80041ac <main+0x36c>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	801a      	strh	r2, [r3, #0]
	  }

	  if(getSwitchStatus('R') == 1 && sw2 == 0){     //D4         sw2チャタリング防止
 8003f08:	2052      	movs	r0, #82	; 0x52
 8003f0a:	f002 fe51 	bl	8006bb0 <getSwitchStatus>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d109      	bne.n	8003f28 <main+0xe8>
 8003f14:	4ba8      	ldr	r3, [pc, #672]	; (80041b8 <main+0x378>)
 8003f16:	881b      	ldrh	r3, [r3, #0]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d105      	bne.n	8003f28 <main+0xe8>
	  	  timer = 0;
 8003f1c:	4ba4      	ldr	r3, [pc, #656]	; (80041b0 <main+0x370>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]
	  	  sw2 = 1;
 8003f22:	4ba5      	ldr	r3, [pc, #660]	; (80041b8 <main+0x378>)
 8003f24:	2201      	movs	r2, #1
 8003f26:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('R') == 1 && timer > 20 && sw2 == 1){
 8003f28:	2052      	movs	r0, #82	; 0x52
 8003f2a:	f002 fe41 	bl	8006bb0 <getSwitchStatus>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d10a      	bne.n	8003f4a <main+0x10a>
 8003f34:	4b9e      	ldr	r3, [pc, #632]	; (80041b0 <main+0x370>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2b14      	cmp	r3, #20
 8003f3a:	d906      	bls.n	8003f4a <main+0x10a>
 8003f3c:	4b9e      	ldr	r3, [pc, #632]	; (80041b8 <main+0x378>)
 8003f3e:	881b      	ldrh	r3, [r3, #0]
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d102      	bne.n	8003f4a <main+0x10a>
	  	  sw2 = 2;
 8003f44:	4b9c      	ldr	r3, [pc, #624]	; (80041b8 <main+0x378>)
 8003f46:	2202      	movs	r2, #2
 8003f48:	801a      	strh	r2, [r3, #0]
	  }
	  if(timer > 40 && sw2 == 1){
 8003f4a:	4b99      	ldr	r3, [pc, #612]	; (80041b0 <main+0x370>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2b28      	cmp	r3, #40	; 0x28
 8003f50:	d906      	bls.n	8003f60 <main+0x120>
 8003f52:	4b99      	ldr	r3, [pc, #612]	; (80041b8 <main+0x378>)
 8003f54:	881b      	ldrh	r3, [r3, #0]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d102      	bne.n	8003f60 <main+0x120>
	  	  sw2 = 0;
 8003f5a:	4b97      	ldr	r3, [pc, #604]	; (80041b8 <main+0x378>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('R') == 0 && sw2 == 2){
 8003f60:	2052      	movs	r0, #82	; 0x52
 8003f62:	f002 fe25 	bl	8006bb0 <getSwitchStatus>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d10c      	bne.n	8003f86 <main+0x146>
 8003f6c:	4b92      	ldr	r3, [pc, #584]	; (80041b8 <main+0x378>)
 8003f6e:	881b      	ldrh	r3, [r3, #0]
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d108      	bne.n	8003f86 <main+0x146>
	  	  cnt++;
 8003f74:	4b91      	ldr	r3, [pc, #580]	; (80041bc <main+0x37c>)
 8003f76:	881b      	ldrh	r3, [r3, #0]
 8003f78:	3301      	adds	r3, #1
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	4b8f      	ldr	r3, [pc, #572]	; (80041bc <main+0x37c>)
 8003f7e:	801a      	strh	r2, [r3, #0]
	  	  sw2 = 0;
 8003f80:	4b8d      	ldr	r3, [pc, #564]	; (80041b8 <main+0x378>)
 8003f82:	2200      	movs	r2, #0
 8003f84:	801a      	strh	r2, [r3, #0]
	  }

	  if(cnt >= 2){
 8003f86:	4b8d      	ldr	r3, [pc, #564]	; (80041bc <main+0x37c>)
 8003f88:	881b      	ldrh	r3, [r3, #0]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d902      	bls.n	8003f94 <main+0x154>
		  cnt = 0;
 8003f8e:	4b8b      	ldr	r3, [pc, #556]	; (80041bc <main+0x37c>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	801a      	strh	r2, [r3, #0]
	  }


	  if(cnt >= 1){
 8003f94:	4b89      	ldr	r3, [pc, #548]	; (80041bc <main+0x37c>)
 8003f96:	881b      	ldrh	r3, [r3, #0]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00b      	beq.n	8003fb4 <main+0x174>
		  HAL_Delay(1000);
 8003f9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003fa0:	f002 ff86 	bl	8006eb0 <HAL_Delay>
		  running_flag = true;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	71fb      	strb	r3, [r7, #7]
		  timer2 = 0;
 8003fa8:	4b85      	ldr	r3, [pc, #532]	; (80041c0 <main+0x380>)
 8003faa:	2200      	movs	r2, #0
 8003fac:	601a      	str	r2, [r3, #0]
		  cnt = 0;
 8003fae:	4b83      	ldr	r3, [pc, #524]	; (80041bc <main+0x37c>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	801a      	strh	r2, [r3, #0]
		  running();
		  //setMotor(500, 500);
		  //while(1);
	  }*/

	  if(running_flag == false){
 8003fb4:	79fb      	ldrb	r3, [r7, #7]
 8003fb6:	f083 0301 	eor.w	r3, r3, #1
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d003      	beq.n	8003fc8 <main+0x188>
		  stopLineTrace();
 8003fc0:	f7fe f924 	bl	800220c <stopLineTrace>
		  stopVelocityControl();
 8003fc4:	f7ff fc06 	bl	80037d4 <stopVelocityControl>
	  }

	  if(getgoalStatus() == true){//goal判定
 8003fc8:	f002 f9ac 	bl	8006324 <getgoalStatus>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d007      	beq.n	8003fe2 <main+0x1a2>
		  running_flag = false;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	71fb      	strb	r3, [r7, #7]
		  cnt = 0;
 8003fd6:	4b79      	ldr	r3, [pc, #484]	; (80041bc <main+0x37c>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	801a      	strh	r2, [r3, #0]
		  setsuctionMotor(0);
 8003fdc:	2000      	movs	r0, #0
 8003fde:	f001 f8c9 	bl	8005174 <setsuctionMotor>
		  //getgoalStatus() = false;
	  }

	  if(soiya >= 14){
 8003fe2:	4b74      	ldr	r3, [pc, #464]	; (80041b4 <main+0x374>)
 8003fe4:	881b      	ldrh	r3, [r3, #0]
 8003fe6:	2b0d      	cmp	r3, #13
 8003fe8:	d902      	bls.n	8003ff0 <main+0x1b0>
		  soiya = 0;
 8003fea:	4b72      	ldr	r3, [pc, #456]	; (80041b4 <main+0x374>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	801a      	strh	r2, [r3, #0]
	  }

	  switch(soiya){
 8003ff0:	4b70      	ldr	r3, [pc, #448]	; (80041b4 <main+0x374>)
 8003ff2:	881b      	ldrh	r3, [r3, #0]
 8003ff4:	2b0d      	cmp	r3, #13
 8003ff6:	f200 8279 	bhi.w	80044ec <main+0x6ac>
 8003ffa:	a201      	add	r2, pc, #4	; (adr r2, 8004000 <main+0x1c0>)
 8003ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004000:	08004039 	.word	0x08004039
 8004004:	0800405f 	.word	0x0800405f
 8004008:	0800408d 	.word	0x0800408d
 800400c:	080040d1 	.word	0x080040d1
 8004010:	08004115 	.word	0x08004115
 8004014:	08004159 	.word	0x08004159
 8004018:	080041d9 	.word	0x080041d9
 800401c:	0800422d 	.word	0x0800422d
 8004020:	08004281 	.word	0x08004281
 8004024:	080042d5 	.word	0x080042d5
 8004028:	08004329 	.word	0x08004329
 800402c:	0800437d 	.word	0x0800437d
 8004030:	080043d1 	.word	0x080043d1
 8004034:	08004425 	.word	0x08004425

			  case 0:
				  setLED('W');
 8004038:	2057      	movs	r0, #87	; 0x57
 800403a:	f7fd fc5f 	bl	80018fc <setLED>
				  setLED2('R');
 800403e:	2052      	movs	r0, #82	; 0x52
 8004040:	f7fd fd2a 	bl	8001a98 <setLED2>
				  //printf("0\r\n");

				  if(running_flag == true){
 8004044:	79fb      	ldrb	r3, [r7, #7]
 8004046:	2b00      	cmp	r3, #0
 8004048:	f000 8252 	beq.w	80044f0 <main+0x6b0>

				  		  //setsuctionMotor(500);
					      setRunMode(5);
 800404c:	2005      	movs	r0, #5
 800404e:	f001 f8d9 	bl	8005204 <setRunMode>
						  runningInit();
 8004052:	f001 fc07 	bl	8005864 <runningInit>
						  soiya = 13;
 8004056:	4b57      	ldr	r3, [pc, #348]	; (80041b4 <main+0x374>)
 8004058:	220d      	movs	r2, #13
 800405a:	801a      	strh	r2, [r3, #0]
				  }

				  break;
 800405c:	e248      	b.n	80044f0 <main+0x6b0>

			  case 1:
				  setLED('G');
 800405e:	2047      	movs	r0, #71	; 0x47
 8004060:	f7fd fc4c 	bl	80018fc <setLED>
				  setLED2('G');
 8004064:	2047      	movs	r0, #71	; 0x47
 8004066:	f7fd fd17 	bl	8001a98 <setLED2>

				  if(running_flag == true){
 800406a:	79fb      	ldrb	r3, [r7, #7]
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 8241 	beq.w	80044f4 <main+0x6b4>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

					      clearspeedcount();
 8004072:	f7fd fa65 	bl	8001540 <clearspeedcount>

					      //setVelocityRange(0, 0);
						  setTargetVelocity(0.0);
 8004076:	ed9f 0a53 	vldr	s0, [pc, #332]	; 80041c4 <main+0x384>
 800407a:	f7ff fb0b 	bl	8003694 <setTargetVelocity>
						  //startVelocityControl();

						  //setsuctionMotor(500);

						  HAL_Delay(1500);
 800407e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8004082:	f002 ff15 	bl	8006eb0 <HAL_Delay>

						  running();
 8004086:	f001 f9a5 	bl	80053d4 <running>
				  }

				  break;
 800408a:	e233      	b.n	80044f4 <main+0x6b4>

			  case 2:
				  setLED('Y');
 800408c:	2059      	movs	r0, #89	; 0x59
 800408e:	f7fd fc35 	bl	80018fc <setLED>
				  setLED2('R');
 8004092:	2052      	movs	r0, #82	; 0x52
 8004094:	f7fd fd00 	bl	8001a98 <setLED2>

				  if(running_flag == true){
 8004098:	79fb      	ldrb	r3, [r7, #7]
 800409a:	2b00      	cmp	r3, #0
 800409c:	f000 822c 	beq.w	80044f8 <main+0x6b8>
						  //startLineTrace();

					      IMU_average();
 80040a0:	f7fd fbbe 	bl	8001820 <IMU_average>

					      clearspeedcount();
 80040a4:	f7fd fa4c 	bl	8001540 <clearspeedcount>

					      setRunMode(1);
 80040a8:	2001      	movs	r0, #1
 80040aa:	f001 f8ab 	bl	8005204 <setRunMode>

					      setVelocityRange(1.5, 1.5);
 80040ae:	eef7 0a08 	vmov.f32	s1, #120	; 0x3fc00000  1.5
 80040b2:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 80040b6:	f002 f94d 	bl	8006354 <setVelocityRange>

						  setsuctionMotor(700);
 80040ba:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80040be:	f001 f859 	bl	8005174 <setsuctionMotor>

						  HAL_Delay(1000);
 80040c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80040c6:	f002 fef3 	bl	8006eb0 <HAL_Delay>

						  running();
 80040ca:	f001 f983 	bl	80053d4 <running>
				  }

				  break;
 80040ce:	e213      	b.n	80044f8 <main+0x6b8>

			  case 3:
				  setLED('Y');
 80040d0:	2059      	movs	r0, #89	; 0x59
 80040d2:	f7fd fc13 	bl	80018fc <setLED>
				  setLED2('G');
 80040d6:	2047      	movs	r0, #71	; 0x47
 80040d8:	f7fd fcde 	bl	8001a98 <setLED2>

				  if(running_flag == true){
 80040dc:	79fb      	ldrb	r3, [r7, #7]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f000 820c 	beq.w	80044fc <main+0x6bc>
						  //startLineTrace();

						  clearspeedcount();
 80040e4:	f7fd fa2c 	bl	8001540 <clearspeedcount>

						  IMU_average();
 80040e8:	f7fd fb9a 	bl	8001820 <IMU_average>

						  setRunMode(1);
 80040ec:	2001      	movs	r0, #1
 80040ee:	f001 f889 	bl	8005204 <setRunMode>

						  setVelocityRange(2.2, 2.2);
 80040f2:	eddf 0a35 	vldr	s1, [pc, #212]	; 80041c8 <main+0x388>
 80040f6:	ed9f 0a34 	vldr	s0, [pc, #208]	; 80041c8 <main+0x388>
 80040fa:	f002 f92b 	bl	8006354 <setVelocityRange>

						  setsuctionMotor(500);
 80040fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004102:	f001 f837 	bl	8005174 <setsuctionMotor>

						  HAL_Delay(1000);
 8004106:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800410a:	f002 fed1 	bl	8006eb0 <HAL_Delay>

						  running();
 800410e:	f001 f961 	bl	80053d4 <running>
				  }

				  break;
 8004112:	e1f3      	b.n	80044fc <main+0x6bc>

			  case 4:
				  setLED('C');
 8004114:	2043      	movs	r0, #67	; 0x43
 8004116:	f7fd fbf1 	bl	80018fc <setLED>
				  setLED2('R');
 800411a:	2052      	movs	r0, #82	; 0x52
 800411c:	f7fd fcbc 	bl	8001a98 <setLED2>

				  if(running_flag == true){
 8004120:	79fb      	ldrb	r3, [r7, #7]
 8004122:	2b00      	cmp	r3, #0
 8004124:	f000 81ec 	beq.w	8004500 <main+0x6c0>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  IMU_average();
 8004128:	f7fd fb7a 	bl	8001820 <IMU_average>

						  clearspeedcount();
 800412c:	f7fd fa08 	bl	8001540 <clearspeedcount>

						  setRunMode(5);
 8004130:	2005      	movs	r0, #5
 8004132:	f001 f867 	bl	8005204 <setRunMode>

						  setVelocityRange(1.5, 1.5);
 8004136:	eef7 0a08 	vmov.f32	s1, #120	; 0x3fc00000  1.5
 800413a:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 800413e:	f002 f909 	bl	8006354 <setVelocityRange>

						  setsuctionMotor(700);
 8004142:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8004146:	f001 f815 	bl	8005174 <setsuctionMotor>

						  HAL_Delay(1500);
 800414a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800414e:	f002 feaf 	bl	8006eb0 <HAL_Delay>

						  running();
 8004152:	f001 f93f 	bl	80053d4 <running>
				  }

				  break;
 8004156:	e1d3      	b.n	8004500 <main+0x6c0>

			  case 5:
				  setLED('C');
 8004158:	2043      	movs	r0, #67	; 0x43
 800415a:	f7fd fbcf 	bl	80018fc <setLED>
				  setLED2('G');
 800415e:	2047      	movs	r0, #71	; 0x47
 8004160:	f7fd fc9a 	bl	8001a98 <setLED2>

				  if(running_flag == true){
 8004164:	79fb      	ldrb	r3, [r7, #7]
 8004166:	2b00      	cmp	r3, #0
 8004168:	f000 81cc 	beq.w	8004504 <main+0x6c4>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 800416c:	f7fd f9e8 	bl	8001540 <clearspeedcount>

						  setRunMode(2);
 8004170:	2002      	movs	r0, #2
 8004172:	f001 f847 	bl	8005204 <setRunMode>

						  setVelocityRange(2.5, 5.0);
 8004176:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 800417a:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 800417e:	f002 f8e9 	bl	8006354 <setVelocityRange>
						  setAccDec(7, 3);
 8004182:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8004186:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 800418a:	f002 f8fb 	bl	8006384 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 800418e:	ed9f 0a11 	vldr	s0, [pc, #68]	; 80041d4 <main+0x394>
 8004192:	f002 f90f 	bl	80063b4 <setStraightRadius>

						  setsuctionMotor(700);
 8004196:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 800419a:	f000 ffeb 	bl	8005174 <setsuctionMotor>

						  HAL_Delay(1500);
 800419e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80041a2:	f002 fe85 	bl	8006eb0 <HAL_Delay>

						  running();
 80041a6:	f001 f915 	bl	80053d4 <running>
				  }

				  break;
 80041aa:	e1ab      	b.n	8004504 <main+0x6c4>
 80041ac:	2001f060 	.word	0x2001f060
 80041b0:	2001ee44 	.word	0x2001ee44
 80041b4:	2001bcbe 	.word	0x2001bcbe
 80041b8:	2001bcbc 	.word	0x2001bcbc
 80041bc:	2001eee4 	.word	0x2001eee4
 80041c0:	2001ee8c 	.word	0x2001ee8c
 80041c4:	00000000 	.word	0x00000000
 80041c8:	400ccccd 	.word	0x400ccccd
 80041cc:	40133333 	.word	0x40133333
 80041d0:	40266666 	.word	0x40266666
 80041d4:	447a0000 	.word	0x447a0000

			  case 6:
				  setLED('C');
 80041d8:	2043      	movs	r0, #67	; 0x43
 80041da:	f7fd fb8f 	bl	80018fc <setLED>
				  setLED2('B');
 80041de:	2042      	movs	r0, #66	; 0x42
 80041e0:	f7fd fc5a 	bl	8001a98 <setLED2>

				  if(running_flag == true){
 80041e4:	79fb      	ldrb	r3, [r7, #7]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f000 818e 	beq.w	8004508 <main+0x6c8>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 80041ec:	f7fd f9a8 	bl	8001540 <clearspeedcount>

						  setRunMode(2);
 80041f0:	2002      	movs	r0, #2
 80041f2:	f001 f807 	bl	8005204 <setRunMode>

						  setVelocityRange(2.0, 6.0);
 80041f6:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 80041fa:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80041fe:	f002 f8a9 	bl	8006354 <setVelocityRange>
						  setAccDec(8, 5);
 8004202:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8004206:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 800420a:	f002 f8bb 	bl	8006384 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 800420e:	ed1f 0a0f 	vldr	s0, [pc, #-60]	; 80041d4 <main+0x394>
 8004212:	f002 f8cf 	bl	80063b4 <setStraightRadius>

						  setsuctionMotor(500);
 8004216:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800421a:	f000 ffab 	bl	8005174 <setsuctionMotor>

						  HAL_Delay(1500);
 800421e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8004222:	f002 fe45 	bl	8006eb0 <HAL_Delay>

						  running();
 8004226:	f001 f8d5 	bl	80053d4 <running>
				  }

				  break;
 800422a:	e16d      	b.n	8004508 <main+0x6c8>

			  case 7:
				  setLED('C');
 800422c:	2043      	movs	r0, #67	; 0x43
 800422e:	f7fd fb65 	bl	80018fc <setLED>
				  setLED2('W');
 8004232:	2057      	movs	r0, #87	; 0x57
 8004234:	f7fd fc30 	bl	8001a98 <setLED2>

				  if(running_flag == true){
 8004238:	79fb      	ldrb	r3, [r7, #7]
 800423a:	2b00      	cmp	r3, #0
 800423c:	f000 8166 	beq.w	800450c <main+0x6cc>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8004240:	f7fd f97e 	bl	8001540 <clearspeedcount>

						  setRunMode(2);
 8004244:	2002      	movs	r0, #2
 8004246:	f000 ffdd 	bl	8005204 <setRunMode>

						  setVelocityRange(2.5, 6.0);
 800424a:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 800424e:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 8004252:	f002 f87f 	bl	8006354 <setVelocityRange>
						  setAccDec(8, 5);
 8004256:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 800425a:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 800425e:	f002 f891 	bl	8006384 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8004262:	ed1f 0a24 	vldr	s0, [pc, #-144]	; 80041d4 <main+0x394>
 8004266:	f002 f8a5 	bl	80063b4 <setStraightRadius>

						  setsuctionMotor(500);
 800426a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800426e:	f000 ff81 	bl	8005174 <setsuctionMotor>

						  HAL_Delay(1500);
 8004272:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8004276:	f002 fe1b 	bl	8006eb0 <HAL_Delay>

						  running();
 800427a:	f001 f8ab 	bl	80053d4 <running>
				  }

				  break;
 800427e:	e145      	b.n	800450c <main+0x6cc>

			  case 8:
				  setLED('C');
 8004280:	2043      	movs	r0, #67	; 0x43
 8004282:	f7fd fb3b 	bl	80018fc <setLED>
				  setLED2('Y');
 8004286:	2059      	movs	r0, #89	; 0x59
 8004288:	f7fd fc06 	bl	8001a98 <setLED2>

				  if(running_flag == true){
 800428c:	79fb      	ldrb	r3, [r7, #7]
 800428e:	2b00      	cmp	r3, #0
 8004290:	f000 813e 	beq.w	8004510 <main+0x6d0>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8004294:	f7fd f954 	bl	8001540 <clearspeedcount>

						  setRunMode(3);
 8004298:	2003      	movs	r0, #3
 800429a:	f000 ffb3 	bl	8005204 <setRunMode>

						  setVelocityRange(2.3, 6.5);
 800429e:	eef1 0a0a 	vmov.f32	s1, #26	; 0x40d00000  6.5
 80042a2:	ed1f 0a36 	vldr	s0, [pc, #-216]	; 80041cc <main+0x38c>
 80042a6:	f002 f855 	bl	8006354 <setVelocityRange>
						  setAccDec(7, 4);
 80042aa:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 80042ae:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 80042b2:	f002 f867 	bl	8006384 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 80042b6:	ed1f 0a39 	vldr	s0, [pc, #-228]	; 80041d4 <main+0x394>
 80042ba:	f002 f87b 	bl	80063b4 <setStraightRadius>

						  setsuctionMotor(500);
 80042be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80042c2:	f000 ff57 	bl	8005174 <setsuctionMotor>

						  HAL_Delay(1500);
 80042c6:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80042ca:	f002 fdf1 	bl	8006eb0 <HAL_Delay>

						  running();
 80042ce:	f001 f881 	bl	80053d4 <running>
				  }

			  	  break;
 80042d2:	e11d      	b.n	8004510 <main+0x6d0>

			  case 9:
				  setLED('C');
 80042d4:	2043      	movs	r0, #67	; 0x43
 80042d6:	f7fd fb11 	bl	80018fc <setLED>
				  setLED2('X');
 80042da:	2058      	movs	r0, #88	; 0x58
 80042dc:	f7fd fbdc 	bl	8001a98 <setLED2>

				  if(running_flag == true){
 80042e0:	79fb      	ldrb	r3, [r7, #7]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f000 8116 	beq.w	8004514 <main+0x6d4>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 80042e8:	f7fd f92a 	bl	8001540 <clearspeedcount>

						  setRunMode(3);
 80042ec:	2003      	movs	r0, #3
 80042ee:	f000 ff89 	bl	8005204 <setRunMode>

						  setVelocityRange(2.3, 6.5);
 80042f2:	eef1 0a0a 	vmov.f32	s1, #26	; 0x40d00000  6.5
 80042f6:	ed1f 0a4b 	vldr	s0, [pc, #-300]	; 80041cc <main+0x38c>
 80042fa:	f002 f82b 	bl	8006354 <setVelocityRange>
						  setAccDec(8, 6);
 80042fe:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 8004302:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 8004306:	f002 f83d 	bl	8006384 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 800430a:	ed1f 0a4e 	vldr	s0, [pc, #-312]	; 80041d4 <main+0x394>
 800430e:	f002 f851 	bl	80063b4 <setStraightRadius>

						  setsuctionMotor(500);
 8004312:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004316:	f000 ff2d 	bl	8005174 <setsuctionMotor>

						  HAL_Delay(1500);
 800431a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800431e:	f002 fdc7 	bl	8006eb0 <HAL_Delay>

						  running();
 8004322:	f001 f857 	bl	80053d4 <running>
				  }

				  break;
 8004326:	e0f5      	b.n	8004514 <main+0x6d4>

			  case 10:
				  setLED('C');
 8004328:	2043      	movs	r0, #67	; 0x43
 800432a:	f7fd fae7 	bl	80018fc <setLED>
				  setLED2('V');
 800432e:	2056      	movs	r0, #86	; 0x56
 8004330:	f7fd fbb2 	bl	8001a98 <setLED2>

				  if(running_flag == true){
 8004334:	79fb      	ldrb	r3, [r7, #7]
 8004336:	2b00      	cmp	r3, #0
 8004338:	f000 80ee 	beq.w	8004518 <main+0x6d8>
						  //startLineTrace();

						  clearspeedcount();
 800433c:	f7fd f900 	bl	8001540 <clearspeedcount>

						  setRunMode(2);
 8004340:	2002      	movs	r0, #2
 8004342:	f000 ff5f 	bl	8005204 <setRunMode>

						  setVelocityRange(2.5, 7.5);
 8004346:	eef1 0a0e 	vmov.f32	s1, #30	; 0x40f00000  7.5
 800434a:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 800434e:	f002 f801 	bl	8006354 <setVelocityRange>
						  setAccDec(7, 4);
 8004352:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8004356:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 800435a:	f002 f813 	bl	8006384 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 800435e:	ed1f 0a63 	vldr	s0, [pc, #-396]	; 80041d4 <main+0x394>
 8004362:	f002 f827 	bl	80063b4 <setStraightRadius>

						  setsuctionMotor(500);
 8004366:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800436a:	f000 ff03 	bl	8005174 <setsuctionMotor>

						  HAL_Delay(1000);
 800436e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004372:	f002 fd9d 	bl	8006eb0 <HAL_Delay>

						  running();
 8004376:	f001 f82d 	bl	80053d4 <running>
				  }

				  break;
 800437a:	e0cd      	b.n	8004518 <main+0x6d8>


			  case 11:
				  setLED('C');
 800437c:	2043      	movs	r0, #67	; 0x43
 800437e:	f7fd fabd 	bl	80018fc <setLED>
				  setLED2('T');
 8004382:	2054      	movs	r0, #84	; 0x54
 8004384:	f7fd fb88 	bl	8001a98 <setLED2>

				  if(running_flag == true){
 8004388:	79fb      	ldrb	r3, [r7, #7]
 800438a:	2b00      	cmp	r3, #0
 800438c:	f000 80c6 	beq.w	800451c <main+0x6dc>
						  //startLineTrace();

						  clearspeedcount();
 8004390:	f7fd f8d6 	bl	8001540 <clearspeedcount>

						  setRunMode(3);
 8004394:	2003      	movs	r0, #3
 8004396:	f000 ff35 	bl	8005204 <setRunMode>

						  setVelocityRange(2.5, 8.5);
 800439a:	eef2 0a01 	vmov.f32	s1, #33	; 0x41080000  8.5
 800439e:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 80043a2:	f001 ffd7 	bl	8006354 <setVelocityRange>
						  setAccDec(10, 5);
 80043a6:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 80043aa:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80043ae:	f001 ffe9 	bl	8006384 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 80043b2:	ed1f 0a78 	vldr	s0, [pc, #-480]	; 80041d4 <main+0x394>
 80043b6:	f001 fffd 	bl	80063b4 <setStraightRadius>

						  setsuctionMotor(500);
 80043ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80043be:	f000 fed9 	bl	8005174 <setsuctionMotor>

						  HAL_Delay(1000);
 80043c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80043c6:	f002 fd73 	bl	8006eb0 <HAL_Delay>

						  running();
 80043ca:	f001 f803 	bl	80053d4 <running>
				  }

				  break;
 80043ce:	e0a5      	b.n	800451c <main+0x6dc>

			  case 12:
				  setLED('C');
 80043d0:	2043      	movs	r0, #67	; 0x43
 80043d2:	f7fd fa93 	bl	80018fc <setLED>
				  setLED2('A');
 80043d6:	2041      	movs	r0, #65	; 0x41
 80043d8:	f7fd fb5e 	bl	8001a98 <setLED2>

				  if(running_flag == true){
 80043dc:	79fb      	ldrb	r3, [r7, #7]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	f000 809e 	beq.w	8004520 <main+0x6e0>
						  //startLineTrace();

						  clearspeedcount();
 80043e4:	f7fd f8ac 	bl	8001540 <clearspeedcount>

						  setRunMode(2);
 80043e8:	2002      	movs	r0, #2
 80043ea:	f000 ff0b 	bl	8005204 <setRunMode>

						  setVelocityRange(2.6, 10.0);
 80043ee:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 80043f2:	ed1f 0a89 	vldr	s0, [pc, #-548]	; 80041d0 <main+0x390>
 80043f6:	f001 ffad 	bl	8006354 <setVelocityRange>
						  setAccDec(7, 4);
 80043fa:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 80043fe:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 8004402:	f001 ffbf 	bl	8006384 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8004406:	ed1f 0a8d 	vldr	s0, [pc, #-564]	; 80041d4 <main+0x394>
 800440a:	f001 ffd3 	bl	80063b4 <setStraightRadius>

						  setsuctionMotor(500);
 800440e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004412:	f000 feaf 	bl	8005174 <setsuctionMotor>

						  HAL_Delay(1000);
 8004416:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800441a:	f002 fd49 	bl	8006eb0 <HAL_Delay>

						  running();
 800441e:	f000 ffd9 	bl	80053d4 <running>
				  }

				  break;
 8004422:	e07d      	b.n	8004520 <main+0x6e0>

			  case 13:
				  setLED('M');
 8004424:	204d      	movs	r0, #77	; 0x4d
 8004426:	f7fd fa69 	bl	80018fc <setLED>
				  setLED2('A');
 800442a:	2041      	movs	r0, #65	; 0x41
 800442c:	f7fd fb34 	bl	8001a98 <setLED2>
				  //printf("6\r\n");

				  if(running_flag == true){
 8004430:	79fb      	ldrb	r3, [r7, #7]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d076      	beq.n	8004524 <main+0x6e4>
					  loadDistance();
 8004436:	f7fe fe3d 	bl	80030b4 <loadDistance>
					  loadTheta();
 800443a:	f7fe fe79 	bl	8003130 <loadTheta>
					  loadCross();
 800443e:	f7fe feb5 	bl	80031ac <loadCross>
					  loadSide();
 8004442:	f7fe fef1 	bl	8003228 <loadSide>
					  loadDebug();
 8004446:	f7fe ff2d 	bl	80032a4 <loadDebug>


					  printf("Distance, Theta\r\n");
 800444a:	4837      	ldr	r0, [pc, #220]	; (8004528 <main+0x6e8>)
 800444c:	f008 fc3c 	bl	800ccc8 <puts>
					  for(uint16_t i = 0; i < getDistanceLogSize(); i++){
 8004450:	2300      	movs	r3, #0
 8004452:	80bb      	strh	r3, [r7, #4]
 8004454:	e01f      	b.n	8004496 <main+0x656>
						 printf("%f, %f\r\n", getDistanceLog(i), getThetaLog(i));
 8004456:	88bb      	ldrh	r3, [r7, #4]
 8004458:	4618      	mov	r0, r3
 800445a:	f7fe ff75 	bl	8003348 <getDistanceLog>
 800445e:	ee10 3a10 	vmov	r3, s0
 8004462:	4618      	mov	r0, r3
 8004464:	f7fc f870 	bl	8000548 <__aeabi_f2d>
 8004468:	4605      	mov	r5, r0
 800446a:	460e      	mov	r6, r1
 800446c:	88bb      	ldrh	r3, [r7, #4]
 800446e:	4618      	mov	r0, r3
 8004470:	f7fe ff80 	bl	8003374 <getThetaLog>
 8004474:	ee10 3a10 	vmov	r3, s0
 8004478:	4618      	mov	r0, r3
 800447a:	f7fc f865 	bl	8000548 <__aeabi_f2d>
 800447e:	4603      	mov	r3, r0
 8004480:	460c      	mov	r4, r1
 8004482:	e9cd 3400 	strd	r3, r4, [sp]
 8004486:	462a      	mov	r2, r5
 8004488:	4633      	mov	r3, r6
 800448a:	4828      	ldr	r0, [pc, #160]	; (800452c <main+0x6ec>)
 800448c:	f008 fba8 	bl	800cbe0 <iprintf>
					  for(uint16_t i = 0; i < getDistanceLogSize(); i++){
 8004490:	88bb      	ldrh	r3, [r7, #4]
 8004492:	3301      	adds	r3, #1
 8004494:	80bb      	strh	r3, [r7, #4]
 8004496:	f7fe fddd 	bl	8003054 <getDistanceLogSize>
 800449a:	4603      	mov	r3, r0
 800449c:	461a      	mov	r2, r3
 800449e:	88bb      	ldrh	r3, [r7, #4]
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d3d8      	bcc.n	8004456 <main+0x616>
						 printf("%f\r\n", getSideLog(i));
					  }*/


					  //printf("TargetVelocity, CurrentVelocity\r\n");
					  uint16_t size = getDebugLogSize();
 80044a4:	f7fe fdfa 	bl	800309c <getDebugLogSize>
 80044a8:	4603      	mov	r3, r0
 80044aa:	803b      	strh	r3, [r7, #0]
					  /*
					  for(uint16_t i = 0; i < size; i = i+13){
						 printf("%f, %f, %f , %f, %f, %f , %f, %f, %f , %f, %f, %f, %f\r\n", getDebugLog(i), getDebugLog(i + 1), getDebugLog(i + 2), getDebugLog(i + 3), getDebugLog(i + 4), getDebugLog(i + 5), getDebugLog(i + 6), getDebugLog(i + 7), getDebugLog(i + 8), getDebugLog(i + 9), getDebugLog(i + 10), getDebugLog(i + 11), getDebugLog(i + 12));
					  }*/

					  for(uint16_t i = 0; i < size; i++){
 80044ac:	2300      	movs	r3, #0
 80044ae:	807b      	strh	r3, [r7, #2]
 80044b0:	e012      	b.n	80044d8 <main+0x698>
						 printf("%f\r\n", getDebugLog(i));
 80044b2:	887b      	ldrh	r3, [r7, #2]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f7fe ff9f 	bl	80033f8 <getDebugLog>
 80044ba:	ee10 3a10 	vmov	r3, s0
 80044be:	4618      	mov	r0, r3
 80044c0:	f7fc f842 	bl	8000548 <__aeabi_f2d>
 80044c4:	4603      	mov	r3, r0
 80044c6:	460c      	mov	r4, r1
 80044c8:	461a      	mov	r2, r3
 80044ca:	4623      	mov	r3, r4
 80044cc:	4818      	ldr	r0, [pc, #96]	; (8004530 <main+0x6f0>)
 80044ce:	f008 fb87 	bl	800cbe0 <iprintf>
					  for(uint16_t i = 0; i < size; i++){
 80044d2:	887b      	ldrh	r3, [r7, #2]
 80044d4:	3301      	adds	r3, #1
 80044d6:	807b      	strh	r3, [r7, #2]
 80044d8:	887a      	ldrh	r2, [r7, #2]
 80044da:	883b      	ldrh	r3, [r7, #0]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d3e8      	bcc.n	80044b2 <main+0x672>
					  }

					  running_flag = false;
 80044e0:	2300      	movs	r3, #0
 80044e2:	71fb      	strb	r3, [r7, #7]
					  soiya = 0;
 80044e4:	4b13      	ldr	r3, [pc, #76]	; (8004534 <main+0x6f4>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	801a      	strh	r2, [r3, #0]
				  }

				  break;
 80044ea:	e01b      	b.n	8004524 <main+0x6e4>

			  default:
				  break;
 80044ec:	bf00      	nop
 80044ee:	e4cc      	b.n	8003e8a <main+0x4a>
				  break;
 80044f0:	bf00      	nop
 80044f2:	e4ca      	b.n	8003e8a <main+0x4a>
				  break;
 80044f4:	bf00      	nop
 80044f6:	e4c8      	b.n	8003e8a <main+0x4a>
				  break;
 80044f8:	bf00      	nop
 80044fa:	e4c6      	b.n	8003e8a <main+0x4a>
				  break;
 80044fc:	bf00      	nop
 80044fe:	e4c4      	b.n	8003e8a <main+0x4a>
				  break;
 8004500:	bf00      	nop
 8004502:	e4c2      	b.n	8003e8a <main+0x4a>
				  break;
 8004504:	bf00      	nop
 8004506:	e4c0      	b.n	8003e8a <main+0x4a>
				  break;
 8004508:	bf00      	nop
 800450a:	e4be      	b.n	8003e8a <main+0x4a>
				  break;
 800450c:	bf00      	nop
 800450e:	e4bc      	b.n	8003e8a <main+0x4a>
			  	  break;
 8004510:	bf00      	nop
 8004512:	e4ba      	b.n	8003e8a <main+0x4a>
				  break;
 8004514:	bf00      	nop
 8004516:	e4b8      	b.n	8003e8a <main+0x4a>
				  break;
 8004518:	bf00      	nop
 800451a:	e4b6      	b.n	8003e8a <main+0x4a>
				  break;
 800451c:	bf00      	nop
 800451e:	e4b4      	b.n	8003e8a <main+0x4a>
				  break;
 8004520:	bf00      	nop
 8004522:	e4b2      	b.n	8003e8a <main+0x4a>
				  break;
 8004524:	bf00      	nop
	  if(getSwitchStatus('L') == 1 && sw == 0){     //D5         sw3チャタリング防止
 8004526:	e4b0      	b.n	8003e8a <main+0x4a>
 8004528:	080103e8 	.word	0x080103e8
 800452c:	080103fc 	.word	0x080103fc
 8004530:	08010408 	.word	0x08010408
 8004534:	2001bcbe 	.word	0x2001bcbe

08004538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b094      	sub	sp, #80	; 0x50
 800453c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800453e:	f107 0320 	add.w	r3, r7, #32
 8004542:	2230      	movs	r2, #48	; 0x30
 8004544:	2100      	movs	r1, #0
 8004546:	4618      	mov	r0, r3
 8004548:	f007 fd03 	bl	800bf52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800454c:	f107 030c 	add.w	r3, r7, #12
 8004550:	2200      	movs	r2, #0
 8004552:	601a      	str	r2, [r3, #0]
 8004554:	605a      	str	r2, [r3, #4]
 8004556:	609a      	str	r2, [r3, #8]
 8004558:	60da      	str	r2, [r3, #12]
 800455a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800455c:	2300      	movs	r3, #0
 800455e:	60bb      	str	r3, [r7, #8]
 8004560:	4b28      	ldr	r3, [pc, #160]	; (8004604 <SystemClock_Config+0xcc>)
 8004562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004564:	4a27      	ldr	r2, [pc, #156]	; (8004604 <SystemClock_Config+0xcc>)
 8004566:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800456a:	6413      	str	r3, [r2, #64]	; 0x40
 800456c:	4b25      	ldr	r3, [pc, #148]	; (8004604 <SystemClock_Config+0xcc>)
 800456e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004574:	60bb      	str	r3, [r7, #8]
 8004576:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004578:	2300      	movs	r3, #0
 800457a:	607b      	str	r3, [r7, #4]
 800457c:	4b22      	ldr	r3, [pc, #136]	; (8004608 <SystemClock_Config+0xd0>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a21      	ldr	r2, [pc, #132]	; (8004608 <SystemClock_Config+0xd0>)
 8004582:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004586:	6013      	str	r3, [r2, #0]
 8004588:	4b1f      	ldr	r3, [pc, #124]	; (8004608 <SystemClock_Config+0xd0>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004590:	607b      	str	r3, [r7, #4]
 8004592:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004594:	2302      	movs	r3, #2
 8004596:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004598:	2301      	movs	r3, #1
 800459a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800459c:	2310      	movs	r3, #16
 800459e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80045a0:	2302      	movs	r3, #2
 80045a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80045a4:	2300      	movs	r3, #0
 80045a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80045a8:	2308      	movs	r3, #8
 80045aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80045ac:	23a8      	movs	r3, #168	; 0xa8
 80045ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80045b0:	2302      	movs	r3, #2
 80045b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80045b4:	2304      	movs	r3, #4
 80045b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045b8:	f107 0320 	add.w	r3, r7, #32
 80045bc:	4618      	mov	r0, r3
 80045be:	f004 f9fb 	bl	80089b8 <HAL_RCC_OscConfig>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d001      	beq.n	80045cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80045c8:	f000 fd04 	bl	8004fd4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045cc:	230f      	movs	r3, #15
 80045ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80045d0:	2302      	movs	r3, #2
 80045d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045d4:	2300      	movs	r3, #0
 80045d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80045d8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80045dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80045de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80045e4:	f107 030c 	add.w	r3, r7, #12
 80045e8:	2105      	movs	r1, #5
 80045ea:	4618      	mov	r0, r3
 80045ec:	f004 fc54 	bl	8008e98 <HAL_RCC_ClockConfig>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d001      	beq.n	80045fa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80045f6:	f000 fced 	bl	8004fd4 <Error_Handler>
  }
}
 80045fa:	bf00      	nop
 80045fc:	3750      	adds	r7, #80	; 0x50
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	40023800 	.word	0x40023800
 8004608:	40007000 	.word	0x40007000

0800460c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004612:	463b      	mov	r3, r7
 8004614:	2200      	movs	r2, #0
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	605a      	str	r2, [r3, #4]
 800461a:	609a      	str	r2, [r3, #8]
 800461c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800461e:	4b28      	ldr	r3, [pc, #160]	; (80046c0 <MX_ADC1_Init+0xb4>)
 8004620:	4a28      	ldr	r2, [pc, #160]	; (80046c4 <MX_ADC1_Init+0xb8>)
 8004622:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004624:	4b26      	ldr	r3, [pc, #152]	; (80046c0 <MX_ADC1_Init+0xb4>)
 8004626:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800462a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800462c:	4b24      	ldr	r3, [pc, #144]	; (80046c0 <MX_ADC1_Init+0xb4>)
 800462e:	2200      	movs	r2, #0
 8004630:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8004632:	4b23      	ldr	r3, [pc, #140]	; (80046c0 <MX_ADC1_Init+0xb4>)
 8004634:	2201      	movs	r2, #1
 8004636:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004638:	4b21      	ldr	r3, [pc, #132]	; (80046c0 <MX_ADC1_Init+0xb4>)
 800463a:	2201      	movs	r2, #1
 800463c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800463e:	4b20      	ldr	r3, [pc, #128]	; (80046c0 <MX_ADC1_Init+0xb4>)
 8004640:	2200      	movs	r2, #0
 8004642:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004646:	4b1e      	ldr	r3, [pc, #120]	; (80046c0 <MX_ADC1_Init+0xb4>)
 8004648:	2200      	movs	r2, #0
 800464a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800464c:	4b1c      	ldr	r3, [pc, #112]	; (80046c0 <MX_ADC1_Init+0xb4>)
 800464e:	4a1e      	ldr	r2, [pc, #120]	; (80046c8 <MX_ADC1_Init+0xbc>)
 8004650:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004652:	4b1b      	ldr	r3, [pc, #108]	; (80046c0 <MX_ADC1_Init+0xb4>)
 8004654:	2200      	movs	r2, #0
 8004656:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8004658:	4b19      	ldr	r3, [pc, #100]	; (80046c0 <MX_ADC1_Init+0xb4>)
 800465a:	2202      	movs	r2, #2
 800465c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800465e:	4b18      	ldr	r3, [pc, #96]	; (80046c0 <MX_ADC1_Init+0xb4>)
 8004660:	2201      	movs	r2, #1
 8004662:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004666:	4b16      	ldr	r3, [pc, #88]	; (80046c0 <MX_ADC1_Init+0xb4>)
 8004668:	2201      	movs	r2, #1
 800466a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800466c:	4814      	ldr	r0, [pc, #80]	; (80046c0 <MX_ADC1_Init+0xb4>)
 800466e:	f002 fc41 	bl	8006ef4 <HAL_ADC_Init>
 8004672:	4603      	mov	r3, r0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d001      	beq.n	800467c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8004678:	f000 fcac 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800467c:	230c      	movs	r3, #12
 800467e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004680:	2301      	movs	r3, #1
 8004682:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8004684:	2307      	movs	r3, #7
 8004686:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004688:	463b      	mov	r3, r7
 800468a:	4619      	mov	r1, r3
 800468c:	480c      	ldr	r0, [pc, #48]	; (80046c0 <MX_ADC1_Init+0xb4>)
 800468e:	f002 fd85 	bl	800719c <HAL_ADC_ConfigChannel>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d001      	beq.n	800469c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8004698:	f000 fc9c 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800469c:	230d      	movs	r3, #13
 800469e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80046a0:	2302      	movs	r3, #2
 80046a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80046a4:	463b      	mov	r3, r7
 80046a6:	4619      	mov	r1, r3
 80046a8:	4805      	ldr	r0, [pc, #20]	; (80046c0 <MX_ADC1_Init+0xb4>)
 80046aa:	f002 fd77 	bl	800719c <HAL_ADC_ConfigChannel>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d001      	beq.n	80046b8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80046b4:	f000 fc8e 	bl	8004fd4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80046b8:	bf00      	nop
 80046ba:	3710      	adds	r7, #16
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	2001ed9c 	.word	0x2001ed9c
 80046c4:	40012000 	.word	0x40012000
 80046c8:	0f000001 	.word	0x0f000001

080046cc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80046d2:	463b      	mov	r3, r7
 80046d4:	2200      	movs	r2, #0
 80046d6:	601a      	str	r2, [r3, #0]
 80046d8:	605a      	str	r2, [r3, #4]
 80046da:	609a      	str	r2, [r3, #8]
 80046dc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80046de:	4b6e      	ldr	r3, [pc, #440]	; (8004898 <MX_ADC2_Init+0x1cc>)
 80046e0:	4a6e      	ldr	r2, [pc, #440]	; (800489c <MX_ADC2_Init+0x1d0>)
 80046e2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80046e4:	4b6c      	ldr	r3, [pc, #432]	; (8004898 <MX_ADC2_Init+0x1cc>)
 80046e6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80046ea:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80046ec:	4b6a      	ldr	r3, [pc, #424]	; (8004898 <MX_ADC2_Init+0x1cc>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80046f2:	4b69      	ldr	r3, [pc, #420]	; (8004898 <MX_ADC2_Init+0x1cc>)
 80046f4:	2201      	movs	r2, #1
 80046f6:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80046f8:	4b67      	ldr	r3, [pc, #412]	; (8004898 <MX_ADC2_Init+0x1cc>)
 80046fa:	2201      	movs	r2, #1
 80046fc:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80046fe:	4b66      	ldr	r3, [pc, #408]	; (8004898 <MX_ADC2_Init+0x1cc>)
 8004700:	2200      	movs	r2, #0
 8004702:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004706:	4b64      	ldr	r3, [pc, #400]	; (8004898 <MX_ADC2_Init+0x1cc>)
 8004708:	2200      	movs	r2, #0
 800470a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800470c:	4b62      	ldr	r3, [pc, #392]	; (8004898 <MX_ADC2_Init+0x1cc>)
 800470e:	4a64      	ldr	r2, [pc, #400]	; (80048a0 <MX_ADC2_Init+0x1d4>)
 8004710:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004712:	4b61      	ldr	r3, [pc, #388]	; (8004898 <MX_ADC2_Init+0x1cc>)
 8004714:	2200      	movs	r2, #0
 8004716:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 12;
 8004718:	4b5f      	ldr	r3, [pc, #380]	; (8004898 <MX_ADC2_Init+0x1cc>)
 800471a:	220c      	movs	r2, #12
 800471c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800471e:	4b5e      	ldr	r3, [pc, #376]	; (8004898 <MX_ADC2_Init+0x1cc>)
 8004720:	2201      	movs	r2, #1
 8004722:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004726:	4b5c      	ldr	r3, [pc, #368]	; (8004898 <MX_ADC2_Init+0x1cc>)
 8004728:	2201      	movs	r2, #1
 800472a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800472c:	485a      	ldr	r0, [pc, #360]	; (8004898 <MX_ADC2_Init+0x1cc>)
 800472e:	f002 fbe1 	bl	8006ef4 <HAL_ADC_Init>
 8004732:	4603      	mov	r3, r0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d001      	beq.n	800473c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8004738:	f000 fc4c 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800473c:	2300      	movs	r3, #0
 800473e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004740:	2301      	movs	r3, #1
 8004742:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8004744:	2307      	movs	r3, #7
 8004746:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004748:	463b      	mov	r3, r7
 800474a:	4619      	mov	r1, r3
 800474c:	4852      	ldr	r0, [pc, #328]	; (8004898 <MX_ADC2_Init+0x1cc>)
 800474e:	f002 fd25 	bl	800719c <HAL_ADC_ConfigChannel>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8004758:	f000 fc3c 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800475c:	2301      	movs	r3, #1
 800475e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004760:	2302      	movs	r3, #2
 8004762:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004764:	463b      	mov	r3, r7
 8004766:	4619      	mov	r1, r3
 8004768:	484b      	ldr	r0, [pc, #300]	; (8004898 <MX_ADC2_Init+0x1cc>)
 800476a:	f002 fd17 	bl	800719c <HAL_ADC_ConfigChannel>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d001      	beq.n	8004778 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8004774:	f000 fc2e 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004778:	2302      	movs	r3, #2
 800477a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800477c:	2303      	movs	r3, #3
 800477e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004780:	463b      	mov	r3, r7
 8004782:	4619      	mov	r1, r3
 8004784:	4844      	ldr	r0, [pc, #272]	; (8004898 <MX_ADC2_Init+0x1cc>)
 8004786:	f002 fd09 	bl	800719c <HAL_ADC_ConfigChannel>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d001      	beq.n	8004794 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8004790:	f000 fc20 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004794:	2303      	movs	r3, #3
 8004796:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8004798:	2304      	movs	r3, #4
 800479a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800479c:	463b      	mov	r3, r7
 800479e:	4619      	mov	r1, r3
 80047a0:	483d      	ldr	r0, [pc, #244]	; (8004898 <MX_ADC2_Init+0x1cc>)
 80047a2:	f002 fcfb 	bl	800719c <HAL_ADC_ConfigChannel>
 80047a6:	4603      	mov	r3, r0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d001      	beq.n	80047b0 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 80047ac:	f000 fc12 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80047b0:	2304      	movs	r3, #4
 80047b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80047b4:	2305      	movs	r3, #5
 80047b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80047b8:	463b      	mov	r3, r7
 80047ba:	4619      	mov	r1, r3
 80047bc:	4836      	ldr	r0, [pc, #216]	; (8004898 <MX_ADC2_Init+0x1cc>)
 80047be:	f002 fced 	bl	800719c <HAL_ADC_ConfigChannel>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d001      	beq.n	80047cc <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 80047c8:	f000 fc04 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80047cc:	2305      	movs	r3, #5
 80047ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80047d0:	2306      	movs	r3, #6
 80047d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80047d4:	463b      	mov	r3, r7
 80047d6:	4619      	mov	r1, r3
 80047d8:	482f      	ldr	r0, [pc, #188]	; (8004898 <MX_ADC2_Init+0x1cc>)
 80047da:	f002 fcdf 	bl	800719c <HAL_ADC_ConfigChannel>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d001      	beq.n	80047e8 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 80047e4:	f000 fbf6 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80047e8:	2306      	movs	r3, #6
 80047ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80047ec:	2307      	movs	r3, #7
 80047ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80047f0:	463b      	mov	r3, r7
 80047f2:	4619      	mov	r1, r3
 80047f4:	4828      	ldr	r0, [pc, #160]	; (8004898 <MX_ADC2_Init+0x1cc>)
 80047f6:	f002 fcd1 	bl	800719c <HAL_ADC_ConfigChannel>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d001      	beq.n	8004804 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8004800:	f000 fbe8 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8004804:	2307      	movs	r3, #7
 8004806:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8004808:	2308      	movs	r3, #8
 800480a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800480c:	463b      	mov	r3, r7
 800480e:	4619      	mov	r1, r3
 8004810:	4821      	ldr	r0, [pc, #132]	; (8004898 <MX_ADC2_Init+0x1cc>)
 8004812:	f002 fcc3 	bl	800719c <HAL_ADC_ConfigChannel>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d001      	beq.n	8004820 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 800481c:	f000 fbda 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8004820:	2308      	movs	r3, #8
 8004822:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8004824:	2309      	movs	r3, #9
 8004826:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004828:	463b      	mov	r3, r7
 800482a:	4619      	mov	r1, r3
 800482c:	481a      	ldr	r0, [pc, #104]	; (8004898 <MX_ADC2_Init+0x1cc>)
 800482e:	f002 fcb5 	bl	800719c <HAL_ADC_ConfigChannel>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d001      	beq.n	800483c <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8004838:	f000 fbcc 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800483c:	2309      	movs	r3, #9
 800483e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8004840:	230a      	movs	r3, #10
 8004842:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004844:	463b      	mov	r3, r7
 8004846:	4619      	mov	r1, r3
 8004848:	4813      	ldr	r0, [pc, #76]	; (8004898 <MX_ADC2_Init+0x1cc>)
 800484a:	f002 fca7 	bl	800719c <HAL_ADC_ConfigChannel>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d001      	beq.n	8004858 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8004854:	f000 fbbe 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8004858:	230e      	movs	r3, #14
 800485a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 800485c:	230b      	movs	r3, #11
 800485e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004860:	463b      	mov	r3, r7
 8004862:	4619      	mov	r1, r3
 8004864:	480c      	ldr	r0, [pc, #48]	; (8004898 <MX_ADC2_Init+0x1cc>)
 8004866:	f002 fc99 	bl	800719c <HAL_ADC_ConfigChannel>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d001      	beq.n	8004874 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8004870:	f000 fbb0 	bl	8004fd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8004874:	230f      	movs	r3, #15
 8004876:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8004878:	230c      	movs	r3, #12
 800487a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800487c:	463b      	mov	r3, r7
 800487e:	4619      	mov	r1, r3
 8004880:	4805      	ldr	r0, [pc, #20]	; (8004898 <MX_ADC2_Init+0x1cc>)
 8004882:	f002 fc8b 	bl	800719c <HAL_ADC_ConfigChannel>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d001      	beq.n	8004890 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 800488c:	f000 fba2 	bl	8004fd4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004890:	bf00      	nop
 8004892:	3710      	adds	r7, #16
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}
 8004898:	2001ed4c 	.word	0x2001ed4c
 800489c:	40012100 	.word	0x40012100
 80048a0:	0f000001 	.word	0x0f000001

080048a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80048a8:	4b12      	ldr	r3, [pc, #72]	; (80048f4 <MX_I2C1_Init+0x50>)
 80048aa:	4a13      	ldr	r2, [pc, #76]	; (80048f8 <MX_I2C1_Init+0x54>)
 80048ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80048ae:	4b11      	ldr	r3, [pc, #68]	; (80048f4 <MX_I2C1_Init+0x50>)
 80048b0:	4a12      	ldr	r2, [pc, #72]	; (80048fc <MX_I2C1_Init+0x58>)
 80048b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80048b4:	4b0f      	ldr	r3, [pc, #60]	; (80048f4 <MX_I2C1_Init+0x50>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80048ba:	4b0e      	ldr	r3, [pc, #56]	; (80048f4 <MX_I2C1_Init+0x50>)
 80048bc:	2200      	movs	r2, #0
 80048be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80048c0:	4b0c      	ldr	r3, [pc, #48]	; (80048f4 <MX_I2C1_Init+0x50>)
 80048c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80048c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80048c8:	4b0a      	ldr	r3, [pc, #40]	; (80048f4 <MX_I2C1_Init+0x50>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80048ce:	4b09      	ldr	r3, [pc, #36]	; (80048f4 <MX_I2C1_Init+0x50>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80048d4:	4b07      	ldr	r3, [pc, #28]	; (80048f4 <MX_I2C1_Init+0x50>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80048da:	4b06      	ldr	r3, [pc, #24]	; (80048f4 <MX_I2C1_Init+0x50>)
 80048dc:	2200      	movs	r2, #0
 80048de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80048e0:	4804      	ldr	r0, [pc, #16]	; (80048f4 <MX_I2C1_Init+0x50>)
 80048e2:	f003 ff31 	bl	8008748 <HAL_I2C_Init>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d001      	beq.n	80048f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80048ec:	f000 fb72 	bl	8004fd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80048f0:	bf00      	nop
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	2001ee90 	.word	0x2001ee90
 80048f8:	40005400 	.word	0x40005400
 80048fc:	000186a0 	.word	0x000186a0

08004900 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8004904:	4b17      	ldr	r3, [pc, #92]	; (8004964 <MX_SPI3_Init+0x64>)
 8004906:	4a18      	ldr	r2, [pc, #96]	; (8004968 <MX_SPI3_Init+0x68>)
 8004908:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800490a:	4b16      	ldr	r3, [pc, #88]	; (8004964 <MX_SPI3_Init+0x64>)
 800490c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004910:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004912:	4b14      	ldr	r3, [pc, #80]	; (8004964 <MX_SPI3_Init+0x64>)
 8004914:	2200      	movs	r2, #0
 8004916:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004918:	4b12      	ldr	r3, [pc, #72]	; (8004964 <MX_SPI3_Init+0x64>)
 800491a:	2200      	movs	r2, #0
 800491c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800491e:	4b11      	ldr	r3, [pc, #68]	; (8004964 <MX_SPI3_Init+0x64>)
 8004920:	2200      	movs	r2, #0
 8004922:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004924:	4b0f      	ldr	r3, [pc, #60]	; (8004964 <MX_SPI3_Init+0x64>)
 8004926:	2200      	movs	r2, #0
 8004928:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800492a:	4b0e      	ldr	r3, [pc, #56]	; (8004964 <MX_SPI3_Init+0x64>)
 800492c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004930:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004932:	4b0c      	ldr	r3, [pc, #48]	; (8004964 <MX_SPI3_Init+0x64>)
 8004934:	2228      	movs	r2, #40	; 0x28
 8004936:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004938:	4b0a      	ldr	r3, [pc, #40]	; (8004964 <MX_SPI3_Init+0x64>)
 800493a:	2200      	movs	r2, #0
 800493c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800493e:	4b09      	ldr	r3, [pc, #36]	; (8004964 <MX_SPI3_Init+0x64>)
 8004940:	2200      	movs	r2, #0
 8004942:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004944:	4b07      	ldr	r3, [pc, #28]	; (8004964 <MX_SPI3_Init+0x64>)
 8004946:	2200      	movs	r2, #0
 8004948:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800494a:	4b06      	ldr	r3, [pc, #24]	; (8004964 <MX_SPI3_Init+0x64>)
 800494c:	220a      	movs	r2, #10
 800494e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004950:	4804      	ldr	r0, [pc, #16]	; (8004964 <MX_SPI3_Init+0x64>)
 8004952:	f004 fc6d 	bl	8009230 <HAL_SPI_Init>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d001      	beq.n	8004960 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800495c:	f000 fb3a 	bl	8004fd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004960:	bf00      	nop
 8004962:	bd80      	pop	{r7, pc}
 8004964:	2001eee8 	.word	0x2001eee8
 8004968:	40003c00 	.word	0x40003c00

0800496c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b092      	sub	sp, #72	; 0x48
 8004970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004972:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004976:	2200      	movs	r2, #0
 8004978:	601a      	str	r2, [r3, #0]
 800497a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800497c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004980:	2200      	movs	r2, #0
 8004982:	601a      	str	r2, [r3, #0]
 8004984:	605a      	str	r2, [r3, #4]
 8004986:	609a      	str	r2, [r3, #8]
 8004988:	60da      	str	r2, [r3, #12]
 800498a:	611a      	str	r2, [r3, #16]
 800498c:	615a      	str	r2, [r3, #20]
 800498e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004990:	1d3b      	adds	r3, r7, #4
 8004992:	2220      	movs	r2, #32
 8004994:	2100      	movs	r1, #0
 8004996:	4618      	mov	r0, r3
 8004998:	f007 fadb 	bl	800bf52 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800499c:	4b32      	ldr	r3, [pc, #200]	; (8004a68 <MX_TIM1_Init+0xfc>)
 800499e:	4a33      	ldr	r2, [pc, #204]	; (8004a6c <MX_TIM1_Init+0x100>)
 80049a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80049a2:	4b31      	ldr	r3, [pc, #196]	; (8004a68 <MX_TIM1_Init+0xfc>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049a8:	4b2f      	ldr	r3, [pc, #188]	; (8004a68 <MX_TIM1_Init+0xfc>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 839;
 80049ae:	4b2e      	ldr	r3, [pc, #184]	; (8004a68 <MX_TIM1_Init+0xfc>)
 80049b0:	f240 3247 	movw	r2, #839	; 0x347
 80049b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049b6:	4b2c      	ldr	r3, [pc, #176]	; (8004a68 <MX_TIM1_Init+0xfc>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80049bc:	4b2a      	ldr	r3, [pc, #168]	; (8004a68 <MX_TIM1_Init+0xfc>)
 80049be:	2200      	movs	r2, #0
 80049c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049c2:	4b29      	ldr	r3, [pc, #164]	; (8004a68 <MX_TIM1_Init+0xfc>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80049c8:	4827      	ldr	r0, [pc, #156]	; (8004a68 <MX_TIM1_Init+0xfc>)
 80049ca:	f005 f9d4 	bl	8009d76 <HAL_TIM_PWM_Init>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d001      	beq.n	80049d8 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80049d4:	f000 fafe 	bl	8004fd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80049d8:	2300      	movs	r3, #0
 80049da:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049dc:	2300      	movs	r3, #0
 80049de:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80049e0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80049e4:	4619      	mov	r1, r3
 80049e6:	4820      	ldr	r0, [pc, #128]	; (8004a68 <MX_TIM1_Init+0xfc>)
 80049e8:	f005 ff64 	bl	800a8b4 <HAL_TIMEx_MasterConfigSynchronization>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d001      	beq.n	80049f6 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80049f2:	f000 faef 	bl	8004fd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80049f6:	2360      	movs	r3, #96	; 0x60
 80049f8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80049fa:	2300      	movs	r3, #0
 80049fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80049fe:	2300      	movs	r3, #0
 8004a00:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a02:	2300      	movs	r3, #0
 8004a04:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004a06:	2300      	movs	r3, #0
 8004a08:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004a0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a12:	220c      	movs	r2, #12
 8004a14:	4619      	mov	r1, r3
 8004a16:	4814      	ldr	r0, [pc, #80]	; (8004a68 <MX_TIM1_Init+0xfc>)
 8004a18:	f005 fbe8 	bl	800a1ec <HAL_TIM_PWM_ConfigChannel>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 8004a22:	f000 fad7 	bl	8004fd4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004a26:	2300      	movs	r3, #0
 8004a28:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004a32:	2300      	movs	r3, #0
 8004a34:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004a36:	2300      	movs	r3, #0
 8004a38:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004a3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004a3e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004a40:	2300      	movs	r3, #0
 8004a42:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004a44:	1d3b      	adds	r3, r7, #4
 8004a46:	4619      	mov	r1, r3
 8004a48:	4807      	ldr	r0, [pc, #28]	; (8004a68 <MX_TIM1_Init+0xfc>)
 8004a4a:	f005 ffaf 	bl	800a9ac <HAL_TIMEx_ConfigBreakDeadTime>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d001      	beq.n	8004a58 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8004a54:	f000 fabe 	bl	8004fd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004a58:	4803      	ldr	r0, [pc, #12]	; (8004a68 <MX_TIM1_Init+0xfc>)
 8004a5a:	f001 ffab 	bl	80069b4 <HAL_TIM_MspPostInit>

}
 8004a5e:	bf00      	nop
 8004a60:	3748      	adds	r7, #72	; 0x48
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	2001f020 	.word	0x2001f020
 8004a6c:	40010000 	.word	0x40010000

08004a70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b08c      	sub	sp, #48	; 0x30
 8004a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004a76:	f107 030c 	add.w	r3, r7, #12
 8004a7a:	2224      	movs	r2, #36	; 0x24
 8004a7c:	2100      	movs	r1, #0
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f007 fa67 	bl	800bf52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a84:	1d3b      	adds	r3, r7, #4
 8004a86:	2200      	movs	r2, #0
 8004a88:	601a      	str	r2, [r3, #0]
 8004a8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004a8c:	4b20      	ldr	r3, [pc, #128]	; (8004b10 <MX_TIM3_Init+0xa0>)
 8004a8e:	4a21      	ldr	r2, [pc, #132]	; (8004b14 <MX_TIM3_Init+0xa4>)
 8004a90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004a92:	4b1f      	ldr	r3, [pc, #124]	; (8004b10 <MX_TIM3_Init+0xa0>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a98:	4b1d      	ldr	r3, [pc, #116]	; (8004b10 <MX_TIM3_Init+0xa0>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004a9e:	4b1c      	ldr	r3, [pc, #112]	; (8004b10 <MX_TIM3_Init+0xa0>)
 8004aa0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004aa4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004aa6:	4b1a      	ldr	r3, [pc, #104]	; (8004b10 <MX_TIM3_Init+0xa0>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004aac:	4b18      	ldr	r3, [pc, #96]	; (8004b10 <MX_TIM3_Init+0xa0>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004aba:	2301      	movs	r3, #1
 8004abc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004aca:	2301      	movs	r3, #1
 8004acc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004ad6:	f107 030c 	add.w	r3, r7, #12
 8004ada:	4619      	mov	r1, r3
 8004adc:	480c      	ldr	r0, [pc, #48]	; (8004b10 <MX_TIM3_Init+0xa0>)
 8004ade:	f005 f9b3 	bl	8009e48 <HAL_TIM_Encoder_Init>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d001      	beq.n	8004aec <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8004ae8:	f000 fa74 	bl	8004fd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004aec:	2300      	movs	r3, #0
 8004aee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004af0:	2300      	movs	r3, #0
 8004af2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004af4:	1d3b      	adds	r3, r7, #4
 8004af6:	4619      	mov	r1, r3
 8004af8:	4805      	ldr	r0, [pc, #20]	; (8004b10 <MX_TIM3_Init+0xa0>)
 8004afa:	f005 fedb 	bl	800a8b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d001      	beq.n	8004b08 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8004b04:	f000 fa66 	bl	8004fd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004b08:	bf00      	nop
 8004b0a:	3730      	adds	r7, #48	; 0x30
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	2001ecf4 	.word	0x2001ecf4
 8004b14:	40000400 	.word	0x40000400

08004b18 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b08c      	sub	sp, #48	; 0x30
 8004b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004b1e:	f107 030c 	add.w	r3, r7, #12
 8004b22:	2224      	movs	r2, #36	; 0x24
 8004b24:	2100      	movs	r1, #0
 8004b26:	4618      	mov	r0, r3
 8004b28:	f007 fa13 	bl	800bf52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b2c:	1d3b      	adds	r3, r7, #4
 8004b2e:	2200      	movs	r2, #0
 8004b30:	601a      	str	r2, [r3, #0]
 8004b32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004b34:	4b20      	ldr	r3, [pc, #128]	; (8004bb8 <MX_TIM4_Init+0xa0>)
 8004b36:	4a21      	ldr	r2, [pc, #132]	; (8004bbc <MX_TIM4_Init+0xa4>)
 8004b38:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004b3a:	4b1f      	ldr	r3, [pc, #124]	; (8004bb8 <MX_TIM4_Init+0xa0>)
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b40:	4b1d      	ldr	r3, [pc, #116]	; (8004bb8 <MX_TIM4_Init+0xa0>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004b46:	4b1c      	ldr	r3, [pc, #112]	; (8004bb8 <MX_TIM4_Init+0xa0>)
 8004b48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b4c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b4e:	4b1a      	ldr	r3, [pc, #104]	; (8004bb8 <MX_TIM4_Init+0xa0>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b54:	4b18      	ldr	r3, [pc, #96]	; (8004bb8 <MX_TIM4_Init+0xa0>)
 8004b56:	2200      	movs	r2, #0
 8004b58:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004b62:	2301      	movs	r3, #1
 8004b64:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004b66:	2300      	movs	r3, #0
 8004b68:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004b72:	2301      	movs	r3, #1
 8004b74:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004b76:	2300      	movs	r3, #0
 8004b78:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004b7e:	f107 030c 	add.w	r3, r7, #12
 8004b82:	4619      	mov	r1, r3
 8004b84:	480c      	ldr	r0, [pc, #48]	; (8004bb8 <MX_TIM4_Init+0xa0>)
 8004b86:	f005 f95f 	bl	8009e48 <HAL_TIM_Encoder_Init>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d001      	beq.n	8004b94 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8004b90:	f000 fa20 	bl	8004fd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b94:	2300      	movs	r3, #0
 8004b96:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004b9c:	1d3b      	adds	r3, r7, #4
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	4805      	ldr	r0, [pc, #20]	; (8004bb8 <MX_TIM4_Init+0xa0>)
 8004ba2:	f005 fe87 	bl	800a8b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d001      	beq.n	8004bb0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8004bac:	f000 fa12 	bl	8004fd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004bb0:	bf00      	nop
 8004bb2:	3730      	adds	r7, #48	; 0x30
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	2001ecb4 	.word	0x2001ecb4
 8004bbc:	40000800 	.word	0x40000800

08004bc0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bc6:	463b      	mov	r3, r7
 8004bc8:	2200      	movs	r2, #0
 8004bca:	601a      	str	r2, [r3, #0]
 8004bcc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004bce:	4b15      	ldr	r3, [pc, #84]	; (8004c24 <MX_TIM6_Init+0x64>)
 8004bd0:	4a15      	ldr	r2, [pc, #84]	; (8004c28 <MX_TIM6_Init+0x68>)
 8004bd2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8004bd4:	4b13      	ldr	r3, [pc, #76]	; (8004c24 <MX_TIM6_Init+0x64>)
 8004bd6:	2253      	movs	r2, #83	; 0x53
 8004bd8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bda:	4b12      	ldr	r3, [pc, #72]	; (8004c24 <MX_TIM6_Init+0x64>)
 8004bdc:	2200      	movs	r2, #0
 8004bde:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8004be0:	4b10      	ldr	r3, [pc, #64]	; (8004c24 <MX_TIM6_Init+0x64>)
 8004be2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004be6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004be8:	4b0e      	ldr	r3, [pc, #56]	; (8004c24 <MX_TIM6_Init+0x64>)
 8004bea:	2200      	movs	r2, #0
 8004bec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004bee:	480d      	ldr	r0, [pc, #52]	; (8004c24 <MX_TIM6_Init+0x64>)
 8004bf0:	f005 f872 	bl	8009cd8 <HAL_TIM_Base_Init>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d001      	beq.n	8004bfe <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004bfa:	f000 f9eb 	bl	8004fd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c02:	2300      	movs	r3, #0
 8004c04:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004c06:	463b      	mov	r3, r7
 8004c08:	4619      	mov	r1, r3
 8004c0a:	4806      	ldr	r0, [pc, #24]	; (8004c24 <MX_TIM6_Init+0x64>)
 8004c0c:	f005 fe52 	bl	800a8b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d001      	beq.n	8004c1a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004c16:	f000 f9dd 	bl	8004fd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004c1a:	bf00      	nop
 8004c1c:	3708      	adds	r7, #8
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	2001efe0 	.word	0x2001efe0
 8004c28:	40001000 	.word	0x40001000

08004c2c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c32:	463b      	mov	r3, r7
 8004c34:	2200      	movs	r2, #0
 8004c36:	601a      	str	r2, [r3, #0]
 8004c38:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004c3a:	4b14      	ldr	r3, [pc, #80]	; (8004c8c <MX_TIM7_Init+0x60>)
 8004c3c:	4a14      	ldr	r2, [pc, #80]	; (8004c90 <MX_TIM7_Init+0x64>)
 8004c3e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8004c40:	4b12      	ldr	r3, [pc, #72]	; (8004c8c <MX_TIM7_Init+0x60>)
 8004c42:	2253      	movs	r2, #83	; 0x53
 8004c44:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c46:	4b11      	ldr	r3, [pc, #68]	; (8004c8c <MX_TIM7_Init+0x60>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 8004c4c:	4b0f      	ldr	r3, [pc, #60]	; (8004c8c <MX_TIM7_Init+0x60>)
 8004c4e:	2263      	movs	r2, #99	; 0x63
 8004c50:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c52:	4b0e      	ldr	r3, [pc, #56]	; (8004c8c <MX_TIM7_Init+0x60>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004c58:	480c      	ldr	r0, [pc, #48]	; (8004c8c <MX_TIM7_Init+0x60>)
 8004c5a:	f005 f83d 	bl	8009cd8 <HAL_TIM_Base_Init>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d001      	beq.n	8004c68 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8004c64:	f000 f9b6 	bl	8004fd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004c70:	463b      	mov	r3, r7
 8004c72:	4619      	mov	r1, r3
 8004c74:	4805      	ldr	r0, [pc, #20]	; (8004c8c <MX_TIM7_Init+0x60>)
 8004c76:	f005 fe1d 	bl	800a8b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d001      	beq.n	8004c84 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8004c80:	f000 f9a8 	bl	8004fd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004c84:	bf00      	nop
 8004c86:	3708      	adds	r7, #8
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	2001f0c8 	.word	0x2001f0c8
 8004c90:	40001400 	.word	0x40001400

08004c94 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b092      	sub	sp, #72	; 0x48
 8004c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c9a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	601a      	str	r2, [r3, #0]
 8004ca2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004ca4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ca8:	2200      	movs	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]
 8004cac:	605a      	str	r2, [r3, #4]
 8004cae:	609a      	str	r2, [r3, #8]
 8004cb0:	60da      	str	r2, [r3, #12]
 8004cb2:	611a      	str	r2, [r3, #16]
 8004cb4:	615a      	str	r2, [r3, #20]
 8004cb6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004cb8:	1d3b      	adds	r3, r7, #4
 8004cba:	2220      	movs	r2, #32
 8004cbc:	2100      	movs	r1, #0
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f007 f947 	bl	800bf52 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004cc4:	4b39      	ldr	r3, [pc, #228]	; (8004dac <MX_TIM8_Init+0x118>)
 8004cc6:	4a3a      	ldr	r2, [pc, #232]	; (8004db0 <MX_TIM8_Init+0x11c>)
 8004cc8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 3;
 8004cca:	4b38      	ldr	r3, [pc, #224]	; (8004dac <MX_TIM8_Init+0x118>)
 8004ccc:	2203      	movs	r2, #3
 8004cce:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cd0:	4b36      	ldr	r3, [pc, #216]	; (8004dac <MX_TIM8_Init+0x118>)
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1679;
 8004cd6:	4b35      	ldr	r3, [pc, #212]	; (8004dac <MX_TIM8_Init+0x118>)
 8004cd8:	f240 628f 	movw	r2, #1679	; 0x68f
 8004cdc:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cde:	4b33      	ldr	r3, [pc, #204]	; (8004dac <MX_TIM8_Init+0x118>)
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004ce4:	4b31      	ldr	r3, [pc, #196]	; (8004dac <MX_TIM8_Init+0x118>)
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004cea:	4b30      	ldr	r3, [pc, #192]	; (8004dac <MX_TIM8_Init+0x118>)
 8004cec:	2200      	movs	r2, #0
 8004cee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8004cf0:	482e      	ldr	r0, [pc, #184]	; (8004dac <MX_TIM8_Init+0x118>)
 8004cf2:	f005 f840 	bl	8009d76 <HAL_TIM_PWM_Init>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d001      	beq.n	8004d00 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8004cfc:	f000 f96a 	bl	8004fd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d00:	2300      	movs	r3, #0
 8004d02:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d04:	2300      	movs	r3, #0
 8004d06:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004d08:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	4827      	ldr	r0, [pc, #156]	; (8004dac <MX_TIM8_Init+0x118>)
 8004d10:	f005 fdd0 	bl	800a8b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8004d1a:	f000 f95b 	bl	8004fd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d1e:	2360      	movs	r3, #96	; 0x60
 8004d20:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004d22:	2300      	movs	r3, #0
 8004d24:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d26:	2300      	movs	r3, #0
 8004d28:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004d32:	2300      	movs	r3, #0
 8004d34:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004d36:	2300      	movs	r3, #0
 8004d38:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004d3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d3e:	2200      	movs	r2, #0
 8004d40:	4619      	mov	r1, r3
 8004d42:	481a      	ldr	r0, [pc, #104]	; (8004dac <MX_TIM8_Init+0x118>)
 8004d44:	f005 fa52 	bl	800a1ec <HAL_TIM_PWM_ConfigChannel>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d001      	beq.n	8004d52 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8004d4e:	f000 f941 	bl	8004fd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004d52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d56:	2208      	movs	r2, #8
 8004d58:	4619      	mov	r1, r3
 8004d5a:	4814      	ldr	r0, [pc, #80]	; (8004dac <MX_TIM8_Init+0x118>)
 8004d5c:	f005 fa46 	bl	800a1ec <HAL_TIM_PWM_ConfigChannel>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8004d66:	f000 f935 	bl	8004fd4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004d72:	2300      	movs	r3, #0
 8004d74:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004d76:	2300      	movs	r3, #0
 8004d78:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004d7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d82:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004d84:	2300      	movs	r3, #0
 8004d86:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8004d88:	1d3b      	adds	r3, r7, #4
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	4807      	ldr	r0, [pc, #28]	; (8004dac <MX_TIM8_Init+0x118>)
 8004d8e:	f005 fe0d 	bl	800a9ac <HAL_TIMEx_ConfigBreakDeadTime>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d001      	beq.n	8004d9c <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8004d98:	f000 f91c 	bl	8004fd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8004d9c:	4803      	ldr	r0, [pc, #12]	; (8004dac <MX_TIM8_Init+0x118>)
 8004d9e:	f001 fe09 	bl	80069b4 <HAL_TIM_MspPostInit>

}
 8004da2:	bf00      	nop
 8004da4:	3748      	adds	r7, #72	; 0x48
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	2001ee48 	.word	0x2001ee48
 8004db0:	40010400 	.word	0x40010400

08004db4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004db8:	4b11      	ldr	r3, [pc, #68]	; (8004e00 <MX_USART1_UART_Init+0x4c>)
 8004dba:	4a12      	ldr	r2, [pc, #72]	; (8004e04 <MX_USART1_UART_Init+0x50>)
 8004dbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004dbe:	4b10      	ldr	r3, [pc, #64]	; (8004e00 <MX_USART1_UART_Init+0x4c>)
 8004dc0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004dc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004dc6:	4b0e      	ldr	r3, [pc, #56]	; (8004e00 <MX_USART1_UART_Init+0x4c>)
 8004dc8:	2200      	movs	r2, #0
 8004dca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004dcc:	4b0c      	ldr	r3, [pc, #48]	; (8004e00 <MX_USART1_UART_Init+0x4c>)
 8004dce:	2200      	movs	r2, #0
 8004dd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004dd2:	4b0b      	ldr	r3, [pc, #44]	; (8004e00 <MX_USART1_UART_Init+0x4c>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004dd8:	4b09      	ldr	r3, [pc, #36]	; (8004e00 <MX_USART1_UART_Init+0x4c>)
 8004dda:	220c      	movs	r2, #12
 8004ddc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004dde:	4b08      	ldr	r3, [pc, #32]	; (8004e00 <MX_USART1_UART_Init+0x4c>)
 8004de0:	2200      	movs	r2, #0
 8004de2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004de4:	4b06      	ldr	r3, [pc, #24]	; (8004e00 <MX_USART1_UART_Init+0x4c>)
 8004de6:	2200      	movs	r2, #0
 8004de8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004dea:	4805      	ldr	r0, [pc, #20]	; (8004e00 <MX_USART1_UART_Init+0x4c>)
 8004dec:	f005 fe44 	bl	800aa78 <HAL_UART_Init>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d001      	beq.n	8004dfa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004df6:	f000 f8ed 	bl	8004fd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004dfa:	bf00      	nop
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	2001ef40 	.word	0x2001ef40
 8004e04:	40011000 	.word	0x40011000

08004e08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004e0e:	2300      	movs	r3, #0
 8004e10:	607b      	str	r3, [r7, #4]
 8004e12:	4b10      	ldr	r3, [pc, #64]	; (8004e54 <MX_DMA_Init+0x4c>)
 8004e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e16:	4a0f      	ldr	r2, [pc, #60]	; (8004e54 <MX_DMA_Init+0x4c>)
 8004e18:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8004e1e:	4b0d      	ldr	r3, [pc, #52]	; (8004e54 <MX_DMA_Init+0x4c>)
 8004e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e26:	607b      	str	r3, [r7, #4]
 8004e28:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	2100      	movs	r1, #0
 8004e2e:	2038      	movs	r0, #56	; 0x38
 8004e30:	f002 fd2f 	bl	8007892 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004e34:	2038      	movs	r0, #56	; 0x38
 8004e36:	f002 fd48 	bl	80078ca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	203a      	movs	r0, #58	; 0x3a
 8004e40:	f002 fd27 	bl	8007892 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004e44:	203a      	movs	r0, #58	; 0x3a
 8004e46:	f002 fd40 	bl	80078ca <HAL_NVIC_EnableIRQ>

}
 8004e4a:	bf00      	nop
 8004e4c:	3708      	adds	r7, #8
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	40023800 	.word	0x40023800

08004e58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08a      	sub	sp, #40	; 0x28
 8004e5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e5e:	f107 0314 	add.w	r3, r7, #20
 8004e62:	2200      	movs	r2, #0
 8004e64:	601a      	str	r2, [r3, #0]
 8004e66:	605a      	str	r2, [r3, #4]
 8004e68:	609a      	str	r2, [r3, #8]
 8004e6a:	60da      	str	r2, [r3, #12]
 8004e6c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e6e:	2300      	movs	r3, #0
 8004e70:	613b      	str	r3, [r7, #16]
 8004e72:	4b53      	ldr	r3, [pc, #332]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e76:	4a52      	ldr	r2, [pc, #328]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004e78:	f043 0304 	orr.w	r3, r3, #4
 8004e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8004e7e:	4b50      	ldr	r3, [pc, #320]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e82:	f003 0304 	and.w	r3, r3, #4
 8004e86:	613b      	str	r3, [r7, #16]
 8004e88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	60fb      	str	r3, [r7, #12]
 8004e8e:	4b4c      	ldr	r3, [pc, #304]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e92:	4a4b      	ldr	r2, [pc, #300]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004e94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e98:	6313      	str	r3, [r2, #48]	; 0x30
 8004e9a:	4b49      	ldr	r3, [pc, #292]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ea2:	60fb      	str	r3, [r7, #12]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	60bb      	str	r3, [r7, #8]
 8004eaa:	4b45      	ldr	r3, [pc, #276]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eae:	4a44      	ldr	r2, [pc, #272]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004eb0:	f043 0301 	orr.w	r3, r3, #1
 8004eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8004eb6:	4b42      	ldr	r3, [pc, #264]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	60bb      	str	r3, [r7, #8]
 8004ec0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	607b      	str	r3, [r7, #4]
 8004ec6:	4b3e      	ldr	r3, [pc, #248]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eca:	4a3d      	ldr	r2, [pc, #244]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004ecc:	f043 0302 	orr.w	r3, r3, #2
 8004ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ed2:	4b3b      	ldr	r3, [pc, #236]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed6:	f003 0302 	and.w	r3, r3, #2
 8004eda:	607b      	str	r3, [r7, #4]
 8004edc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ede:	2300      	movs	r3, #0
 8004ee0:	603b      	str	r3, [r7, #0]
 8004ee2:	4b37      	ldr	r3, [pc, #220]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee6:	4a36      	ldr	r2, [pc, #216]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004ee8:	f043 0308 	orr.w	r3, r3, #8
 8004eec:	6313      	str	r3, [r2, #48]	; 0x30
 8004eee:	4b34      	ldr	r3, [pc, #208]	; (8004fc0 <MX_GPIO_Init+0x168>)
 8004ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef2:	f003 0308 	and.w	r3, r3, #8
 8004ef6:	603b      	str	r3, [r7, #0]
 8004ef8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_7
 8004efa:	2200      	movs	r2, #0
 8004efc:	f24e 2180 	movw	r1, #57984	; 0xe280
 8004f00:	4830      	ldr	r0, [pc, #192]	; (8004fc4 <MX_GPIO_Init+0x16c>)
 8004f02:	f003 fc07 	bl	8008714 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8004f06:	2200      	movs	r2, #0
 8004f08:	f44f 41f8 	mov.w	r1, #31744	; 0x7c00
 8004f0c:	482e      	ldr	r0, [pc, #184]	; (8004fc8 <MX_GPIO_Init+0x170>)
 8004f0e:	f003 fc01 	bl	8008714 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8004f12:	2200      	movs	r2, #0
 8004f14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f18:	482c      	ldr	r0, [pc, #176]	; (8004fcc <MX_GPIO_Init+0x174>)
 8004f1a:	f003 fbfb 	bl	8008714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8004f1e:	2200      	movs	r2, #0
 8004f20:	2104      	movs	r1, #4
 8004f22:	482b      	ldr	r0, [pc, #172]	; (8004fd0 <MX_GPIO_Init+0x178>)
 8004f24:	f003 fbf6 	bl	8008714 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC7
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_7
 8004f28:	f24e 2380 	movw	r3, #57984	; 0xe280
 8004f2c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f32:	2300      	movs	r3, #0
 8004f34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f36:	2300      	movs	r3, #0
 8004f38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f3a:	f107 0314 	add.w	r3, r7, #20
 8004f3e:	4619      	mov	r1, r3
 8004f40:	4820      	ldr	r0, [pc, #128]	; (8004fc4 <MX_GPIO_Init+0x16c>)
 8004f42:	f003 fa35 	bl	80083b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8004f46:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8004f4a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f50:	2300      	movs	r3, #0
 8004f52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f54:	2300      	movs	r3, #0
 8004f56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f58:	f107 0314 	add.w	r3, r7, #20
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	481a      	ldr	r0, [pc, #104]	; (8004fc8 <MX_GPIO_Init+0x170>)
 8004f60:	f003 fa26 	bl	80083b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8004f64:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8004f68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f72:	f107 0314 	add.w	r3, r7, #20
 8004f76:	4619      	mov	r1, r3
 8004f78:	4814      	ldr	r0, [pc, #80]	; (8004fcc <MX_GPIO_Init+0x174>)
 8004f7a:	f003 fa19 	bl	80083b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004f7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f84:	2301      	movs	r3, #1
 8004f86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f90:	f107 0314 	add.w	r3, r7, #20
 8004f94:	4619      	mov	r1, r3
 8004f96:	480d      	ldr	r0, [pc, #52]	; (8004fcc <MX_GPIO_Init+0x174>)
 8004f98:	f003 fa0a 	bl	80083b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004f9c:	2304      	movs	r3, #4
 8004f9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004fac:	f107 0314 	add.w	r3, r7, #20
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	4807      	ldr	r0, [pc, #28]	; (8004fd0 <MX_GPIO_Init+0x178>)
 8004fb4:	f003 f9fc 	bl	80083b0 <HAL_GPIO_Init>

}
 8004fb8:	bf00      	nop
 8004fba:	3728      	adds	r7, #40	; 0x28
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}
 8004fc0:	40023800 	.word	0x40023800
 8004fc4:	40020800 	.word	0x40020800
 8004fc8:	40020400 	.word	0x40020400
 8004fcc:	40020000 	.word	0x40020000
 8004fd0:	40020c00 	.word	0x40020c00

08004fd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004fd8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004fda:	e7fe      	b.n	8004fda <Error_Handler+0x6>

08004fdc <initMotor>:
int16_t rotation_l = 0;
int16_t rotation_r = 0;
int16_t mon_rev_l, mon_rev_r;

void initMotor(void)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); //PWM start
 8004fe0:	2100      	movs	r1, #0
 8004fe2:	4808      	ldr	r0, [pc, #32]	; (8005004 <initMotor+0x28>)
 8004fe4:	f004 fef2 	bl	8009dcc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3); //PWM start
 8004fe8:	2108      	movs	r1, #8
 8004fea:	4806      	ldr	r0, [pc, #24]	; (8005004 <initMotor+0x28>)
 8004fec:	f004 feee 	bl	8009dcc <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8004ff0:	210c      	movs	r1, #12
 8004ff2:	4805      	ldr	r0, [pc, #20]	; (8005008 <initMotor+0x2c>)
 8004ff4:	f004 feea 	bl	8009dcc <HAL_TIM_PWM_Start>

	HAL_Delay(100);
 8004ff8:	2064      	movs	r0, #100	; 0x64
 8004ffa:	f001 ff59 	bl	8006eb0 <HAL_Delay>
}
 8004ffe:	bf00      	nop
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	2001ee48 	.word	0x2001ee48
 8005008:	2001f020 	.word	0x2001f020

0800500c <motorCtrlFlip>:

void motorCtrlFlip(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
	int16_t motor_pwm_l, motor_pwm_r;

	if(motor_l >= 0){
 8005012:	4b2a      	ldr	r3, [pc, #168]	; (80050bc <motorCtrlFlip+0xb0>)
 8005014:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005018:	2b00      	cmp	r3, #0
 800501a:	db0d      	blt.n	8005038 <motorCtrlFlip+0x2c>
		motor_pwm_l = motor_l;
 800501c:	4b27      	ldr	r3, [pc, #156]	; (80050bc <motorCtrlFlip+0xb0>)
 800501e:	881b      	ldrh	r3, [r3, #0]
 8005020:	80fb      	strh	r3, [r7, #6]
		// motor1
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, motor_pwm_l);
 8005022:	4b27      	ldr	r3, [pc, #156]	; (80050c0 <motorCtrlFlip+0xb4>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800502a:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800502c:	2200      	movs	r2, #0
 800502e:	2180      	movs	r1, #128	; 0x80
 8005030:	4824      	ldr	r0, [pc, #144]	; (80050c4 <motorCtrlFlip+0xb8>)
 8005032:	f003 fb6f 	bl	8008714 <HAL_GPIO_WritePin>
 8005036:	e010      	b.n	800505a <motorCtrlFlip+0x4e>
	}
	else{
		motor_pwm_l = motor_l * (-1);
 8005038:	4b20      	ldr	r3, [pc, #128]	; (80050bc <motorCtrlFlip+0xb0>)
 800503a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800503e:	b29b      	uxth	r3, r3
 8005040:	425b      	negs	r3, r3
 8005042:	b29b      	uxth	r3, r3
 8005044:	80fb      	strh	r3, [r7, #6]
		// motor1
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, motor_pwm_l);
 8005046:	4b1e      	ldr	r3, [pc, #120]	; (80050c0 <motorCtrlFlip+0xb4>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800504e:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8005050:	2201      	movs	r2, #1
 8005052:	2180      	movs	r1, #128	; 0x80
 8005054:	481b      	ldr	r0, [pc, #108]	; (80050c4 <motorCtrlFlip+0xb8>)
 8005056:	f003 fb5d 	bl	8008714 <HAL_GPIO_WritePin>
	}

	if(motor_r >= 0){
 800505a:	4b1b      	ldr	r3, [pc, #108]	; (80050c8 <motorCtrlFlip+0xbc>)
 800505c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005060:	2b00      	cmp	r3, #0
 8005062:	db0e      	blt.n	8005082 <motorCtrlFlip+0x76>
		motor_pwm_r = motor_r;
 8005064:	4b18      	ldr	r3, [pc, #96]	; (80050c8 <motorCtrlFlip+0xbc>)
 8005066:	881b      	ldrh	r3, [r3, #0]
 8005068:	80bb      	strh	r3, [r7, #4]
		// motor2
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, motor_pwm_r);
 800506a:	4b15      	ldr	r3, [pc, #84]	; (80050c0 <motorCtrlFlip+0xb4>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005072:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8005074:	2200      	movs	r2, #0
 8005076:	f44f 7100 	mov.w	r1, #512	; 0x200
 800507a:	4812      	ldr	r0, [pc, #72]	; (80050c4 <motorCtrlFlip+0xb8>)
 800507c:	f003 fb4a 	bl	8008714 <HAL_GPIO_WritePin>
 8005080:	e011      	b.n	80050a6 <motorCtrlFlip+0x9a>
	}
	else{
		motor_pwm_r = motor_r * (-1);
 8005082:	4b11      	ldr	r3, [pc, #68]	; (80050c8 <motorCtrlFlip+0xbc>)
 8005084:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005088:	b29b      	uxth	r3, r3
 800508a:	425b      	negs	r3, r3
 800508c:	b29b      	uxth	r3, r3
 800508e:	80bb      	strh	r3, [r7, #4]
		//motor2
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, motor_pwm_r);
 8005090:	4b0b      	ldr	r3, [pc, #44]	; (80050c0 <motorCtrlFlip+0xb4>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005098:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800509a:	2201      	movs	r2, #1
 800509c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80050a0:	4808      	ldr	r0, [pc, #32]	; (80050c4 <motorCtrlFlip+0xb8>)
 80050a2:	f003 fb37 	bl	8008714 <HAL_GPIO_WritePin>
	}
	mon_rev_l = motor_pwm_l;
 80050a6:	4a09      	ldr	r2, [pc, #36]	; (80050cc <motorCtrlFlip+0xc0>)
 80050a8:	88fb      	ldrh	r3, [r7, #6]
 80050aa:	8013      	strh	r3, [r2, #0]
	mon_rev_r = motor_pwm_r;
 80050ac:	4a08      	ldr	r2, [pc, #32]	; (80050d0 <motorCtrlFlip+0xc4>)
 80050ae:	88bb      	ldrh	r3, [r7, #4]
 80050b0:	8013      	strh	r3, [r2, #0]
}
 80050b2:	bf00      	nop
 80050b4:	3708      	adds	r7, #8
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	2001bcc0 	.word	0x2001bcc0
 80050c0:	2001ee48 	.word	0x2001ee48
 80050c4:	40020800 	.word	0x40020800
 80050c8:	2001bcc2 	.word	0x2001bcc2
 80050cc:	2001f10c 	.word	0x2001f10c
 80050d0:	2001f10a 	.word	0x2001f10a

080050d4 <suctionmotorCtrlFlip>:

void suctionmotorCtrlFlip(void)
{
 80050d4:	b480      	push	{r7}
 80050d6:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, suction_motor);
 80050d8:	4b05      	ldr	r3, [pc, #20]	; (80050f0 <suctionmotorCtrlFlip+0x1c>)
 80050da:	f9b3 2000 	ldrsh.w	r2, [r3]
 80050de:	4b05      	ldr	r3, [pc, #20]	; (80050f4 <suctionmotorCtrlFlip+0x20>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80050e4:	bf00      	nop
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	2001bcc4 	.word	0x2001bcc4
 80050f4:	2001f020 	.word	0x2001f020

080050f8 <setMotor>:

void setMotor(int16_t l, int16_t r)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	4603      	mov	r3, r0
 8005100:	460a      	mov	r2, r1
 8005102:	80fb      	strh	r3, [r7, #6]
 8005104:	4613      	mov	r3, r2
 8005106:	80bb      	strh	r3, [r7, #4]
	if(l >= MAX_COUNTER_PERIOD) l = MAX_COUNTER_PERIOD;
 8005108:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800510c:	f240 628e 	movw	r2, #1678	; 0x68e
 8005110:	4293      	cmp	r3, r2
 8005112:	dd03      	ble.n	800511c <setMotor+0x24>
 8005114:	f240 638f 	movw	r3, #1679	; 0x68f
 8005118:	80fb      	strh	r3, [r7, #6]
 800511a:	e007      	b.n	800512c <setMotor+0x34>
	else if(l <= MIN_COUNTER_PERIOD) l = MIN_COUNTER_PERIOD;
 800511c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005120:	4a11      	ldr	r2, [pc, #68]	; (8005168 <setMotor+0x70>)
 8005122:	4293      	cmp	r3, r2
 8005124:	da02      	bge.n	800512c <setMotor+0x34>
 8005126:	f64f 1371 	movw	r3, #63857	; 0xf971
 800512a:	80fb      	strh	r3, [r7, #6]

	if(r >= MAX_COUNTER_PERIOD) r = MAX_COUNTER_PERIOD;
 800512c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005130:	f240 628e 	movw	r2, #1678	; 0x68e
 8005134:	4293      	cmp	r3, r2
 8005136:	dd03      	ble.n	8005140 <setMotor+0x48>
 8005138:	f240 638f 	movw	r3, #1679	; 0x68f
 800513c:	80bb      	strh	r3, [r7, #4]
 800513e:	e007      	b.n	8005150 <setMotor+0x58>
	else if(r <= MIN_COUNTER_PERIOD) r = MIN_COUNTER_PERIOD;
 8005140:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005144:	4a08      	ldr	r2, [pc, #32]	; (8005168 <setMotor+0x70>)
 8005146:	4293      	cmp	r3, r2
 8005148:	da02      	bge.n	8005150 <setMotor+0x58>
 800514a:	f64f 1371 	movw	r3, #63857	; 0xf971
 800514e:	80bb      	strh	r3, [r7, #4]

	motor_l = l;
 8005150:	4a06      	ldr	r2, [pc, #24]	; (800516c <setMotor+0x74>)
 8005152:	88fb      	ldrh	r3, [r7, #6]
 8005154:	8013      	strh	r3, [r2, #0]
	motor_r = r;
 8005156:	4a06      	ldr	r2, [pc, #24]	; (8005170 <setMotor+0x78>)
 8005158:	88bb      	ldrh	r3, [r7, #4]
 800515a:	8013      	strh	r3, [r2, #0]
}
 800515c:	bf00      	nop
 800515e:	370c      	adds	r7, #12
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr
 8005168:	fffff972 	.word	0xfffff972
 800516c:	2001bcc0 	.word	0x2001bcc0
 8005170:	2001bcc2 	.word	0x2001bcc2

08005174 <setsuctionMotor>:

void setsuctionMotor(int16_t suction)
{
 8005174:	b480      	push	{r7}
 8005176:	b083      	sub	sp, #12
 8005178:	af00      	add	r7, sp, #0
 800517a:	4603      	mov	r3, r0
 800517c:	80fb      	strh	r3, [r7, #6]
	suction_motor = abs(suction);
 800517e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005182:	2b00      	cmp	r3, #0
 8005184:	bfb8      	it	lt
 8005186:	425b      	neglt	r3, r3
 8005188:	b21a      	sxth	r2, r3
 800518a:	4b08      	ldr	r3, [pc, #32]	; (80051ac <setsuctionMotor+0x38>)
 800518c:	801a      	strh	r2, [r3, #0]

	if(suction >= SUCTION_MOTOR_PERIOD) suction = SUCTION_MOTOR_PERIOD;
 800518e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005192:	f240 3246 	movw	r2, #838	; 0x346
 8005196:	4293      	cmp	r3, r2
 8005198:	dd02      	ble.n	80051a0 <setsuctionMotor+0x2c>
 800519a:	f240 3347 	movw	r3, #839	; 0x347
 800519e:	80fb      	strh	r3, [r7, #6]
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr
 80051ac:	2001bcc4 	.word	0x2001bcc4

080051b0 <updateSideSensorStatus>:
static float debug_now_X;
static float debug_now_Y;
static float debug_now_Theta;
static int16_t V_motor;

void updateSideSensorStatus(){
 80051b0:	b480      	push	{r7}
 80051b2:	af00      	add	r7, sp, #0

	if(side_sensorL <= 500){
 80051b4:	4b0f      	ldr	r3, [pc, #60]	; (80051f4 <updateSideSensorStatus+0x44>)
 80051b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80051ba:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80051be:	dc03      	bgt.n	80051c8 <updateSideSensorStatus+0x18>
		side_sensor_l = true;
 80051c0:	4b0d      	ldr	r3, [pc, #52]	; (80051f8 <updateSideSensorStatus+0x48>)
 80051c2:	2201      	movs	r2, #1
 80051c4:	701a      	strb	r2, [r3, #0]
 80051c6:	e002      	b.n	80051ce <updateSideSensorStatus+0x1e>
	}
	else{
		side_sensor_l = false;
 80051c8:	4b0b      	ldr	r3, [pc, #44]	; (80051f8 <updateSideSensorStatus+0x48>)
 80051ca:	2200      	movs	r2, #0
 80051cc:	701a      	strb	r2, [r3, #0]
	}

	if(side_sensorR <= 500){
 80051ce:	4b0b      	ldr	r3, [pc, #44]	; (80051fc <updateSideSensorStatus+0x4c>)
 80051d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80051d4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80051d8:	dc03      	bgt.n	80051e2 <updateSideSensorStatus+0x32>
		side_sensor_r = true;
 80051da:	4b09      	ldr	r3, [pc, #36]	; (8005200 <updateSideSensorStatus+0x50>)
 80051dc:	2201      	movs	r2, #1
 80051de:	701a      	strb	r2, [r3, #0]
	}
	else{
		side_sensor_r = false;
	}
}
 80051e0:	e002      	b.n	80051e8 <updateSideSensorStatus+0x38>
		side_sensor_r = false;
 80051e2:	4b07      	ldr	r3, [pc, #28]	; (8005200 <updateSideSensorStatus+0x50>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	701a      	strb	r2, [r3, #0]
}
 80051e8:	bf00      	nop
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	2001ec7c 	.word	0x2001ec7c
 80051f8:	2001ebb4 	.word	0x2001ebb4
 80051fc:	2001ec04 	.word	0x2001ec04
 8005200:	2001ebb5 	.word	0x2001ebb5

08005204 <setRunMode>:

void setRunMode(uint16_t num){
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	4603      	mov	r3, r0
 800520c:	80fb      	strh	r3, [r7, #6]
	Run_Mode = num;
 800520e:	4a04      	ldr	r2, [pc, #16]	; (8005220 <setRunMode+0x1c>)
 8005210:	88fb      	ldrh	r3, [r7, #6]
 8005212:	8013      	strh	r3, [r2, #0]
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr
 8005220:	2001f116 	.word	0x2001f116

08005224 <isCrossLine>:

bool isCrossLine()
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
	static uint16_t cnt = 0;
	float sensor_edge_val_l = sensor[0];
 800522a:	4b20      	ldr	r3, [pc, #128]	; (80052ac <isCrossLine+0x88>)
 800522c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005230:	ee07 3a90 	vmov	s15, r3
 8005234:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005238:	edc7 7a01 	vstr	s15, [r7, #4]
	float sensor_edge_val_r = sensor[11];
 800523c:	4b1b      	ldr	r3, [pc, #108]	; (80052ac <isCrossLine+0x88>)
 800523e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8005242:	ee07 3a90 	vmov	s15, r3
 8005246:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800524a:	edc7 7a00 	vstr	s15, [r7]
	static bool flag = false;

	if(sensor_edge_val_l < 700 && sensor_edge_val_r < 700){
 800524e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005252:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80052b0 <isCrossLine+0x8c>
 8005256:	eef4 7ac7 	vcmpe.f32	s15, s14
 800525a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800525e:	d50f      	bpl.n	8005280 <isCrossLine+0x5c>
 8005260:	edd7 7a00 	vldr	s15, [r7]
 8005264:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80052b0 <isCrossLine+0x8c>
 8005268:	eef4 7ac7 	vcmpe.f32	s15, s14
 800526c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005270:	d506      	bpl.n	8005280 <isCrossLine+0x5c>
		cnt++;
 8005272:	4b10      	ldr	r3, [pc, #64]	; (80052b4 <isCrossLine+0x90>)
 8005274:	881b      	ldrh	r3, [r3, #0]
 8005276:	3301      	adds	r3, #1
 8005278:	b29a      	uxth	r2, r3
 800527a:	4b0e      	ldr	r3, [pc, #56]	; (80052b4 <isCrossLine+0x90>)
 800527c:	801a      	strh	r2, [r3, #0]
 800527e:	e002      	b.n	8005286 <isCrossLine+0x62>
	}
	else{
		cnt = 0;
 8005280:	4b0c      	ldr	r3, [pc, #48]	; (80052b4 <isCrossLine+0x90>)
 8005282:	2200      	movs	r2, #0
 8005284:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 3){
 8005286:	4b0b      	ldr	r3, [pc, #44]	; (80052b4 <isCrossLine+0x90>)
 8005288:	881b      	ldrh	r3, [r3, #0]
 800528a:	2b02      	cmp	r3, #2
 800528c:	d903      	bls.n	8005296 <isCrossLine+0x72>
		flag = true;
 800528e:	4b0a      	ldr	r3, [pc, #40]	; (80052b8 <isCrossLine+0x94>)
 8005290:	2201      	movs	r2, #1
 8005292:	701a      	strb	r2, [r3, #0]
 8005294:	e002      	b.n	800529c <isCrossLine+0x78>
	}
	else{
		flag = false;
 8005296:	4b08      	ldr	r3, [pc, #32]	; (80052b8 <isCrossLine+0x94>)
 8005298:	2200      	movs	r2, #0
 800529a:	701a      	strb	r2, [r3, #0]
	}

	return flag;
 800529c:	4b06      	ldr	r3, [pc, #24]	; (80052b8 <isCrossLine+0x94>)
 800529e:	781b      	ldrb	r3, [r3, #0]
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr
 80052ac:	2001ec60 	.word	0x2001ec60
 80052b0:	442f0000 	.word	0x442f0000
 80052b4:	2001ebe0 	.word	0x2001ebe0
 80052b8:	2001ebe2 	.word	0x2001ebe2
 80052bc:	00000000 	.word	0x00000000

080052c0 <isContinuousCurvature>:

bool isContinuousCurvature()//連続曲率判定
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	ed2d 8b02 	vpush	{d8}
 80052c6:	b082      	sub	sp, #8
 80052c8:	af00      	add	r7, sp, #0
	static float pre_theta;
	static float continuous_cnt;
	bool continuous_flag = false;
 80052ca:	2300      	movs	r3, #0
 80052cc:	71fb      	strb	r3, [r7, #7]
	float diff_theta = fabs(pre_theta - getTheta10mm());
 80052ce:	4b2e      	ldr	r3, [pc, #184]	; (8005388 <isContinuousCurvature+0xc8>)
 80052d0:	ed93 8a00 	vldr	s16, [r3]
 80052d4:	f7fc fada 	bl	800188c <getTheta10mm>
 80052d8:	eef0 7a40 	vmov.f32	s15, s0
 80052dc:	ee78 7a67 	vsub.f32	s15, s16, s15
 80052e0:	eef0 7ae7 	vabs.f32	s15, s15
 80052e4:	edc7 7a00 	vstr	s15, [r7]

	if(continuous_cnt_reset_flag == true){
 80052e8:	4b28      	ldr	r3, [pc, #160]	; (800538c <isContinuousCurvature+0xcc>)
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d006      	beq.n	80052fe <isContinuousCurvature+0x3e>
		continuous_cnt_reset_flag = false;
 80052f0:	4b26      	ldr	r3, [pc, #152]	; (800538c <isContinuousCurvature+0xcc>)
 80052f2:	2200      	movs	r2, #0
 80052f4:	701a      	strb	r2, [r3, #0]
		continuous_cnt = 0;
 80052f6:	4b26      	ldr	r3, [pc, #152]	; (8005390 <isContinuousCurvature+0xd0>)
 80052f8:	f04f 0200 	mov.w	r2, #0
 80052fc:	601a      	str	r2, [r3, #0]
	}

	//if(diff_theta <= 0.005) continuous_cnt++;
	//if(diff_theta <= 0.010) continuous_cnt++;
	if(diff_theta <= 0.020) continuous_cnt++;
 80052fe:	6838      	ldr	r0, [r7, #0]
 8005300:	f7fb f922 	bl	8000548 <__aeabi_f2d>
 8005304:	a31e      	add	r3, pc, #120	; (adr r3, 8005380 <isContinuousCurvature+0xc0>)
 8005306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800530a:	f7fb fbf1 	bl	8000af0 <__aeabi_dcmple>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00a      	beq.n	800532a <isContinuousCurvature+0x6a>
 8005314:	4b1e      	ldr	r3, [pc, #120]	; (8005390 <isContinuousCurvature+0xd0>)
 8005316:	edd3 7a00 	vldr	s15, [r3]
 800531a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800531e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005322:	4b1b      	ldr	r3, [pc, #108]	; (8005390 <isContinuousCurvature+0xd0>)
 8005324:	edc3 7a00 	vstr	s15, [r3]
 8005328:	e003      	b.n	8005332 <isContinuousCurvature+0x72>
	else continuous_cnt = 0;
 800532a:	4b19      	ldr	r3, [pc, #100]	; (8005390 <isContinuousCurvature+0xd0>)
 800532c:	f04f 0200 	mov.w	r2, #0
 8005330:	601a      	str	r2, [r3, #0]

	if(continuous_cnt >= 40) continuous_flag = true;
 8005332:	4b17      	ldr	r3, [pc, #92]	; (8005390 <isContinuousCurvature+0xd0>)
 8005334:	edd3 7a00 	vldr	s15, [r3]
 8005338:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8005394 <isContinuousCurvature+0xd4>
 800533c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005344:	db01      	blt.n	800534a <isContinuousCurvature+0x8a>
 8005346:	2301      	movs	r3, #1
 8005348:	71fb      	strb	r3, [r7, #7]

	if(continuous_cnt >= 1000) continuous_cnt = 1000;
 800534a:	4b11      	ldr	r3, [pc, #68]	; (8005390 <isContinuousCurvature+0xd0>)
 800534c:	edd3 7a00 	vldr	s15, [r3]
 8005350:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8005398 <isContinuousCurvature+0xd8>
 8005354:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800535c:	db02      	blt.n	8005364 <isContinuousCurvature+0xa4>
 800535e:	4b0c      	ldr	r3, [pc, #48]	; (8005390 <isContinuousCurvature+0xd0>)
 8005360:	4a0e      	ldr	r2, [pc, #56]	; (800539c <isContinuousCurvature+0xdc>)
 8005362:	601a      	str	r2, [r3, #0]

	pre_theta = getTheta10mm();
 8005364:	f7fc fa92 	bl	800188c <getTheta10mm>
 8005368:	eef0 7a40 	vmov.f32	s15, s0
 800536c:	4b06      	ldr	r3, [pc, #24]	; (8005388 <isContinuousCurvature+0xc8>)
 800536e:	edc3 7a00 	vstr	s15, [r3]

	return continuous_flag;
 8005372:	79fb      	ldrb	r3, [r7, #7]
}
 8005374:	4618      	mov	r0, r3
 8005376:	3708      	adds	r7, #8
 8005378:	46bd      	mov	sp, r7
 800537a:	ecbd 8b02 	vpop	{d8}
 800537e:	bd80      	pop	{r7, pc}
 8005380:	47ae147b 	.word	0x47ae147b
 8005384:	3f947ae1 	.word	0x3f947ae1
 8005388:	2001ebe4 	.word	0x2001ebe4
 800538c:	2001ebb8 	.word	0x2001ebb8
 8005390:	2001ebe8 	.word	0x2001ebe8
 8005394:	42200000 	.word	0x42200000
 8005398:	447a0000 	.word	0x447a0000
 800539c:	447a0000 	.word	0x447a0000

080053a0 <isTargetDistance>:

bool isTargetDistance(float target){
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	ed87 0a01 	vstr	s0, [r7, #4]
	bool ret = false;
 80053aa:	2300      	movs	r3, #0
 80053ac:	73fb      	strb	r3, [r7, #15]
	if(getDistance10mm() >= target){
 80053ae:	f7fc f859 	bl	8001464 <getDistance10mm>
 80053b2:	eeb0 7a40 	vmov.f32	s14, s0
 80053b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80053ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053c2:	d801      	bhi.n	80053c8 <isTargetDistance+0x28>
		ret = true;
 80053c4:	2301      	movs	r3, #1
 80053c6:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 80053c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3710      	adds	r7, #16
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
	...

080053d4 <running>:

void running(void)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	ed2d 8b02 	vpush	{d8}
 80053da:	b082      	sub	sp, #8
 80053dc:	af00      	add	r7, sp, #0
	uint16_t pattern = 0;
 80053de:	2300      	movs	r3, #0
 80053e0:	80fb      	strh	r3, [r7, #6]

	runningInit();
 80053e2:	f000 fa3f 	bl	8005864 <runningInit>
	startLineTrace();
 80053e6:	f7fc feff 	bl	80021e8 <startLineTrace>
	startVelocityControl();
 80053ea:	f7fe f9e1 	bl	80037b0 <startVelocityControl>
	startAngleControl();
 80053ee:	f7fb fe7d 	bl	80010ec <startAngleControl>
	setTargetVelocity(min_velocity);
 80053f2:	4b92      	ldr	r3, [pc, #584]	; (800563c <running+0x268>)
 80053f4:	edd3 7a00 	vldr	s15, [r3]
 80053f8:	eeb0 0a67 	vmov.f32	s0, s15
 80053fc:	f7fe f94a 	bl	8003694 <setTargetVelocity>

	while(goal_flag == false){
 8005400:	e10e      	b.n	8005620 <running+0x24c>
		switch(pattern){
 8005402:	88fb      	ldrh	r3, [r7, #6]
 8005404:	2b14      	cmp	r3, #20
 8005406:	f200 80e0 	bhi.w	80055ca <running+0x1f6>
 800540a:	a201      	add	r2, pc, #4	; (adr r2, 8005410 <running+0x3c>)
 800540c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005410:	08005465 	.word	0x08005465
 8005414:	080055cb 	.word	0x080055cb
 8005418:	080055cb 	.word	0x080055cb
 800541c:	080055cb 	.word	0x080055cb
 8005420:	080055cb 	.word	0x080055cb
 8005424:	080054cf 	.word	0x080054cf
 8005428:	080055cb 	.word	0x080055cb
 800542c:	080055cb 	.word	0x080055cb
 8005430:	080055cb 	.word	0x080055cb
 8005434:	080055cb 	.word	0x080055cb
 8005438:	080054eb 	.word	0x080054eb
 800543c:	080055cb 	.word	0x080055cb
 8005440:	080055cb 	.word	0x080055cb
 8005444:	080055cb 	.word	0x080055cb
 8005448:	080055cb 	.word	0x080055cb
 800544c:	080055cb 	.word	0x080055cb
 8005450:	080055cb 	.word	0x080055cb
 8005454:	080055cb 	.word	0x080055cb
 8005458:	080055cb 	.word	0x080055cb
 800545c:	080055cb 	.word	0x080055cb
 8005460:	080055a3 	.word	0x080055a3

				  case 0:
					  if(getSideSensorStatusR() == true){
 8005464:	f000 ffd2 	bl	800640c <getSideSensorStatusR>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d02b      	beq.n	80054c6 <running+0xf2>
						  start_goal_line_cnt++;
 800546e:	4b74      	ldr	r3, [pc, #464]	; (8005640 <running+0x26c>)
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	3301      	adds	r3, #1
 8005474:	b2da      	uxtb	r2, r3
 8005476:	4b72      	ldr	r3, [pc, #456]	; (8005640 <running+0x26c>)
 8005478:	701a      	strb	r2, [r3, #0]

						  if(Run_Mode == 1)
 800547a:	4b72      	ldr	r3, [pc, #456]	; (8005644 <running+0x270>)
 800547c:	881b      	ldrh	r3, [r3, #0]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d105      	bne.n	800548e <running+0xba>
						  {
							  Control_Mode = 2;
 8005482:	4b71      	ldr	r3, [pc, #452]	; (8005648 <running+0x274>)
 8005484:	2202      	movs	r2, #2
 8005486:	801a      	strh	r2, [r3, #0]
							  startLogging();
 8005488:	f000 fae2 	bl	8005a50 <startLogging>
 800548c:	e014      	b.n	80054b8 <running+0xe4>
						  }
						  else if(Run_Mode == 2 || Run_Mode == 3)
 800548e:	4b6d      	ldr	r3, [pc, #436]	; (8005644 <running+0x270>)
 8005490:	881b      	ldrh	r3, [r3, #0]
 8005492:	2b02      	cmp	r3, #2
 8005494:	d003      	beq.n	800549e <running+0xca>
 8005496:	4b6b      	ldr	r3, [pc, #428]	; (8005644 <running+0x270>)
 8005498:	881b      	ldrh	r3, [r3, #0]
 800549a:	2b03      	cmp	r3, #3
 800549c:	d105      	bne.n	80054aa <running+0xd6>
						  {
							  Control_Mode = 2;
 800549e:	4b6a      	ldr	r3, [pc, #424]	; (8005648 <running+0x274>)
 80054a0:	2202      	movs	r2, #2
 80054a2:	801a      	strh	r2, [r3, #0]
						      startVelocityUpdate();
 80054a4:	f000 fb10 	bl	8005ac8 <startVelocityUpdate>
 80054a8:	e006      	b.n	80054b8 <running+0xe4>
						  }
						  else
						  {
							  Control_Mode = 5;
 80054aa:	4b67      	ldr	r3, [pc, #412]	; (8005648 <running+0x274>)
 80054ac:	2205      	movs	r2, #5
 80054ae:	801a      	strh	r2, [r3, #0]
							  startVelocityUpdate();
 80054b0:	f000 fb0a 	bl	8005ac8 <startVelocityUpdate>
						      startTargetUpdate();
 80054b4:	f000 fae8 	bl	8005a88 <startTargetUpdate>
						  }

						  clearGoalJudgeDistance();
 80054b8:	f7fb ff9c 	bl	80013f4 <clearGoalJudgeDistance>
						  clearSideLineJudgeDistance();
 80054bc:	f7fb ffa8 	bl	8001410 <clearSideLineJudgeDistance>
						  pattern = 5;
 80054c0:	2305      	movs	r3, #5
 80054c2:	80fb      	strh	r3, [r7, #6]
					  }
					  else
					  {
						  Control_Mode = 1;
					  }
					  break;
 80054c4:	e081      	b.n	80055ca <running+0x1f6>
						  Control_Mode = 1;
 80054c6:	4b60      	ldr	r3, [pc, #384]	; (8005648 <running+0x274>)
 80054c8:	2201      	movs	r2, #1
 80054ca:	801a      	strh	r2, [r3, #0]
					  break;
 80054cc:	e07d      	b.n	80055ca <running+0x1f6>

				  case 5:
					  if(getSideSensorStatusR() == false && Control_Mode == 2) pattern = 10;
 80054ce:	f000 ff9d 	bl	800640c <getSideSensorStatusR>
 80054d2:	4603      	mov	r3, r0
 80054d4:	f083 0301 	eor.w	r3, r3, #1
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d005      	beq.n	80054ea <running+0x116>
 80054de:	4b5a      	ldr	r3, [pc, #360]	; (8005648 <running+0x274>)
 80054e0:	881b      	ldrh	r3, [r3, #0]
 80054e2:	2b02      	cmp	r3, #2
 80054e4:	d101      	bne.n	80054ea <running+0x116>
 80054e6:	230a      	movs	r3, #10
 80054e8:	80fb      	strh	r3, [r7, #6]

				  case 10:
					  if(getSideSensorStatusL() == true){ //Leght side line detect
 80054ea:	f000 ff83 	bl	80063f4 <getSideSensorStatusL>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d004      	beq.n	80054fe <running+0x12a>
						  goal_judge_flag = false;
 80054f4:	4b55      	ldr	r3, [pc, #340]	; (800564c <running+0x278>)
 80054f6:	2200      	movs	r2, #0
 80054f8:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 80054fa:	f7fb ff7b 	bl	80013f4 <clearGoalJudgeDistance>
					  }

					  if(goal_judge_flag == false && getSideSensorStatusR() == true && getGoalJudgeDistance() >= 70 && Control_Mode == 2){
 80054fe:	4b53      	ldr	r3, [pc, #332]	; (800564c <running+0x278>)
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	f083 0301 	eor.w	r3, r3, #1
 8005506:	b2db      	uxtb	r3, r3
 8005508:	2b00      	cmp	r3, #0
 800550a:	d019      	beq.n	8005540 <running+0x16c>
 800550c:	f000 ff7e 	bl	800640c <getSideSensorStatusR>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d014      	beq.n	8005540 <running+0x16c>
 8005516:	f7fb ff25 	bl	8001364 <getGoalJudgeDistance>
 800551a:	eeb0 7a40 	vmov.f32	s14, s0
 800551e:	eddf 7a4c 	vldr	s15, [pc, #304]	; 8005650 <running+0x27c>
 8005522:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800552a:	db09      	blt.n	8005540 <running+0x16c>
 800552c:	4b46      	ldr	r3, [pc, #280]	; (8005648 <running+0x274>)
 800552e:	881b      	ldrh	r3, [r3, #0]
 8005530:	2b02      	cmp	r3, #2
 8005532:	d105      	bne.n	8005540 <running+0x16c>
						  goal_judge_flag = true;
 8005534:	4b45      	ldr	r3, [pc, #276]	; (800564c <running+0x278>)
 8005536:	2201      	movs	r2, #1
 8005538:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 800553a:	f7fb ff5b 	bl	80013f4 <clearGoalJudgeDistance>
 800553e:	e01d      	b.n	800557c <running+0x1a8>
					  }

					  else if(goal_judge_flag == true && getGoalJudgeDistance() >= 70 && Control_Mode == 2){
 8005540:	4b42      	ldr	r3, [pc, #264]	; (800564c <running+0x278>)
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d019      	beq.n	800557c <running+0x1a8>
 8005548:	f7fb ff0c 	bl	8001364 <getGoalJudgeDistance>
 800554c:	eeb0 7a40 	vmov.f32	s14, s0
 8005550:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8005650 <running+0x27c>
 8005554:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800555c:	db0e      	blt.n	800557c <running+0x1a8>
 800555e:	4b3a      	ldr	r3, [pc, #232]	; (8005648 <running+0x274>)
 8005560:	881b      	ldrh	r3, [r3, #0]
 8005562:	2b02      	cmp	r3, #2
 8005564:	d10a      	bne.n	800557c <running+0x1a8>
						  start_goal_line_cnt++;
 8005566:	4b36      	ldr	r3, [pc, #216]	; (8005640 <running+0x26c>)
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	3301      	adds	r3, #1
 800556c:	b2da      	uxtb	r2, r3
 800556e:	4b34      	ldr	r3, [pc, #208]	; (8005640 <running+0x26c>)
 8005570:	701a      	strb	r2, [r3, #0]
						  goal_judge_flag = false;
 8005572:	4b36      	ldr	r3, [pc, #216]	; (800564c <running+0x278>)
 8005574:	2200      	movs	r2, #0
 8005576:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 8005578:	f7fb ff3c 	bl	80013f4 <clearGoalJudgeDistance>
					  }

					  if(start_goal_line_cnt >= 2 && Control_Mode == 2){
 800557c:	4b30      	ldr	r3, [pc, #192]	; (8005640 <running+0x26c>)
 800557e:	781b      	ldrb	r3, [r3, #0]
 8005580:	2b01      	cmp	r3, #1
 8005582:	d921      	bls.n	80055c8 <running+0x1f4>
 8005584:	4b30      	ldr	r3, [pc, #192]	; (8005648 <running+0x274>)
 8005586:	881b      	ldrh	r3, [r3, #0]
 8005588:	2b02      	cmp	r3, #2
 800558a:	d11d      	bne.n	80055c8 <running+0x1f4>
						  stopLogging();
 800558c:	f000 fa70 	bl	8005a70 <stopLogging>
						  stopVelocityUpdate();
 8005590:	f000 fabc 	bl	8005b0c <stopVelocityUpdate>
						  stopTargetUpdate();
 8005594:	f000 fa8c 	bl	8005ab0 <stopTargetUpdate>
						  stopAngleControl();
 8005598:	f7fb fdba 	bl	8001110 <stopAngleControl>
						  pattern = 20;
 800559c:	2314      	movs	r3, #20
 800559e:	80fb      	strh	r3, [r7, #6]
					  }

					  break;
 80055a0:	e012      	b.n	80055c8 <running+0x1f4>

				  case 20:

					  setTargetVelocity(1.0);
 80055a2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80055a6:	f7fe f875 	bl	8003694 <setTargetVelocity>
					  HAL_Delay(100);
 80055aa:	2064      	movs	r0, #100	; 0x64
 80055ac:	f001 fc80 	bl	8006eb0 <HAL_Delay>
					  setTargetVelocity(0);
 80055b0:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8005654 <running+0x280>
 80055b4:	f7fe f86e 	bl	8003694 <setTargetVelocity>
					  HAL_Delay(500);
 80055b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80055bc:	f001 fc78 	bl	8006eb0 <HAL_Delay>

					  goal_flag = true;
 80055c0:	4b25      	ldr	r3, [pc, #148]	; (8005658 <running+0x284>)
 80055c2:	2201      	movs	r2, #1
 80055c4:	701a      	strb	r2, [r3, #0]

					  break;
 80055c6:	e000      	b.n	80055ca <running+0x1f6>
					  break;
 80055c8:	bf00      	nop
		}

		if(getCouseOutFlag() == true)
 80055ca:	f7fc fe31 	bl	8002230 <getCouseOutFlag>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d009      	beq.n	80055e8 <running+0x214>
		{
			stopLogging();
 80055d4:	f000 fa4c 	bl	8005a70 <stopLogging>
			stopVelocityUpdate();
 80055d8:	f000 fa98 	bl	8005b0c <stopVelocityUpdate>
			stopTargetUpdate();
 80055dc:	f000 fa68 	bl	8005ab0 <stopTargetUpdate>
			stopAngleControl();
 80055e0:	f7fb fd96 	bl	8001110 <stopAngleControl>
		    pattern = 20;
 80055e4:	2314      	movs	r3, #20
 80055e6:	80fb      	strh	r3, [r7, #6]
	    }

		if(Run_Mode == 5)
 80055e8:	4b16      	ldr	r3, [pc, #88]	; (8005644 <running+0x270>)
 80055ea:	881b      	ldrh	r3, [r3, #0]
 80055ec:	2b05      	cmp	r3, #5
 80055ee:	d117      	bne.n	8005620 <running+0x24c>
		{
			if(getTotalDistance() >= getTotal_length())
 80055f0:	f7fb feaa 	bl	8001348 <getTotalDistance>
 80055f4:	eeb0 8a40 	vmov.f32	s16, s0
 80055f8:	f7fe fb54 	bl	8003ca4 <getTotal_length>
 80055fc:	eef0 7a40 	vmov.f32	s15, s0
 8005600:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8005604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005608:	da00      	bge.n	800560c <running+0x238>
 800560a:	e009      	b.n	8005620 <running+0x24c>
			{
				stopLogging();
 800560c:	f000 fa30 	bl	8005a70 <stopLogging>
				stopVelocityUpdate();
 8005610:	f000 fa7c 	bl	8005b0c <stopVelocityUpdate>
				stopTargetUpdate();
 8005614:	f000 fa4c 	bl	8005ab0 <stopTargetUpdate>
				stopAngleControl();
 8005618:	f7fb fd7a 	bl	8001110 <stopAngleControl>
				pattern = 20;
 800561c:	2314      	movs	r3, #20
 800561e:	80fb      	strh	r3, [r7, #6]
	while(goal_flag == false){
 8005620:	4b0d      	ldr	r3, [pc, #52]	; (8005658 <running+0x284>)
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	f083 0301 	eor.w	r3, r3, #1
 8005628:	b2db      	uxtb	r3, r3
 800562a:	2b00      	cmp	r3, #0
 800562c:	f47f aee9 	bne.w	8005402 <running+0x2e>
			}
		}
	}
}
 8005630:	bf00      	nop
 8005632:	3708      	adds	r7, #8
 8005634:	46bd      	mov	sp, r7
 8005636:	ecbd 8b02 	vpop	{d8}
 800563a:	bd80      	pop	{r7, pc}
 800563c:	2001ebc0 	.word	0x2001ebc0
 8005640:	2001eba8 	.word	0x2001eba8
 8005644:	2001f116 	.word	0x2001f116
 8005648:	2001f114 	.word	0x2001f114
 800564c:	2001ebb7 	.word	0x2001ebb7
 8005650:	428c0000 	.word	0x428c0000
 8005654:	00000000 	.word	0x00000000
 8005658:	2001ebb6 	.word	0x2001ebb6

0800565c <runningFlip>:

void runningFlip()
{
 800565c:	b580      	push	{r7, lr}
 800565e:	af00      	add	r7, sp, #0
	if(run_flag == true){
 8005660:	4b76      	ldr	r3, [pc, #472]	; (800583c <runningFlip+0x1e0>)
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 80e7 	beq.w	8005838 <runningFlip+0x1dc>
		setLED('G');
 800566a:	2047      	movs	r0, #71	; 0x47
 800566c:	f7fc f946 	bl	80018fc <setLED>
		updateTargetVelocity();//速度の更新
 8005670:	f000 fd4c 	bl	800610c <updateTargetVelocity>
		updateTargetpoint();//座標の更新
 8005674:	f7fe f96e 	bl	8003954 <updateTargetpoint>

		if(isTargetDistance(10) == true){
 8005678:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800567c:	f7ff fe90 	bl	80053a0 <isTargetDistance>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00d      	beq.n	80056a2 <runningFlip+0x46>
			saveLog();
 8005686:	f000 f931 	bl	80058ec <saveLog>

			if(isContinuousCurvature() == true){
 800568a:	f7ff fe19 	bl	80052c0 <isContinuousCurvature>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d002      	beq.n	800569a <runningFlip+0x3e>
				continuous_curve_flag = true;
 8005694:	4b6a      	ldr	r3, [pc, #424]	; (8005840 <runningFlip+0x1e4>)
 8005696:	2201      	movs	r2, #1
 8005698:	701a      	strb	r2, [r3, #0]
			}

			clearDistance10mm();
 800569a:	f7fb fef1 	bl	8001480 <clearDistance10mm>
			clearTheta10mm();
 800569e:	f7fc f903 	bl	80018a8 <clearTheta10mm>
		}

		//--- Cross Line Process ---//
		if(isCrossLine() == true && cross_line_ignore_flag == false){ //Cross line detect
 80056a2:	f7ff fdbf 	bl	8005224 <isCrossLine>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d026      	beq.n	80056fa <runningFlip+0x9e>
 80056ac:	4b65      	ldr	r3, [pc, #404]	; (8005844 <runningFlip+0x1e8>)
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	f083 0301 	eor.w	r3, r3, #1
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d01f      	beq.n	80056fa <runningFlip+0x9e>
			cross_line_ignore_flag = true;
 80056ba:	4b62      	ldr	r3, [pc, #392]	; (8005844 <runningFlip+0x1e8>)
 80056bc:	2201      	movs	r2, #1
 80056be:	701a      	strb	r2, [r3, #0]
			continuous_curve_flag = true;
 80056c0:	4b5f      	ldr	r3, [pc, #380]	; (8005840 <runningFlip+0x1e4>)
 80056c2:	2201      	movs	r2, #1
 80056c4:	701a      	strb	r2, [r3, #0]

			clearCrossLineIgnoreDistance();
 80056c6:	f7fb feb1 	bl	800142c <clearCrossLineIgnoreDistance>
			clearSideLineIgnoreDistance();
 80056ca:	f7fb febd 	bl	8001448 <clearSideLineIgnoreDistance>

			if(Run_Mode == 1){
 80056ce:	4b5e      	ldr	r3, [pc, #376]	; (8005848 <runningFlip+0x1ec>)
 80056d0:	881b      	ldrh	r3, [r3, #0]
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d10b      	bne.n	80056ee <runningFlip+0x92>
				correction_check_cnt_cross = 0;
 80056d6:	4b5d      	ldr	r3, [pc, #372]	; (800584c <runningFlip+0x1f0>)
 80056d8:	2200      	movs	r2, #0
 80056da:	801a      	strh	r2, [r3, #0]
				saveCross(getTotalDistance());
 80056dc:	f7fb fe34 	bl	8001348 <getTotalDistance>
 80056e0:	eef0 7a40 	vmov.f32	s15, s0
 80056e4:	eeb0 0a67 	vmov.f32	s0, s15
 80056e8:	f7fd fc20 	bl	8002f2c <saveCross>
			if(Run_Mode == 1){
 80056ec:	e017      	b.n	800571e <runningFlip+0xc2>
			}
			else{
				correction_check_cnt_cross = 0;
 80056ee:	4b57      	ldr	r3, [pc, #348]	; (800584c <runningFlip+0x1f0>)
 80056f0:	2200      	movs	r2, #0
 80056f2:	801a      	strh	r2, [r3, #0]
				correctionTotalDistanceFromCrossLine();;
 80056f4:	f000 fd6a 	bl	80061cc <correctionTotalDistanceFromCrossLine>
			if(Run_Mode == 1){
 80056f8:	e011      	b.n	800571e <runningFlip+0xc2>
			}
		}
		else if(cross_line_ignore_flag == true && getCrossLineIgnoreDistance() >= 50){ //50
 80056fa:	4b52      	ldr	r3, [pc, #328]	; (8005844 <runningFlip+0x1e8>)
 80056fc:	781b      	ldrb	r3, [r3, #0]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d00d      	beq.n	800571e <runningFlip+0xc2>
 8005702:	f7fb fe5b 	bl	80013bc <getCrossLineIgnoreDistance>
 8005706:	eeb0 7a40 	vmov.f32	s14, s0
 800570a:	eddf 7a51 	vldr	s15, [pc, #324]	; 8005850 <runningFlip+0x1f4>
 800570e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005716:	db02      	blt.n	800571e <runningFlip+0xc2>
			cross_line_ignore_flag = false;
 8005718:	4b4a      	ldr	r3, [pc, #296]	; (8005844 <runningFlip+0x1e8>)
 800571a:	2200      	movs	r2, #0
 800571c:	701a      	strb	r2, [r3, #0]
		}

		//--- Side marker Process---//
		if(getSideSensorStatusR() == true){ //Right side line detect
 800571e:	f000 fe75 	bl	800640c <getSideSensorStatusR>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d004      	beq.n	8005732 <runningFlip+0xd6>
			side_line_judge_flag = false;
 8005728:	4b4a      	ldr	r3, [pc, #296]	; (8005854 <runningFlip+0x1f8>)
 800572a:	2200      	movs	r2, #0
 800572c:	701a      	strb	r2, [r3, #0]
			clearSideLineJudgeDistance();
 800572e:	f7fb fe6f 	bl	8001410 <clearSideLineJudgeDistance>
		}
		if(side_line_judge_flag == false && getSideSensorStatusL() == true && getSideLineJudgeDistance() >= 60){
 8005732:	4b48      	ldr	r3, [pc, #288]	; (8005854 <runningFlip+0x1f8>)
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	f083 0301 	eor.w	r3, r3, #1
 800573a:	b2db      	uxtb	r3, r3
 800573c:	2b00      	cmp	r3, #0
 800573e:	d015      	beq.n	800576c <runningFlip+0x110>
 8005740:	f000 fe58 	bl	80063f4 <getSideSensorStatusL>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d010      	beq.n	800576c <runningFlip+0x110>
 800574a:	f7fb fe19 	bl	8001380 <getSideLineJudgeDistance>
 800574e:	eeb0 7a40 	vmov.f32	s14, s0
 8005752:	eddf 7a41 	vldr	s15, [pc, #260]	; 8005858 <runningFlip+0x1fc>
 8005756:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800575a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800575e:	db05      	blt.n	800576c <runningFlip+0x110>
			side_line_judge_flag = true;
 8005760:	4b3c      	ldr	r3, [pc, #240]	; (8005854 <runningFlip+0x1f8>)
 8005762:	2201      	movs	r2, #1
 8005764:	701a      	strb	r2, [r3, #0]
			clearSideLineJudgeDistance();
 8005766:	f7fb fe53 	bl	8001410 <clearSideLineJudgeDistance>
 800576a:	e02f      	b.n	80057cc <runningFlip+0x170>
		}
		else if(side_line_judge_flag == true && getSideLineJudgeDistance() >= 60){ //Detect side line
 800576c:	4b39      	ldr	r3, [pc, #228]	; (8005854 <runningFlip+0x1f8>)
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d02b      	beq.n	80057cc <runningFlip+0x170>
 8005774:	f7fb fe04 	bl	8001380 <getSideLineJudgeDistance>
 8005778:	eeb0 7a40 	vmov.f32	s14, s0
 800577c:	eddf 7a36 	vldr	s15, [pc, #216]	; 8005858 <runningFlip+0x1fc>
 8005780:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005788:	db20      	blt.n	80057cc <runningFlip+0x170>
			clearSideLineJudgeDistance();
 800578a:	f7fb fe41 	bl	8001410 <clearSideLineJudgeDistance>
			side_line_judge_flag= false;
 800578e:	4b31      	ldr	r3, [pc, #196]	; (8005854 <runningFlip+0x1f8>)
 8005790:	2200      	movs	r2, #0
 8005792:	701a      	strb	r2, [r3, #0]

			if(continuous_curve_flag == true){
 8005794:	4b2a      	ldr	r3, [pc, #168]	; (8005840 <runningFlip+0x1e4>)
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d017      	beq.n	80057cc <runningFlip+0x170>
				continuous_curve_flag = false;
 800579c:	4b28      	ldr	r3, [pc, #160]	; (8005840 <runningFlip+0x1e4>)
 800579e:	2200      	movs	r2, #0
 80057a0:	701a      	strb	r2, [r3, #0]
				continuous_cnt_reset_flag = true;
 80057a2:	4b2e      	ldr	r3, [pc, #184]	; (800585c <runningFlip+0x200>)
 80057a4:	2201      	movs	r2, #1
 80057a6:	701a      	strb	r2, [r3, #0]

				if(Run_Mode == 1){
 80057a8:	4b27      	ldr	r3, [pc, #156]	; (8005848 <runningFlip+0x1ec>)
 80057aa:	881b      	ldrh	r3, [r3, #0]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d10b      	bne.n	80057c8 <runningFlip+0x16c>
					correction_check_cnt_side = 0;
 80057b0:	4b2b      	ldr	r3, [pc, #172]	; (8005860 <runningFlip+0x204>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	801a      	strh	r2, [r3, #0]
					saveSide(getTotalDistance());
 80057b6:	f7fb fdc7 	bl	8001348 <getTotalDistance>
 80057ba:	eef0 7a40 	vmov.f32	s15, s0
 80057be:	eeb0 0a67 	vmov.f32	s0, s15
 80057c2:	f7fd fbcb 	bl	8002f5c <saveSide>
 80057c6:	e001      	b.n	80057cc <runningFlip+0x170>
				}
				else{
					correctionTotalDistanceFromSideLine();
 80057c8:	f000 fd56 	bl	8006278 <correctionTotalDistanceFromSideLine>
				}
			}
		}

		// Debug LED //
		correction_check_cnt_cross++;
 80057cc:	4b1f      	ldr	r3, [pc, #124]	; (800584c <runningFlip+0x1f0>)
 80057ce:	881b      	ldrh	r3, [r3, #0]
 80057d0:	3301      	adds	r3, #1
 80057d2:	b29a      	uxth	r2, r3
 80057d4:	4b1d      	ldr	r3, [pc, #116]	; (800584c <runningFlip+0x1f0>)
 80057d6:	801a      	strh	r2, [r3, #0]
		correction_check_cnt_side++;
 80057d8:	4b21      	ldr	r3, [pc, #132]	; (8005860 <runningFlip+0x204>)
 80057da:	881b      	ldrh	r3, [r3, #0]
 80057dc:	3301      	adds	r3, #1
 80057de:	b29a      	uxth	r2, r3
 80057e0:	4b1f      	ldr	r3, [pc, #124]	; (8005860 <runningFlip+0x204>)
 80057e2:	801a      	strh	r2, [r3, #0]
		if(correction_check_cnt_cross >= 10000) correction_check_cnt_cross = 10000;
 80057e4:	4b19      	ldr	r3, [pc, #100]	; (800584c <runningFlip+0x1f0>)
 80057e6:	881b      	ldrh	r3, [r3, #0]
 80057e8:	f242 720f 	movw	r2, #9999	; 0x270f
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d903      	bls.n	80057f8 <runningFlip+0x19c>
 80057f0:	4b16      	ldr	r3, [pc, #88]	; (800584c <runningFlip+0x1f0>)
 80057f2:	f242 7210 	movw	r2, #10000	; 0x2710
 80057f6:	801a      	strh	r2, [r3, #0]
	    if(correction_check_cnt_side >= 10000) correction_check_cnt_side = 10000;
 80057f8:	4b19      	ldr	r3, [pc, #100]	; (8005860 <runningFlip+0x204>)
 80057fa:	881b      	ldrh	r3, [r3, #0]
 80057fc:	f242 720f 	movw	r2, #9999	; 0x270f
 8005800:	4293      	cmp	r3, r2
 8005802:	d903      	bls.n	800580c <runningFlip+0x1b0>
 8005804:	4b16      	ldr	r3, [pc, #88]	; (8005860 <runningFlip+0x204>)
 8005806:	f242 7210 	movw	r2, #10000	; 0x2710
 800580a:	801a      	strh	r2, [r3, #0]

	    if(correction_check_cnt_side <= 150) setLED2('G');
 800580c:	4b14      	ldr	r3, [pc, #80]	; (8005860 <runningFlip+0x204>)
 800580e:	881b      	ldrh	r3, [r3, #0]
 8005810:	2b96      	cmp	r3, #150	; 0x96
 8005812:	d803      	bhi.n	800581c <runningFlip+0x1c0>
 8005814:	2047      	movs	r0, #71	; 0x47
 8005816:	f7fc f93f 	bl	8001a98 <setLED2>
 800581a:	e002      	b.n	8005822 <runningFlip+0x1c6>
	    else setLED2('N');
 800581c:	204e      	movs	r0, #78	; 0x4e
 800581e:	f7fc f93b 	bl	8001a98 <setLED2>

	    if(correction_check_cnt_side <= 150) setLED('B');
 8005822:	4b0f      	ldr	r3, [pc, #60]	; (8005860 <runningFlip+0x204>)
 8005824:	881b      	ldrh	r3, [r3, #0]
 8005826:	2b96      	cmp	r3, #150	; 0x96
 8005828:	d803      	bhi.n	8005832 <runningFlip+0x1d6>
 800582a:	2042      	movs	r0, #66	; 0x42
 800582c:	f7fc f866 	bl	80018fc <setLED>
	    else setLED('G');
	}
}
 8005830:	e002      	b.n	8005838 <runningFlip+0x1dc>
	    else setLED('G');
 8005832:	2047      	movs	r0, #71	; 0x47
 8005834:	f7fc f862 	bl	80018fc <setLED>
}
 8005838:	bf00      	nop
 800583a:	bd80      	pop	{r7, pc}
 800583c:	2001ebba 	.word	0x2001ebba
 8005840:	2001ebb9 	.word	0x2001ebb9
 8005844:	2001ebb2 	.word	0x2001ebb2
 8005848:	2001f116 	.word	0x2001f116
 800584c:	2001ebae 	.word	0x2001ebae
 8005850:	42480000 	.word	0x42480000
 8005854:	2001ebb3 	.word	0x2001ebb3
 8005858:	42700000 	.word	0x42700000
 800585c:	2001ebb8 	.word	0x2001ebb8
 8005860:	2001ebb0 	.word	0x2001ebb0

08005864 <runningInit>:

void runningInit()
{
 8005864:	b580      	push	{r7, lr}
 8005866:	af00      	add	r7, sp, #0
	if(Run_Mode == 1){
 8005868:	4b18      	ldr	r3, [pc, #96]	; (80058cc <runningInit+0x68>)
 800586a:	881b      	ldrh	r3, [r3, #0]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d105      	bne.n	800587c <runningInit+0x18>
		setLED('W');
 8005870:	2057      	movs	r0, #87	; 0x57
 8005872:	f7fc f843 	bl	80018fc <setLED>
		ereaseLog();
 8005876:	f7fd fba1 	bl	8002fbc <ereaseLog>
 800587a:	e00b      	b.n	8005894 <runningInit+0x30>
	}
	else
	{
		ereaseDebugLog();
 800587c:	f7fd fbda 	bl	8003034 <ereaseDebugLog>
		loadDistance();
 8005880:	f7fd fc18 	bl	80030b4 <loadDistance>
		loadTheta();
 8005884:	f7fd fc54 	bl	8003130 <loadTheta>
		loadCross();
 8005888:	f7fd fc90 	bl	80031ac <loadCross>
		loadSide();
 800588c:	f7fd fccc 	bl	8003228 <loadSide>
		createVelocityTable();
 8005890:	f000 f948 	bl	8005b24 <createVelocityTable>
		//CreateXYcoordinates();
	}

	clearCrossLineIgnoreDistance();
 8005894:	f7fb fdca 	bl	800142c <clearCrossLineIgnoreDistance>
	clearSideLineIgnoreDistance();
 8005898:	f7fb fdd6 	bl	8001448 <clearSideLineIgnoreDistance>

	start_goal_line_cnt = 0;
 800589c:	4b0c      	ldr	r3, [pc, #48]	; (80058d0 <runningInit+0x6c>)
 800589e:	2200      	movs	r2, #0
 80058a0:	701a      	strb	r2, [r3, #0]
	cross_line_ignore_flag = false;
 80058a2:	4b0c      	ldr	r3, [pc, #48]	; (80058d4 <runningInit+0x70>)
 80058a4:	2200      	movs	r2, #0
 80058a6:	701a      	strb	r2, [r3, #0]
	side_line_judge_flag = false;
 80058a8:	4b0b      	ldr	r3, [pc, #44]	; (80058d8 <runningInit+0x74>)
 80058aa:	2200      	movs	r2, #0
 80058ac:	701a      	strb	r2, [r3, #0]
	goal_judge_flag = false;
 80058ae:	4b0b      	ldr	r3, [pc, #44]	; (80058dc <runningInit+0x78>)
 80058b0:	2200      	movs	r2, #0
 80058b2:	701a      	strb	r2, [r3, #0]
	continuous_cnt_reset_flag = true;
 80058b4:	4b0a      	ldr	r3, [pc, #40]	; (80058e0 <runningInit+0x7c>)
 80058b6:	2201      	movs	r2, #1
 80058b8:	701a      	strb	r2, [r3, #0]
	continuous_curve_flag = false;
 80058ba:	4b0a      	ldr	r3, [pc, #40]	; (80058e4 <runningInit+0x80>)
 80058bc:	2200      	movs	r2, #0
 80058be:	701a      	strb	r2, [r3, #0]
	run_flag = true;
 80058c0:	4b09      	ldr	r3, [pc, #36]	; (80058e8 <runningInit+0x84>)
 80058c2:	2201      	movs	r2, #1
 80058c4:	701a      	strb	r2, [r3, #0]
}
 80058c6:	bf00      	nop
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	2001f116 	.word	0x2001f116
 80058d0:	2001eba8 	.word	0x2001eba8
 80058d4:	2001ebb2 	.word	0x2001ebb2
 80058d8:	2001ebb3 	.word	0x2001ebb3
 80058dc:	2001ebb7 	.word	0x2001ebb7
 80058e0:	2001ebb8 	.word	0x2001ebb8
 80058e4:	2001ebb9 	.word	0x2001ebb9
 80058e8:	2001ebba 	.word	0x2001ebba

080058ec <saveLog>:

void saveLog(){
 80058ec:	b580      	push	{r7, lr}
 80058ee:	af00      	add	r7, sp, #0
	if(logging_flag == true){
 80058f0:	4b51      	ldr	r3, [pc, #324]	; (8005a38 <saveLog+0x14c>)
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d010      	beq.n	800591a <saveLog+0x2e>
		saveDistance(getDistance10mm());
 80058f8:	f7fb fdb4 	bl	8001464 <getDistance10mm>
 80058fc:	eef0 7a40 	vmov.f32	s15, s0
 8005900:	eeb0 0a67 	vmov.f32	s0, s15
 8005904:	f7fd fae2 	bl	8002ecc <saveDistance>
		saveTheta(getTheta10mm());
 8005908:	f7fb ffc0 	bl	800188c <getTheta10mm>
 800590c:	eef0 7a40 	vmov.f32	s15, s0
 8005910:	eeb0 0a67 	vmov.f32	s0, s15
 8005914:	f7fd faf2 	bl	8002efc <saveTheta>
		saveDebug(getOutput_velocity());//目標速度
		saveDebug(getOutput_angularvelocity());//目標角速度
		saveDebug(getCurrentVelocity());//実際の速度
		saveDebug(getTheta10mm());//今の角速度
	}
}
 8005918:	e08b      	b.n	8005a32 <saveLog+0x146>
	else if(velocity_update_flag == true){
 800591a:	4b48      	ldr	r3, [pc, #288]	; (8005a3c <saveLog+0x150>)
 800591c:	781b      	ldrb	r3, [r3, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d010      	beq.n	8005944 <saveLog+0x58>
		saveDebug(getTargetVelocity());
 8005922:	f7fd ff37 	bl	8003794 <getTargetVelocity>
 8005926:	eef0 7a40 	vmov.f32	s15, s0
 800592a:	eeb0 0a67 	vmov.f32	s0, s15
 800592e:	f7fd fb2d 	bl	8002f8c <saveDebug>
		saveDebug(getCurrentVelocity());
 8005932:	f7fd fef1 	bl	8003718 <getCurrentVelocity>
 8005936:	eef0 7a40 	vmov.f32	s15, s0
 800593a:	eeb0 0a67 	vmov.f32	s0, s15
 800593e:	f7fd fb25 	bl	8002f8c <saveDebug>
}
 8005942:	e076      	b.n	8005a32 <saveLog+0x146>
	else if(target_update_flag == true){
 8005944:	4b3e      	ldr	r3, [pc, #248]	; (8005a40 <saveLog+0x154>)
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d072      	beq.n	8005a32 <saveLog+0x146>
		debug_now_X = CurrentXcoordinates();
 800594c:	f7fd ff5a 	bl	8003804 <CurrentXcoordinates>
 8005950:	eef0 7a40 	vmov.f32	s15, s0
 8005954:	4b3b      	ldr	r3, [pc, #236]	; (8005a44 <saveLog+0x158>)
 8005956:	edc3 7a00 	vstr	s15, [r3]
		debug_now_Y = CurrentYcoordinates();
 800595a:	f7fd ffa7 	bl	80038ac <CurrentYcoordinates>
 800595e:	eef0 7a40 	vmov.f32	s15, s0
 8005962:	4b39      	ldr	r3, [pc, #228]	; (8005a48 <saveLog+0x15c>)
 8005964:	edc3 7a00 	vstr	s15, [r3]
		debug_now_Theta = getaddTheta();
 8005968:	f7fb ffac 	bl	80018c4 <getaddTheta>
 800596c:	eef0 7a40 	vmov.f32	s15, s0
 8005970:	4b36      	ldr	r3, [pc, #216]	; (8005a4c <saveLog+0x160>)
 8005972:	edc3 7a00 	vstr	s15, [r3]
		saveDebug(getTargetpoint_X());//目標のx座標
 8005976:	f7fe f9a3 	bl	8003cc0 <getTargetpoint_X>
 800597a:	eef0 7a40 	vmov.f32	s15, s0
 800597e:	eeb0 0a67 	vmov.f32	s0, s15
 8005982:	f7fd fb03 	bl	8002f8c <saveDebug>
		saveDebug(getTargetpoint_Y());//目標のy座標
 8005986:	f7fe f9a9 	bl	8003cdc <getTargetpoint_Y>
 800598a:	eef0 7a40 	vmov.f32	s15, s0
 800598e:	eeb0 0a67 	vmov.f32	s0, s15
 8005992:	f7fd fafb 	bl	8002f8c <saveDebug>
		saveDebug(getTargetpoint_Theta());//目標の車体角速度
 8005996:	f7fe f9af 	bl	8003cf8 <getTargetpoint_Theta>
 800599a:	eef0 7a40 	vmov.f32	s15, s0
 800599e:	eeb0 0a67 	vmov.f32	s0, s15
 80059a2:	f7fd faf3 	bl	8002f8c <saveDebug>
		saveDebug(debug_now_X);//現在のx座標
 80059a6:	4b27      	ldr	r3, [pc, #156]	; (8005a44 <saveLog+0x158>)
 80059a8:	edd3 7a00 	vldr	s15, [r3]
 80059ac:	eeb0 0a67 	vmov.f32	s0, s15
 80059b0:	f7fd faec 	bl	8002f8c <saveDebug>
		saveDebug(debug_now_Y);//現在のy座標
 80059b4:	4b24      	ldr	r3, [pc, #144]	; (8005a48 <saveLog+0x15c>)
 80059b6:	edd3 7a00 	vldr	s15, [r3]
 80059ba:	eeb0 0a67 	vmov.f32	s0, s15
 80059be:	f7fd fae5 	bl	8002f8c <saveDebug>
		saveDebug(debug_now_Theta);//現在の車体角速度
 80059c2:	4b22      	ldr	r3, [pc, #136]	; (8005a4c <saveLog+0x160>)
 80059c4:	edd3 7a00 	vldr	s15, [r3]
 80059c8:	eeb0 0a67 	vmov.f32	s0, s15
 80059cc:	f7fd fade 	bl	8002f8c <saveDebug>
		Error_XY_Debug(debug_now_X, debug_now_Y, debug_now_Theta);//誤差の計算関数
 80059d0:	4b1c      	ldr	r3, [pc, #112]	; (8005a44 <saveLog+0x158>)
 80059d2:	edd3 7a00 	vldr	s15, [r3]
 80059d6:	4b1c      	ldr	r3, [pc, #112]	; (8005a48 <saveLog+0x15c>)
 80059d8:	ed93 7a00 	vldr	s14, [r3]
 80059dc:	4b1b      	ldr	r3, [pc, #108]	; (8005a4c <saveLog+0x160>)
 80059de:	edd3 6a00 	vldr	s13, [r3]
 80059e2:	eeb0 1a66 	vmov.f32	s2, s13
 80059e6:	eef0 0a47 	vmov.f32	s1, s14
 80059ea:	eeb0 0a67 	vmov.f32	s0, s15
 80059ee:	f7fe f859 	bl	8003aa4 <Error_XY_Debug>
		saveDebug(getOutput_velocity());//目標速度
 80059f2:	f7fe f98f 	bl	8003d14 <getOutput_velocity>
 80059f6:	eef0 7a40 	vmov.f32	s15, s0
 80059fa:	eeb0 0a67 	vmov.f32	s0, s15
 80059fe:	f7fd fac5 	bl	8002f8c <saveDebug>
		saveDebug(getOutput_angularvelocity());//目標角速度
 8005a02:	f7fe f995 	bl	8003d30 <getOutput_angularvelocity>
 8005a06:	eef0 7a40 	vmov.f32	s15, s0
 8005a0a:	eeb0 0a67 	vmov.f32	s0, s15
 8005a0e:	f7fd fabd 	bl	8002f8c <saveDebug>
		saveDebug(getCurrentVelocity());//実際の速度
 8005a12:	f7fd fe81 	bl	8003718 <getCurrentVelocity>
 8005a16:	eef0 7a40 	vmov.f32	s15, s0
 8005a1a:	eeb0 0a67 	vmov.f32	s0, s15
 8005a1e:	f7fd fab5 	bl	8002f8c <saveDebug>
		saveDebug(getTheta10mm());//今の角速度
 8005a22:	f7fb ff33 	bl	800188c <getTheta10mm>
 8005a26:	eef0 7a40 	vmov.f32	s15, s0
 8005a2a:	eeb0 0a67 	vmov.f32	s0, s15
 8005a2e:	f7fd faad 	bl	8002f8c <saveDebug>
}
 8005a32:	bf00      	nop
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	2001ebbb 	.word	0x2001ebbb
 8005a3c:	2001ebbd 	.word	0x2001ebbd
 8005a40:	2001ebbc 	.word	0x2001ebbc
 8005a44:	2001ebd4 	.word	0x2001ebd4
 8005a48:	2001ebd8 	.word	0x2001ebd8
 8005a4c:	2001ebdc 	.word	0x2001ebdc

08005a50 <startLogging>:

void startLogging(){
 8005a50:	b580      	push	{r7, lr}
 8005a52:	af00      	add	r7, sp, #0
	clearDistance10mm();
 8005a54:	f7fb fd14 	bl	8001480 <clearDistance10mm>
	clearTheta10mm();
 8005a58:	f7fb ff26 	bl	80018a8 <clearTheta10mm>
	clearTotalDistance();
 8005a5c:	f7fb fcbc 	bl	80013d8 <clearTotalDistance>
	logging_flag = true;
 8005a60:	4b02      	ldr	r3, [pc, #8]	; (8005a6c <startLogging+0x1c>)
 8005a62:	2201      	movs	r2, #1
 8005a64:	701a      	strb	r2, [r3, #0]
}
 8005a66:	bf00      	nop
 8005a68:	bd80      	pop	{r7, pc}
 8005a6a:	bf00      	nop
 8005a6c:	2001ebbb 	.word	0x2001ebbb

08005a70 <stopLogging>:

void stopLogging()
{
 8005a70:	b480      	push	{r7}
 8005a72:	af00      	add	r7, sp, #0
	logging_flag = false;
 8005a74:	4b03      	ldr	r3, [pc, #12]	; (8005a84 <stopLogging+0x14>)
 8005a76:	2200      	movs	r2, #0
 8005a78:	701a      	strb	r2, [r3, #0]
}
 8005a7a:	bf00      	nop
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr
 8005a84:	2001ebbb 	.word	0x2001ebbb

08005a88 <startTargetUpdate>:

void startTargetUpdate()
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	af00      	add	r7, sp, #0
	clearDistance10mm();
 8005a8c:	f7fb fcf8 	bl	8001480 <clearDistance10mm>
	clearVLT_Distance10mm();
 8005a90:	f7fb fd12 	bl	80014b8 <clearVLT_Distance10mm>
	clearTheta10mm();
 8005a94:	f7fb ff08 	bl	80018a8 <clearTheta10mm>
	clearaddTheta();
 8005a98:	f7fb ff22 	bl	80018e0 <clearaddTheta>
	clearTotalDistance();
 8005a9c:	f7fb fc9c 	bl	80013d8 <clearTotalDistance>
	target_update_flag = true;
 8005aa0:	4b02      	ldr	r3, [pc, #8]	; (8005aac <startTargetUpdate+0x24>)
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	701a      	strb	r2, [r3, #0]
}
 8005aa6:	bf00      	nop
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	2001ebbc 	.word	0x2001ebbc

08005ab0 <stopTargetUpdate>:

void stopTargetUpdate()
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	af00      	add	r7, sp, #0
	target_update_flag = false;
 8005ab4:	4b03      	ldr	r3, [pc, #12]	; (8005ac4 <stopTargetUpdate+0x14>)
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	701a      	strb	r2, [r3, #0]
}
 8005aba:	bf00      	nop
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr
 8005ac4:	2001ebbc 	.word	0x2001ebbc

08005ac8 <startVelocityUpdate>:

void startVelocityUpdate(){
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	af00      	add	r7, sp, #0
	clearDistance10mm();
 8005acc:	f7fb fcd8 	bl	8001480 <clearDistance10mm>
	clearTotalDistance();
 8005ad0:	f7fb fc82 	bl	80013d8 <clearTotalDistance>
	velocity_table_idx = 0;
 8005ad4:	4b08      	ldr	r3, [pc, #32]	; (8005af8 <startVelocityUpdate+0x30>)
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	801a      	strh	r2, [r3, #0]
	ref_distance = 0;
 8005ada:	4b08      	ldr	r3, [pc, #32]	; (8005afc <startVelocityUpdate+0x34>)
 8005adc:	f04f 0200 	mov.w	r2, #0
 8005ae0:	601a      	str	r2, [r3, #0]
	velocity_update_flag = true;
 8005ae2:	4b07      	ldr	r3, [pc, #28]	; (8005b00 <startVelocityUpdate+0x38>)
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	701a      	strb	r2, [r3, #0]

	cross_line_idx = 0;
 8005ae8:	4b06      	ldr	r3, [pc, #24]	; (8005b04 <startVelocityUpdate+0x3c>)
 8005aea:	2200      	movs	r2, #0
 8005aec:	801a      	strh	r2, [r3, #0]
	side_line_idx = 0;
 8005aee:	4b06      	ldr	r3, [pc, #24]	; (8005b08 <startVelocityUpdate+0x40>)
 8005af0:	2200      	movs	r2, #0
 8005af2:	801a      	strh	r2, [r3, #0]
}
 8005af4:	bf00      	nop
 8005af6:	bd80      	pop	{r7, pc}
 8005af8:	2001f118 	.word	0x2001f118
 8005afc:	2001f110 	.word	0x2001f110
 8005b00:	2001ebbd 	.word	0x2001ebbd
 8005b04:	2001ebaa 	.word	0x2001ebaa
 8005b08:	2001ebac 	.word	0x2001ebac

08005b0c <stopVelocityUpdate>:

void stopVelocityUpdate()
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	af00      	add	r7, sp, #0
	velocity_update_flag = false;
 8005b10:	4b03      	ldr	r3, [pc, #12]	; (8005b20 <stopVelocityUpdate+0x14>)
 8005b12:	2200      	movs	r2, #0
 8005b14:	701a      	strb	r2, [r3, #0]
}
 8005b16:	bf00      	nop
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr
 8005b20:	2001ebbd 	.word	0x2001ebbd

08005b24 <createVelocityTable>:

void createVelocityTable(){
 8005b24:	b590      	push	{r4, r7, lr}
 8005b26:	b08d      	sub	sp, #52	; 0x34
 8005b28:	af00      	add	r7, sp, #0
	setLED2('B');
 8005b2a:	2042      	movs	r0, #66	; 0x42
 8005b2c:	f7fb ffb4 	bl	8001a98 <setLED2>
	const float *p_distance_V, *p_theta_V;
	p_distance_V = getDistanceArrayPointer();
 8005b30:	f7fd fbf6 	bl	8003320 <getDistanceArrayPointer>
 8005b34:	6178      	str	r0, [r7, #20]
	p_theta_V = getThetaArrayPointer();
 8005b36:	f7fd fbfd 	bl	8003334 <getThetaArrayPointer>
 8005b3a:	6138      	str	r0, [r7, #16]
	float temp_distance, temp_theta;

	uint16_t log_size = getDistanceLogSize();
 8005b3c:	f7fd fa8a 	bl	8003054 <getDistanceLogSize>
 8005b40:	4603      	mov	r3, r0
 8005b42:	81fb      	strh	r3, [r7, #14]

	uint16_t crossline_idx = 0;
 8005b44:	2300      	movs	r3, #0
 8005b46:	857b      	strh	r3, [r7, #42]	; 0x2a
	float total_distance = 0;
 8005b48:	f04f 0300 	mov.w	r3, #0
 8005b4c:	627b      	str	r3, [r7, #36]	; 0x24
	for(uint16_t i = 0; i < log_size; i++){
 8005b4e:	2300      	movs	r3, #0
 8005b50:	847b      	strh	r3, [r7, #34]	; 0x22
 8005b52:	e086      	b.n	8005c62 <createVelocityTable+0x13e>
		setLED2('G');
 8005b54:	2047      	movs	r0, #71	; 0x47
 8005b56:	f7fb ff9f 	bl	8001a98 <setLED2>
		temp_distance = p_distance_V[i];
 8005b5a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	4413      	add	r3, r2
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta_V[i];
 8005b66:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	4413      	add	r3, r2
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	62fb      	str	r3, [r7, #44]	; 0x2c

		if(temp_theta == 0) temp_theta = 0.00001;
 8005b72:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8005b76:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b7e:	d101      	bne.n	8005b84 <createVelocityTable+0x60>
 8005b80:	4b53      	ldr	r3, [pc, #332]	; (8005cd0 <createVelocityTable+0x1ac>)
 8005b82:	62fb      	str	r3, [r7, #44]	; 0x2c
		float radius = fabs(temp_distance / temp_theta);
 8005b84:	edd7 6a02 	vldr	s13, [r7, #8]
 8005b88:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8005b8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b90:	eef0 7ae7 	vabs.f32	s15, s15
 8005b94:	edc7 7a07 	vstr	s15, [r7, #28]
		if(radius >= straight_radius) radius = straight_radius;
 8005b98:	4b4e      	ldr	r3, [pc, #312]	; (8005cd4 <createVelocityTable+0x1b0>)
 8005b9a:	edd3 7a00 	vldr	s15, [r3]
 8005b9e:	ed97 7a07 	vldr	s14, [r7, #28]
 8005ba2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005baa:	db02      	blt.n	8005bb2 <createVelocityTable+0x8e>
 8005bac:	4b49      	ldr	r3, [pc, #292]	; (8005cd4 <createVelocityTable+0x1b0>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	61fb      	str	r3, [r7, #28]
		velocity_table[i] = radius2Velocity(radius);//速度計画の計算部分
 8005bb2:	8c7c      	ldrh	r4, [r7, #34]	; 0x22
 8005bb4:	ed97 0a07 	vldr	s0, [r7, #28]
 8005bb8:	f000 f89c 	bl	8005cf4 <radius2Velocity>
 8005bbc:	eef0 7a40 	vmov.f32	s15, s0
 8005bc0:	4a45      	ldr	r2, [pc, #276]	; (8005cd8 <createVelocityTable+0x1b4>)
 8005bc2:	00a3      	lsls	r3, r4, #2
 8005bc4:	4413      	add	r3, r2
 8005bc6:	edc3 7a00 	vstr	s15, [r3]
		saveDebug(velocity_table[i]);
 8005bca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005bcc:	4a42      	ldr	r2, [pc, #264]	; (8005cd8 <createVelocityTable+0x1b4>)
 8005bce:	009b      	lsls	r3, r3, #2
 8005bd0:	4413      	add	r3, r2
 8005bd2:	edd3 7a00 	vldr	s15, [r3]
 8005bd6:	eeb0 0a67 	vmov.f32	s0, s15
 8005bda:	f7fd f9d7 	bl	8002f8c <saveDebug>

		//Forced maximum speed on the crossline
		total_distance += temp_distance;
 8005bde:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005be2:	edd7 7a02 	vldr	s15, [r7, #8]
 8005be6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005bea:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

		float crossline_distance = getCrossLog(crossline_idx);
 8005bee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f7fd fbd5 	bl	80033a0 <getCrossLog>
 8005bf6:	ed87 0a01 	vstr	s0, [r7, #4]
		if(crossline_distance + 60 >= total_distance && total_distance >= crossline_distance - 60){
 8005bfa:	edd7 7a01 	vldr	s15, [r7, #4]
 8005bfe:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8005cdc <createVelocityTable+0x1b8>
 8005c02:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c06:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005c0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c12:	d813      	bhi.n	8005c3c <createVelocityTable+0x118>
 8005c14:	edd7 7a01 	vldr	s15, [r7, #4]
 8005c18:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005cdc <createVelocityTable+0x1b8>
 8005c1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005c20:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005c24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c2c:	db06      	blt.n	8005c3c <createVelocityTable+0x118>
			 velocity_table[i] = max_velocity;
 8005c2e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005c30:	4a2b      	ldr	r2, [pc, #172]	; (8005ce0 <createVelocityTable+0x1bc>)
 8005c32:	6812      	ldr	r2, [r2, #0]
 8005c34:	4928      	ldr	r1, [pc, #160]	; (8005cd8 <createVelocityTable+0x1b4>)
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	440b      	add	r3, r1
 8005c3a:	601a      	str	r2, [r3, #0]
		}

		if(total_distance >= crossline_distance + 60){
 8005c3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005c40:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005cdc <createVelocityTable+0x1b8>
 8005c44:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c48:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005c4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c54:	db02      	blt.n	8005c5c <createVelocityTable+0x138>
			crossline_idx++;
 8005c56:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005c58:	3301      	adds	r3, #1
 8005c5a:	857b      	strh	r3, [r7, #42]	; 0x2a
	for(uint16_t i = 0; i < log_size; i++){
 8005c5c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005c5e:	3301      	adds	r3, #1
 8005c60:	847b      	strh	r3, [r7, #34]	; 0x22
 8005c62:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8005c64:	89fb      	ldrh	r3, [r7, #14]
 8005c66:	429a      	cmp	r2, r3
 8005c68:	f4ff af74 	bcc.w	8005b54 <createVelocityTable+0x30>
		}

	}
	for(uint16_t i = log_size; i < 6000; i++){
 8005c6c:	89fb      	ldrh	r3, [r7, #14]
 8005c6e:	837b      	strh	r3, [r7, #26]
 8005c70:	e008      	b.n	8005c84 <createVelocityTable+0x160>
		velocity_table[i] = 3.0;
 8005c72:	8b7b      	ldrh	r3, [r7, #26]
 8005c74:	4a18      	ldr	r2, [pc, #96]	; (8005cd8 <createVelocityTable+0x1b4>)
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	4413      	add	r3, r2
 8005c7a:	4a1a      	ldr	r2, [pc, #104]	; (8005ce4 <createVelocityTable+0x1c0>)
 8005c7c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = log_size; i < 6000; i++){
 8005c7e:	8b7b      	ldrh	r3, [r7, #26]
 8005c80:	3301      	adds	r3, #1
 8005c82:	837b      	strh	r3, [r7, #26]
 8005c84:	8b7b      	ldrh	r3, [r7, #26]
 8005c86:	f241 726f 	movw	r2, #5999	; 0x176f
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d9f1      	bls.n	8005c72 <createVelocityTable+0x14e>
		//velocity_table[i] = 2.0;
	}


	addDecelerationDistanceMergin(velocity_table, 13); //8
 8005c8e:	210d      	movs	r1, #13
 8005c90:	4811      	ldr	r0, [pc, #68]	; (8005cd8 <createVelocityTable+0x1b4>)
 8005c92:	f000 f85d 	bl	8005d50 <addDecelerationDistanceMergin>
	addAccelerationDistanceMergin(velocity_table, 5); //15
 8005c96:	2105      	movs	r1, #5
 8005c98:	480f      	ldr	r0, [pc, #60]	; (8005cd8 <createVelocityTable+0x1b4>)
 8005c9a:	f000 f8a7 	bl	8005dec <addAccelerationDistanceMergin>
	//shiftVelocityTable(velocity_table, 1);

	velocity_table[0] = min_velocity;
 8005c9e:	4b12      	ldr	r3, [pc, #72]	; (8005ce8 <createVelocityTable+0x1c4>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a0d      	ldr	r2, [pc, #52]	; (8005cd8 <createVelocityTable+0x1b4>)
 8005ca4:	6013      	str	r3, [r2, #0]

	decelerateProcessing(deceleration, p_distance_V);
 8005ca6:	4b11      	ldr	r3, [pc, #68]	; (8005cec <createVelocityTable+0x1c8>)
 8005ca8:	edd3 7a00 	vldr	s15, [r3]
 8005cac:	6978      	ldr	r0, [r7, #20]
 8005cae:	eeb0 0a67 	vmov.f32	s0, s15
 8005cb2:	f000 f8ed 	bl	8005e90 <decelerateProcessing>
	accelerateProcessing(acceleration, p_distance_V);
 8005cb6:	4b0e      	ldr	r3, [pc, #56]	; (8005cf0 <createVelocityTable+0x1cc>)
 8005cb8:	edd3 7a00 	vldr	s15, [r3]
 8005cbc:	6978      	ldr	r0, [r7, #20]
 8005cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8005cc2:	f000 f985 	bl	8005fd0 <accelerateProcessing>

	//CreateAcceleration(p_distance);

}
 8005cc6:	bf00      	nop
 8005cc8:	3734      	adds	r7, #52	; 0x34
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd90      	pop	{r4, r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	3727c5ac 	.word	0x3727c5ac
 8005cd4:	2001ebd0 	.word	0x2001ebd0
 8005cd8:	2001bcc8 	.word	0x2001bcc8
 8005cdc:	42700000 	.word	0x42700000
 8005ce0:	2001ebc4 	.word	0x2001ebc4
 8005ce4:	40400000 	.word	0x40400000
 8005ce8:	2001ebc0 	.word	0x2001ebc0
 8005cec:	2001ebcc 	.word	0x2001ebcc
 8005cf0:	2001ebc8 	.word	0x2001ebc8

08005cf4 <radius2Velocity>:

float radius2Velocity(float radius){
 8005cf4:	b480      	push	{r7}
 8005cf6:	b085      	sub	sp, #20
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	ed87 0a01 	vstr	s0, [r7, #4]
	}
	else if(Run_Mode == 3){
		velocity = 1e-3 * radius * radius * ((max_velocity - min_velocity) / straight_radius) + min_velocity;
	}*/

	velocity = radius * ((max_velocity - min_velocity) / straight_radius) + min_velocity;
 8005cfe:	4b11      	ldr	r3, [pc, #68]	; (8005d44 <radius2Velocity+0x50>)
 8005d00:	ed93 7a00 	vldr	s14, [r3]
 8005d04:	4b10      	ldr	r3, [pc, #64]	; (8005d48 <radius2Velocity+0x54>)
 8005d06:	edd3 7a00 	vldr	s15, [r3]
 8005d0a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005d0e:	4b0f      	ldr	r3, [pc, #60]	; (8005d4c <radius2Velocity+0x58>)
 8005d10:	edd3 7a00 	vldr	s15, [r3]
 8005d14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d18:	edd7 7a01 	vldr	s15, [r7, #4]
 8005d1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d20:	4b09      	ldr	r3, [pc, #36]	; (8005d48 <radius2Velocity+0x54>)
 8005d22:	edd3 7a00 	vldr	s15, [r3]
 8005d26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d2a:	edc7 7a03 	vstr	s15, [r7, #12]

	return velocity;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	ee07 3a90 	vmov	s15, r3
}
 8005d34:	eeb0 0a67 	vmov.f32	s0, s15
 8005d38:	3714      	adds	r7, #20
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	2001ebc4 	.word	0x2001ebc4
 8005d48:	2001ebc0 	.word	0x2001ebc0
 8005d4c:	2001ebd0 	.word	0x2001ebd0

08005d50 <addDecelerationDistanceMergin>:

//*table：速度テーブル（一定距離ごとの目標速度が格納された配列）
//mergin_size：マージンする距離（10mmごとに速度テーブルを生成している場合，10を引数にすると100mmマージンされます）
void addDecelerationDistanceMergin(float *table, int16_t mergin_size)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b087      	sub	sp, #28
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	460b      	mov	r3, r1
 8005d5a:	807b      	strh	r3, [r7, #2]
	uint16_t idx = mergin_size;
 8005d5c:	887b      	ldrh	r3, [r7, #2]
 8005d5e:	82fb      	strh	r3, [r7, #22]
	float pre_target_velocity = table[idx];
 8005d60:	8afb      	ldrh	r3, [r7, #22]
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	687a      	ldr	r2, [r7, #4]
 8005d66:	4413      	add	r3, r2
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	613b      	str	r3, [r7, #16]

	while(idx <= 6000 - 1){
 8005d6c:	e033      	b.n	8005dd6 <addDecelerationDistanceMergin+0x86>
		if(pre_target_velocity > table[idx]){
 8005d6e:	8afb      	ldrh	r3, [r7, #22]
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	4413      	add	r3, r2
 8005d76:	edd3 7a00 	vldr	s15, [r3]
 8005d7a:	ed97 7a04 	vldr	s14, [r7, #16]
 8005d7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d86:	dd1d      	ble.n	8005dc4 <addDecelerationDistanceMergin+0x74>
			float low_velocity = table[idx];
 8005d88:	8afb      	ldrh	r3, [r7, #22]
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	4413      	add	r3, r2
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	60bb      	str	r3, [r7, #8]
			for(uint16_t i = idx - mergin_size; i < idx; i++){
 8005d94:	887b      	ldrh	r3, [r7, #2]
 8005d96:	8afa      	ldrh	r2, [r7, #22]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	81fb      	strh	r3, [r7, #14]
 8005d9c:	e008      	b.n	8005db0 <addDecelerationDistanceMergin+0x60>
				table[i] = low_velocity;
 8005d9e:	89fb      	ldrh	r3, [r7, #14]
 8005da0:	009b      	lsls	r3, r3, #2
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	4413      	add	r3, r2
 8005da6:	68ba      	ldr	r2, [r7, #8]
 8005da8:	601a      	str	r2, [r3, #0]
			for(uint16_t i = idx - mergin_size; i < idx; i++){
 8005daa:	89fb      	ldrh	r3, [r7, #14]
 8005dac:	3301      	adds	r3, #1
 8005dae:	81fb      	strh	r3, [r7, #14]
 8005db0:	89fa      	ldrh	r2, [r7, #14]
 8005db2:	8afb      	ldrh	r3, [r7, #22]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d3f2      	bcc.n	8005d9e <addDecelerationDistanceMergin+0x4e>
			}
			pre_target_velocity = table[idx];
 8005db8:	8afb      	ldrh	r3, [r7, #22]
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	4413      	add	r3, r2
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	613b      	str	r3, [r7, #16]
		}

		pre_target_velocity = table[idx];
 8005dc4:	8afb      	ldrh	r3, [r7, #22]
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	4413      	add	r3, r2
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	613b      	str	r3, [r7, #16]

		idx++;
 8005dd0:	8afb      	ldrh	r3, [r7, #22]
 8005dd2:	3301      	adds	r3, #1
 8005dd4:	82fb      	strh	r3, [r7, #22]
	while(idx <= 6000 - 1){
 8005dd6:	8afb      	ldrh	r3, [r7, #22]
 8005dd8:	f241 726f 	movw	r2, #5999	; 0x176f
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d9c6      	bls.n	8005d6e <addDecelerationDistanceMergin+0x1e>
	}
}
 8005de0:	bf00      	nop
 8005de2:	371c      	adds	r7, #28
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <addAccelerationDistanceMergin>:

void addAccelerationDistanceMergin(float *table, int16_t mergin_size)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b087      	sub	sp, #28
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	460b      	mov	r3, r1
 8005df6:	807b      	strh	r3, [r7, #2]
	uint16_t idx = 0;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	82fb      	strh	r3, [r7, #22]
	float pre_target_velocity = table[idx];
 8005dfc:	8afb      	ldrh	r3, [r7, #22]
 8005dfe:	009b      	lsls	r3, r3, #2
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	4413      	add	r3, r2
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	613b      	str	r3, [r7, #16]

	while(idx <= 6000 - 1 - mergin_size){
 8005e08:	e034      	b.n	8005e74 <addAccelerationDistanceMergin+0x88>
		if(pre_target_velocity < table[idx]){
 8005e0a:	8afb      	ldrh	r3, [r7, #22]
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	4413      	add	r3, r2
 8005e12:	edd3 7a00 	vldr	s15, [r3]
 8005e16:	ed97 7a04 	vldr	s14, [r7, #16]
 8005e1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e22:	d51e      	bpl.n	8005e62 <addAccelerationDistanceMergin+0x76>
			float low_velocity = pre_target_velocity;
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	60bb      	str	r3, [r7, #8]
			for(uint16_t i = idx; i < idx + mergin_size; i++){
 8005e28:	8afb      	ldrh	r3, [r7, #22]
 8005e2a:	81fb      	strh	r3, [r7, #14]
 8005e2c:	e008      	b.n	8005e40 <addAccelerationDistanceMergin+0x54>
				table[i] = low_velocity;
 8005e2e:	89fb      	ldrh	r3, [r7, #14]
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	4413      	add	r3, r2
 8005e36:	68ba      	ldr	r2, [r7, #8]
 8005e38:	601a      	str	r2, [r3, #0]
			for(uint16_t i = idx; i < idx + mergin_size; i++){
 8005e3a:	89fb      	ldrh	r3, [r7, #14]
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	81fb      	strh	r3, [r7, #14]
 8005e40:	89fa      	ldrh	r2, [r7, #14]
 8005e42:	8af9      	ldrh	r1, [r7, #22]
 8005e44:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005e48:	440b      	add	r3, r1
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	dbef      	blt.n	8005e2e <addAccelerationDistanceMergin+0x42>
			}
			idx += mergin_size;
 8005e4e:	887a      	ldrh	r2, [r7, #2]
 8005e50:	8afb      	ldrh	r3, [r7, #22]
 8005e52:	4413      	add	r3, r2
 8005e54:	82fb      	strh	r3, [r7, #22]
			pre_target_velocity = table[idx];
 8005e56:	8afb      	ldrh	r3, [r7, #22]
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	613b      	str	r3, [r7, #16]
		}

		pre_target_velocity = table[idx];
 8005e62:	8afb      	ldrh	r3, [r7, #22]
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	687a      	ldr	r2, [r7, #4]
 8005e68:	4413      	add	r3, r2
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	613b      	str	r3, [r7, #16]

		idx++;
 8005e6e:	8afb      	ldrh	r3, [r7, #22]
 8005e70:	3301      	adds	r3, #1
 8005e72:	82fb      	strh	r3, [r7, #22]
	while(idx <= 6000 - 1 - mergin_size){
 8005e74:	8afa      	ldrh	r2, [r7, #22]
 8005e76:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005e7a:	f5c3 53bb 	rsb	r3, r3, #5984	; 0x1760
 8005e7e:	330f      	adds	r3, #15
 8005e80:	429a      	cmp	r2, r3
 8005e82:	ddc2      	ble.n	8005e0a <addAccelerationDistanceMergin+0x1e>
	}
}
 8005e84:	bf00      	nop
 8005e86:	371c      	adds	r7, #28
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <decelerateProcessing>:

void decelerateProcessing(const float am, const float *p_distance){
 8005e90:	b5b0      	push	{r4, r5, r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	ed87 0a01 	vstr	s0, [r7, #4]
 8005e9a:	6038      	str	r0, [r7, #0]
	uint16_t log_size = getDistanceLogSize();
 8005e9c:	f7fd f8da 	bl	8003054 <getDistanceLogSize>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i = log_size - 1; i >= 1; i--){
 8005ea4:	8abb      	ldrh	r3, [r7, #20]
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	82fb      	strh	r3, [r7, #22]
 8005eaa:	e07f      	b.n	8005fac <decelerateProcessing+0x11c>
		float v_diff = velocity_table[i-1] - velocity_table[i];
 8005eac:	8afb      	ldrh	r3, [r7, #22]
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	4a45      	ldr	r2, [pc, #276]	; (8005fc8 <decelerateProcessing+0x138>)
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	4413      	add	r3, r2
 8005eb6:	ed93 7a00 	vldr	s14, [r3]
 8005eba:	8afb      	ldrh	r3, [r7, #22]
 8005ebc:	4a42      	ldr	r2, [pc, #264]	; (8005fc8 <decelerateProcessing+0x138>)
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	4413      	add	r3, r2
 8005ec2:	edd3 7a00 	vldr	s15, [r3]
 8005ec6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005eca:	edc7 7a04 	vstr	s15, [r7, #16]

		if(v_diff > 0){
 8005ece:	edd7 7a04 	vldr	s15, [r7, #16]
 8005ed2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eda:	dd64      	ble.n	8005fa6 <decelerateProcessing+0x116>
			float t = p_distance[i]*1e-3 / v_diff;
 8005edc:	8afb      	ldrh	r3, [r7, #22]
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	683a      	ldr	r2, [r7, #0]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f7fa fb2e 	bl	8000548 <__aeabi_f2d>
 8005eec:	a334      	add	r3, pc, #208	; (adr r3, 8005fc0 <decelerateProcessing+0x130>)
 8005eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef2:	f7fa fb81 	bl	80005f8 <__aeabi_dmul>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	460c      	mov	r4, r1
 8005efa:	4625      	mov	r5, r4
 8005efc:	461c      	mov	r4, r3
 8005efe:	6938      	ldr	r0, [r7, #16]
 8005f00:	f7fa fb22 	bl	8000548 <__aeabi_f2d>
 8005f04:	4602      	mov	r2, r0
 8005f06:	460b      	mov	r3, r1
 8005f08:	4620      	mov	r0, r4
 8005f0a:	4629      	mov	r1, r5
 8005f0c:	f7fa fc9e 	bl	800084c <__aeabi_ddiv>
 8005f10:	4603      	mov	r3, r0
 8005f12:	460c      	mov	r4, r1
 8005f14:	4618      	mov	r0, r3
 8005f16:	4621      	mov	r1, r4
 8005f18:	f7fa fe66 	bl	8000be8 <__aeabi_d2f>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	60fb      	str	r3, [r7, #12]
			float a = v_diff / t;
 8005f20:	edd7 6a04 	vldr	s13, [r7, #16]
 8005f24:	ed97 7a03 	vldr	s14, [r7, #12]
 8005f28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f2c:	edc7 7a02 	vstr	s15, [r7, #8]
			if(a > am){
 8005f30:	ed97 7a02 	vldr	s14, [r7, #8]
 8005f34:	edd7 7a01 	vldr	s15, [r7, #4]
 8005f38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f40:	dd31      	ble.n	8005fa6 <decelerateProcessing+0x116>
				velocity_table[i-1] = velocity_table[i] + am * p_distance[i]*1e-3;
 8005f42:	8afb      	ldrh	r3, [r7, #22]
 8005f44:	4a20      	ldr	r2, [pc, #128]	; (8005fc8 <decelerateProcessing+0x138>)
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	4413      	add	r3, r2
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7fa fafb 	bl	8000548 <__aeabi_f2d>
 8005f52:	4604      	mov	r4, r0
 8005f54:	460d      	mov	r5, r1
 8005f56:	8afb      	ldrh	r3, [r7, #22]
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	683a      	ldr	r2, [r7, #0]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	ed93 7a00 	vldr	s14, [r3]
 8005f62:	edd7 7a01 	vldr	s15, [r7, #4]
 8005f66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f6a:	ee17 0a90 	vmov	r0, s15
 8005f6e:	f7fa faeb 	bl	8000548 <__aeabi_f2d>
 8005f72:	a313      	add	r3, pc, #76	; (adr r3, 8005fc0 <decelerateProcessing+0x130>)
 8005f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f78:	f7fa fb3e 	bl	80005f8 <__aeabi_dmul>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	460b      	mov	r3, r1
 8005f80:	4620      	mov	r0, r4
 8005f82:	4629      	mov	r1, r5
 8005f84:	f7fa f982 	bl	800028c <__adddf3>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	460c      	mov	r4, r1
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	4622      	mov	r2, r4
 8005f90:	8afb      	ldrh	r3, [r7, #22]
 8005f92:	1e5c      	subs	r4, r3, #1
 8005f94:	4608      	mov	r0, r1
 8005f96:	4611      	mov	r1, r2
 8005f98:	f7fa fe26 	bl	8000be8 <__aeabi_d2f>
 8005f9c:	4601      	mov	r1, r0
 8005f9e:	4a0a      	ldr	r2, [pc, #40]	; (8005fc8 <decelerateProcessing+0x138>)
 8005fa0:	00a3      	lsls	r3, r4, #2
 8005fa2:	4413      	add	r3, r2
 8005fa4:	6019      	str	r1, [r3, #0]
	for(uint16_t i = log_size - 1; i >= 1; i--){
 8005fa6:	8afb      	ldrh	r3, [r7, #22]
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	82fb      	strh	r3, [r7, #22]
 8005fac:	8afb      	ldrh	r3, [r7, #22]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f47f af7c 	bne.w	8005eac <decelerateProcessing+0x1c>
			}
		}
	}
}
 8005fb4:	bf00      	nop
 8005fb6:	3718      	adds	r7, #24
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bdb0      	pop	{r4, r5, r7, pc}
 8005fbc:	f3af 8000 	nop.w
 8005fc0:	d2f1a9fc 	.word	0xd2f1a9fc
 8005fc4:	3f50624d 	.word	0x3f50624d
 8005fc8:	2001bcc8 	.word	0x2001bcc8
 8005fcc:	00000000 	.word	0x00000000

08005fd0 <accelerateProcessing>:

void accelerateProcessing(const float am, const float *p_distance){
 8005fd0:	b5b0      	push	{r4, r5, r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	ed87 0a01 	vstr	s0, [r7, #4]
 8005fda:	6038      	str	r0, [r7, #0]
	uint16_t log_size = getDistanceLogSize();
 8005fdc:	f7fd f83a 	bl	8003054 <getDistanceLogSize>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i = 0; i <= log_size - 1; i++){
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	82fb      	strh	r3, [r7, #22]
 8005fe8:	e07f      	b.n	80060ea <accelerateProcessing+0x11a>
		float v_diff = velocity_table[i+1] - velocity_table[i];
 8005fea:	8afb      	ldrh	r3, [r7, #22]
 8005fec:	3301      	adds	r3, #1
 8005fee:	4a46      	ldr	r2, [pc, #280]	; (8006108 <accelerateProcessing+0x138>)
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	4413      	add	r3, r2
 8005ff4:	ed93 7a00 	vldr	s14, [r3]
 8005ff8:	8afb      	ldrh	r3, [r7, #22]
 8005ffa:	4a43      	ldr	r2, [pc, #268]	; (8006108 <accelerateProcessing+0x138>)
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	4413      	add	r3, r2
 8006000:	edd3 7a00 	vldr	s15, [r3]
 8006004:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006008:	edc7 7a04 	vstr	s15, [r7, #16]

		if(v_diff > 0){
 800600c:	edd7 7a04 	vldr	s15, [r7, #16]
 8006010:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006018:	dd64      	ble.n	80060e4 <accelerateProcessing+0x114>
			float t = p_distance[i]*1e-3 / v_diff;
 800601a:	8afb      	ldrh	r3, [r7, #22]
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	683a      	ldr	r2, [r7, #0]
 8006020:	4413      	add	r3, r2
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4618      	mov	r0, r3
 8006026:	f7fa fa8f 	bl	8000548 <__aeabi_f2d>
 800602a:	a335      	add	r3, pc, #212	; (adr r3, 8006100 <accelerateProcessing+0x130>)
 800602c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006030:	f7fa fae2 	bl	80005f8 <__aeabi_dmul>
 8006034:	4603      	mov	r3, r0
 8006036:	460c      	mov	r4, r1
 8006038:	4625      	mov	r5, r4
 800603a:	461c      	mov	r4, r3
 800603c:	6938      	ldr	r0, [r7, #16]
 800603e:	f7fa fa83 	bl	8000548 <__aeabi_f2d>
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	4620      	mov	r0, r4
 8006048:	4629      	mov	r1, r5
 800604a:	f7fa fbff 	bl	800084c <__aeabi_ddiv>
 800604e:	4603      	mov	r3, r0
 8006050:	460c      	mov	r4, r1
 8006052:	4618      	mov	r0, r3
 8006054:	4621      	mov	r1, r4
 8006056:	f7fa fdc7 	bl	8000be8 <__aeabi_d2f>
 800605a:	4603      	mov	r3, r0
 800605c:	60fb      	str	r3, [r7, #12]
			float a = v_diff / t;
 800605e:	edd7 6a04 	vldr	s13, [r7, #16]
 8006062:	ed97 7a03 	vldr	s14, [r7, #12]
 8006066:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800606a:	edc7 7a02 	vstr	s15, [r7, #8]
			if(a > am){
 800606e:	ed97 7a02 	vldr	s14, [r7, #8]
 8006072:	edd7 7a01 	vldr	s15, [r7, #4]
 8006076:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800607a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800607e:	dd31      	ble.n	80060e4 <accelerateProcessing+0x114>
				velocity_table[i+1] = velocity_table[i] + am * p_distance[i]*1e-3;
 8006080:	8afb      	ldrh	r3, [r7, #22]
 8006082:	4a21      	ldr	r2, [pc, #132]	; (8006108 <accelerateProcessing+0x138>)
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	4413      	add	r3, r2
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f7fa fa5c 	bl	8000548 <__aeabi_f2d>
 8006090:	4604      	mov	r4, r0
 8006092:	460d      	mov	r5, r1
 8006094:	8afb      	ldrh	r3, [r7, #22]
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	683a      	ldr	r2, [r7, #0]
 800609a:	4413      	add	r3, r2
 800609c:	ed93 7a00 	vldr	s14, [r3]
 80060a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80060a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060a8:	ee17 0a90 	vmov	r0, s15
 80060ac:	f7fa fa4c 	bl	8000548 <__aeabi_f2d>
 80060b0:	a313      	add	r3, pc, #76	; (adr r3, 8006100 <accelerateProcessing+0x130>)
 80060b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b6:	f7fa fa9f 	bl	80005f8 <__aeabi_dmul>
 80060ba:	4602      	mov	r2, r0
 80060bc:	460b      	mov	r3, r1
 80060be:	4620      	mov	r0, r4
 80060c0:	4629      	mov	r1, r5
 80060c2:	f7fa f8e3 	bl	800028c <__adddf3>
 80060c6:	4603      	mov	r3, r0
 80060c8:	460c      	mov	r4, r1
 80060ca:	4619      	mov	r1, r3
 80060cc:	4622      	mov	r2, r4
 80060ce:	8afb      	ldrh	r3, [r7, #22]
 80060d0:	1c5c      	adds	r4, r3, #1
 80060d2:	4608      	mov	r0, r1
 80060d4:	4611      	mov	r1, r2
 80060d6:	f7fa fd87 	bl	8000be8 <__aeabi_d2f>
 80060da:	4601      	mov	r1, r0
 80060dc:	4a0a      	ldr	r2, [pc, #40]	; (8006108 <accelerateProcessing+0x138>)
 80060de:	00a3      	lsls	r3, r4, #2
 80060e0:	4413      	add	r3, r2
 80060e2:	6019      	str	r1, [r3, #0]
	for(uint16_t i = 0; i <= log_size - 1; i++){
 80060e4:	8afb      	ldrh	r3, [r7, #22]
 80060e6:	3301      	adds	r3, #1
 80060e8:	82fb      	strh	r3, [r7, #22]
 80060ea:	8afa      	ldrh	r2, [r7, #22]
 80060ec:	8abb      	ldrh	r3, [r7, #20]
 80060ee:	3b01      	subs	r3, #1
 80060f0:	429a      	cmp	r2, r3
 80060f2:	f77f af7a 	ble.w	8005fea <accelerateProcessing+0x1a>
			}
		}
	}
}
 80060f6:	bf00      	nop
 80060f8:	3718      	adds	r7, #24
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bdb0      	pop	{r4, r5, r7, pc}
 80060fe:	bf00      	nop
 8006100:	d2f1a9fc 	.word	0xd2f1a9fc
 8006104:	3f50624d 	.word	0x3f50624d
 8006108:	2001bcc8 	.word	0x2001bcc8

0800610c <updateTargetVelocity>:

void updateTargetVelocity(){
 800610c:	b580      	push	{r7, lr}
 800610e:	af00      	add	r7, sp, #0
	static float pre_target_velocity;

	if(velocity_update_flag == true){
 8006110:	4b29      	ldr	r3, [pc, #164]	; (80061b8 <updateTargetVelocity+0xac>)
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d04c      	beq.n	80061b2 <updateTargetVelocity+0xa6>
		if(getTotalDistance() >= ref_distance){
 8006118:	f7fb f916 	bl	8001348 <getTotalDistance>
 800611c:	eeb0 7a40 	vmov.f32	s14, s0
 8006120:	4b26      	ldr	r3, [pc, #152]	; (80061bc <updateTargetVelocity+0xb0>)
 8006122:	edd3 7a00 	vldr	s15, [r3]
 8006126:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800612a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800612e:	db14      	blt.n	800615a <updateTargetVelocity+0x4e>
			ref_distance += getDistanceLog(velocity_table_idx);
 8006130:	4b23      	ldr	r3, [pc, #140]	; (80061c0 <updateTargetVelocity+0xb4>)
 8006132:	881b      	ldrh	r3, [r3, #0]
 8006134:	4618      	mov	r0, r3
 8006136:	f7fd f907 	bl	8003348 <getDistanceLog>
 800613a:	eeb0 7a40 	vmov.f32	s14, s0
 800613e:	4b1f      	ldr	r3, [pc, #124]	; (80061bc <updateTargetVelocity+0xb0>)
 8006140:	edd3 7a00 	vldr	s15, [r3]
 8006144:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006148:	4b1c      	ldr	r3, [pc, #112]	; (80061bc <updateTargetVelocity+0xb0>)
 800614a:	edc3 7a00 	vstr	s15, [r3]
			velocity_table_idx++;
 800614e:	4b1c      	ldr	r3, [pc, #112]	; (80061c0 <updateTargetVelocity+0xb4>)
 8006150:	881b      	ldrh	r3, [r3, #0]
 8006152:	3301      	adds	r3, #1
 8006154:	b29a      	uxth	r2, r3
 8006156:	4b1a      	ldr	r3, [pc, #104]	; (80061c0 <updateTargetVelocity+0xb4>)
 8006158:	801a      	strh	r2, [r3, #0]
		}
		if(velocity_table_idx >= getDistanceLogSize()){
 800615a:	f7fc ff7b 	bl	8003054 <getDistanceLogSize>
 800615e:	4603      	mov	r3, r0
 8006160:	461a      	mov	r2, r3
 8006162:	4b17      	ldr	r3, [pc, #92]	; (80061c0 <updateTargetVelocity+0xb4>)
 8006164:	881b      	ldrh	r3, [r3, #0]
 8006166:	429a      	cmp	r2, r3
 8006168:	d806      	bhi.n	8006178 <updateTargetVelocity+0x6c>
			velocity_table_idx = getDistanceLogSize() - 1;
 800616a:	f7fc ff73 	bl	8003054 <getDistanceLogSize>
 800616e:	4603      	mov	r3, r0
 8006170:	3b01      	subs	r3, #1
 8006172:	b29a      	uxth	r2, r3
 8006174:	4b12      	ldr	r3, [pc, #72]	; (80061c0 <updateTargetVelocity+0xb4>)
 8006176:	801a      	strh	r2, [r3, #0]
		}

		//setTargetVelocity(velocity_table[velocity_table_idx]);
		//setTargetAcceleration(acceleration_table[velocity_table_idx]);
		setTargetVelocity(1.5);
 8006178:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 800617c:	f7fd fa8a 	bl	8003694 <setTargetVelocity>

		if(pre_target_velocity > velocity_table[velocity_table_idx]){
 8006180:	4b0f      	ldr	r3, [pc, #60]	; (80061c0 <updateTargetVelocity+0xb4>)
 8006182:	881b      	ldrh	r3, [r3, #0]
 8006184:	4a0f      	ldr	r2, [pc, #60]	; (80061c4 <updateTargetVelocity+0xb8>)
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	4413      	add	r3, r2
 800618a:	ed93 7a00 	vldr	s14, [r3]
 800618e:	4b0e      	ldr	r3, [pc, #56]	; (80061c8 <updateTargetVelocity+0xbc>)
 8006190:	edd3 7a00 	vldr	s15, [r3]
 8006194:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800619c:	d501      	bpl.n	80061a2 <updateTargetVelocity+0x96>
			setClearFlagOfVelocityControlI();
 800619e:	f7fd fb25 	bl	80037ec <setClearFlagOfVelocityControlI>
		}

		pre_target_velocity = velocity_table[velocity_table_idx];
 80061a2:	4b07      	ldr	r3, [pc, #28]	; (80061c0 <updateTargetVelocity+0xb4>)
 80061a4:	881b      	ldrh	r3, [r3, #0]
 80061a6:	4a07      	ldr	r2, [pc, #28]	; (80061c4 <updateTargetVelocity+0xb8>)
 80061a8:	009b      	lsls	r3, r3, #2
 80061aa:	4413      	add	r3, r2
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a06      	ldr	r2, [pc, #24]	; (80061c8 <updateTargetVelocity+0xbc>)
 80061b0:	6013      	str	r3, [r2, #0]
	}
}
 80061b2:	bf00      	nop
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	2001ebbd 	.word	0x2001ebbd
 80061bc:	2001f110 	.word	0x2001f110
 80061c0:	2001f118 	.word	0x2001f118
 80061c4:	2001bcc8 	.word	0x2001bcc8
 80061c8:	2001ebec 	.word	0x2001ebec

080061cc <correctionTotalDistanceFromCrossLine>:

void correctionTotalDistanceFromCrossLine()//クロスでの距離補正
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b082      	sub	sp, #8
 80061d0:	af00      	add	r7, sp, #0
	while(cross_line_idx <= getCrossLogSize()){
 80061d2:	e03f      	b.n	8006254 <correctionTotalDistanceFromCrossLine+0x88>
		float temp_crossline_distance = getCrossLog(cross_line_idx);
 80061d4:	4b25      	ldr	r3, [pc, #148]	; (800626c <correctionTotalDistanceFromCrossLine+0xa0>)
 80061d6:	881b      	ldrh	r3, [r3, #0]
 80061d8:	4618      	mov	r0, r3
 80061da:	f7fd f8e1 	bl	80033a0 <getCrossLog>
 80061de:	ed87 0a01 	vstr	s0, [r7, #4]
		float diff = fabs(temp_crossline_distance - getTotalDistance());
 80061e2:	f7fb f8b1 	bl	8001348 <getTotalDistance>
 80061e6:	eeb0 7a40 	vmov.f32	s14, s0
 80061ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80061ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80061f2:	eef0 7ae7 	vabs.f32	s15, s15
 80061f6:	edc7 7a00 	vstr	s15, [r7]
		if(diff <= 250){
 80061fa:	edd7 7a00 	vldr	s15, [r7]
 80061fe:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8006270 <correctionTotalDistanceFromCrossLine+0xa4>
 8006202:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800620a:	d80d      	bhi.n	8006228 <correctionTotalDistanceFromCrossLine+0x5c>
			correction_check_cnt_cross = 0;
 800620c:	4b19      	ldr	r3, [pc, #100]	; (8006274 <correctionTotalDistanceFromCrossLine+0xa8>)
 800620e:	2200      	movs	r2, #0
 8006210:	801a      	strh	r2, [r3, #0]
			setTotalDistance(temp_crossline_distance);
 8006212:	ed97 0a01 	vldr	s0, [r7, #4]
 8006216:	f7fb f8c1 	bl	800139c <setTotalDistance>
			cross_line_idx++;
 800621a:	4b14      	ldr	r3, [pc, #80]	; (800626c <correctionTotalDistanceFromCrossLine+0xa0>)
 800621c:	881b      	ldrh	r3, [r3, #0]
 800621e:	3301      	adds	r3, #1
 8006220:	b29a      	uxth	r2, r3
 8006222:	4b12      	ldr	r3, [pc, #72]	; (800626c <correctionTotalDistanceFromCrossLine+0xa0>)
 8006224:	801a      	strh	r2, [r3, #0]
			break;
 8006226:	e01d      	b.n	8006264 <correctionTotalDistanceFromCrossLine+0x98>
		}
		cross_line_idx++;
 8006228:	4b10      	ldr	r3, [pc, #64]	; (800626c <correctionTotalDistanceFromCrossLine+0xa0>)
 800622a:	881b      	ldrh	r3, [r3, #0]
 800622c:	3301      	adds	r3, #1
 800622e:	b29a      	uxth	r2, r3
 8006230:	4b0e      	ldr	r3, [pc, #56]	; (800626c <correctionTotalDistanceFromCrossLine+0xa0>)
 8006232:	801a      	strh	r2, [r3, #0]

		if(cross_line_idx >= getCrossLogSize()){
 8006234:	f7fc ff1a 	bl	800306c <getCrossLogSize>
 8006238:	4603      	mov	r3, r0
 800623a:	461a      	mov	r2, r3
 800623c:	4b0b      	ldr	r3, [pc, #44]	; (800626c <correctionTotalDistanceFromCrossLine+0xa0>)
 800623e:	881b      	ldrh	r3, [r3, #0]
 8006240:	429a      	cmp	r2, r3
 8006242:	d807      	bhi.n	8006254 <correctionTotalDistanceFromCrossLine+0x88>
			cross_line_idx = getCrossLogSize() - 1;
 8006244:	f7fc ff12 	bl	800306c <getCrossLogSize>
 8006248:	4603      	mov	r3, r0
 800624a:	3b01      	subs	r3, #1
 800624c:	b29a      	uxth	r2, r3
 800624e:	4b07      	ldr	r3, [pc, #28]	; (800626c <correctionTotalDistanceFromCrossLine+0xa0>)
 8006250:	801a      	strh	r2, [r3, #0]
			break;
 8006252:	e007      	b.n	8006264 <correctionTotalDistanceFromCrossLine+0x98>
	while(cross_line_idx <= getCrossLogSize()){
 8006254:	f7fc ff0a 	bl	800306c <getCrossLogSize>
 8006258:	4603      	mov	r3, r0
 800625a:	461a      	mov	r2, r3
 800625c:	4b03      	ldr	r3, [pc, #12]	; (800626c <correctionTotalDistanceFromCrossLine+0xa0>)
 800625e:	881b      	ldrh	r3, [r3, #0]
 8006260:	429a      	cmp	r2, r3
 8006262:	d2b7      	bcs.n	80061d4 <correctionTotalDistanceFromCrossLine+0x8>
		}
	}
}
 8006264:	bf00      	nop
 8006266:	3708      	adds	r7, #8
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	2001ebaa 	.word	0x2001ebaa
 8006270:	437a0000 	.word	0x437a0000
 8006274:	2001ebae 	.word	0x2001ebae

08006278 <correctionTotalDistanceFromSideLine>:

void correctionTotalDistanceFromSideLine()//連続曲率後の距離補正
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
	while(side_line_idx <= getSideLogSize()){
 800627e:	e03f      	b.n	8006300 <correctionTotalDistanceFromSideLine+0x88>
		float temp_sideline_distance = getSideLog(side_line_idx);
 8006280:	4b25      	ldr	r3, [pc, #148]	; (8006318 <correctionTotalDistanceFromSideLine+0xa0>)
 8006282:	881b      	ldrh	r3, [r3, #0]
 8006284:	4618      	mov	r0, r3
 8006286:	f7fd f8a1 	bl	80033cc <getSideLog>
 800628a:	ed87 0a01 	vstr	s0, [r7, #4]
		float diff = fabs(temp_sideline_distance - getTotalDistance());
 800628e:	f7fb f85b 	bl	8001348 <getTotalDistance>
 8006292:	eeb0 7a40 	vmov.f32	s14, s0
 8006296:	edd7 7a01 	vldr	s15, [r7, #4]
 800629a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800629e:	eef0 7ae7 	vabs.f32	s15, s15
 80062a2:	edc7 7a00 	vstr	s15, [r7]
		//if(diff <= 700){
		if(diff <= 250){
 80062a6:	edd7 7a00 	vldr	s15, [r7]
 80062aa:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800631c <correctionTotalDistanceFromSideLine+0xa4>
 80062ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062b6:	d80d      	bhi.n	80062d4 <correctionTotalDistanceFromSideLine+0x5c>
			correction_check_cnt_side = 0;
 80062b8:	4b19      	ldr	r3, [pc, #100]	; (8006320 <correctionTotalDistanceFromSideLine+0xa8>)
 80062ba:	2200      	movs	r2, #0
 80062bc:	801a      	strh	r2, [r3, #0]
			setTotalDistance(temp_sideline_distance);
 80062be:	ed97 0a01 	vldr	s0, [r7, #4]
 80062c2:	f7fb f86b 	bl	800139c <setTotalDistance>
			side_line_idx++;
 80062c6:	4b14      	ldr	r3, [pc, #80]	; (8006318 <correctionTotalDistanceFromSideLine+0xa0>)
 80062c8:	881b      	ldrh	r3, [r3, #0]
 80062ca:	3301      	adds	r3, #1
 80062cc:	b29a      	uxth	r2, r3
 80062ce:	4b12      	ldr	r3, [pc, #72]	; (8006318 <correctionTotalDistanceFromSideLine+0xa0>)
 80062d0:	801a      	strh	r2, [r3, #0]
			break;
 80062d2:	e01d      	b.n	8006310 <correctionTotalDistanceFromSideLine+0x98>
		}
		side_line_idx++;
 80062d4:	4b10      	ldr	r3, [pc, #64]	; (8006318 <correctionTotalDistanceFromSideLine+0xa0>)
 80062d6:	881b      	ldrh	r3, [r3, #0]
 80062d8:	3301      	adds	r3, #1
 80062da:	b29a      	uxth	r2, r3
 80062dc:	4b0e      	ldr	r3, [pc, #56]	; (8006318 <correctionTotalDistanceFromSideLine+0xa0>)
 80062de:	801a      	strh	r2, [r3, #0]

		if(side_line_idx >= getSideLogSize()){
 80062e0:	f7fc fed0 	bl	8003084 <getSideLogSize>
 80062e4:	4603      	mov	r3, r0
 80062e6:	461a      	mov	r2, r3
 80062e8:	4b0b      	ldr	r3, [pc, #44]	; (8006318 <correctionTotalDistanceFromSideLine+0xa0>)
 80062ea:	881b      	ldrh	r3, [r3, #0]
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d807      	bhi.n	8006300 <correctionTotalDistanceFromSideLine+0x88>
			side_line_idx = getSideLogSize() - 1;
 80062f0:	f7fc fec8 	bl	8003084 <getSideLogSize>
 80062f4:	4603      	mov	r3, r0
 80062f6:	3b01      	subs	r3, #1
 80062f8:	b29a      	uxth	r2, r3
 80062fa:	4b07      	ldr	r3, [pc, #28]	; (8006318 <correctionTotalDistanceFromSideLine+0xa0>)
 80062fc:	801a      	strh	r2, [r3, #0]
			break;
 80062fe:	e007      	b.n	8006310 <correctionTotalDistanceFromSideLine+0x98>
	while(side_line_idx <= getSideLogSize()){
 8006300:	f7fc fec0 	bl	8003084 <getSideLogSize>
 8006304:	4603      	mov	r3, r0
 8006306:	461a      	mov	r2, r3
 8006308:	4b03      	ldr	r3, [pc, #12]	; (8006318 <correctionTotalDistanceFromSideLine+0xa0>)
 800630a:	881b      	ldrh	r3, [r3, #0]
 800630c:	429a      	cmp	r2, r3
 800630e:	d2b7      	bcs.n	8006280 <correctionTotalDistanceFromSideLine+0x8>
		}
	}
}
 8006310:	bf00      	nop
 8006312:	3708      	adds	r7, #8
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}
 8006318:	2001ebac 	.word	0x2001ebac
 800631c:	437a0000 	.word	0x437a0000
 8006320:	2001ebb0 	.word	0x2001ebb0

08006324 <getgoalStatus>:
		acceleration_table[i] = V_motor;
    }
}*/

bool getgoalStatus()
{
 8006324:	b480      	push	{r7}
 8006326:	af00      	add	r7, sp, #0
	return goal_flag;
 8006328:	4b03      	ldr	r3, [pc, #12]	; (8006338 <getgoalStatus+0x14>)
 800632a:	781b      	ldrb	r3, [r3, #0]
}
 800632c:	4618      	mov	r0, r3
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr
 8006336:	bf00      	nop
 8006338:	2001ebb6 	.word	0x2001ebb6

0800633c <getTargetUpdateflag>:

bool getTargetUpdateflag()
{
 800633c:	b480      	push	{r7}
 800633e:	af00      	add	r7, sp, #0
	return target_update_flag;
 8006340:	4b03      	ldr	r3, [pc, #12]	; (8006350 <getTargetUpdateflag+0x14>)
 8006342:	781b      	ldrb	r3, [r3, #0]
}
 8006344:	4618      	mov	r0, r3
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	2001ebbc 	.word	0x2001ebbc

08006354 <setVelocityRange>:

void setVelocityRange(float min_vel, float max_vel)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	ed87 0a01 	vstr	s0, [r7, #4]
 800635e:	edc7 0a00 	vstr	s1, [r7]
	min_velocity = min_vel;
 8006362:	4a06      	ldr	r2, [pc, #24]	; (800637c <setVelocityRange+0x28>)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6013      	str	r3, [r2, #0]
	max_velocity = max_vel;
 8006368:	4a05      	ldr	r2, [pc, #20]	; (8006380 <setVelocityRange+0x2c>)
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	6013      	str	r3, [r2, #0]
}
 800636e:	bf00      	nop
 8006370:	370c      	adds	r7, #12
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	2001ebc0 	.word	0x2001ebc0
 8006380:	2001ebc4 	.word	0x2001ebc4

08006384 <setAccDec>:

void setAccDec(float acc, float dec)
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	ed87 0a01 	vstr	s0, [r7, #4]
 800638e:	edc7 0a00 	vstr	s1, [r7]
	acceleration = acc;
 8006392:	4a06      	ldr	r2, [pc, #24]	; (80063ac <setAccDec+0x28>)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6013      	str	r3, [r2, #0]
	deceleration = dec;
 8006398:	4a05      	ldr	r2, [pc, #20]	; (80063b0 <setAccDec+0x2c>)
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	6013      	str	r3, [r2, #0]
}
 800639e:	bf00      	nop
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	2001ebc8 	.word	0x2001ebc8
 80063b0:	2001ebcc 	.word	0x2001ebcc

080063b4 <setStraightRadius>:

void setStraightRadius(float radius)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	ed87 0a01 	vstr	s0, [r7, #4]
	straight_radius = radius;
 80063be:	4a04      	ldr	r2, [pc, #16]	; (80063d0 <setStraightRadius+0x1c>)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6013      	str	r3, [r2, #0]
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr
 80063d0:	2001ebd0 	.word	0x2001ebd0

080063d4 <getControl_Mode>:
{
	return Run_Mode;
}

float getControl_Mode()
{
 80063d4:	b480      	push	{r7}
 80063d6:	af00      	add	r7, sp, #0
	return Control_Mode;
 80063d8:	4b05      	ldr	r3, [pc, #20]	; (80063f0 <getControl_Mode+0x1c>)
 80063da:	881b      	ldrh	r3, [r3, #0]
 80063dc:	ee07 3a90 	vmov	s15, r3
 80063e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 80063e4:	eeb0 0a67 	vmov.f32	s0, s15
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr
 80063f0:	2001f114 	.word	0x2001f114

080063f4 <getSideSensorStatusL>:
{
	return min_velocity;
}
//↓sidesensorjob
bool getSideSensorStatusL()
{
 80063f4:	b480      	push	{r7}
 80063f6:	af00      	add	r7, sp, #0
	return side_sensor_l;
 80063f8:	4b03      	ldr	r3, [pc, #12]	; (8006408 <getSideSensorStatusL+0x14>)
 80063fa:	781b      	ldrb	r3, [r3, #0]
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	2001ebb4 	.word	0x2001ebb4

0800640c <getSideSensorStatusR>:

bool getSideSensorStatusR()
{
 800640c:	b480      	push	{r7}
 800640e:	af00      	add	r7, sp, #0
	return side_sensor_r;
 8006410:	4b03      	ldr	r3, [pc, #12]	; (8006420 <getSideSensorStatusR+0x14>)
 8006412:	781b      	ldrb	r3, [r3, #0]
}
 8006414:	4618      	mov	r0, r3
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr
 800641e:	bf00      	nop
 8006420:	2001ebb5 	.word	0x2001ebb5

08006424 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800642a:	2300      	movs	r3, #0
 800642c:	607b      	str	r3, [r7, #4]
 800642e:	4b10      	ldr	r3, [pc, #64]	; (8006470 <HAL_MspInit+0x4c>)
 8006430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006432:	4a0f      	ldr	r2, [pc, #60]	; (8006470 <HAL_MspInit+0x4c>)
 8006434:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006438:	6453      	str	r3, [r2, #68]	; 0x44
 800643a:	4b0d      	ldr	r3, [pc, #52]	; (8006470 <HAL_MspInit+0x4c>)
 800643c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800643e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006442:	607b      	str	r3, [r7, #4]
 8006444:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006446:	2300      	movs	r3, #0
 8006448:	603b      	str	r3, [r7, #0]
 800644a:	4b09      	ldr	r3, [pc, #36]	; (8006470 <HAL_MspInit+0x4c>)
 800644c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644e:	4a08      	ldr	r2, [pc, #32]	; (8006470 <HAL_MspInit+0x4c>)
 8006450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006454:	6413      	str	r3, [r2, #64]	; 0x40
 8006456:	4b06      	ldr	r3, [pc, #24]	; (8006470 <HAL_MspInit+0x4c>)
 8006458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800645e:	603b      	str	r3, [r7, #0]
 8006460:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006462:	bf00      	nop
 8006464:	370c      	adds	r7, #12
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	40023800 	.word	0x40023800

08006474 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b08e      	sub	sp, #56	; 0x38
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800647c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006480:	2200      	movs	r2, #0
 8006482:	601a      	str	r2, [r3, #0]
 8006484:	605a      	str	r2, [r3, #4]
 8006486:	609a      	str	r2, [r3, #8]
 8006488:	60da      	str	r2, [r3, #12]
 800648a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a79      	ldr	r2, [pc, #484]	; (8006678 <HAL_ADC_MspInit+0x204>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d158      	bne.n	8006548 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006496:	2300      	movs	r3, #0
 8006498:	623b      	str	r3, [r7, #32]
 800649a:	4b78      	ldr	r3, [pc, #480]	; (800667c <HAL_ADC_MspInit+0x208>)
 800649c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800649e:	4a77      	ldr	r2, [pc, #476]	; (800667c <HAL_ADC_MspInit+0x208>)
 80064a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064a4:	6453      	str	r3, [r2, #68]	; 0x44
 80064a6:	4b75      	ldr	r3, [pc, #468]	; (800667c <HAL_ADC_MspInit+0x208>)
 80064a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064ae:	623b      	str	r3, [r7, #32]
 80064b0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80064b2:	2300      	movs	r3, #0
 80064b4:	61fb      	str	r3, [r7, #28]
 80064b6:	4b71      	ldr	r3, [pc, #452]	; (800667c <HAL_ADC_MspInit+0x208>)
 80064b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ba:	4a70      	ldr	r2, [pc, #448]	; (800667c <HAL_ADC_MspInit+0x208>)
 80064bc:	f043 0304 	orr.w	r3, r3, #4
 80064c0:	6313      	str	r3, [r2, #48]	; 0x30
 80064c2:	4b6e      	ldr	r3, [pc, #440]	; (800667c <HAL_ADC_MspInit+0x208>)
 80064c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c6:	f003 0304 	and.w	r3, r3, #4
 80064ca:	61fb      	str	r3, [r7, #28]
 80064cc:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80064ce:	230e      	movs	r3, #14
 80064d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80064d2:	2303      	movs	r3, #3
 80064d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064d6:	2300      	movs	r3, #0
 80064d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80064da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80064de:	4619      	mov	r1, r3
 80064e0:	4867      	ldr	r0, [pc, #412]	; (8006680 <HAL_ADC_MspInit+0x20c>)
 80064e2:	f001 ff65 	bl	80083b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80064e6:	4b67      	ldr	r3, [pc, #412]	; (8006684 <HAL_ADC_MspInit+0x210>)
 80064e8:	4a67      	ldr	r2, [pc, #412]	; (8006688 <HAL_ADC_MspInit+0x214>)
 80064ea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80064ec:	4b65      	ldr	r3, [pc, #404]	; (8006684 <HAL_ADC_MspInit+0x210>)
 80064ee:	2200      	movs	r2, #0
 80064f0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80064f2:	4b64      	ldr	r3, [pc, #400]	; (8006684 <HAL_ADC_MspInit+0x210>)
 80064f4:	2200      	movs	r2, #0
 80064f6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80064f8:	4b62      	ldr	r3, [pc, #392]	; (8006684 <HAL_ADC_MspInit+0x210>)
 80064fa:	2200      	movs	r2, #0
 80064fc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80064fe:	4b61      	ldr	r3, [pc, #388]	; (8006684 <HAL_ADC_MspInit+0x210>)
 8006500:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006504:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006506:	4b5f      	ldr	r3, [pc, #380]	; (8006684 <HAL_ADC_MspInit+0x210>)
 8006508:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800650c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800650e:	4b5d      	ldr	r3, [pc, #372]	; (8006684 <HAL_ADC_MspInit+0x210>)
 8006510:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006514:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006516:	4b5b      	ldr	r3, [pc, #364]	; (8006684 <HAL_ADC_MspInit+0x210>)
 8006518:	f44f 7280 	mov.w	r2, #256	; 0x100
 800651c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800651e:	4b59      	ldr	r3, [pc, #356]	; (8006684 <HAL_ADC_MspInit+0x210>)
 8006520:	2200      	movs	r2, #0
 8006522:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006524:	4b57      	ldr	r3, [pc, #348]	; (8006684 <HAL_ADC_MspInit+0x210>)
 8006526:	2200      	movs	r2, #0
 8006528:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800652a:	4856      	ldr	r0, [pc, #344]	; (8006684 <HAL_ADC_MspInit+0x210>)
 800652c:	f001 f9e8 	bl	8007900 <HAL_DMA_Init>
 8006530:	4603      	mov	r3, r0
 8006532:	2b00      	cmp	r3, #0
 8006534:	d001      	beq.n	800653a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8006536:	f7fe fd4d 	bl	8004fd4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a51      	ldr	r2, [pc, #324]	; (8006684 <HAL_ADC_MspInit+0x210>)
 800653e:	639a      	str	r2, [r3, #56]	; 0x38
 8006540:	4a50      	ldr	r2, [pc, #320]	; (8006684 <HAL_ADC_MspInit+0x210>)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8006546:	e092      	b.n	800666e <HAL_ADC_MspInit+0x1fa>
  else if(hadc->Instance==ADC2)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a4f      	ldr	r2, [pc, #316]	; (800668c <HAL_ADC_MspInit+0x218>)
 800654e:	4293      	cmp	r3, r2
 8006550:	f040 808d 	bne.w	800666e <HAL_ADC_MspInit+0x1fa>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8006554:	2300      	movs	r3, #0
 8006556:	61bb      	str	r3, [r7, #24]
 8006558:	4b48      	ldr	r3, [pc, #288]	; (800667c <HAL_ADC_MspInit+0x208>)
 800655a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800655c:	4a47      	ldr	r2, [pc, #284]	; (800667c <HAL_ADC_MspInit+0x208>)
 800655e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006562:	6453      	str	r3, [r2, #68]	; 0x44
 8006564:	4b45      	ldr	r3, [pc, #276]	; (800667c <HAL_ADC_MspInit+0x208>)
 8006566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006568:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800656c:	61bb      	str	r3, [r7, #24]
 800656e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006570:	2300      	movs	r3, #0
 8006572:	617b      	str	r3, [r7, #20]
 8006574:	4b41      	ldr	r3, [pc, #260]	; (800667c <HAL_ADC_MspInit+0x208>)
 8006576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006578:	4a40      	ldr	r2, [pc, #256]	; (800667c <HAL_ADC_MspInit+0x208>)
 800657a:	f043 0301 	orr.w	r3, r3, #1
 800657e:	6313      	str	r3, [r2, #48]	; 0x30
 8006580:	4b3e      	ldr	r3, [pc, #248]	; (800667c <HAL_ADC_MspInit+0x208>)
 8006582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006584:	f003 0301 	and.w	r3, r3, #1
 8006588:	617b      	str	r3, [r7, #20]
 800658a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800658c:	2300      	movs	r3, #0
 800658e:	613b      	str	r3, [r7, #16]
 8006590:	4b3a      	ldr	r3, [pc, #232]	; (800667c <HAL_ADC_MspInit+0x208>)
 8006592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006594:	4a39      	ldr	r2, [pc, #228]	; (800667c <HAL_ADC_MspInit+0x208>)
 8006596:	f043 0304 	orr.w	r3, r3, #4
 800659a:	6313      	str	r3, [r2, #48]	; 0x30
 800659c:	4b37      	ldr	r3, [pc, #220]	; (800667c <HAL_ADC_MspInit+0x208>)
 800659e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065a0:	f003 0304 	and.w	r3, r3, #4
 80065a4:	613b      	str	r3, [r7, #16]
 80065a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065a8:	2300      	movs	r3, #0
 80065aa:	60fb      	str	r3, [r7, #12]
 80065ac:	4b33      	ldr	r3, [pc, #204]	; (800667c <HAL_ADC_MspInit+0x208>)
 80065ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065b0:	4a32      	ldr	r2, [pc, #200]	; (800667c <HAL_ADC_MspInit+0x208>)
 80065b2:	f043 0302 	orr.w	r3, r3, #2
 80065b6:	6313      	str	r3, [r2, #48]	; 0x30
 80065b8:	4b30      	ldr	r3, [pc, #192]	; (800667c <HAL_ADC_MspInit+0x208>)
 80065ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065bc:	f003 0302 	and.w	r3, r3, #2
 80065c0:	60fb      	str	r3, [r7, #12]
 80065c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80065c4:	23ff      	movs	r3, #255	; 0xff
 80065c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80065c8:	2303      	movs	r3, #3
 80065ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065cc:	2300      	movs	r3, #0
 80065ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80065d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065d4:	4619      	mov	r1, r3
 80065d6:	482e      	ldr	r0, [pc, #184]	; (8006690 <HAL_ADC_MspInit+0x21c>)
 80065d8:	f001 feea 	bl	80083b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80065dc:	2330      	movs	r3, #48	; 0x30
 80065de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80065e0:	2303      	movs	r3, #3
 80065e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065e4:	2300      	movs	r3, #0
 80065e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80065e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065ec:	4619      	mov	r1, r3
 80065ee:	4824      	ldr	r0, [pc, #144]	; (8006680 <HAL_ADC_MspInit+0x20c>)
 80065f0:	f001 fede 	bl	80083b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80065f4:	2303      	movs	r3, #3
 80065f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80065f8:	2303      	movs	r3, #3
 80065fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065fc:	2300      	movs	r3, #0
 80065fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006600:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006604:	4619      	mov	r1, r3
 8006606:	4823      	ldr	r0, [pc, #140]	; (8006694 <HAL_ADC_MspInit+0x220>)
 8006608:	f001 fed2 	bl	80083b0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800660c:	4b22      	ldr	r3, [pc, #136]	; (8006698 <HAL_ADC_MspInit+0x224>)
 800660e:	4a23      	ldr	r2, [pc, #140]	; (800669c <HAL_ADC_MspInit+0x228>)
 8006610:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8006612:	4b21      	ldr	r3, [pc, #132]	; (8006698 <HAL_ADC_MspInit+0x224>)
 8006614:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006618:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800661a:	4b1f      	ldr	r3, [pc, #124]	; (8006698 <HAL_ADC_MspInit+0x224>)
 800661c:	2200      	movs	r2, #0
 800661e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8006620:	4b1d      	ldr	r3, [pc, #116]	; (8006698 <HAL_ADC_MspInit+0x224>)
 8006622:	2200      	movs	r2, #0
 8006624:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8006626:	4b1c      	ldr	r3, [pc, #112]	; (8006698 <HAL_ADC_MspInit+0x224>)
 8006628:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800662c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800662e:	4b1a      	ldr	r3, [pc, #104]	; (8006698 <HAL_ADC_MspInit+0x224>)
 8006630:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006634:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006636:	4b18      	ldr	r3, [pc, #96]	; (8006698 <HAL_ADC_MspInit+0x224>)
 8006638:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800663c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800663e:	4b16      	ldr	r3, [pc, #88]	; (8006698 <HAL_ADC_MspInit+0x224>)
 8006640:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006644:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8006646:	4b14      	ldr	r3, [pc, #80]	; (8006698 <HAL_ADC_MspInit+0x224>)
 8006648:	2200      	movs	r2, #0
 800664a:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800664c:	4b12      	ldr	r3, [pc, #72]	; (8006698 <HAL_ADC_MspInit+0x224>)
 800664e:	2200      	movs	r2, #0
 8006650:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8006652:	4811      	ldr	r0, [pc, #68]	; (8006698 <HAL_ADC_MspInit+0x224>)
 8006654:	f001 f954 	bl	8007900 <HAL_DMA_Init>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <HAL_ADC_MspInit+0x1ee>
      Error_Handler();
 800665e:	f7fe fcb9 	bl	8004fd4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a0c      	ldr	r2, [pc, #48]	; (8006698 <HAL_ADC_MspInit+0x224>)
 8006666:	639a      	str	r2, [r3, #56]	; 0x38
 8006668:	4a0b      	ldr	r2, [pc, #44]	; (8006698 <HAL_ADC_MspInit+0x224>)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6393      	str	r3, [r2, #56]	; 0x38
}
 800666e:	bf00      	nop
 8006670:	3738      	adds	r7, #56	; 0x38
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	40012000 	.word	0x40012000
 800667c:	40023800 	.word	0x40023800
 8006680:	40020800 	.word	0x40020800
 8006684:	2001ef80 	.word	0x2001ef80
 8006688:	40026410 	.word	0x40026410
 800668c:	40012100 	.word	0x40012100
 8006690:	40020000 	.word	0x40020000
 8006694:	40020400 	.word	0x40020400
 8006698:	2001f068 	.word	0x2001f068
 800669c:	40026440 	.word	0x40026440

080066a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b08a      	sub	sp, #40	; 0x28
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066a8:	f107 0314 	add.w	r3, r7, #20
 80066ac:	2200      	movs	r2, #0
 80066ae:	601a      	str	r2, [r3, #0]
 80066b0:	605a      	str	r2, [r3, #4]
 80066b2:	609a      	str	r2, [r3, #8]
 80066b4:	60da      	str	r2, [r3, #12]
 80066b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a19      	ldr	r2, [pc, #100]	; (8006724 <HAL_I2C_MspInit+0x84>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d12c      	bne.n	800671c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80066c2:	2300      	movs	r3, #0
 80066c4:	613b      	str	r3, [r7, #16]
 80066c6:	4b18      	ldr	r3, [pc, #96]	; (8006728 <HAL_I2C_MspInit+0x88>)
 80066c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ca:	4a17      	ldr	r2, [pc, #92]	; (8006728 <HAL_I2C_MspInit+0x88>)
 80066cc:	f043 0302 	orr.w	r3, r3, #2
 80066d0:	6313      	str	r3, [r2, #48]	; 0x30
 80066d2:	4b15      	ldr	r3, [pc, #84]	; (8006728 <HAL_I2C_MspInit+0x88>)
 80066d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066d6:	f003 0302 	and.w	r3, r3, #2
 80066da:	613b      	str	r3, [r7, #16]
 80066dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80066de:	f44f 7340 	mov.w	r3, #768	; 0x300
 80066e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80066e4:	2312      	movs	r3, #18
 80066e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80066e8:	2301      	movs	r3, #1
 80066ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80066ec:	2303      	movs	r3, #3
 80066ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80066f0:	2304      	movs	r3, #4
 80066f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066f4:	f107 0314 	add.w	r3, r7, #20
 80066f8:	4619      	mov	r1, r3
 80066fa:	480c      	ldr	r0, [pc, #48]	; (800672c <HAL_I2C_MspInit+0x8c>)
 80066fc:	f001 fe58 	bl	80083b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006700:	2300      	movs	r3, #0
 8006702:	60fb      	str	r3, [r7, #12]
 8006704:	4b08      	ldr	r3, [pc, #32]	; (8006728 <HAL_I2C_MspInit+0x88>)
 8006706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006708:	4a07      	ldr	r2, [pc, #28]	; (8006728 <HAL_I2C_MspInit+0x88>)
 800670a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800670e:	6413      	str	r3, [r2, #64]	; 0x40
 8006710:	4b05      	ldr	r3, [pc, #20]	; (8006728 <HAL_I2C_MspInit+0x88>)
 8006712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006714:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006718:	60fb      	str	r3, [r7, #12]
 800671a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800671c:	bf00      	nop
 800671e:	3728      	adds	r7, #40	; 0x28
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}
 8006724:	40005400 	.word	0x40005400
 8006728:	40023800 	.word	0x40023800
 800672c:	40020400 	.word	0x40020400

08006730 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b08a      	sub	sp, #40	; 0x28
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006738:	f107 0314 	add.w	r3, r7, #20
 800673c:	2200      	movs	r2, #0
 800673e:	601a      	str	r2, [r3, #0]
 8006740:	605a      	str	r2, [r3, #4]
 8006742:	609a      	str	r2, [r3, #8]
 8006744:	60da      	str	r2, [r3, #12]
 8006746:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a19      	ldr	r2, [pc, #100]	; (80067b4 <HAL_SPI_MspInit+0x84>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d12c      	bne.n	80067ac <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006752:	2300      	movs	r3, #0
 8006754:	613b      	str	r3, [r7, #16]
 8006756:	4b18      	ldr	r3, [pc, #96]	; (80067b8 <HAL_SPI_MspInit+0x88>)
 8006758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800675a:	4a17      	ldr	r2, [pc, #92]	; (80067b8 <HAL_SPI_MspInit+0x88>)
 800675c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006760:	6413      	str	r3, [r2, #64]	; 0x40
 8006762:	4b15      	ldr	r3, [pc, #84]	; (80067b8 <HAL_SPI_MspInit+0x88>)
 8006764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006766:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800676a:	613b      	str	r3, [r7, #16]
 800676c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800676e:	2300      	movs	r3, #0
 8006770:	60fb      	str	r3, [r7, #12]
 8006772:	4b11      	ldr	r3, [pc, #68]	; (80067b8 <HAL_SPI_MspInit+0x88>)
 8006774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006776:	4a10      	ldr	r2, [pc, #64]	; (80067b8 <HAL_SPI_MspInit+0x88>)
 8006778:	f043 0304 	orr.w	r3, r3, #4
 800677c:	6313      	str	r3, [r2, #48]	; 0x30
 800677e:	4b0e      	ldr	r3, [pc, #56]	; (80067b8 <HAL_SPI_MspInit+0x88>)
 8006780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006782:	f003 0304 	and.w	r3, r3, #4
 8006786:	60fb      	str	r3, [r7, #12]
 8006788:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800678a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800678e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006790:	2302      	movs	r3, #2
 8006792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006794:	2300      	movs	r3, #0
 8006796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006798:	2303      	movs	r3, #3
 800679a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800679c:	2306      	movs	r3, #6
 800679e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80067a0:	f107 0314 	add.w	r3, r7, #20
 80067a4:	4619      	mov	r1, r3
 80067a6:	4805      	ldr	r0, [pc, #20]	; (80067bc <HAL_SPI_MspInit+0x8c>)
 80067a8:	f001 fe02 	bl	80083b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80067ac:	bf00      	nop
 80067ae:	3728      	adds	r7, #40	; 0x28
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}
 80067b4:	40003c00 	.word	0x40003c00
 80067b8:	40023800 	.word	0x40023800
 80067bc:	40020800 	.word	0x40020800

080067c0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b085      	sub	sp, #20
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a15      	ldr	r2, [pc, #84]	; (8006824 <HAL_TIM_PWM_MspInit+0x64>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d10e      	bne.n	80067f0 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80067d2:	2300      	movs	r3, #0
 80067d4:	60fb      	str	r3, [r7, #12]
 80067d6:	4b14      	ldr	r3, [pc, #80]	; (8006828 <HAL_TIM_PWM_MspInit+0x68>)
 80067d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067da:	4a13      	ldr	r2, [pc, #76]	; (8006828 <HAL_TIM_PWM_MspInit+0x68>)
 80067dc:	f043 0301 	orr.w	r3, r3, #1
 80067e0:	6453      	str	r3, [r2, #68]	; 0x44
 80067e2:	4b11      	ldr	r3, [pc, #68]	; (8006828 <HAL_TIM_PWM_MspInit+0x68>)
 80067e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067e6:	f003 0301 	and.w	r3, r3, #1
 80067ea:	60fb      	str	r3, [r7, #12]
 80067ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80067ee:	e012      	b.n	8006816 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM8)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a0d      	ldr	r2, [pc, #52]	; (800682c <HAL_TIM_PWM_MspInit+0x6c>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d10d      	bne.n	8006816 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80067fa:	2300      	movs	r3, #0
 80067fc:	60bb      	str	r3, [r7, #8]
 80067fe:	4b0a      	ldr	r3, [pc, #40]	; (8006828 <HAL_TIM_PWM_MspInit+0x68>)
 8006800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006802:	4a09      	ldr	r2, [pc, #36]	; (8006828 <HAL_TIM_PWM_MspInit+0x68>)
 8006804:	f043 0302 	orr.w	r3, r3, #2
 8006808:	6453      	str	r3, [r2, #68]	; 0x44
 800680a:	4b07      	ldr	r3, [pc, #28]	; (8006828 <HAL_TIM_PWM_MspInit+0x68>)
 800680c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800680e:	f003 0302 	and.w	r3, r3, #2
 8006812:	60bb      	str	r3, [r7, #8]
 8006814:	68bb      	ldr	r3, [r7, #8]
}
 8006816:	bf00      	nop
 8006818:	3714      	adds	r7, #20
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	40010000 	.word	0x40010000
 8006828:	40023800 	.word	0x40023800
 800682c:	40010400 	.word	0x40010400

08006830 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b08c      	sub	sp, #48	; 0x30
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006838:	f107 031c 	add.w	r3, r7, #28
 800683c:	2200      	movs	r2, #0
 800683e:	601a      	str	r2, [r3, #0]
 8006840:	605a      	str	r2, [r3, #4]
 8006842:	609a      	str	r2, [r3, #8]
 8006844:	60da      	str	r2, [r3, #12]
 8006846:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a32      	ldr	r2, [pc, #200]	; (8006918 <HAL_TIM_Encoder_MspInit+0xe8>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d12c      	bne.n	80068ac <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006852:	2300      	movs	r3, #0
 8006854:	61bb      	str	r3, [r7, #24]
 8006856:	4b31      	ldr	r3, [pc, #196]	; (800691c <HAL_TIM_Encoder_MspInit+0xec>)
 8006858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800685a:	4a30      	ldr	r2, [pc, #192]	; (800691c <HAL_TIM_Encoder_MspInit+0xec>)
 800685c:	f043 0302 	orr.w	r3, r3, #2
 8006860:	6413      	str	r3, [r2, #64]	; 0x40
 8006862:	4b2e      	ldr	r3, [pc, #184]	; (800691c <HAL_TIM_Encoder_MspInit+0xec>)
 8006864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006866:	f003 0302 	and.w	r3, r3, #2
 800686a:	61bb      	str	r3, [r7, #24]
 800686c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800686e:	2300      	movs	r3, #0
 8006870:	617b      	str	r3, [r7, #20]
 8006872:	4b2a      	ldr	r3, [pc, #168]	; (800691c <HAL_TIM_Encoder_MspInit+0xec>)
 8006874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006876:	4a29      	ldr	r2, [pc, #164]	; (800691c <HAL_TIM_Encoder_MspInit+0xec>)
 8006878:	f043 0302 	orr.w	r3, r3, #2
 800687c:	6313      	str	r3, [r2, #48]	; 0x30
 800687e:	4b27      	ldr	r3, [pc, #156]	; (800691c <HAL_TIM_Encoder_MspInit+0xec>)
 8006880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006882:	f003 0302 	and.w	r3, r3, #2
 8006886:	617b      	str	r3, [r7, #20]
 8006888:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800688a:	2330      	movs	r3, #48	; 0x30
 800688c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800688e:	2302      	movs	r3, #2
 8006890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006892:	2300      	movs	r3, #0
 8006894:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006896:	2300      	movs	r3, #0
 8006898:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800689a:	2302      	movs	r3, #2
 800689c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800689e:	f107 031c 	add.w	r3, r7, #28
 80068a2:	4619      	mov	r1, r3
 80068a4:	481e      	ldr	r0, [pc, #120]	; (8006920 <HAL_TIM_Encoder_MspInit+0xf0>)
 80068a6:	f001 fd83 	bl	80083b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80068aa:	e030      	b.n	800690e <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a1c      	ldr	r2, [pc, #112]	; (8006924 <HAL_TIM_Encoder_MspInit+0xf4>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d12b      	bne.n	800690e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80068b6:	2300      	movs	r3, #0
 80068b8:	613b      	str	r3, [r7, #16]
 80068ba:	4b18      	ldr	r3, [pc, #96]	; (800691c <HAL_TIM_Encoder_MspInit+0xec>)
 80068bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068be:	4a17      	ldr	r2, [pc, #92]	; (800691c <HAL_TIM_Encoder_MspInit+0xec>)
 80068c0:	f043 0304 	orr.w	r3, r3, #4
 80068c4:	6413      	str	r3, [r2, #64]	; 0x40
 80068c6:	4b15      	ldr	r3, [pc, #84]	; (800691c <HAL_TIM_Encoder_MspInit+0xec>)
 80068c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ca:	f003 0304 	and.w	r3, r3, #4
 80068ce:	613b      	str	r3, [r7, #16]
 80068d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80068d2:	2300      	movs	r3, #0
 80068d4:	60fb      	str	r3, [r7, #12]
 80068d6:	4b11      	ldr	r3, [pc, #68]	; (800691c <HAL_TIM_Encoder_MspInit+0xec>)
 80068d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068da:	4a10      	ldr	r2, [pc, #64]	; (800691c <HAL_TIM_Encoder_MspInit+0xec>)
 80068dc:	f043 0302 	orr.w	r3, r3, #2
 80068e0:	6313      	str	r3, [r2, #48]	; 0x30
 80068e2:	4b0e      	ldr	r3, [pc, #56]	; (800691c <HAL_TIM_Encoder_MspInit+0xec>)
 80068e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068e6:	f003 0302 	and.w	r3, r3, #2
 80068ea:	60fb      	str	r3, [r7, #12]
 80068ec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80068ee:	23c0      	movs	r3, #192	; 0xc0
 80068f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068f2:	2302      	movs	r3, #2
 80068f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068f6:	2300      	movs	r3, #0
 80068f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80068fa:	2300      	movs	r3, #0
 80068fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80068fe:	2302      	movs	r3, #2
 8006900:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006902:	f107 031c 	add.w	r3, r7, #28
 8006906:	4619      	mov	r1, r3
 8006908:	4805      	ldr	r0, [pc, #20]	; (8006920 <HAL_TIM_Encoder_MspInit+0xf0>)
 800690a:	f001 fd51 	bl	80083b0 <HAL_GPIO_Init>
}
 800690e:	bf00      	nop
 8006910:	3730      	adds	r7, #48	; 0x30
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	40000400 	.word	0x40000400
 800691c:	40023800 	.word	0x40023800
 8006920:	40020400 	.word	0x40020400
 8006924:	40000800 	.word	0x40000800

08006928 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b084      	sub	sp, #16
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a1c      	ldr	r2, [pc, #112]	; (80069a8 <HAL_TIM_Base_MspInit+0x80>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d116      	bne.n	8006968 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800693a:	2300      	movs	r3, #0
 800693c:	60fb      	str	r3, [r7, #12]
 800693e:	4b1b      	ldr	r3, [pc, #108]	; (80069ac <HAL_TIM_Base_MspInit+0x84>)
 8006940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006942:	4a1a      	ldr	r2, [pc, #104]	; (80069ac <HAL_TIM_Base_MspInit+0x84>)
 8006944:	f043 0310 	orr.w	r3, r3, #16
 8006948:	6413      	str	r3, [r2, #64]	; 0x40
 800694a:	4b18      	ldr	r3, [pc, #96]	; (80069ac <HAL_TIM_Base_MspInit+0x84>)
 800694c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694e:	f003 0310 	and.w	r3, r3, #16
 8006952:	60fb      	str	r3, [r7, #12]
 8006954:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006956:	2200      	movs	r2, #0
 8006958:	2101      	movs	r1, #1
 800695a:	2036      	movs	r0, #54	; 0x36
 800695c:	f000 ff99 	bl	8007892 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006960:	2036      	movs	r0, #54	; 0x36
 8006962:	f000 ffb2 	bl	80078ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8006966:	e01a      	b.n	800699e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a10      	ldr	r2, [pc, #64]	; (80069b0 <HAL_TIM_Base_MspInit+0x88>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d115      	bne.n	800699e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006972:	2300      	movs	r3, #0
 8006974:	60bb      	str	r3, [r7, #8]
 8006976:	4b0d      	ldr	r3, [pc, #52]	; (80069ac <HAL_TIM_Base_MspInit+0x84>)
 8006978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800697a:	4a0c      	ldr	r2, [pc, #48]	; (80069ac <HAL_TIM_Base_MspInit+0x84>)
 800697c:	f043 0320 	orr.w	r3, r3, #32
 8006980:	6413      	str	r3, [r2, #64]	; 0x40
 8006982:	4b0a      	ldr	r3, [pc, #40]	; (80069ac <HAL_TIM_Base_MspInit+0x84>)
 8006984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006986:	f003 0320 	and.w	r3, r3, #32
 800698a:	60bb      	str	r3, [r7, #8]
 800698c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800698e:	2200      	movs	r2, #0
 8006990:	2100      	movs	r1, #0
 8006992:	2037      	movs	r0, #55	; 0x37
 8006994:	f000 ff7d 	bl	8007892 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006998:	2037      	movs	r0, #55	; 0x37
 800699a:	f000 ff96 	bl	80078ca <HAL_NVIC_EnableIRQ>
}
 800699e:	bf00      	nop
 80069a0:	3710      	adds	r7, #16
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
 80069a6:	bf00      	nop
 80069a8:	40001000 	.word	0x40001000
 80069ac:	40023800 	.word	0x40023800
 80069b0:	40001400 	.word	0x40001400

080069b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b08a      	sub	sp, #40	; 0x28
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069bc:	f107 0314 	add.w	r3, r7, #20
 80069c0:	2200      	movs	r2, #0
 80069c2:	601a      	str	r2, [r3, #0]
 80069c4:	605a      	str	r2, [r3, #4]
 80069c6:	609a      	str	r2, [r3, #8]
 80069c8:	60da      	str	r2, [r3, #12]
 80069ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a25      	ldr	r2, [pc, #148]	; (8006a68 <HAL_TIM_MspPostInit+0xb4>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d11f      	bne.n	8006a16 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069d6:	2300      	movs	r3, #0
 80069d8:	613b      	str	r3, [r7, #16]
 80069da:	4b24      	ldr	r3, [pc, #144]	; (8006a6c <HAL_TIM_MspPostInit+0xb8>)
 80069dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069de:	4a23      	ldr	r2, [pc, #140]	; (8006a6c <HAL_TIM_MspPostInit+0xb8>)
 80069e0:	f043 0301 	orr.w	r3, r3, #1
 80069e4:	6313      	str	r3, [r2, #48]	; 0x30
 80069e6:	4b21      	ldr	r3, [pc, #132]	; (8006a6c <HAL_TIM_MspPostInit+0xb8>)
 80069e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ea:	f003 0301 	and.w	r3, r3, #1
 80069ee:	613b      	str	r3, [r7, #16]
 80069f0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80069f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80069f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069f8:	2302      	movs	r3, #2
 80069fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069fc:	2300      	movs	r3, #0
 80069fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a00:	2300      	movs	r3, #0
 8006a02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006a04:	2301      	movs	r3, #1
 8006a06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a08:	f107 0314 	add.w	r3, r7, #20
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	4818      	ldr	r0, [pc, #96]	; (8006a70 <HAL_TIM_MspPostInit+0xbc>)
 8006a10:	f001 fcce 	bl	80083b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8006a14:	e023      	b.n	8006a5e <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM8)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a16      	ldr	r2, [pc, #88]	; (8006a74 <HAL_TIM_MspPostInit+0xc0>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d11e      	bne.n	8006a5e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006a20:	2300      	movs	r3, #0
 8006a22:	60fb      	str	r3, [r7, #12]
 8006a24:	4b11      	ldr	r3, [pc, #68]	; (8006a6c <HAL_TIM_MspPostInit+0xb8>)
 8006a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a28:	4a10      	ldr	r2, [pc, #64]	; (8006a6c <HAL_TIM_MspPostInit+0xb8>)
 8006a2a:	f043 0304 	orr.w	r3, r3, #4
 8006a2e:	6313      	str	r3, [r2, #48]	; 0x30
 8006a30:	4b0e      	ldr	r3, [pc, #56]	; (8006a6c <HAL_TIM_MspPostInit+0xb8>)
 8006a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a34:	f003 0304 	and.w	r3, r3, #4
 8006a38:	60fb      	str	r3, [r7, #12]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8006a3c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8006a40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a42:	2302      	movs	r3, #2
 8006a44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a46:	2300      	movs	r3, #0
 8006a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006a52:	f107 0314 	add.w	r3, r7, #20
 8006a56:	4619      	mov	r1, r3
 8006a58:	4807      	ldr	r0, [pc, #28]	; (8006a78 <HAL_TIM_MspPostInit+0xc4>)
 8006a5a:	f001 fca9 	bl	80083b0 <HAL_GPIO_Init>
}
 8006a5e:	bf00      	nop
 8006a60:	3728      	adds	r7, #40	; 0x28
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	40010000 	.word	0x40010000
 8006a6c:	40023800 	.word	0x40023800
 8006a70:	40020000 	.word	0x40020000
 8006a74:	40010400 	.word	0x40010400
 8006a78:	40020800 	.word	0x40020800

08006a7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b08a      	sub	sp, #40	; 0x28
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a84:	f107 0314 	add.w	r3, r7, #20
 8006a88:	2200      	movs	r2, #0
 8006a8a:	601a      	str	r2, [r3, #0]
 8006a8c:	605a      	str	r2, [r3, #4]
 8006a8e:	609a      	str	r2, [r3, #8]
 8006a90:	60da      	str	r2, [r3, #12]
 8006a92:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a19      	ldr	r2, [pc, #100]	; (8006b00 <HAL_UART_MspInit+0x84>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d12c      	bne.n	8006af8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	613b      	str	r3, [r7, #16]
 8006aa2:	4b18      	ldr	r3, [pc, #96]	; (8006b04 <HAL_UART_MspInit+0x88>)
 8006aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aa6:	4a17      	ldr	r2, [pc, #92]	; (8006b04 <HAL_UART_MspInit+0x88>)
 8006aa8:	f043 0310 	orr.w	r3, r3, #16
 8006aac:	6453      	str	r3, [r2, #68]	; 0x44
 8006aae:	4b15      	ldr	r3, [pc, #84]	; (8006b04 <HAL_UART_MspInit+0x88>)
 8006ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ab2:	f003 0310 	and.w	r3, r3, #16
 8006ab6:	613b      	str	r3, [r7, #16]
 8006ab8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006aba:	2300      	movs	r3, #0
 8006abc:	60fb      	str	r3, [r7, #12]
 8006abe:	4b11      	ldr	r3, [pc, #68]	; (8006b04 <HAL_UART_MspInit+0x88>)
 8006ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ac2:	4a10      	ldr	r2, [pc, #64]	; (8006b04 <HAL_UART_MspInit+0x88>)
 8006ac4:	f043 0301 	orr.w	r3, r3, #1
 8006ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8006aca:	4b0e      	ldr	r3, [pc, #56]	; (8006b04 <HAL_UART_MspInit+0x88>)
 8006acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ace:	f003 0301 	and.w	r3, r3, #1
 8006ad2:	60fb      	str	r3, [r7, #12]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006ad6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006adc:	2302      	movs	r3, #2
 8006ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ae4:	2303      	movs	r3, #3
 8006ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006ae8:	2307      	movs	r3, #7
 8006aea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006aec:	f107 0314 	add.w	r3, r7, #20
 8006af0:	4619      	mov	r1, r3
 8006af2:	4805      	ldr	r0, [pc, #20]	; (8006b08 <HAL_UART_MspInit+0x8c>)
 8006af4:	f001 fc5c 	bl	80083b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8006af8:	bf00      	nop
 8006afa:	3728      	adds	r7, #40	; 0x28
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	40011000 	.word	0x40011000
 8006b04:	40023800 	.word	0x40023800
 8006b08:	40020000 	.word	0x40020000

08006b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006b10:	e7fe      	b.n	8006b10 <NMI_Handler+0x4>

08006b12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006b12:	b480      	push	{r7}
 8006b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006b16:	e7fe      	b.n	8006b16 <HardFault_Handler+0x4>

08006b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006b1c:	e7fe      	b.n	8006b1c <MemManage_Handler+0x4>

08006b1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006b1e:	b480      	push	{r7}
 8006b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006b22:	e7fe      	b.n	8006b22 <BusFault_Handler+0x4>

08006b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006b24:	b480      	push	{r7}
 8006b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006b28:	e7fe      	b.n	8006b28 <UsageFault_Handler+0x4>

08006b2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006b2a:	b480      	push	{r7}
 8006b2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006b2e:	bf00      	nop
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006b3c:	bf00      	nop
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr

08006b46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006b46:	b480      	push	{r7}
 8006b48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006b4a:	bf00      	nop
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006b58:	f000 f98a 	bl	8006e70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006b5c:	bf00      	nop
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006b64:	4802      	ldr	r0, [pc, #8]	; (8006b70 <TIM6_DAC_IRQHandler+0x10>)
 8006b66:	f003 fa38 	bl	8009fda <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006b6a:	bf00      	nop
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	2001efe0 	.word	0x2001efe0

08006b74 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006b78:	4802      	ldr	r0, [pc, #8]	; (8006b84 <TIM7_IRQHandler+0x10>)
 8006b7a:	f003 fa2e 	bl	8009fda <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8006b7e:	bf00      	nop
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	2001f0c8 	.word	0x2001f0c8

08006b88 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006b8c:	4802      	ldr	r0, [pc, #8]	; (8006b98 <DMA2_Stream0_IRQHandler+0x10>)
 8006b8e:	f000 ffbd 	bl	8007b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8006b92:	bf00      	nop
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	bf00      	nop
 8006b98:	2001ef80 	.word	0x2001ef80

08006b9c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8006ba0:	4802      	ldr	r0, [pc, #8]	; (8006bac <DMA2_Stream2_IRQHandler+0x10>)
 8006ba2:	f000 ffb3 	bl	8007b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8006ba6:	bf00      	nop
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	2001f068 	.word	0x2001f068

08006bb0 <getSwitchStatus>:
 */

#include "switch.h"

uint16_t getSwitchStatus(uint8_t position)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b084      	sub	sp, #16
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	71fb      	strb	r3, [r7, #7]

	uint16_t ret = 0;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	81fb      	strh	r3, [r7, #14]

	if(position == 'R' && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_12) == 0){                      //sw3
 8006bbe:	79fb      	ldrb	r3, [r7, #7]
 8006bc0:	2b52      	cmp	r3, #82	; 0x52
 8006bc2:	d10a      	bne.n	8006bda <getSwitchStatus+0x2a>
 8006bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006bc8:	480d      	ldr	r0, [pc, #52]	; (8006c00 <getSwitchStatus+0x50>)
 8006bca:	f001 fd8b 	bl	80086e4 <HAL_GPIO_ReadPin>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d102      	bne.n	8006bda <getSwitchStatus+0x2a>
		ret = 1;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	81fb      	strh	r3, [r7, #14]
 8006bd8:	e00c      	b.n	8006bf4 <getSwitchStatus+0x44>
	}
	else if (position == 'L' && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_8) == 0){                 //sw2
 8006bda:	79fb      	ldrb	r3, [r7, #7]
 8006bdc:	2b4c      	cmp	r3, #76	; 0x4c
 8006bde:	d109      	bne.n	8006bf4 <getSwitchStatus+0x44>
 8006be0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006be4:	4806      	ldr	r0, [pc, #24]	; (8006c00 <getSwitchStatus+0x50>)
 8006be6:	f001 fd7d 	bl	80086e4 <HAL_GPIO_ReadPin>
 8006bea:	4603      	mov	r3, r0
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d101      	bne.n	8006bf4 <getSwitchStatus+0x44>
		ret = 1;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	81fb      	strh	r3, [r7, #14]
	}

	return ret;
 8006bf4:	89fb      	ldrh	r3, [r7, #14]

}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3710      	adds	r7, #16
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	40020000 	.word	0x40020000

08006c04 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b086      	sub	sp, #24
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006c10:	2300      	movs	r3, #0
 8006c12:	617b      	str	r3, [r7, #20]
 8006c14:	e00a      	b.n	8006c2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006c16:	f3af 8000 	nop.w
 8006c1a:	4601      	mov	r1, r0
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	1c5a      	adds	r2, r3, #1
 8006c20:	60ba      	str	r2, [r7, #8]
 8006c22:	b2ca      	uxtb	r2, r1
 8006c24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	3301      	adds	r3, #1
 8006c2a:	617b      	str	r3, [r7, #20]
 8006c2c:	697a      	ldr	r2, [r7, #20]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	dbf0      	blt.n	8006c16 <_read+0x12>
	}

return len;
 8006c34:	687b      	ldr	r3, [r7, #4]
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3718      	adds	r7, #24
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b086      	sub	sp, #24
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	60f8      	str	r0, [r7, #12]
 8006c46:	60b9      	str	r1, [r7, #8]
 8006c48:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	617b      	str	r3, [r7, #20]
 8006c4e:	e009      	b.n	8006c64 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	1c5a      	adds	r2, r3, #1
 8006c54:	60ba      	str	r2, [r7, #8]
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f7fd f877 	bl	8003d4c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	3301      	adds	r3, #1
 8006c62:	617b      	str	r3, [r7, #20]
 8006c64:	697a      	ldr	r2, [r7, #20]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	dbf1      	blt.n	8006c50 <_write+0x12>
	}
	return len;
 8006c6c:	687b      	ldr	r3, [r7, #4]
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3718      	adds	r7, #24
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}

08006c76 <_close>:

int _close(int file)
{
 8006c76:	b480      	push	{r7}
 8006c78:	b083      	sub	sp, #12
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	6078      	str	r0, [r7, #4]
	return -1;
 8006c7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	370c      	adds	r7, #12
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr

08006c8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006c8e:	b480      	push	{r7}
 8006c90:	b083      	sub	sp, #12
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
 8006c96:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006c9e:	605a      	str	r2, [r3, #4]
	return 0;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	370c      	adds	r7, #12
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr

08006cae <_isatty>:

int _isatty(int file)
{
 8006cae:	b480      	push	{r7}
 8006cb0:	b083      	sub	sp, #12
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	6078      	str	r0, [r7, #4]
	return 1;
 8006cb6:	2301      	movs	r3, #1
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
	return 0;
 8006cd0:	2300      	movs	r3, #0
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3714      	adds	r7, #20
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cdc:	4770      	bx	lr
	...

08006ce0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b086      	sub	sp, #24
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006ce8:	4a14      	ldr	r2, [pc, #80]	; (8006d3c <_sbrk+0x5c>)
 8006cea:	4b15      	ldr	r3, [pc, #84]	; (8006d40 <_sbrk+0x60>)
 8006cec:	1ad3      	subs	r3, r2, r3
 8006cee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006cf4:	4b13      	ldr	r3, [pc, #76]	; (8006d44 <_sbrk+0x64>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d102      	bne.n	8006d02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006cfc:	4b11      	ldr	r3, [pc, #68]	; (8006d44 <_sbrk+0x64>)
 8006cfe:	4a12      	ldr	r2, [pc, #72]	; (8006d48 <_sbrk+0x68>)
 8006d00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006d02:	4b10      	ldr	r3, [pc, #64]	; (8006d44 <_sbrk+0x64>)
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4413      	add	r3, r2
 8006d0a:	693a      	ldr	r2, [r7, #16]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d207      	bcs.n	8006d20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006d10:	f005 f8ea 	bl	800bee8 <__errno>
 8006d14:	4602      	mov	r2, r0
 8006d16:	230c      	movs	r3, #12
 8006d18:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8006d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d1e:	e009      	b.n	8006d34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006d20:	4b08      	ldr	r3, [pc, #32]	; (8006d44 <_sbrk+0x64>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006d26:	4b07      	ldr	r3, [pc, #28]	; (8006d44 <_sbrk+0x64>)
 8006d28:	681a      	ldr	r2, [r3, #0]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	4a05      	ldr	r2, [pc, #20]	; (8006d44 <_sbrk+0x64>)
 8006d30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006d32:	68fb      	ldr	r3, [r7, #12]
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3718      	adds	r7, #24
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	20020000 	.word	0x20020000
 8006d40:	00000400 	.word	0x00000400
 8006d44:	2001ebf0 	.word	0x2001ebf0
 8006d48:	2001f148 	.word	0x2001f148

08006d4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006d50:	4b08      	ldr	r3, [pc, #32]	; (8006d74 <SystemInit+0x28>)
 8006d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d56:	4a07      	ldr	r2, [pc, #28]	; (8006d74 <SystemInit+0x28>)
 8006d58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006d5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006d60:	4b04      	ldr	r3, [pc, #16]	; (8006d74 <SystemInit+0x28>)
 8006d62:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006d66:	609a      	str	r2, [r3, #8]
#endif
}
 8006d68:	bf00      	nop
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	e000ed00 	.word	0xe000ed00

08006d78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006d78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006db0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006d7c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006d7e:	e003      	b.n	8006d88 <LoopCopyDataInit>

08006d80 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006d80:	4b0c      	ldr	r3, [pc, #48]	; (8006db4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006d82:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006d84:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006d86:	3104      	adds	r1, #4

08006d88 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006d88:	480b      	ldr	r0, [pc, #44]	; (8006db8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006d8a:	4b0c      	ldr	r3, [pc, #48]	; (8006dbc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006d8c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006d8e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006d90:	d3f6      	bcc.n	8006d80 <CopyDataInit>
  ldr  r2, =_sbss
 8006d92:	4a0b      	ldr	r2, [pc, #44]	; (8006dc0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006d94:	e002      	b.n	8006d9c <LoopFillZerobss>

08006d96 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006d96:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006d98:	f842 3b04 	str.w	r3, [r2], #4

08006d9c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006d9c:	4b09      	ldr	r3, [pc, #36]	; (8006dc4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006d9e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006da0:	d3f9      	bcc.n	8006d96 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006da2:	f7ff ffd3 	bl	8006d4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006da6:	f005 f8a5 	bl	800bef4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006daa:	f7fd f849 	bl	8003e40 <main>
  bx  lr    
 8006dae:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006db0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006db4:	08010b48 	.word	0x08010b48
  ldr  r0, =_sdata
 8006db8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006dbc:	20000210 	.word	0x20000210
  ldr  r2, =_sbss
 8006dc0:	20000210 	.word	0x20000210
  ldr  r3, = _ebss
 8006dc4:	2001f144 	.word	0x2001f144

08006dc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006dc8:	e7fe      	b.n	8006dc8 <ADC_IRQHandler>
	...

08006dcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006dd0:	4b0e      	ldr	r3, [pc, #56]	; (8006e0c <HAL_Init+0x40>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a0d      	ldr	r2, [pc, #52]	; (8006e0c <HAL_Init+0x40>)
 8006dd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006dda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006ddc:	4b0b      	ldr	r3, [pc, #44]	; (8006e0c <HAL_Init+0x40>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a0a      	ldr	r2, [pc, #40]	; (8006e0c <HAL_Init+0x40>)
 8006de2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006de6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006de8:	4b08      	ldr	r3, [pc, #32]	; (8006e0c <HAL_Init+0x40>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a07      	ldr	r2, [pc, #28]	; (8006e0c <HAL_Init+0x40>)
 8006dee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006df2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006df4:	2003      	movs	r0, #3
 8006df6:	f000 fd41 	bl	800787c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006dfa:	2000      	movs	r0, #0
 8006dfc:	f000 f808 	bl	8006e10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006e00:	f7ff fb10 	bl	8006424 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006e04:	2300      	movs	r3, #0
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	40023c00 	.word	0x40023c00

08006e10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b082      	sub	sp, #8
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006e18:	4b12      	ldr	r3, [pc, #72]	; (8006e64 <HAL_InitTick+0x54>)
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	4b12      	ldr	r3, [pc, #72]	; (8006e68 <HAL_InitTick+0x58>)
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	4619      	mov	r1, r3
 8006e22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e26:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f000 fd59 	bl	80078e6 <HAL_SYSTICK_Config>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d001      	beq.n	8006e3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e00e      	b.n	8006e5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2b0f      	cmp	r3, #15
 8006e42:	d80a      	bhi.n	8006e5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006e44:	2200      	movs	r2, #0
 8006e46:	6879      	ldr	r1, [r7, #4]
 8006e48:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4c:	f000 fd21 	bl	8007892 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006e50:	4a06      	ldr	r2, [pc, #24]	; (8006e6c <HAL_InitTick+0x5c>)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006e56:	2300      	movs	r3, #0
 8006e58:	e000      	b.n	8006e5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3708      	adds	r7, #8
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}
 8006e64:	20000034 	.word	0x20000034
 8006e68:	2000003c 	.word	0x2000003c
 8006e6c:	20000038 	.word	0x20000038

08006e70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006e70:	b480      	push	{r7}
 8006e72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006e74:	4b06      	ldr	r3, [pc, #24]	; (8006e90 <HAL_IncTick+0x20>)
 8006e76:	781b      	ldrb	r3, [r3, #0]
 8006e78:	461a      	mov	r2, r3
 8006e7a:	4b06      	ldr	r3, [pc, #24]	; (8006e94 <HAL_IncTick+0x24>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4413      	add	r3, r2
 8006e80:	4a04      	ldr	r2, [pc, #16]	; (8006e94 <HAL_IncTick+0x24>)
 8006e82:	6013      	str	r3, [r2, #0]
}
 8006e84:	bf00      	nop
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr
 8006e8e:	bf00      	nop
 8006e90:	2000003c 	.word	0x2000003c
 8006e94:	2001f11c 	.word	0x2001f11c

08006e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8006e9c:	4b03      	ldr	r3, [pc, #12]	; (8006eac <HAL_GetTick+0x14>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop
 8006eac:	2001f11c 	.word	0x2001f11c

08006eb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006eb8:	f7ff ffee 	bl	8006e98 <HAL_GetTick>
 8006ebc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ec8:	d005      	beq.n	8006ed6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006eca:	4b09      	ldr	r3, [pc, #36]	; (8006ef0 <HAL_Delay+0x40>)
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	461a      	mov	r2, r3
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	4413      	add	r3, r2
 8006ed4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006ed6:	bf00      	nop
 8006ed8:	f7ff ffde 	bl	8006e98 <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	d8f7      	bhi.n	8006ed8 <HAL_Delay+0x28>
  {
  }
}
 8006ee8:	bf00      	nop
 8006eea:	3710      	adds	r7, #16
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	2000003c 	.word	0x2000003c

08006ef4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006efc:	2300      	movs	r3, #0
 8006efe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d101      	bne.n	8006f0a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e033      	b.n	8006f72 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d109      	bne.n	8006f26 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f7ff faae 	bl	8006474 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2a:	f003 0310 	and.w	r3, r3, #16
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d118      	bne.n	8006f64 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f36:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006f3a:	f023 0302 	bic.w	r3, r3, #2
 8006f3e:	f043 0202 	orr.w	r2, r3, #2
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 fa4a 	bl	80073e0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f56:	f023 0303 	bic.w	r3, r3, #3
 8006f5a:	f043 0201 	orr.w	r2, r3, #1
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	641a      	str	r2, [r3, #64]	; 0x40
 8006f62:	e001      	b.n	8006f68 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3710      	adds	r7, #16
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
	...

08006f7c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b086      	sub	sp, #24
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	60b9      	str	r1, [r7, #8]
 8006f86:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d101      	bne.n	8006f9a <HAL_ADC_Start_DMA+0x1e>
 8006f96:	2302      	movs	r3, #2
 8006f98:	e0cc      	b.n	8007134 <HAL_ADC_Start_DMA+0x1b8>
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	f003 0301 	and.w	r3, r3, #1
 8006fac:	2b01      	cmp	r3, #1
 8006fae:	d018      	beq.n	8006fe2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	689a      	ldr	r2, [r3, #8]
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f042 0201 	orr.w	r2, r2, #1
 8006fbe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006fc0:	4b5e      	ldr	r3, [pc, #376]	; (800713c <HAL_ADC_Start_DMA+0x1c0>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a5e      	ldr	r2, [pc, #376]	; (8007140 <HAL_ADC_Start_DMA+0x1c4>)
 8006fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8006fca:	0c9a      	lsrs	r2, r3, #18
 8006fcc:	4613      	mov	r3, r2
 8006fce:	005b      	lsls	r3, r3, #1
 8006fd0:	4413      	add	r3, r2
 8006fd2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006fd4:	e002      	b.n	8006fdc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	3b01      	subs	r3, #1
 8006fda:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d1f9      	bne.n	8006fd6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	f003 0301 	and.w	r3, r3, #1
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	f040 80a0 	bne.w	8007132 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006ffa:	f023 0301 	bic.w	r3, r3, #1
 8006ffe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007010:	2b00      	cmp	r3, #0
 8007012:	d007      	beq.n	8007024 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007018:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800701c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007028:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800702c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007030:	d106      	bne.n	8007040 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007036:	f023 0206 	bic.w	r2, r3, #6
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	645a      	str	r2, [r3, #68]	; 0x44
 800703e:	e002      	b.n	8007046 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2200      	movs	r2, #0
 8007044:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2200      	movs	r2, #0
 800704a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800704e:	4b3d      	ldr	r3, [pc, #244]	; (8007144 <HAL_ADC_Start_DMA+0x1c8>)
 8007050:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007056:	4a3c      	ldr	r2, [pc, #240]	; (8007148 <HAL_ADC_Start_DMA+0x1cc>)
 8007058:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800705e:	4a3b      	ldr	r2, [pc, #236]	; (800714c <HAL_ADC_Start_DMA+0x1d0>)
 8007060:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007066:	4a3a      	ldr	r2, [pc, #232]	; (8007150 <HAL_ADC_Start_DMA+0x1d4>)
 8007068:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8007072:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	685a      	ldr	r2, [r3, #4]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007082:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	689a      	ldr	r2, [r3, #8]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007092:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	334c      	adds	r3, #76	; 0x4c
 800709e:	4619      	mov	r1, r3
 80070a0:	68ba      	ldr	r2, [r7, #8]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f000 fcda 	bl	8007a5c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	f003 031f 	and.w	r3, r3, #31
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d12a      	bne.n	800710a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a26      	ldr	r2, [pc, #152]	; (8007154 <HAL_ADC_Start_DMA+0x1d8>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d015      	beq.n	80070ea <HAL_ADC_Start_DMA+0x16e>
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a25      	ldr	r2, [pc, #148]	; (8007158 <HAL_ADC_Start_DMA+0x1dc>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d105      	bne.n	80070d4 <HAL_ADC_Start_DMA+0x158>
 80070c8:	4b1e      	ldr	r3, [pc, #120]	; (8007144 <HAL_ADC_Start_DMA+0x1c8>)
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	f003 031f 	and.w	r3, r3, #31
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d00a      	beq.n	80070ea <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a20      	ldr	r2, [pc, #128]	; (800715c <HAL_ADC_Start_DMA+0x1e0>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d129      	bne.n	8007132 <HAL_ADC_Start_DMA+0x1b6>
 80070de:	4b19      	ldr	r3, [pc, #100]	; (8007144 <HAL_ADC_Start_DMA+0x1c8>)
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	f003 031f 	and.w	r3, r3, #31
 80070e6:	2b0f      	cmp	r3, #15
 80070e8:	d823      	bhi.n	8007132 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d11c      	bne.n	8007132 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	689a      	ldr	r2, [r3, #8]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007106:	609a      	str	r2, [r3, #8]
 8007108:	e013      	b.n	8007132 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a11      	ldr	r2, [pc, #68]	; (8007154 <HAL_ADC_Start_DMA+0x1d8>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d10e      	bne.n	8007132 <HAL_ADC_Start_DMA+0x1b6>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800711e:	2b00      	cmp	r3, #0
 8007120:	d107      	bne.n	8007132 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	689a      	ldr	r2, [r3, #8]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007130:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8007132:	2300      	movs	r3, #0
}
 8007134:	4618      	mov	r0, r3
 8007136:	3718      	adds	r7, #24
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}
 800713c:	20000034 	.word	0x20000034
 8007140:	431bde83 	.word	0x431bde83
 8007144:	40012300 	.word	0x40012300
 8007148:	080075d9 	.word	0x080075d9
 800714c:	08007693 	.word	0x08007693
 8007150:	080076af 	.word	0x080076af
 8007154:	40012000 	.word	0x40012000
 8007158:	40012100 	.word	0x40012100
 800715c:	40012200 	.word	0x40012200

08007160 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8007168:	bf00      	nop
 800716a:	370c      	adds	r7, #12
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007174:	b480      	push	{r7}
 8007176:	b083      	sub	sp, #12
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800717c:	bf00      	nop
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr

08007188 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8007190:	bf00      	nop
 8007192:	370c      	adds	r7, #12
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800719c:	b480      	push	{r7}
 800719e:	b085      	sub	sp, #20
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80071a6:	2300      	movs	r3, #0
 80071a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d101      	bne.n	80071b8 <HAL_ADC_ConfigChannel+0x1c>
 80071b4:	2302      	movs	r3, #2
 80071b6:	e105      	b.n	80073c4 <HAL_ADC_ConfigChannel+0x228>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	2b09      	cmp	r3, #9
 80071c6:	d925      	bls.n	8007214 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	68d9      	ldr	r1, [r3, #12]
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	461a      	mov	r2, r3
 80071d6:	4613      	mov	r3, r2
 80071d8:	005b      	lsls	r3, r3, #1
 80071da:	4413      	add	r3, r2
 80071dc:	3b1e      	subs	r3, #30
 80071de:	2207      	movs	r2, #7
 80071e0:	fa02 f303 	lsl.w	r3, r2, r3
 80071e4:	43da      	mvns	r2, r3
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	400a      	ands	r2, r1
 80071ec:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	68d9      	ldr	r1, [r3, #12]
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	689a      	ldr	r2, [r3, #8]
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	4618      	mov	r0, r3
 8007200:	4603      	mov	r3, r0
 8007202:	005b      	lsls	r3, r3, #1
 8007204:	4403      	add	r3, r0
 8007206:	3b1e      	subs	r3, #30
 8007208:	409a      	lsls	r2, r3
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	60da      	str	r2, [r3, #12]
 8007212:	e022      	b.n	800725a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	6919      	ldr	r1, [r3, #16]
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	b29b      	uxth	r3, r3
 8007220:	461a      	mov	r2, r3
 8007222:	4613      	mov	r3, r2
 8007224:	005b      	lsls	r3, r3, #1
 8007226:	4413      	add	r3, r2
 8007228:	2207      	movs	r2, #7
 800722a:	fa02 f303 	lsl.w	r3, r2, r3
 800722e:	43da      	mvns	r2, r3
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	400a      	ands	r2, r1
 8007236:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	6919      	ldr	r1, [r3, #16]
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	689a      	ldr	r2, [r3, #8]
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	b29b      	uxth	r3, r3
 8007248:	4618      	mov	r0, r3
 800724a:	4603      	mov	r3, r0
 800724c:	005b      	lsls	r3, r3, #1
 800724e:	4403      	add	r3, r0
 8007250:	409a      	lsls	r2, r3
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	430a      	orrs	r2, r1
 8007258:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	2b06      	cmp	r3, #6
 8007260:	d824      	bhi.n	80072ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	685a      	ldr	r2, [r3, #4]
 800726c:	4613      	mov	r3, r2
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	4413      	add	r3, r2
 8007272:	3b05      	subs	r3, #5
 8007274:	221f      	movs	r2, #31
 8007276:	fa02 f303 	lsl.w	r3, r2, r3
 800727a:	43da      	mvns	r2, r3
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	400a      	ands	r2, r1
 8007282:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	b29b      	uxth	r3, r3
 8007290:	4618      	mov	r0, r3
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	685a      	ldr	r2, [r3, #4]
 8007296:	4613      	mov	r3, r2
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4413      	add	r3, r2
 800729c:	3b05      	subs	r3, #5
 800729e:	fa00 f203 	lsl.w	r2, r0, r3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	430a      	orrs	r2, r1
 80072a8:	635a      	str	r2, [r3, #52]	; 0x34
 80072aa:	e04c      	b.n	8007346 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	2b0c      	cmp	r3, #12
 80072b2:	d824      	bhi.n	80072fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	685a      	ldr	r2, [r3, #4]
 80072be:	4613      	mov	r3, r2
 80072c0:	009b      	lsls	r3, r3, #2
 80072c2:	4413      	add	r3, r2
 80072c4:	3b23      	subs	r3, #35	; 0x23
 80072c6:	221f      	movs	r2, #31
 80072c8:	fa02 f303 	lsl.w	r3, r2, r3
 80072cc:	43da      	mvns	r2, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	400a      	ands	r2, r1
 80072d4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	4618      	mov	r0, r3
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	685a      	ldr	r2, [r3, #4]
 80072e8:	4613      	mov	r3, r2
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	4413      	add	r3, r2
 80072ee:	3b23      	subs	r3, #35	; 0x23
 80072f0:	fa00 f203 	lsl.w	r2, r0, r3
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	430a      	orrs	r2, r1
 80072fa:	631a      	str	r2, [r3, #48]	; 0x30
 80072fc:	e023      	b.n	8007346 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	685a      	ldr	r2, [r3, #4]
 8007308:	4613      	mov	r3, r2
 800730a:	009b      	lsls	r3, r3, #2
 800730c:	4413      	add	r3, r2
 800730e:	3b41      	subs	r3, #65	; 0x41
 8007310:	221f      	movs	r2, #31
 8007312:	fa02 f303 	lsl.w	r3, r2, r3
 8007316:	43da      	mvns	r2, r3
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	400a      	ands	r2, r1
 800731e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	b29b      	uxth	r3, r3
 800732c:	4618      	mov	r0, r3
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	685a      	ldr	r2, [r3, #4]
 8007332:	4613      	mov	r3, r2
 8007334:	009b      	lsls	r3, r3, #2
 8007336:	4413      	add	r3, r2
 8007338:	3b41      	subs	r3, #65	; 0x41
 800733a:	fa00 f203 	lsl.w	r2, r0, r3
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	430a      	orrs	r2, r1
 8007344:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007346:	4b22      	ldr	r3, [pc, #136]	; (80073d0 <HAL_ADC_ConfigChannel+0x234>)
 8007348:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a21      	ldr	r2, [pc, #132]	; (80073d4 <HAL_ADC_ConfigChannel+0x238>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d109      	bne.n	8007368 <HAL_ADC_ConfigChannel+0x1cc>
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2b12      	cmp	r3, #18
 800735a:	d105      	bne.n	8007368 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a19      	ldr	r2, [pc, #100]	; (80073d4 <HAL_ADC_ConfigChannel+0x238>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d123      	bne.n	80073ba <HAL_ADC_ConfigChannel+0x21e>
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2b10      	cmp	r3, #16
 8007378:	d003      	beq.n	8007382 <HAL_ADC_ConfigChannel+0x1e6>
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2b11      	cmp	r3, #17
 8007380:	d11b      	bne.n	80073ba <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	2b10      	cmp	r3, #16
 8007394:	d111      	bne.n	80073ba <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007396:	4b10      	ldr	r3, [pc, #64]	; (80073d8 <HAL_ADC_ConfigChannel+0x23c>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a10      	ldr	r2, [pc, #64]	; (80073dc <HAL_ADC_ConfigChannel+0x240>)
 800739c:	fba2 2303 	umull	r2, r3, r2, r3
 80073a0:	0c9a      	lsrs	r2, r3, #18
 80073a2:	4613      	mov	r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	4413      	add	r3, r2
 80073a8:	005b      	lsls	r3, r3, #1
 80073aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80073ac:	e002      	b.n	80073b4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	3b01      	subs	r3, #1
 80073b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1f9      	bne.n	80073ae <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2200      	movs	r2, #0
 80073be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3714      	adds	r7, #20
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr
 80073d0:	40012300 	.word	0x40012300
 80073d4:	40012000 	.word	0x40012000
 80073d8:	20000034 	.word	0x20000034
 80073dc:	431bde83 	.word	0x431bde83

080073e0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b085      	sub	sp, #20
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80073e8:	4b79      	ldr	r3, [pc, #484]	; (80075d0 <ADC_Init+0x1f0>)
 80073ea:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	685a      	ldr	r2, [r3, #4]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	431a      	orrs	r2, r3
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	685a      	ldr	r2, [r3, #4]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007414:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	6859      	ldr	r1, [r3, #4]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	691b      	ldr	r3, [r3, #16]
 8007420:	021a      	lsls	r2, r3, #8
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	430a      	orrs	r2, r1
 8007428:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	685a      	ldr	r2, [r3, #4]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007438:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	6859      	ldr	r1, [r3, #4]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	689a      	ldr	r2, [r3, #8]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	430a      	orrs	r2, r1
 800744a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	689a      	ldr	r2, [r3, #8]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800745a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	6899      	ldr	r1, [r3, #8]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	68da      	ldr	r2, [r3, #12]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	430a      	orrs	r2, r1
 800746c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007472:	4a58      	ldr	r2, [pc, #352]	; (80075d4 <ADC_Init+0x1f4>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d022      	beq.n	80074be <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	689a      	ldr	r2, [r3, #8]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007486:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	6899      	ldr	r1, [r3, #8]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	430a      	orrs	r2, r1
 8007498:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	689a      	ldr	r2, [r3, #8]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80074a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	6899      	ldr	r1, [r3, #8]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	430a      	orrs	r2, r1
 80074ba:	609a      	str	r2, [r3, #8]
 80074bc:	e00f      	b.n	80074de <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	689a      	ldr	r2, [r3, #8]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80074cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	689a      	ldr	r2, [r3, #8]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80074dc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	689a      	ldr	r2, [r3, #8]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f022 0202 	bic.w	r2, r2, #2
 80074ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	6899      	ldr	r1, [r3, #8]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	7e1b      	ldrb	r3, [r3, #24]
 80074f8:	005a      	lsls	r2, r3, #1
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	430a      	orrs	r2, r1
 8007500:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d01b      	beq.n	8007544 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	685a      	ldr	r2, [r3, #4]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800751a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	685a      	ldr	r2, [r3, #4]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800752a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	6859      	ldr	r1, [r3, #4]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007536:	3b01      	subs	r3, #1
 8007538:	035a      	lsls	r2, r3, #13
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	430a      	orrs	r2, r1
 8007540:	605a      	str	r2, [r3, #4]
 8007542:	e007      	b.n	8007554 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	685a      	ldr	r2, [r3, #4]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007552:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8007562:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	69db      	ldr	r3, [r3, #28]
 800756e:	3b01      	subs	r3, #1
 8007570:	051a      	lsls	r2, r3, #20
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	430a      	orrs	r2, r1
 8007578:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	689a      	ldr	r2, [r3, #8]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007588:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	6899      	ldr	r1, [r3, #8]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007596:	025a      	lsls	r2, r3, #9
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	430a      	orrs	r2, r1
 800759e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	689a      	ldr	r2, [r3, #8]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	6899      	ldr	r1, [r3, #8]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	695b      	ldr	r3, [r3, #20]
 80075ba:	029a      	lsls	r2, r3, #10
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	430a      	orrs	r2, r1
 80075c2:	609a      	str	r2, [r3, #8]
}
 80075c4:	bf00      	nop
 80075c6:	3714      	adds	r7, #20
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr
 80075d0:	40012300 	.word	0x40012300
 80075d4:	0f000001 	.word	0x0f000001

080075d8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075e4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ea:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d13c      	bne.n	800766c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007608:	2b00      	cmp	r3, #0
 800760a:	d12b      	bne.n	8007664 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007610:	2b00      	cmp	r3, #0
 8007612:	d127      	bne.n	8007664 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800761a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800761e:	2b00      	cmp	r3, #0
 8007620:	d006      	beq.n	8007630 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800762c:	2b00      	cmp	r3, #0
 800762e:	d119      	bne.n	8007664 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	685a      	ldr	r2, [r3, #4]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f022 0220 	bic.w	r2, r2, #32
 800763e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007644:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007650:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007654:	2b00      	cmp	r3, #0
 8007656:	d105      	bne.n	8007664 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800765c:	f043 0201 	orr.w	r2, r3, #1
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007664:	68f8      	ldr	r0, [r7, #12]
 8007666:	f7ff fd7b 	bl	8007160 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800766a:	e00e      	b.n	800768a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007670:	f003 0310 	and.w	r3, r3, #16
 8007674:	2b00      	cmp	r3, #0
 8007676:	d003      	beq.n	8007680 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8007678:	68f8      	ldr	r0, [r7, #12]
 800767a:	f7ff fd85 	bl	8007188 <HAL_ADC_ErrorCallback>
}
 800767e:	e004      	b.n	800768a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	4798      	blx	r3
}
 800768a:	bf00      	nop
 800768c:	3710      	adds	r7, #16
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}

08007692 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8007692:	b580      	push	{r7, lr}
 8007694:	b084      	sub	sp, #16
 8007696:	af00      	add	r7, sp, #0
 8007698:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800769e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80076a0:	68f8      	ldr	r0, [r7, #12]
 80076a2:	f7ff fd67 	bl	8007174 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80076a6:	bf00      	nop
 80076a8:	3710      	adds	r7, #16
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}

080076ae <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80076ae:	b580      	push	{r7, lr}
 80076b0:	b084      	sub	sp, #16
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ba:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2240      	movs	r2, #64	; 0x40
 80076c0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076c6:	f043 0204 	orr.w	r2, r3, #4
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80076ce:	68f8      	ldr	r0, [r7, #12]
 80076d0:	f7ff fd5a 	bl	8007188 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80076d4:	bf00      	nop
 80076d6:	3710      	adds	r7, #16
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80076dc:	b480      	push	{r7}
 80076de:	b085      	sub	sp, #20
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f003 0307 	and.w	r3, r3, #7
 80076ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80076ec:	4b0c      	ldr	r3, [pc, #48]	; (8007720 <__NVIC_SetPriorityGrouping+0x44>)
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80076f2:	68ba      	ldr	r2, [r7, #8]
 80076f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80076f8:	4013      	ands	r3, r2
 80076fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007704:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007708:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800770c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800770e:	4a04      	ldr	r2, [pc, #16]	; (8007720 <__NVIC_SetPriorityGrouping+0x44>)
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	60d3      	str	r3, [r2, #12]
}
 8007714:	bf00      	nop
 8007716:	3714      	adds	r7, #20
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr
 8007720:	e000ed00 	.word	0xe000ed00

08007724 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007724:	b480      	push	{r7}
 8007726:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007728:	4b04      	ldr	r3, [pc, #16]	; (800773c <__NVIC_GetPriorityGrouping+0x18>)
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	0a1b      	lsrs	r3, r3, #8
 800772e:	f003 0307 	and.w	r3, r3, #7
}
 8007732:	4618      	mov	r0, r3
 8007734:	46bd      	mov	sp, r7
 8007736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773a:	4770      	bx	lr
 800773c:	e000ed00 	.word	0xe000ed00

08007740 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	4603      	mov	r3, r0
 8007748:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800774a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800774e:	2b00      	cmp	r3, #0
 8007750:	db0b      	blt.n	800776a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007752:	79fb      	ldrb	r3, [r7, #7]
 8007754:	f003 021f 	and.w	r2, r3, #31
 8007758:	4907      	ldr	r1, [pc, #28]	; (8007778 <__NVIC_EnableIRQ+0x38>)
 800775a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800775e:	095b      	lsrs	r3, r3, #5
 8007760:	2001      	movs	r0, #1
 8007762:	fa00 f202 	lsl.w	r2, r0, r2
 8007766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800776a:	bf00      	nop
 800776c:	370c      	adds	r7, #12
 800776e:	46bd      	mov	sp, r7
 8007770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007774:	4770      	bx	lr
 8007776:	bf00      	nop
 8007778:	e000e100 	.word	0xe000e100

0800777c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800777c:	b480      	push	{r7}
 800777e:	b083      	sub	sp, #12
 8007780:	af00      	add	r7, sp, #0
 8007782:	4603      	mov	r3, r0
 8007784:	6039      	str	r1, [r7, #0]
 8007786:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007788:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800778c:	2b00      	cmp	r3, #0
 800778e:	db0a      	blt.n	80077a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	b2da      	uxtb	r2, r3
 8007794:	490c      	ldr	r1, [pc, #48]	; (80077c8 <__NVIC_SetPriority+0x4c>)
 8007796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800779a:	0112      	lsls	r2, r2, #4
 800779c:	b2d2      	uxtb	r2, r2
 800779e:	440b      	add	r3, r1
 80077a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80077a4:	e00a      	b.n	80077bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	b2da      	uxtb	r2, r3
 80077aa:	4908      	ldr	r1, [pc, #32]	; (80077cc <__NVIC_SetPriority+0x50>)
 80077ac:	79fb      	ldrb	r3, [r7, #7]
 80077ae:	f003 030f 	and.w	r3, r3, #15
 80077b2:	3b04      	subs	r3, #4
 80077b4:	0112      	lsls	r2, r2, #4
 80077b6:	b2d2      	uxtb	r2, r2
 80077b8:	440b      	add	r3, r1
 80077ba:	761a      	strb	r2, [r3, #24]
}
 80077bc:	bf00      	nop
 80077be:	370c      	adds	r7, #12
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr
 80077c8:	e000e100 	.word	0xe000e100
 80077cc:	e000ed00 	.word	0xe000ed00

080077d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b089      	sub	sp, #36	; 0x24
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	60f8      	str	r0, [r7, #12]
 80077d8:	60b9      	str	r1, [r7, #8]
 80077da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f003 0307 	and.w	r3, r3, #7
 80077e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80077e4:	69fb      	ldr	r3, [r7, #28]
 80077e6:	f1c3 0307 	rsb	r3, r3, #7
 80077ea:	2b04      	cmp	r3, #4
 80077ec:	bf28      	it	cs
 80077ee:	2304      	movcs	r3, #4
 80077f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	3304      	adds	r3, #4
 80077f6:	2b06      	cmp	r3, #6
 80077f8:	d902      	bls.n	8007800 <NVIC_EncodePriority+0x30>
 80077fa:	69fb      	ldr	r3, [r7, #28]
 80077fc:	3b03      	subs	r3, #3
 80077fe:	e000      	b.n	8007802 <NVIC_EncodePriority+0x32>
 8007800:	2300      	movs	r3, #0
 8007802:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007804:	f04f 32ff 	mov.w	r2, #4294967295
 8007808:	69bb      	ldr	r3, [r7, #24]
 800780a:	fa02 f303 	lsl.w	r3, r2, r3
 800780e:	43da      	mvns	r2, r3
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	401a      	ands	r2, r3
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007818:	f04f 31ff 	mov.w	r1, #4294967295
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	fa01 f303 	lsl.w	r3, r1, r3
 8007822:	43d9      	mvns	r1, r3
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007828:	4313      	orrs	r3, r2
         );
}
 800782a:	4618      	mov	r0, r3
 800782c:	3724      	adds	r7, #36	; 0x24
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr
	...

08007838 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b082      	sub	sp, #8
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	3b01      	subs	r3, #1
 8007844:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007848:	d301      	bcc.n	800784e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800784a:	2301      	movs	r3, #1
 800784c:	e00f      	b.n	800786e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800784e:	4a0a      	ldr	r2, [pc, #40]	; (8007878 <SysTick_Config+0x40>)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	3b01      	subs	r3, #1
 8007854:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007856:	210f      	movs	r1, #15
 8007858:	f04f 30ff 	mov.w	r0, #4294967295
 800785c:	f7ff ff8e 	bl	800777c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007860:	4b05      	ldr	r3, [pc, #20]	; (8007878 <SysTick_Config+0x40>)
 8007862:	2200      	movs	r2, #0
 8007864:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007866:	4b04      	ldr	r3, [pc, #16]	; (8007878 <SysTick_Config+0x40>)
 8007868:	2207      	movs	r2, #7
 800786a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	3708      	adds	r7, #8
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	e000e010 	.word	0xe000e010

0800787c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f7ff ff29 	bl	80076dc <__NVIC_SetPriorityGrouping>
}
 800788a:	bf00      	nop
 800788c:	3708      	adds	r7, #8
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}

08007892 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007892:	b580      	push	{r7, lr}
 8007894:	b086      	sub	sp, #24
 8007896:	af00      	add	r7, sp, #0
 8007898:	4603      	mov	r3, r0
 800789a:	60b9      	str	r1, [r7, #8]
 800789c:	607a      	str	r2, [r7, #4]
 800789e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80078a0:	2300      	movs	r3, #0
 80078a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80078a4:	f7ff ff3e 	bl	8007724 <__NVIC_GetPriorityGrouping>
 80078a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80078aa:	687a      	ldr	r2, [r7, #4]
 80078ac:	68b9      	ldr	r1, [r7, #8]
 80078ae:	6978      	ldr	r0, [r7, #20]
 80078b0:	f7ff ff8e 	bl	80077d0 <NVIC_EncodePriority>
 80078b4:	4602      	mov	r2, r0
 80078b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078ba:	4611      	mov	r1, r2
 80078bc:	4618      	mov	r0, r3
 80078be:	f7ff ff5d 	bl	800777c <__NVIC_SetPriority>
}
 80078c2:	bf00      	nop
 80078c4:	3718      	adds	r7, #24
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}

080078ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80078ca:	b580      	push	{r7, lr}
 80078cc:	b082      	sub	sp, #8
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	4603      	mov	r3, r0
 80078d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80078d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078d8:	4618      	mov	r0, r3
 80078da:	f7ff ff31 	bl	8007740 <__NVIC_EnableIRQ>
}
 80078de:	bf00      	nop
 80078e0:	3708      	adds	r7, #8
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b082      	sub	sp, #8
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f7ff ffa2 	bl	8007838 <SysTick_Config>
 80078f4:	4603      	mov	r3, r0
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3708      	adds	r7, #8
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
	...

08007900 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b086      	sub	sp, #24
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007908:	2300      	movs	r3, #0
 800790a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800790c:	f7ff fac4 	bl	8006e98 <HAL_GetTick>
 8007910:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d101      	bne.n	800791c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	e099      	b.n	8007a50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2202      	movs	r2, #2
 8007928:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681a      	ldr	r2, [r3, #0]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f022 0201 	bic.w	r2, r2, #1
 800793a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800793c:	e00f      	b.n	800795e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800793e:	f7ff faab 	bl	8006e98 <HAL_GetTick>
 8007942:	4602      	mov	r2, r0
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	1ad3      	subs	r3, r2, r3
 8007948:	2b05      	cmp	r3, #5
 800794a:	d908      	bls.n	800795e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2220      	movs	r2, #32
 8007950:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2203      	movs	r2, #3
 8007956:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800795a:	2303      	movs	r3, #3
 800795c:	e078      	b.n	8007a50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 0301 	and.w	r3, r3, #1
 8007968:	2b00      	cmp	r3, #0
 800796a:	d1e8      	bne.n	800793e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007974:	697a      	ldr	r2, [r7, #20]
 8007976:	4b38      	ldr	r3, [pc, #224]	; (8007a58 <HAL_DMA_Init+0x158>)
 8007978:	4013      	ands	r3, r2
 800797a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	685a      	ldr	r2, [r3, #4]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800798a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	691b      	ldr	r3, [r3, #16]
 8007990:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007996:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	699b      	ldr	r3, [r3, #24]
 800799c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6a1b      	ldr	r3, [r3, #32]
 80079a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80079aa:	697a      	ldr	r2, [r7, #20]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079b4:	2b04      	cmp	r3, #4
 80079b6:	d107      	bne.n	80079c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079c0:	4313      	orrs	r3, r2
 80079c2:	697a      	ldr	r2, [r7, #20]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	697a      	ldr	r2, [r7, #20]
 80079ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	695b      	ldr	r3, [r3, #20]
 80079d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	f023 0307 	bic.w	r3, r3, #7
 80079de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e4:	697a      	ldr	r2, [r7, #20]
 80079e6:	4313      	orrs	r3, r2
 80079e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ee:	2b04      	cmp	r3, #4
 80079f0:	d117      	bne.n	8007a22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079f6:	697a      	ldr	r2, [r7, #20]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d00e      	beq.n	8007a22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 fa6f 	bl	8007ee8 <DMA_CheckFifoParam>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d008      	beq.n	8007a22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2240      	movs	r2, #64	; 0x40
 8007a14:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2201      	movs	r2, #1
 8007a1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007a1e:	2301      	movs	r3, #1
 8007a20:	e016      	b.n	8007a50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	697a      	ldr	r2, [r7, #20]
 8007a28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 fa26 	bl	8007e7c <DMA_CalcBaseAndBitshift>
 8007a30:	4603      	mov	r3, r0
 8007a32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a38:	223f      	movs	r2, #63	; 0x3f
 8007a3a:	409a      	lsls	r2, r3
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2200      	movs	r2, #0
 8007a44:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2201      	movs	r2, #1
 8007a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007a4e:	2300      	movs	r3, #0
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3718      	adds	r7, #24
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}
 8007a58:	f010803f 	.word	0xf010803f

08007a5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b086      	sub	sp, #24
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	607a      	str	r2, [r7, #4]
 8007a68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d101      	bne.n	8007a82 <HAL_DMA_Start_IT+0x26>
 8007a7e:	2302      	movs	r3, #2
 8007a80:	e040      	b.n	8007b04 <HAL_DMA_Start_IT+0xa8>
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2201      	movs	r2, #1
 8007a86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007a90:	b2db      	uxtb	r3, r3
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d12f      	bne.n	8007af6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2202      	movs	r2, #2
 8007a9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	687a      	ldr	r2, [r7, #4]
 8007aa8:	68b9      	ldr	r1, [r7, #8]
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f000 f9b8 	bl	8007e20 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ab4:	223f      	movs	r2, #63	; 0x3f
 8007ab6:	409a      	lsls	r2, r3
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f042 0216 	orr.w	r2, r2, #22
 8007aca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d007      	beq.n	8007ae4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f042 0208 	orr.w	r2, r2, #8
 8007ae2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	681a      	ldr	r2, [r3, #0]
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f042 0201 	orr.w	r2, r2, #1
 8007af2:	601a      	str	r2, [r3, #0]
 8007af4:	e005      	b.n	8007b02 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2200      	movs	r2, #0
 8007afa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007afe:	2302      	movs	r3, #2
 8007b00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007b02:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3718      	adds	r7, #24
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}

08007b0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b086      	sub	sp, #24
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007b14:	2300      	movs	r3, #0
 8007b16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007b18:	4b92      	ldr	r3, [pc, #584]	; (8007d64 <HAL_DMA_IRQHandler+0x258>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a92      	ldr	r2, [pc, #584]	; (8007d68 <HAL_DMA_IRQHandler+0x25c>)
 8007b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b22:	0a9b      	lsrs	r3, r3, #10
 8007b24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b36:	2208      	movs	r2, #8
 8007b38:	409a      	lsls	r2, r3
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d01a      	beq.n	8007b78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 0304 	and.w	r3, r3, #4
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d013      	beq.n	8007b78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f022 0204 	bic.w	r2, r2, #4
 8007b5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b64:	2208      	movs	r2, #8
 8007b66:	409a      	lsls	r2, r3
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b70:	f043 0201 	orr.w	r2, r3, #1
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	409a      	lsls	r2, r3
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	4013      	ands	r3, r2
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d012      	beq.n	8007bae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	695b      	ldr	r3, [r3, #20]
 8007b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d00b      	beq.n	8007bae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	409a      	lsls	r2, r3
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ba6:	f043 0202 	orr.w	r2, r3, #2
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bb2:	2204      	movs	r2, #4
 8007bb4:	409a      	lsls	r2, r3
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	4013      	ands	r3, r2
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d012      	beq.n	8007be4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f003 0302 	and.w	r3, r3, #2
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d00b      	beq.n	8007be4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bd0:	2204      	movs	r2, #4
 8007bd2:	409a      	lsls	r2, r3
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bdc:	f043 0204 	orr.w	r2, r3, #4
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007be8:	2210      	movs	r2, #16
 8007bea:	409a      	lsls	r2, r3
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	4013      	ands	r3, r2
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d043      	beq.n	8007c7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f003 0308 	and.w	r3, r3, #8
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d03c      	beq.n	8007c7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c06:	2210      	movs	r2, #16
 8007c08:	409a      	lsls	r2, r3
 8007c0a:	693b      	ldr	r3, [r7, #16]
 8007c0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d018      	beq.n	8007c4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d108      	bne.n	8007c3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d024      	beq.n	8007c7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	4798      	blx	r3
 8007c3a:	e01f      	b.n	8007c7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d01b      	beq.n	8007c7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	4798      	blx	r3
 8007c4c:	e016      	b.n	8007c7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d107      	bne.n	8007c6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f022 0208 	bic.w	r2, r2, #8
 8007c6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d003      	beq.n	8007c7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c80:	2220      	movs	r2, #32
 8007c82:	409a      	lsls	r2, r3
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	4013      	ands	r3, r2
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	f000 808e 	beq.w	8007daa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f003 0310 	and.w	r3, r3, #16
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f000 8086 	beq.w	8007daa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ca2:	2220      	movs	r2, #32
 8007ca4:	409a      	lsls	r2, r3
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	2b05      	cmp	r3, #5
 8007cb4:	d136      	bne.n	8007d24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	681a      	ldr	r2, [r3, #0]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f022 0216 	bic.w	r2, r2, #22
 8007cc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	695a      	ldr	r2, [r3, #20]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007cd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d103      	bne.n	8007ce6 <HAL_DMA_IRQHandler+0x1da>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d007      	beq.n	8007cf6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f022 0208 	bic.w	r2, r2, #8
 8007cf4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cfa:	223f      	movs	r2, #63	; 0x3f
 8007cfc:	409a      	lsls	r2, r3
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d07d      	beq.n	8007e16 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	4798      	blx	r3
        }
        return;
 8007d22:	e078      	b.n	8007e16 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d01c      	beq.n	8007d6c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d108      	bne.n	8007d52 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d030      	beq.n	8007daa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	4798      	blx	r3
 8007d50:	e02b      	b.n	8007daa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d027      	beq.n	8007daa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	4798      	blx	r3
 8007d62:	e022      	b.n	8007daa <HAL_DMA_IRQHandler+0x29e>
 8007d64:	20000034 	.word	0x20000034
 8007d68:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d10f      	bne.n	8007d9a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f022 0210 	bic.w	r2, r2, #16
 8007d88:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2201      	movs	r2, #1
 8007d96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d003      	beq.n	8007daa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d032      	beq.n	8007e18 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007db6:	f003 0301 	and.w	r3, r3, #1
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d022      	beq.n	8007e04 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2205      	movs	r2, #5
 8007dc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	681a      	ldr	r2, [r3, #0]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f022 0201 	bic.w	r2, r2, #1
 8007dd4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	3301      	adds	r3, #1
 8007dda:	60bb      	str	r3, [r7, #8]
 8007ddc:	697a      	ldr	r2, [r7, #20]
 8007dde:	429a      	cmp	r2, r3
 8007de0:	d307      	bcc.n	8007df2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f003 0301 	and.w	r3, r3, #1
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d1f2      	bne.n	8007dd6 <HAL_DMA_IRQHandler+0x2ca>
 8007df0:	e000      	b.n	8007df4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8007df2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d005      	beq.n	8007e18 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	4798      	blx	r3
 8007e14:	e000      	b.n	8007e18 <HAL_DMA_IRQHandler+0x30c>
        return;
 8007e16:	bf00      	nop
    }
  }
}
 8007e18:	3718      	adds	r7, #24
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
 8007e1e:	bf00      	nop

08007e20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	607a      	str	r2, [r7, #4]
 8007e2c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007e3c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	683a      	ldr	r2, [r7, #0]
 8007e44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	2b40      	cmp	r3, #64	; 0x40
 8007e4c:	d108      	bne.n	8007e60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	687a      	ldr	r2, [r7, #4]
 8007e54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	68ba      	ldr	r2, [r7, #8]
 8007e5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007e5e:	e007      	b.n	8007e70 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	68ba      	ldr	r2, [r7, #8]
 8007e66:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	60da      	str	r2, [r3, #12]
}
 8007e70:	bf00      	nop
 8007e72:	3714      	adds	r7, #20
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b085      	sub	sp, #20
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	3b10      	subs	r3, #16
 8007e8c:	4a14      	ldr	r2, [pc, #80]	; (8007ee0 <DMA_CalcBaseAndBitshift+0x64>)
 8007e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e92:	091b      	lsrs	r3, r3, #4
 8007e94:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007e96:	4a13      	ldr	r2, [pc, #76]	; (8007ee4 <DMA_CalcBaseAndBitshift+0x68>)
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	4413      	add	r3, r2
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	461a      	mov	r2, r3
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2b03      	cmp	r3, #3
 8007ea8:	d909      	bls.n	8007ebe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007eb2:	f023 0303 	bic.w	r3, r3, #3
 8007eb6:	1d1a      	adds	r2, r3, #4
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	659a      	str	r2, [r3, #88]	; 0x58
 8007ebc:	e007      	b.n	8007ece <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007ec6:	f023 0303 	bic.w	r3, r3, #3
 8007eca:	687a      	ldr	r2, [r7, #4]
 8007ecc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3714      	adds	r7, #20
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr
 8007ede:	bf00      	nop
 8007ee0:	aaaaaaab 	.word	0xaaaaaaab
 8007ee4:	0801043c 	.word	0x0801043c

08007ee8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b085      	sub	sp, #20
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ef8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	699b      	ldr	r3, [r3, #24]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d11f      	bne.n	8007f42 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	2b03      	cmp	r3, #3
 8007f06:	d855      	bhi.n	8007fb4 <DMA_CheckFifoParam+0xcc>
 8007f08:	a201      	add	r2, pc, #4	; (adr r2, 8007f10 <DMA_CheckFifoParam+0x28>)
 8007f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f0e:	bf00      	nop
 8007f10:	08007f21 	.word	0x08007f21
 8007f14:	08007f33 	.word	0x08007f33
 8007f18:	08007f21 	.word	0x08007f21
 8007f1c:	08007fb5 	.word	0x08007fb5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d045      	beq.n	8007fb8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007f30:	e042      	b.n	8007fb8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f36:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007f3a:	d13f      	bne.n	8007fbc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007f40:	e03c      	b.n	8007fbc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	699b      	ldr	r3, [r3, #24]
 8007f46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f4a:	d121      	bne.n	8007f90 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	2b03      	cmp	r3, #3
 8007f50:	d836      	bhi.n	8007fc0 <DMA_CheckFifoParam+0xd8>
 8007f52:	a201      	add	r2, pc, #4	; (adr r2, 8007f58 <DMA_CheckFifoParam+0x70>)
 8007f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f58:	08007f69 	.word	0x08007f69
 8007f5c:	08007f6f 	.word	0x08007f6f
 8007f60:	08007f69 	.word	0x08007f69
 8007f64:	08007f81 	.word	0x08007f81
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	73fb      	strb	r3, [r7, #15]
      break;
 8007f6c:	e02f      	b.n	8007fce <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d024      	beq.n	8007fc4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007f7e:	e021      	b.n	8007fc4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f84:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007f88:	d11e      	bne.n	8007fc8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007f8e:	e01b      	b.n	8007fc8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	2b02      	cmp	r3, #2
 8007f94:	d902      	bls.n	8007f9c <DMA_CheckFifoParam+0xb4>
 8007f96:	2b03      	cmp	r3, #3
 8007f98:	d003      	beq.n	8007fa2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007f9a:	e018      	b.n	8007fce <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	73fb      	strb	r3, [r7, #15]
      break;
 8007fa0:	e015      	b.n	8007fce <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fa6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d00e      	beq.n	8007fcc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	73fb      	strb	r3, [r7, #15]
      break;
 8007fb2:	e00b      	b.n	8007fcc <DMA_CheckFifoParam+0xe4>
      break;
 8007fb4:	bf00      	nop
 8007fb6:	e00a      	b.n	8007fce <DMA_CheckFifoParam+0xe6>
      break;
 8007fb8:	bf00      	nop
 8007fba:	e008      	b.n	8007fce <DMA_CheckFifoParam+0xe6>
      break;
 8007fbc:	bf00      	nop
 8007fbe:	e006      	b.n	8007fce <DMA_CheckFifoParam+0xe6>
      break;
 8007fc0:	bf00      	nop
 8007fc2:	e004      	b.n	8007fce <DMA_CheckFifoParam+0xe6>
      break;
 8007fc4:	bf00      	nop
 8007fc6:	e002      	b.n	8007fce <DMA_CheckFifoParam+0xe6>
      break;   
 8007fc8:	bf00      	nop
 8007fca:	e000      	b.n	8007fce <DMA_CheckFifoParam+0xe6>
      break;
 8007fcc:	bf00      	nop
    }
  } 
  
  return status; 
 8007fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3714      	adds	r7, #20
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr

08007fdc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b083      	sub	sp, #12
 8007fe0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007fe6:	4b0b      	ldr	r3, [pc, #44]	; (8008014 <HAL_FLASH_Unlock+0x38>)
 8007fe8:	691b      	ldr	r3, [r3, #16]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	da0b      	bge.n	8008006 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8007fee:	4b09      	ldr	r3, [pc, #36]	; (8008014 <HAL_FLASH_Unlock+0x38>)
 8007ff0:	4a09      	ldr	r2, [pc, #36]	; (8008018 <HAL_FLASH_Unlock+0x3c>)
 8007ff2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8007ff4:	4b07      	ldr	r3, [pc, #28]	; (8008014 <HAL_FLASH_Unlock+0x38>)
 8007ff6:	4a09      	ldr	r2, [pc, #36]	; (800801c <HAL_FLASH_Unlock+0x40>)
 8007ff8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007ffa:	4b06      	ldr	r3, [pc, #24]	; (8008014 <HAL_FLASH_Unlock+0x38>)
 8007ffc:	691b      	ldr	r3, [r3, #16]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	da01      	bge.n	8008006 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8008006:	79fb      	ldrb	r3, [r7, #7]
}
 8008008:	4618      	mov	r0, r3
 800800a:	370c      	adds	r7, #12
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr
 8008014:	40023c00 	.word	0x40023c00
 8008018:	45670123 	.word	0x45670123
 800801c:	cdef89ab 	.word	0xcdef89ab

08008020 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8008020:	b480      	push	{r7}
 8008022:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8008024:	4b05      	ldr	r3, [pc, #20]	; (800803c <HAL_FLASH_Lock+0x1c>)
 8008026:	691b      	ldr	r3, [r3, #16]
 8008028:	4a04      	ldr	r2, [pc, #16]	; (800803c <HAL_FLASH_Lock+0x1c>)
 800802a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800802e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8008030:	2300      	movs	r3, #0
}
 8008032:	4618      	mov	r0, r3
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr
 800803c:	40023c00 	.word	0x40023c00

08008040 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008048:	2300      	movs	r3, #0
 800804a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800804c:	4b1a      	ldr	r3, [pc, #104]	; (80080b8 <FLASH_WaitForLastOperation+0x78>)
 800804e:	2200      	movs	r2, #0
 8008050:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8008052:	f7fe ff21 	bl	8006e98 <HAL_GetTick>
 8008056:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8008058:	e010      	b.n	800807c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008060:	d00c      	beq.n	800807c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d007      	beq.n	8008078 <FLASH_WaitForLastOperation+0x38>
 8008068:	f7fe ff16 	bl	8006e98 <HAL_GetTick>
 800806c:	4602      	mov	r2, r0
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	1ad3      	subs	r3, r2, r3
 8008072:	687a      	ldr	r2, [r7, #4]
 8008074:	429a      	cmp	r2, r3
 8008076:	d201      	bcs.n	800807c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8008078:	2303      	movs	r3, #3
 800807a:	e019      	b.n	80080b0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800807c:	4b0f      	ldr	r3, [pc, #60]	; (80080bc <FLASH_WaitForLastOperation+0x7c>)
 800807e:	68db      	ldr	r3, [r3, #12]
 8008080:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008084:	2b00      	cmp	r3, #0
 8008086:	d1e8      	bne.n	800805a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8008088:	4b0c      	ldr	r3, [pc, #48]	; (80080bc <FLASH_WaitForLastOperation+0x7c>)
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	f003 0301 	and.w	r3, r3, #1
 8008090:	2b00      	cmp	r3, #0
 8008092:	d002      	beq.n	800809a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8008094:	4b09      	ldr	r3, [pc, #36]	; (80080bc <FLASH_WaitForLastOperation+0x7c>)
 8008096:	2201      	movs	r2, #1
 8008098:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800809a:	4b08      	ldr	r3, [pc, #32]	; (80080bc <FLASH_WaitForLastOperation+0x7c>)
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d003      	beq.n	80080ae <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80080a6:	f000 f80b 	bl	80080c0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	e000      	b.n	80080b0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80080ae:	2300      	movs	r3, #0
  
}  
 80080b0:	4618      	mov	r0, r3
 80080b2:	3710      	adds	r7, #16
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}
 80080b8:	2001f120 	.word	0x2001f120
 80080bc:	40023c00 	.word	0x40023c00

080080c0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80080c0:	b480      	push	{r7}
 80080c2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80080c4:	4b27      	ldr	r3, [pc, #156]	; (8008164 <FLASH_SetErrorCode+0xa4>)
 80080c6:	68db      	ldr	r3, [r3, #12]
 80080c8:	f003 0310 	and.w	r3, r3, #16
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d008      	beq.n	80080e2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80080d0:	4b25      	ldr	r3, [pc, #148]	; (8008168 <FLASH_SetErrorCode+0xa8>)
 80080d2:	69db      	ldr	r3, [r3, #28]
 80080d4:	f043 0310 	orr.w	r3, r3, #16
 80080d8:	4a23      	ldr	r2, [pc, #140]	; (8008168 <FLASH_SetErrorCode+0xa8>)
 80080da:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80080dc:	4b21      	ldr	r3, [pc, #132]	; (8008164 <FLASH_SetErrorCode+0xa4>)
 80080de:	2210      	movs	r2, #16
 80080e0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80080e2:	4b20      	ldr	r3, [pc, #128]	; (8008164 <FLASH_SetErrorCode+0xa4>)
 80080e4:	68db      	ldr	r3, [r3, #12]
 80080e6:	f003 0320 	and.w	r3, r3, #32
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d008      	beq.n	8008100 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80080ee:	4b1e      	ldr	r3, [pc, #120]	; (8008168 <FLASH_SetErrorCode+0xa8>)
 80080f0:	69db      	ldr	r3, [r3, #28]
 80080f2:	f043 0308 	orr.w	r3, r3, #8
 80080f6:	4a1c      	ldr	r2, [pc, #112]	; (8008168 <FLASH_SetErrorCode+0xa8>)
 80080f8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80080fa:	4b1a      	ldr	r3, [pc, #104]	; (8008164 <FLASH_SetErrorCode+0xa4>)
 80080fc:	2220      	movs	r2, #32
 80080fe:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8008100:	4b18      	ldr	r3, [pc, #96]	; (8008164 <FLASH_SetErrorCode+0xa4>)
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008108:	2b00      	cmp	r3, #0
 800810a:	d008      	beq.n	800811e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800810c:	4b16      	ldr	r3, [pc, #88]	; (8008168 <FLASH_SetErrorCode+0xa8>)
 800810e:	69db      	ldr	r3, [r3, #28]
 8008110:	f043 0304 	orr.w	r3, r3, #4
 8008114:	4a14      	ldr	r2, [pc, #80]	; (8008168 <FLASH_SetErrorCode+0xa8>)
 8008116:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8008118:	4b12      	ldr	r3, [pc, #72]	; (8008164 <FLASH_SetErrorCode+0xa4>)
 800811a:	2240      	movs	r2, #64	; 0x40
 800811c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800811e:	4b11      	ldr	r3, [pc, #68]	; (8008164 <FLASH_SetErrorCode+0xa4>)
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008126:	2b00      	cmp	r3, #0
 8008128:	d008      	beq.n	800813c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800812a:	4b0f      	ldr	r3, [pc, #60]	; (8008168 <FLASH_SetErrorCode+0xa8>)
 800812c:	69db      	ldr	r3, [r3, #28]
 800812e:	f043 0302 	orr.w	r3, r3, #2
 8008132:	4a0d      	ldr	r2, [pc, #52]	; (8008168 <FLASH_SetErrorCode+0xa8>)
 8008134:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8008136:	4b0b      	ldr	r3, [pc, #44]	; (8008164 <FLASH_SetErrorCode+0xa4>)
 8008138:	2280      	movs	r2, #128	; 0x80
 800813a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800813c:	4b09      	ldr	r3, [pc, #36]	; (8008164 <FLASH_SetErrorCode+0xa4>)
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	f003 0302 	and.w	r3, r3, #2
 8008144:	2b00      	cmp	r3, #0
 8008146:	d008      	beq.n	800815a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8008148:	4b07      	ldr	r3, [pc, #28]	; (8008168 <FLASH_SetErrorCode+0xa8>)
 800814a:	69db      	ldr	r3, [r3, #28]
 800814c:	f043 0320 	orr.w	r3, r3, #32
 8008150:	4a05      	ldr	r2, [pc, #20]	; (8008168 <FLASH_SetErrorCode+0xa8>)
 8008152:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8008154:	4b03      	ldr	r3, [pc, #12]	; (8008164 <FLASH_SetErrorCode+0xa4>)
 8008156:	2202      	movs	r2, #2
 8008158:	60da      	str	r2, [r3, #12]
  }
}
 800815a:	bf00      	nop
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr
 8008164:	40023c00 	.word	0x40023c00
 8008168:	2001f120 	.word	0x2001f120

0800816c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b084      	sub	sp, #16
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008176:	2301      	movs	r3, #1
 8008178:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800817a:	2300      	movs	r3, #0
 800817c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800817e:	4b31      	ldr	r3, [pc, #196]	; (8008244 <HAL_FLASHEx_Erase+0xd8>)
 8008180:	7e1b      	ldrb	r3, [r3, #24]
 8008182:	2b01      	cmp	r3, #1
 8008184:	d101      	bne.n	800818a <HAL_FLASHEx_Erase+0x1e>
 8008186:	2302      	movs	r3, #2
 8008188:	e058      	b.n	800823c <HAL_FLASHEx_Erase+0xd0>
 800818a:	4b2e      	ldr	r3, [pc, #184]	; (8008244 <HAL_FLASHEx_Erase+0xd8>)
 800818c:	2201      	movs	r2, #1
 800818e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008190:	f24c 3050 	movw	r0, #50000	; 0xc350
 8008194:	f7ff ff54 	bl	8008040 <FLASH_WaitForLastOperation>
 8008198:	4603      	mov	r3, r0
 800819a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800819c:	7bfb      	ldrb	r3, [r7, #15]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d148      	bne.n	8008234 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	f04f 32ff 	mov.w	r2, #4294967295
 80081a8:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d115      	bne.n	80081de <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	691b      	ldr	r3, [r3, #16]
 80081b6:	b2da      	uxtb	r2, r3
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	4619      	mov	r1, r3
 80081be:	4610      	mov	r0, r2
 80081c0:	f000 f844 	bl	800824c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80081c4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80081c8:	f7ff ff3a 	bl	8008040 <FLASH_WaitForLastOperation>
 80081cc:	4603      	mov	r3, r0
 80081ce:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80081d0:	4b1d      	ldr	r3, [pc, #116]	; (8008248 <HAL_FLASHEx_Erase+0xdc>)
 80081d2:	691b      	ldr	r3, [r3, #16]
 80081d4:	4a1c      	ldr	r2, [pc, #112]	; (8008248 <HAL_FLASHEx_Erase+0xdc>)
 80081d6:	f023 0304 	bic.w	r3, r3, #4
 80081da:	6113      	str	r3, [r2, #16]
 80081dc:	e028      	b.n	8008230 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	60bb      	str	r3, [r7, #8]
 80081e4:	e01c      	b.n	8008220 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	4619      	mov	r1, r3
 80081ee:	68b8      	ldr	r0, [r7, #8]
 80081f0:	f000 f850 	bl	8008294 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80081f4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80081f8:	f7ff ff22 	bl	8008040 <FLASH_WaitForLastOperation>
 80081fc:	4603      	mov	r3, r0
 80081fe:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8008200:	4b11      	ldr	r3, [pc, #68]	; (8008248 <HAL_FLASHEx_Erase+0xdc>)
 8008202:	691b      	ldr	r3, [r3, #16]
 8008204:	4a10      	ldr	r2, [pc, #64]	; (8008248 <HAL_FLASHEx_Erase+0xdc>)
 8008206:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800820a:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 800820c:	7bfb      	ldrb	r3, [r7, #15]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d003      	beq.n	800821a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	68ba      	ldr	r2, [r7, #8]
 8008216:	601a      	str	r2, [r3, #0]
          break;
 8008218:	e00a      	b.n	8008230 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	3301      	adds	r3, #1
 800821e:	60bb      	str	r3, [r7, #8]
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	68da      	ldr	r2, [r3, #12]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	689b      	ldr	r3, [r3, #8]
 8008228:	4413      	add	r3, r2
 800822a:	68ba      	ldr	r2, [r7, #8]
 800822c:	429a      	cmp	r2, r3
 800822e:	d3da      	bcc.n	80081e6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8008230:	f000 f878 	bl	8008324 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008234:	4b03      	ldr	r3, [pc, #12]	; (8008244 <HAL_FLASHEx_Erase+0xd8>)
 8008236:	2200      	movs	r2, #0
 8008238:	761a      	strb	r2, [r3, #24]

  return status;
 800823a:	7bfb      	ldrb	r3, [r7, #15]
}
 800823c:	4618      	mov	r0, r3
 800823e:	3710      	adds	r7, #16
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}
 8008244:	2001f120 	.word	0x2001f120
 8008248:	40023c00 	.word	0x40023c00

0800824c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800824c:	b480      	push	{r7}
 800824e:	b083      	sub	sp, #12
 8008250:	af00      	add	r7, sp, #0
 8008252:	4603      	mov	r3, r0
 8008254:	6039      	str	r1, [r7, #0]
 8008256:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008258:	4b0d      	ldr	r3, [pc, #52]	; (8008290 <FLASH_MassErase+0x44>)
 800825a:	691b      	ldr	r3, [r3, #16]
 800825c:	4a0c      	ldr	r2, [pc, #48]	; (8008290 <FLASH_MassErase+0x44>)
 800825e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008262:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8008264:	4b0a      	ldr	r3, [pc, #40]	; (8008290 <FLASH_MassErase+0x44>)
 8008266:	691b      	ldr	r3, [r3, #16]
 8008268:	4a09      	ldr	r2, [pc, #36]	; (8008290 <FLASH_MassErase+0x44>)
 800826a:	f043 0304 	orr.w	r3, r3, #4
 800826e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8008270:	4b07      	ldr	r3, [pc, #28]	; (8008290 <FLASH_MassErase+0x44>)
 8008272:	691a      	ldr	r2, [r3, #16]
 8008274:	79fb      	ldrb	r3, [r7, #7]
 8008276:	021b      	lsls	r3, r3, #8
 8008278:	4313      	orrs	r3, r2
 800827a:	4a05      	ldr	r2, [pc, #20]	; (8008290 <FLASH_MassErase+0x44>)
 800827c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008280:	6113      	str	r3, [r2, #16]
}
 8008282:	bf00      	nop
 8008284:	370c      	adds	r7, #12
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr
 800828e:	bf00      	nop
 8008290:	40023c00 	.word	0x40023c00

08008294 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8008294:	b480      	push	{r7}
 8008296:	b085      	sub	sp, #20
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	460b      	mov	r3, r1
 800829e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80082a0:	2300      	movs	r3, #0
 80082a2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80082a4:	78fb      	ldrb	r3, [r7, #3]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d102      	bne.n	80082b0 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80082aa:	2300      	movs	r3, #0
 80082ac:	60fb      	str	r3, [r7, #12]
 80082ae:	e010      	b.n	80082d2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80082b0:	78fb      	ldrb	r3, [r7, #3]
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d103      	bne.n	80082be <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80082b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80082ba:	60fb      	str	r3, [r7, #12]
 80082bc:	e009      	b.n	80082d2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80082be:	78fb      	ldrb	r3, [r7, #3]
 80082c0:	2b02      	cmp	r3, #2
 80082c2:	d103      	bne.n	80082cc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80082c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80082c8:	60fb      	str	r3, [r7, #12]
 80082ca:	e002      	b.n	80082d2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80082cc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80082d0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80082d2:	4b13      	ldr	r3, [pc, #76]	; (8008320 <FLASH_Erase_Sector+0x8c>)
 80082d4:	691b      	ldr	r3, [r3, #16]
 80082d6:	4a12      	ldr	r2, [pc, #72]	; (8008320 <FLASH_Erase_Sector+0x8c>)
 80082d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082dc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80082de:	4b10      	ldr	r3, [pc, #64]	; (8008320 <FLASH_Erase_Sector+0x8c>)
 80082e0:	691a      	ldr	r2, [r3, #16]
 80082e2:	490f      	ldr	r1, [pc, #60]	; (8008320 <FLASH_Erase_Sector+0x8c>)
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	4313      	orrs	r3, r2
 80082e8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80082ea:	4b0d      	ldr	r3, [pc, #52]	; (8008320 <FLASH_Erase_Sector+0x8c>)
 80082ec:	691b      	ldr	r3, [r3, #16]
 80082ee:	4a0c      	ldr	r2, [pc, #48]	; (8008320 <FLASH_Erase_Sector+0x8c>)
 80082f0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80082f4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80082f6:	4b0a      	ldr	r3, [pc, #40]	; (8008320 <FLASH_Erase_Sector+0x8c>)
 80082f8:	691a      	ldr	r2, [r3, #16]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	00db      	lsls	r3, r3, #3
 80082fe:	4313      	orrs	r3, r2
 8008300:	4a07      	ldr	r2, [pc, #28]	; (8008320 <FLASH_Erase_Sector+0x8c>)
 8008302:	f043 0302 	orr.w	r3, r3, #2
 8008306:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8008308:	4b05      	ldr	r3, [pc, #20]	; (8008320 <FLASH_Erase_Sector+0x8c>)
 800830a:	691b      	ldr	r3, [r3, #16]
 800830c:	4a04      	ldr	r2, [pc, #16]	; (8008320 <FLASH_Erase_Sector+0x8c>)
 800830e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008312:	6113      	str	r3, [r2, #16]
}
 8008314:	bf00      	nop
 8008316:	3714      	adds	r7, #20
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr
 8008320:	40023c00 	.word	0x40023c00

08008324 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8008324:	b480      	push	{r7}
 8008326:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8008328:	4b20      	ldr	r3, [pc, #128]	; (80083ac <FLASH_FlushCaches+0x88>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008330:	2b00      	cmp	r3, #0
 8008332:	d017      	beq.n	8008364 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8008334:	4b1d      	ldr	r3, [pc, #116]	; (80083ac <FLASH_FlushCaches+0x88>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a1c      	ldr	r2, [pc, #112]	; (80083ac <FLASH_FlushCaches+0x88>)
 800833a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800833e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8008340:	4b1a      	ldr	r3, [pc, #104]	; (80083ac <FLASH_FlushCaches+0x88>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a19      	ldr	r2, [pc, #100]	; (80083ac <FLASH_FlushCaches+0x88>)
 8008346:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800834a:	6013      	str	r3, [r2, #0]
 800834c:	4b17      	ldr	r3, [pc, #92]	; (80083ac <FLASH_FlushCaches+0x88>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a16      	ldr	r2, [pc, #88]	; (80083ac <FLASH_FlushCaches+0x88>)
 8008352:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008356:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008358:	4b14      	ldr	r3, [pc, #80]	; (80083ac <FLASH_FlushCaches+0x88>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a13      	ldr	r2, [pc, #76]	; (80083ac <FLASH_FlushCaches+0x88>)
 800835e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008362:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8008364:	4b11      	ldr	r3, [pc, #68]	; (80083ac <FLASH_FlushCaches+0x88>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800836c:	2b00      	cmp	r3, #0
 800836e:	d017      	beq.n	80083a0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8008370:	4b0e      	ldr	r3, [pc, #56]	; (80083ac <FLASH_FlushCaches+0x88>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4a0d      	ldr	r2, [pc, #52]	; (80083ac <FLASH_FlushCaches+0x88>)
 8008376:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800837a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800837c:	4b0b      	ldr	r3, [pc, #44]	; (80083ac <FLASH_FlushCaches+0x88>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a0a      	ldr	r2, [pc, #40]	; (80083ac <FLASH_FlushCaches+0x88>)
 8008382:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008386:	6013      	str	r3, [r2, #0]
 8008388:	4b08      	ldr	r3, [pc, #32]	; (80083ac <FLASH_FlushCaches+0x88>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a07      	ldr	r2, [pc, #28]	; (80083ac <FLASH_FlushCaches+0x88>)
 800838e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008392:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8008394:	4b05      	ldr	r3, [pc, #20]	; (80083ac <FLASH_FlushCaches+0x88>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a04      	ldr	r2, [pc, #16]	; (80083ac <FLASH_FlushCaches+0x88>)
 800839a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800839e:	6013      	str	r3, [r2, #0]
  }
}
 80083a0:	bf00      	nop
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr
 80083aa:	bf00      	nop
 80083ac:	40023c00 	.word	0x40023c00

080083b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b089      	sub	sp, #36	; 0x24
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80083ba:	2300      	movs	r3, #0
 80083bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80083be:	2300      	movs	r3, #0
 80083c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80083c2:	2300      	movs	r3, #0
 80083c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80083c6:	2300      	movs	r3, #0
 80083c8:	61fb      	str	r3, [r7, #28]
 80083ca:	e16b      	b.n	80086a4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80083cc:	2201      	movs	r2, #1
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	fa02 f303 	lsl.w	r3, r2, r3
 80083d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	697a      	ldr	r2, [r7, #20]
 80083dc:	4013      	ands	r3, r2
 80083de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80083e0:	693a      	ldr	r2, [r7, #16]
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	429a      	cmp	r2, r3
 80083e6:	f040 815a 	bne.w	800869e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	2b01      	cmp	r3, #1
 80083f0:	d00b      	beq.n	800840a <HAL_GPIO_Init+0x5a>
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	d007      	beq.n	800840a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80083fe:	2b11      	cmp	r3, #17
 8008400:	d003      	beq.n	800840a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	2b12      	cmp	r3, #18
 8008408:	d130      	bne.n	800846c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008410:	69fb      	ldr	r3, [r7, #28]
 8008412:	005b      	lsls	r3, r3, #1
 8008414:	2203      	movs	r2, #3
 8008416:	fa02 f303 	lsl.w	r3, r2, r3
 800841a:	43db      	mvns	r3, r3
 800841c:	69ba      	ldr	r2, [r7, #24]
 800841e:	4013      	ands	r3, r2
 8008420:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	68da      	ldr	r2, [r3, #12]
 8008426:	69fb      	ldr	r3, [r7, #28]
 8008428:	005b      	lsls	r3, r3, #1
 800842a:	fa02 f303 	lsl.w	r3, r2, r3
 800842e:	69ba      	ldr	r2, [r7, #24]
 8008430:	4313      	orrs	r3, r2
 8008432:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	69ba      	ldr	r2, [r7, #24]
 8008438:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008440:	2201      	movs	r2, #1
 8008442:	69fb      	ldr	r3, [r7, #28]
 8008444:	fa02 f303 	lsl.w	r3, r2, r3
 8008448:	43db      	mvns	r3, r3
 800844a:	69ba      	ldr	r2, [r7, #24]
 800844c:	4013      	ands	r3, r2
 800844e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	091b      	lsrs	r3, r3, #4
 8008456:	f003 0201 	and.w	r2, r3, #1
 800845a:	69fb      	ldr	r3, [r7, #28]
 800845c:	fa02 f303 	lsl.w	r3, r2, r3
 8008460:	69ba      	ldr	r2, [r7, #24]
 8008462:	4313      	orrs	r3, r2
 8008464:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	69ba      	ldr	r2, [r7, #24]
 800846a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008472:	69fb      	ldr	r3, [r7, #28]
 8008474:	005b      	lsls	r3, r3, #1
 8008476:	2203      	movs	r2, #3
 8008478:	fa02 f303 	lsl.w	r3, r2, r3
 800847c:	43db      	mvns	r3, r3
 800847e:	69ba      	ldr	r2, [r7, #24]
 8008480:	4013      	ands	r3, r2
 8008482:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	689a      	ldr	r2, [r3, #8]
 8008488:	69fb      	ldr	r3, [r7, #28]
 800848a:	005b      	lsls	r3, r3, #1
 800848c:	fa02 f303 	lsl.w	r3, r2, r3
 8008490:	69ba      	ldr	r2, [r7, #24]
 8008492:	4313      	orrs	r3, r2
 8008494:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	69ba      	ldr	r2, [r7, #24]
 800849a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	2b02      	cmp	r3, #2
 80084a2:	d003      	beq.n	80084ac <HAL_GPIO_Init+0xfc>
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	2b12      	cmp	r3, #18
 80084aa:	d123      	bne.n	80084f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80084ac:	69fb      	ldr	r3, [r7, #28]
 80084ae:	08da      	lsrs	r2, r3, #3
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	3208      	adds	r2, #8
 80084b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80084ba:	69fb      	ldr	r3, [r7, #28]
 80084bc:	f003 0307 	and.w	r3, r3, #7
 80084c0:	009b      	lsls	r3, r3, #2
 80084c2:	220f      	movs	r2, #15
 80084c4:	fa02 f303 	lsl.w	r3, r2, r3
 80084c8:	43db      	mvns	r3, r3
 80084ca:	69ba      	ldr	r2, [r7, #24]
 80084cc:	4013      	ands	r3, r2
 80084ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	691a      	ldr	r2, [r3, #16]
 80084d4:	69fb      	ldr	r3, [r7, #28]
 80084d6:	f003 0307 	and.w	r3, r3, #7
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	fa02 f303 	lsl.w	r3, r2, r3
 80084e0:	69ba      	ldr	r2, [r7, #24]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	08da      	lsrs	r2, r3, #3
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	3208      	adds	r2, #8
 80084ee:	69b9      	ldr	r1, [r7, #24]
 80084f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80084fa:	69fb      	ldr	r3, [r7, #28]
 80084fc:	005b      	lsls	r3, r3, #1
 80084fe:	2203      	movs	r2, #3
 8008500:	fa02 f303 	lsl.w	r3, r2, r3
 8008504:	43db      	mvns	r3, r3
 8008506:	69ba      	ldr	r2, [r7, #24]
 8008508:	4013      	ands	r3, r2
 800850a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	f003 0203 	and.w	r2, r3, #3
 8008514:	69fb      	ldr	r3, [r7, #28]
 8008516:	005b      	lsls	r3, r3, #1
 8008518:	fa02 f303 	lsl.w	r3, r2, r3
 800851c:	69ba      	ldr	r2, [r7, #24]
 800851e:	4313      	orrs	r3, r2
 8008520:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	69ba      	ldr	r2, [r7, #24]
 8008526:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008530:	2b00      	cmp	r3, #0
 8008532:	f000 80b4 	beq.w	800869e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008536:	2300      	movs	r3, #0
 8008538:	60fb      	str	r3, [r7, #12]
 800853a:	4b5f      	ldr	r3, [pc, #380]	; (80086b8 <HAL_GPIO_Init+0x308>)
 800853c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800853e:	4a5e      	ldr	r2, [pc, #376]	; (80086b8 <HAL_GPIO_Init+0x308>)
 8008540:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008544:	6453      	str	r3, [r2, #68]	; 0x44
 8008546:	4b5c      	ldr	r3, [pc, #368]	; (80086b8 <HAL_GPIO_Init+0x308>)
 8008548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800854a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800854e:	60fb      	str	r3, [r7, #12]
 8008550:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008552:	4a5a      	ldr	r2, [pc, #360]	; (80086bc <HAL_GPIO_Init+0x30c>)
 8008554:	69fb      	ldr	r3, [r7, #28]
 8008556:	089b      	lsrs	r3, r3, #2
 8008558:	3302      	adds	r3, #2
 800855a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800855e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008560:	69fb      	ldr	r3, [r7, #28]
 8008562:	f003 0303 	and.w	r3, r3, #3
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	220f      	movs	r2, #15
 800856a:	fa02 f303 	lsl.w	r3, r2, r3
 800856e:	43db      	mvns	r3, r3
 8008570:	69ba      	ldr	r2, [r7, #24]
 8008572:	4013      	ands	r3, r2
 8008574:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	4a51      	ldr	r2, [pc, #324]	; (80086c0 <HAL_GPIO_Init+0x310>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d02b      	beq.n	80085d6 <HAL_GPIO_Init+0x226>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	4a50      	ldr	r2, [pc, #320]	; (80086c4 <HAL_GPIO_Init+0x314>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d025      	beq.n	80085d2 <HAL_GPIO_Init+0x222>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	4a4f      	ldr	r2, [pc, #316]	; (80086c8 <HAL_GPIO_Init+0x318>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d01f      	beq.n	80085ce <HAL_GPIO_Init+0x21e>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	4a4e      	ldr	r2, [pc, #312]	; (80086cc <HAL_GPIO_Init+0x31c>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d019      	beq.n	80085ca <HAL_GPIO_Init+0x21a>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	4a4d      	ldr	r2, [pc, #308]	; (80086d0 <HAL_GPIO_Init+0x320>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d013      	beq.n	80085c6 <HAL_GPIO_Init+0x216>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	4a4c      	ldr	r2, [pc, #304]	; (80086d4 <HAL_GPIO_Init+0x324>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d00d      	beq.n	80085c2 <HAL_GPIO_Init+0x212>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	4a4b      	ldr	r2, [pc, #300]	; (80086d8 <HAL_GPIO_Init+0x328>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d007      	beq.n	80085be <HAL_GPIO_Init+0x20e>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	4a4a      	ldr	r2, [pc, #296]	; (80086dc <HAL_GPIO_Init+0x32c>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d101      	bne.n	80085ba <HAL_GPIO_Init+0x20a>
 80085b6:	2307      	movs	r3, #7
 80085b8:	e00e      	b.n	80085d8 <HAL_GPIO_Init+0x228>
 80085ba:	2308      	movs	r3, #8
 80085bc:	e00c      	b.n	80085d8 <HAL_GPIO_Init+0x228>
 80085be:	2306      	movs	r3, #6
 80085c0:	e00a      	b.n	80085d8 <HAL_GPIO_Init+0x228>
 80085c2:	2305      	movs	r3, #5
 80085c4:	e008      	b.n	80085d8 <HAL_GPIO_Init+0x228>
 80085c6:	2304      	movs	r3, #4
 80085c8:	e006      	b.n	80085d8 <HAL_GPIO_Init+0x228>
 80085ca:	2303      	movs	r3, #3
 80085cc:	e004      	b.n	80085d8 <HAL_GPIO_Init+0x228>
 80085ce:	2302      	movs	r3, #2
 80085d0:	e002      	b.n	80085d8 <HAL_GPIO_Init+0x228>
 80085d2:	2301      	movs	r3, #1
 80085d4:	e000      	b.n	80085d8 <HAL_GPIO_Init+0x228>
 80085d6:	2300      	movs	r3, #0
 80085d8:	69fa      	ldr	r2, [r7, #28]
 80085da:	f002 0203 	and.w	r2, r2, #3
 80085de:	0092      	lsls	r2, r2, #2
 80085e0:	4093      	lsls	r3, r2
 80085e2:	69ba      	ldr	r2, [r7, #24]
 80085e4:	4313      	orrs	r3, r2
 80085e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80085e8:	4934      	ldr	r1, [pc, #208]	; (80086bc <HAL_GPIO_Init+0x30c>)
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	089b      	lsrs	r3, r3, #2
 80085ee:	3302      	adds	r3, #2
 80085f0:	69ba      	ldr	r2, [r7, #24]
 80085f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80085f6:	4b3a      	ldr	r3, [pc, #232]	; (80086e0 <HAL_GPIO_Init+0x330>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	43db      	mvns	r3, r3
 8008600:	69ba      	ldr	r2, [r7, #24]
 8008602:	4013      	ands	r3, r2
 8008604:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800860e:	2b00      	cmp	r3, #0
 8008610:	d003      	beq.n	800861a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008612:	69ba      	ldr	r2, [r7, #24]
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	4313      	orrs	r3, r2
 8008618:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800861a:	4a31      	ldr	r2, [pc, #196]	; (80086e0 <HAL_GPIO_Init+0x330>)
 800861c:	69bb      	ldr	r3, [r7, #24]
 800861e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008620:	4b2f      	ldr	r3, [pc, #188]	; (80086e0 <HAL_GPIO_Init+0x330>)
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	43db      	mvns	r3, r3
 800862a:	69ba      	ldr	r2, [r7, #24]
 800862c:	4013      	ands	r3, r2
 800862e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008638:	2b00      	cmp	r3, #0
 800863a:	d003      	beq.n	8008644 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800863c:	69ba      	ldr	r2, [r7, #24]
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	4313      	orrs	r3, r2
 8008642:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008644:	4a26      	ldr	r2, [pc, #152]	; (80086e0 <HAL_GPIO_Init+0x330>)
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800864a:	4b25      	ldr	r3, [pc, #148]	; (80086e0 <HAL_GPIO_Init+0x330>)
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	43db      	mvns	r3, r3
 8008654:	69ba      	ldr	r2, [r7, #24]
 8008656:	4013      	ands	r3, r2
 8008658:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008662:	2b00      	cmp	r3, #0
 8008664:	d003      	beq.n	800866e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8008666:	69ba      	ldr	r2, [r7, #24]
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	4313      	orrs	r3, r2
 800866c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800866e:	4a1c      	ldr	r2, [pc, #112]	; (80086e0 <HAL_GPIO_Init+0x330>)
 8008670:	69bb      	ldr	r3, [r7, #24]
 8008672:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008674:	4b1a      	ldr	r3, [pc, #104]	; (80086e0 <HAL_GPIO_Init+0x330>)
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800867a:	693b      	ldr	r3, [r7, #16]
 800867c:	43db      	mvns	r3, r3
 800867e:	69ba      	ldr	r2, [r7, #24]
 8008680:	4013      	ands	r3, r2
 8008682:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800868c:	2b00      	cmp	r3, #0
 800868e:	d003      	beq.n	8008698 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008690:	69ba      	ldr	r2, [r7, #24]
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	4313      	orrs	r3, r2
 8008696:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008698:	4a11      	ldr	r2, [pc, #68]	; (80086e0 <HAL_GPIO_Init+0x330>)
 800869a:	69bb      	ldr	r3, [r7, #24]
 800869c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800869e:	69fb      	ldr	r3, [r7, #28]
 80086a0:	3301      	adds	r3, #1
 80086a2:	61fb      	str	r3, [r7, #28]
 80086a4:	69fb      	ldr	r3, [r7, #28]
 80086a6:	2b0f      	cmp	r3, #15
 80086a8:	f67f ae90 	bls.w	80083cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80086ac:	bf00      	nop
 80086ae:	3724      	adds	r7, #36	; 0x24
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr
 80086b8:	40023800 	.word	0x40023800
 80086bc:	40013800 	.word	0x40013800
 80086c0:	40020000 	.word	0x40020000
 80086c4:	40020400 	.word	0x40020400
 80086c8:	40020800 	.word	0x40020800
 80086cc:	40020c00 	.word	0x40020c00
 80086d0:	40021000 	.word	0x40021000
 80086d4:	40021400 	.word	0x40021400
 80086d8:	40021800 	.word	0x40021800
 80086dc:	40021c00 	.word	0x40021c00
 80086e0:	40013c00 	.word	0x40013c00

080086e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b085      	sub	sp, #20
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	460b      	mov	r3, r1
 80086ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	691a      	ldr	r2, [r3, #16]
 80086f4:	887b      	ldrh	r3, [r7, #2]
 80086f6:	4013      	ands	r3, r2
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d002      	beq.n	8008702 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80086fc:	2301      	movs	r3, #1
 80086fe:	73fb      	strb	r3, [r7, #15]
 8008700:	e001      	b.n	8008706 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008702:	2300      	movs	r3, #0
 8008704:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008706:	7bfb      	ldrb	r3, [r7, #15]
}
 8008708:	4618      	mov	r0, r3
 800870a:	3714      	adds	r7, #20
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	460b      	mov	r3, r1
 800871e:	807b      	strh	r3, [r7, #2]
 8008720:	4613      	mov	r3, r2
 8008722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008724:	787b      	ldrb	r3, [r7, #1]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d003      	beq.n	8008732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800872a:	887a      	ldrh	r2, [r7, #2]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008730:	e003      	b.n	800873a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008732:	887b      	ldrh	r3, [r7, #2]
 8008734:	041a      	lsls	r2, r3, #16
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	619a      	str	r2, [r3, #24]
}
 800873a:	bf00      	nop
 800873c:	370c      	adds	r7, #12
 800873e:	46bd      	mov	sp, r7
 8008740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008744:	4770      	bx	lr
	...

08008748 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b084      	sub	sp, #16
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d101      	bne.n	800875a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008756:	2301      	movs	r3, #1
 8008758:	e11f      	b.n	800899a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008760:	b2db      	uxtb	r3, r3
 8008762:	2b00      	cmp	r3, #0
 8008764:	d106      	bne.n	8008774 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f7fd ff96 	bl	80066a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2224      	movs	r2, #36	; 0x24
 8008778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f022 0201 	bic.w	r2, r2, #1
 800878a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	681a      	ldr	r2, [r3, #0]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800879a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	681a      	ldr	r2, [r3, #0]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80087aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80087ac:	f000 fd18 	bl	80091e0 <HAL_RCC_GetPCLK1Freq>
 80087b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	4a7b      	ldr	r2, [pc, #492]	; (80089a4 <HAL_I2C_Init+0x25c>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d807      	bhi.n	80087cc <HAL_I2C_Init+0x84>
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	4a7a      	ldr	r2, [pc, #488]	; (80089a8 <HAL_I2C_Init+0x260>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	bf94      	ite	ls
 80087c4:	2301      	movls	r3, #1
 80087c6:	2300      	movhi	r3, #0
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	e006      	b.n	80087da <HAL_I2C_Init+0x92>
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	4a77      	ldr	r2, [pc, #476]	; (80089ac <HAL_I2C_Init+0x264>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	bf94      	ite	ls
 80087d4:	2301      	movls	r3, #1
 80087d6:	2300      	movhi	r3, #0
 80087d8:	b2db      	uxtb	r3, r3
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d001      	beq.n	80087e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80087de:	2301      	movs	r3, #1
 80087e0:	e0db      	b.n	800899a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	4a72      	ldr	r2, [pc, #456]	; (80089b0 <HAL_I2C_Init+0x268>)
 80087e6:	fba2 2303 	umull	r2, r3, r2, r3
 80087ea:	0c9b      	lsrs	r3, r3, #18
 80087ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	68ba      	ldr	r2, [r7, #8]
 80087fe:	430a      	orrs	r2, r1
 8008800:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	6a1b      	ldr	r3, [r3, #32]
 8008808:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	4a64      	ldr	r2, [pc, #400]	; (80089a4 <HAL_I2C_Init+0x25c>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d802      	bhi.n	800881c <HAL_I2C_Init+0xd4>
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	3301      	adds	r3, #1
 800881a:	e009      	b.n	8008830 <HAL_I2C_Init+0xe8>
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008822:	fb02 f303 	mul.w	r3, r2, r3
 8008826:	4a63      	ldr	r2, [pc, #396]	; (80089b4 <HAL_I2C_Init+0x26c>)
 8008828:	fba2 2303 	umull	r2, r3, r2, r3
 800882c:	099b      	lsrs	r3, r3, #6
 800882e:	3301      	adds	r3, #1
 8008830:	687a      	ldr	r2, [r7, #4]
 8008832:	6812      	ldr	r2, [r2, #0]
 8008834:	430b      	orrs	r3, r1
 8008836:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	69db      	ldr	r3, [r3, #28]
 800883e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008842:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	4956      	ldr	r1, [pc, #344]	; (80089a4 <HAL_I2C_Init+0x25c>)
 800884c:	428b      	cmp	r3, r1
 800884e:	d80d      	bhi.n	800886c <HAL_I2C_Init+0x124>
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	1e59      	subs	r1, r3, #1
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	005b      	lsls	r3, r3, #1
 800885a:	fbb1 f3f3 	udiv	r3, r1, r3
 800885e:	3301      	adds	r3, #1
 8008860:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008864:	2b04      	cmp	r3, #4
 8008866:	bf38      	it	cc
 8008868:	2304      	movcc	r3, #4
 800886a:	e04f      	b.n	800890c <HAL_I2C_Init+0x1c4>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d111      	bne.n	8008898 <HAL_I2C_Init+0x150>
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	1e58      	subs	r0, r3, #1
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6859      	ldr	r1, [r3, #4]
 800887c:	460b      	mov	r3, r1
 800887e:	005b      	lsls	r3, r3, #1
 8008880:	440b      	add	r3, r1
 8008882:	fbb0 f3f3 	udiv	r3, r0, r3
 8008886:	3301      	adds	r3, #1
 8008888:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800888c:	2b00      	cmp	r3, #0
 800888e:	bf0c      	ite	eq
 8008890:	2301      	moveq	r3, #1
 8008892:	2300      	movne	r3, #0
 8008894:	b2db      	uxtb	r3, r3
 8008896:	e012      	b.n	80088be <HAL_I2C_Init+0x176>
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	1e58      	subs	r0, r3, #1
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6859      	ldr	r1, [r3, #4]
 80088a0:	460b      	mov	r3, r1
 80088a2:	009b      	lsls	r3, r3, #2
 80088a4:	440b      	add	r3, r1
 80088a6:	0099      	lsls	r1, r3, #2
 80088a8:	440b      	add	r3, r1
 80088aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80088ae:	3301      	adds	r3, #1
 80088b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	bf0c      	ite	eq
 80088b8:	2301      	moveq	r3, #1
 80088ba:	2300      	movne	r3, #0
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d001      	beq.n	80088c6 <HAL_I2C_Init+0x17e>
 80088c2:	2301      	movs	r3, #1
 80088c4:	e022      	b.n	800890c <HAL_I2C_Init+0x1c4>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d10e      	bne.n	80088ec <HAL_I2C_Init+0x1a4>
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	1e58      	subs	r0, r3, #1
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6859      	ldr	r1, [r3, #4]
 80088d6:	460b      	mov	r3, r1
 80088d8:	005b      	lsls	r3, r3, #1
 80088da:	440b      	add	r3, r1
 80088dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80088e0:	3301      	adds	r3, #1
 80088e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80088e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80088ea:	e00f      	b.n	800890c <HAL_I2C_Init+0x1c4>
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	1e58      	subs	r0, r3, #1
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6859      	ldr	r1, [r3, #4]
 80088f4:	460b      	mov	r3, r1
 80088f6:	009b      	lsls	r3, r3, #2
 80088f8:	440b      	add	r3, r1
 80088fa:	0099      	lsls	r1, r3, #2
 80088fc:	440b      	add	r3, r1
 80088fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8008902:	3301      	adds	r3, #1
 8008904:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008908:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800890c:	6879      	ldr	r1, [r7, #4]
 800890e:	6809      	ldr	r1, [r1, #0]
 8008910:	4313      	orrs	r3, r2
 8008912:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	69da      	ldr	r2, [r3, #28]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6a1b      	ldr	r3, [r3, #32]
 8008926:	431a      	orrs	r2, r3
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	430a      	orrs	r2, r1
 800892e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800893a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800893e:	687a      	ldr	r2, [r7, #4]
 8008940:	6911      	ldr	r1, [r2, #16]
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	68d2      	ldr	r2, [r2, #12]
 8008946:	4311      	orrs	r1, r2
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	6812      	ldr	r2, [r2, #0]
 800894c:	430b      	orrs	r3, r1
 800894e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	695a      	ldr	r2, [r3, #20]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	699b      	ldr	r3, [r3, #24]
 8008962:	431a      	orrs	r2, r3
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	430a      	orrs	r2, r1
 800896a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	681a      	ldr	r2, [r3, #0]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f042 0201 	orr.w	r2, r2, #1
 800897a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2200      	movs	r2, #0
 8008980:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2220      	movs	r2, #32
 8008986:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2200      	movs	r2, #0
 800898e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2200      	movs	r2, #0
 8008994:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008998:	2300      	movs	r3, #0
}
 800899a:	4618      	mov	r0, r3
 800899c:	3710      	adds	r7, #16
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	bf00      	nop
 80089a4:	000186a0 	.word	0x000186a0
 80089a8:	001e847f 	.word	0x001e847f
 80089ac:	003d08ff 	.word	0x003d08ff
 80089b0:	431bde83 	.word	0x431bde83
 80089b4:	10624dd3 	.word	0x10624dd3

080089b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b086      	sub	sp, #24
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d101      	bne.n	80089ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	e25b      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f003 0301 	and.w	r3, r3, #1
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d075      	beq.n	8008ac2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80089d6:	4ba3      	ldr	r3, [pc, #652]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 80089d8:	689b      	ldr	r3, [r3, #8]
 80089da:	f003 030c 	and.w	r3, r3, #12
 80089de:	2b04      	cmp	r3, #4
 80089e0:	d00c      	beq.n	80089fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80089e2:	4ba0      	ldr	r3, [pc, #640]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80089ea:	2b08      	cmp	r3, #8
 80089ec:	d112      	bne.n	8008a14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80089ee:	4b9d      	ldr	r3, [pc, #628]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80089fa:	d10b      	bne.n	8008a14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089fc:	4b99      	ldr	r3, [pc, #612]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d05b      	beq.n	8008ac0 <HAL_RCC_OscConfig+0x108>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d157      	bne.n	8008ac0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008a10:	2301      	movs	r3, #1
 8008a12:	e236      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	685b      	ldr	r3, [r3, #4]
 8008a18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a1c:	d106      	bne.n	8008a2c <HAL_RCC_OscConfig+0x74>
 8008a1e:	4b91      	ldr	r3, [pc, #580]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4a90      	ldr	r2, [pc, #576]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008a24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008a28:	6013      	str	r3, [r2, #0]
 8008a2a:	e01d      	b.n	8008a68 <HAL_RCC_OscConfig+0xb0>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	685b      	ldr	r3, [r3, #4]
 8008a30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008a34:	d10c      	bne.n	8008a50 <HAL_RCC_OscConfig+0x98>
 8008a36:	4b8b      	ldr	r3, [pc, #556]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a8a      	ldr	r2, [pc, #552]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008a3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008a40:	6013      	str	r3, [r2, #0]
 8008a42:	4b88      	ldr	r3, [pc, #544]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	4a87      	ldr	r2, [pc, #540]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008a4c:	6013      	str	r3, [r2, #0]
 8008a4e:	e00b      	b.n	8008a68 <HAL_RCC_OscConfig+0xb0>
 8008a50:	4b84      	ldr	r3, [pc, #528]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a83      	ldr	r2, [pc, #524]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008a56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a5a:	6013      	str	r3, [r2, #0]
 8008a5c:	4b81      	ldr	r3, [pc, #516]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a80      	ldr	r2, [pc, #512]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008a62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008a66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d013      	beq.n	8008a98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a70:	f7fe fa12 	bl	8006e98 <HAL_GetTick>
 8008a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a76:	e008      	b.n	8008a8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008a78:	f7fe fa0e 	bl	8006e98 <HAL_GetTick>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	1ad3      	subs	r3, r2, r3
 8008a82:	2b64      	cmp	r3, #100	; 0x64
 8008a84:	d901      	bls.n	8008a8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008a86:	2303      	movs	r3, #3
 8008a88:	e1fb      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a8a:	4b76      	ldr	r3, [pc, #472]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d0f0      	beq.n	8008a78 <HAL_RCC_OscConfig+0xc0>
 8008a96:	e014      	b.n	8008ac2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a98:	f7fe f9fe 	bl	8006e98 <HAL_GetTick>
 8008a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008a9e:	e008      	b.n	8008ab2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008aa0:	f7fe f9fa 	bl	8006e98 <HAL_GetTick>
 8008aa4:	4602      	mov	r2, r0
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	1ad3      	subs	r3, r2, r3
 8008aaa:	2b64      	cmp	r3, #100	; 0x64
 8008aac:	d901      	bls.n	8008ab2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008aae:	2303      	movs	r3, #3
 8008ab0:	e1e7      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008ab2:	4b6c      	ldr	r3, [pc, #432]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d1f0      	bne.n	8008aa0 <HAL_RCC_OscConfig+0xe8>
 8008abe:	e000      	b.n	8008ac2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ac0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f003 0302 	and.w	r3, r3, #2
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d063      	beq.n	8008b96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008ace:	4b65      	ldr	r3, [pc, #404]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008ad0:	689b      	ldr	r3, [r3, #8]
 8008ad2:	f003 030c 	and.w	r3, r3, #12
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d00b      	beq.n	8008af2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008ada:	4b62      	ldr	r3, [pc, #392]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008ae2:	2b08      	cmp	r3, #8
 8008ae4:	d11c      	bne.n	8008b20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008ae6:	4b5f      	ldr	r3, [pc, #380]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d116      	bne.n	8008b20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008af2:	4b5c      	ldr	r3, [pc, #368]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f003 0302 	and.w	r3, r3, #2
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d005      	beq.n	8008b0a <HAL_RCC_OscConfig+0x152>
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	68db      	ldr	r3, [r3, #12]
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	d001      	beq.n	8008b0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008b06:	2301      	movs	r3, #1
 8008b08:	e1bb      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b0a:	4b56      	ldr	r3, [pc, #344]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	691b      	ldr	r3, [r3, #16]
 8008b16:	00db      	lsls	r3, r3, #3
 8008b18:	4952      	ldr	r1, [pc, #328]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008b1e:	e03a      	b.n	8008b96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	68db      	ldr	r3, [r3, #12]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d020      	beq.n	8008b6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008b28:	4b4f      	ldr	r3, [pc, #316]	; (8008c68 <HAL_RCC_OscConfig+0x2b0>)
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b2e:	f7fe f9b3 	bl	8006e98 <HAL_GetTick>
 8008b32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b34:	e008      	b.n	8008b48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008b36:	f7fe f9af 	bl	8006e98 <HAL_GetTick>
 8008b3a:	4602      	mov	r2, r0
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	1ad3      	subs	r3, r2, r3
 8008b40:	2b02      	cmp	r3, #2
 8008b42:	d901      	bls.n	8008b48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008b44:	2303      	movs	r3, #3
 8008b46:	e19c      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b48:	4b46      	ldr	r3, [pc, #280]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f003 0302 	and.w	r3, r3, #2
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d0f0      	beq.n	8008b36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b54:	4b43      	ldr	r3, [pc, #268]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	691b      	ldr	r3, [r3, #16]
 8008b60:	00db      	lsls	r3, r3, #3
 8008b62:	4940      	ldr	r1, [pc, #256]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008b64:	4313      	orrs	r3, r2
 8008b66:	600b      	str	r3, [r1, #0]
 8008b68:	e015      	b.n	8008b96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008b6a:	4b3f      	ldr	r3, [pc, #252]	; (8008c68 <HAL_RCC_OscConfig+0x2b0>)
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b70:	f7fe f992 	bl	8006e98 <HAL_GetTick>
 8008b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008b76:	e008      	b.n	8008b8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008b78:	f7fe f98e 	bl	8006e98 <HAL_GetTick>
 8008b7c:	4602      	mov	r2, r0
 8008b7e:	693b      	ldr	r3, [r7, #16]
 8008b80:	1ad3      	subs	r3, r2, r3
 8008b82:	2b02      	cmp	r3, #2
 8008b84:	d901      	bls.n	8008b8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008b86:	2303      	movs	r3, #3
 8008b88:	e17b      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008b8a:	4b36      	ldr	r3, [pc, #216]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f003 0302 	and.w	r3, r3, #2
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d1f0      	bne.n	8008b78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f003 0308 	and.w	r3, r3, #8
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d030      	beq.n	8008c04 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	695b      	ldr	r3, [r3, #20]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d016      	beq.n	8008bd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008baa:	4b30      	ldr	r3, [pc, #192]	; (8008c6c <HAL_RCC_OscConfig+0x2b4>)
 8008bac:	2201      	movs	r2, #1
 8008bae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bb0:	f7fe f972 	bl	8006e98 <HAL_GetTick>
 8008bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008bb6:	e008      	b.n	8008bca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008bb8:	f7fe f96e 	bl	8006e98 <HAL_GetTick>
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	693b      	ldr	r3, [r7, #16]
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	2b02      	cmp	r3, #2
 8008bc4:	d901      	bls.n	8008bca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008bc6:	2303      	movs	r3, #3
 8008bc8:	e15b      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008bca:	4b26      	ldr	r3, [pc, #152]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008bcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008bce:	f003 0302 	and.w	r3, r3, #2
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d0f0      	beq.n	8008bb8 <HAL_RCC_OscConfig+0x200>
 8008bd6:	e015      	b.n	8008c04 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008bd8:	4b24      	ldr	r3, [pc, #144]	; (8008c6c <HAL_RCC_OscConfig+0x2b4>)
 8008bda:	2200      	movs	r2, #0
 8008bdc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008bde:	f7fe f95b 	bl	8006e98 <HAL_GetTick>
 8008be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008be4:	e008      	b.n	8008bf8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008be6:	f7fe f957 	bl	8006e98 <HAL_GetTick>
 8008bea:	4602      	mov	r2, r0
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	1ad3      	subs	r3, r2, r3
 8008bf0:	2b02      	cmp	r3, #2
 8008bf2:	d901      	bls.n	8008bf8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008bf4:	2303      	movs	r3, #3
 8008bf6:	e144      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008bf8:	4b1a      	ldr	r3, [pc, #104]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008bfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008bfc:	f003 0302 	and.w	r3, r3, #2
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d1f0      	bne.n	8008be6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f003 0304 	and.w	r3, r3, #4
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	f000 80a0 	beq.w	8008d52 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008c12:	2300      	movs	r3, #0
 8008c14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008c16:	4b13      	ldr	r3, [pc, #76]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d10f      	bne.n	8008c42 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008c22:	2300      	movs	r3, #0
 8008c24:	60bb      	str	r3, [r7, #8]
 8008c26:	4b0f      	ldr	r3, [pc, #60]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c2a:	4a0e      	ldr	r2, [pc, #56]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008c2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c30:	6413      	str	r3, [r2, #64]	; 0x40
 8008c32:	4b0c      	ldr	r3, [pc, #48]	; (8008c64 <HAL_RCC_OscConfig+0x2ac>)
 8008c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c3a:	60bb      	str	r3, [r7, #8]
 8008c3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008c3e:	2301      	movs	r3, #1
 8008c40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c42:	4b0b      	ldr	r3, [pc, #44]	; (8008c70 <HAL_RCC_OscConfig+0x2b8>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d121      	bne.n	8008c92 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008c4e:	4b08      	ldr	r3, [pc, #32]	; (8008c70 <HAL_RCC_OscConfig+0x2b8>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4a07      	ldr	r2, [pc, #28]	; (8008c70 <HAL_RCC_OscConfig+0x2b8>)
 8008c54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008c5a:	f7fe f91d 	bl	8006e98 <HAL_GetTick>
 8008c5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c60:	e011      	b.n	8008c86 <HAL_RCC_OscConfig+0x2ce>
 8008c62:	bf00      	nop
 8008c64:	40023800 	.word	0x40023800
 8008c68:	42470000 	.word	0x42470000
 8008c6c:	42470e80 	.word	0x42470e80
 8008c70:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008c74:	f7fe f910 	bl	8006e98 <HAL_GetTick>
 8008c78:	4602      	mov	r2, r0
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	1ad3      	subs	r3, r2, r3
 8008c7e:	2b02      	cmp	r3, #2
 8008c80:	d901      	bls.n	8008c86 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8008c82:	2303      	movs	r3, #3
 8008c84:	e0fd      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c86:	4b81      	ldr	r3, [pc, #516]	; (8008e8c <HAL_RCC_OscConfig+0x4d4>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d0f0      	beq.n	8008c74 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d106      	bne.n	8008ca8 <HAL_RCC_OscConfig+0x2f0>
 8008c9a:	4b7d      	ldr	r3, [pc, #500]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c9e:	4a7c      	ldr	r2, [pc, #496]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008ca0:	f043 0301 	orr.w	r3, r3, #1
 8008ca4:	6713      	str	r3, [r2, #112]	; 0x70
 8008ca6:	e01c      	b.n	8008ce2 <HAL_RCC_OscConfig+0x32a>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	689b      	ldr	r3, [r3, #8]
 8008cac:	2b05      	cmp	r3, #5
 8008cae:	d10c      	bne.n	8008cca <HAL_RCC_OscConfig+0x312>
 8008cb0:	4b77      	ldr	r3, [pc, #476]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cb4:	4a76      	ldr	r2, [pc, #472]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008cb6:	f043 0304 	orr.w	r3, r3, #4
 8008cba:	6713      	str	r3, [r2, #112]	; 0x70
 8008cbc:	4b74      	ldr	r3, [pc, #464]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cc0:	4a73      	ldr	r2, [pc, #460]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008cc2:	f043 0301 	orr.w	r3, r3, #1
 8008cc6:	6713      	str	r3, [r2, #112]	; 0x70
 8008cc8:	e00b      	b.n	8008ce2 <HAL_RCC_OscConfig+0x32a>
 8008cca:	4b71      	ldr	r3, [pc, #452]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cce:	4a70      	ldr	r2, [pc, #448]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008cd0:	f023 0301 	bic.w	r3, r3, #1
 8008cd4:	6713      	str	r3, [r2, #112]	; 0x70
 8008cd6:	4b6e      	ldr	r3, [pc, #440]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cda:	4a6d      	ldr	r2, [pc, #436]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008cdc:	f023 0304 	bic.w	r3, r3, #4
 8008ce0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	689b      	ldr	r3, [r3, #8]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d015      	beq.n	8008d16 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cea:	f7fe f8d5 	bl	8006e98 <HAL_GetTick>
 8008cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cf0:	e00a      	b.n	8008d08 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008cf2:	f7fe f8d1 	bl	8006e98 <HAL_GetTick>
 8008cf6:	4602      	mov	r2, r0
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	1ad3      	subs	r3, r2, r3
 8008cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d901      	bls.n	8008d08 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008d04:	2303      	movs	r3, #3
 8008d06:	e0bc      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008d08:	4b61      	ldr	r3, [pc, #388]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d0c:	f003 0302 	and.w	r3, r3, #2
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d0ee      	beq.n	8008cf2 <HAL_RCC_OscConfig+0x33a>
 8008d14:	e014      	b.n	8008d40 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008d16:	f7fe f8bf 	bl	8006e98 <HAL_GetTick>
 8008d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d1c:	e00a      	b.n	8008d34 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008d1e:	f7fe f8bb 	bl	8006e98 <HAL_GetTick>
 8008d22:	4602      	mov	r2, r0
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	1ad3      	subs	r3, r2, r3
 8008d28:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d901      	bls.n	8008d34 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8008d30:	2303      	movs	r3, #3
 8008d32:	e0a6      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d34:	4b56      	ldr	r3, [pc, #344]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d38:	f003 0302 	and.w	r3, r3, #2
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d1ee      	bne.n	8008d1e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008d40:	7dfb      	ldrb	r3, [r7, #23]
 8008d42:	2b01      	cmp	r3, #1
 8008d44:	d105      	bne.n	8008d52 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008d46:	4b52      	ldr	r3, [pc, #328]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d4a:	4a51      	ldr	r2, [pc, #324]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008d4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008d50:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	699b      	ldr	r3, [r3, #24]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	f000 8092 	beq.w	8008e80 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008d5c:	4b4c      	ldr	r3, [pc, #304]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008d5e:	689b      	ldr	r3, [r3, #8]
 8008d60:	f003 030c 	and.w	r3, r3, #12
 8008d64:	2b08      	cmp	r3, #8
 8008d66:	d05c      	beq.n	8008e22 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	699b      	ldr	r3, [r3, #24]
 8008d6c:	2b02      	cmp	r3, #2
 8008d6e:	d141      	bne.n	8008df4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d70:	4b48      	ldr	r3, [pc, #288]	; (8008e94 <HAL_RCC_OscConfig+0x4dc>)
 8008d72:	2200      	movs	r2, #0
 8008d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d76:	f7fe f88f 	bl	8006e98 <HAL_GetTick>
 8008d7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d7c:	e008      	b.n	8008d90 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008d7e:	f7fe f88b 	bl	8006e98 <HAL_GetTick>
 8008d82:	4602      	mov	r2, r0
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	1ad3      	subs	r3, r2, r3
 8008d88:	2b02      	cmp	r3, #2
 8008d8a:	d901      	bls.n	8008d90 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8008d8c:	2303      	movs	r3, #3
 8008d8e:	e078      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d90:	4b3f      	ldr	r3, [pc, #252]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d1f0      	bne.n	8008d7e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	69da      	ldr	r2, [r3, #28]
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6a1b      	ldr	r3, [r3, #32]
 8008da4:	431a      	orrs	r2, r3
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008daa:	019b      	lsls	r3, r3, #6
 8008dac:	431a      	orrs	r2, r3
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008db2:	085b      	lsrs	r3, r3, #1
 8008db4:	3b01      	subs	r3, #1
 8008db6:	041b      	lsls	r3, r3, #16
 8008db8:	431a      	orrs	r2, r3
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dbe:	061b      	lsls	r3, r3, #24
 8008dc0:	4933      	ldr	r1, [pc, #204]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008dc6:	4b33      	ldr	r3, [pc, #204]	; (8008e94 <HAL_RCC_OscConfig+0x4dc>)
 8008dc8:	2201      	movs	r2, #1
 8008dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008dcc:	f7fe f864 	bl	8006e98 <HAL_GetTick>
 8008dd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008dd2:	e008      	b.n	8008de6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008dd4:	f7fe f860 	bl	8006e98 <HAL_GetTick>
 8008dd8:	4602      	mov	r2, r0
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	1ad3      	subs	r3, r2, r3
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d901      	bls.n	8008de6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8008de2:	2303      	movs	r3, #3
 8008de4:	e04d      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008de6:	4b2a      	ldr	r3, [pc, #168]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d0f0      	beq.n	8008dd4 <HAL_RCC_OscConfig+0x41c>
 8008df2:	e045      	b.n	8008e80 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008df4:	4b27      	ldr	r3, [pc, #156]	; (8008e94 <HAL_RCC_OscConfig+0x4dc>)
 8008df6:	2200      	movs	r2, #0
 8008df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008dfa:	f7fe f84d 	bl	8006e98 <HAL_GetTick>
 8008dfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008e00:	e008      	b.n	8008e14 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008e02:	f7fe f849 	bl	8006e98 <HAL_GetTick>
 8008e06:	4602      	mov	r2, r0
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	1ad3      	subs	r3, r2, r3
 8008e0c:	2b02      	cmp	r3, #2
 8008e0e:	d901      	bls.n	8008e14 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8008e10:	2303      	movs	r3, #3
 8008e12:	e036      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008e14:	4b1e      	ldr	r3, [pc, #120]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d1f0      	bne.n	8008e02 <HAL_RCC_OscConfig+0x44a>
 8008e20:	e02e      	b.n	8008e80 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	699b      	ldr	r3, [r3, #24]
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d101      	bne.n	8008e2e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	e029      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008e2e:	4b18      	ldr	r3, [pc, #96]	; (8008e90 <HAL_RCC_OscConfig+0x4d8>)
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	69db      	ldr	r3, [r3, #28]
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	d11c      	bne.n	8008e7c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d115      	bne.n	8008e7c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8008e50:	68fa      	ldr	r2, [r7, #12]
 8008e52:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008e56:	4013      	ands	r3, r2
 8008e58:	687a      	ldr	r2, [r7, #4]
 8008e5a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d10d      	bne.n	8008e7c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d106      	bne.n	8008e7c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008e78:	429a      	cmp	r2, r3
 8008e7a:	d001      	beq.n	8008e80 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	e000      	b.n	8008e82 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8008e80:	2300      	movs	r3, #0
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	3718      	adds	r7, #24
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}
 8008e8a:	bf00      	nop
 8008e8c:	40007000 	.word	0x40007000
 8008e90:	40023800 	.word	0x40023800
 8008e94:	42470060 	.word	0x42470060

08008e98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d101      	bne.n	8008eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e0cc      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008eac:	4b68      	ldr	r3, [pc, #416]	; (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f003 030f 	and.w	r3, r3, #15
 8008eb4:	683a      	ldr	r2, [r7, #0]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d90c      	bls.n	8008ed4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008eba:	4b65      	ldr	r3, [pc, #404]	; (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008ebc:	683a      	ldr	r2, [r7, #0]
 8008ebe:	b2d2      	uxtb	r2, r2
 8008ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ec2:	4b63      	ldr	r3, [pc, #396]	; (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f003 030f 	and.w	r3, r3, #15
 8008eca:	683a      	ldr	r2, [r7, #0]
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d001      	beq.n	8008ed4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	e0b8      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f003 0302 	and.w	r3, r3, #2
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d020      	beq.n	8008f22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f003 0304 	and.w	r3, r3, #4
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d005      	beq.n	8008ef8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008eec:	4b59      	ldr	r3, [pc, #356]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008eee:	689b      	ldr	r3, [r3, #8]
 8008ef0:	4a58      	ldr	r2, [pc, #352]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008ef2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008ef6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 0308 	and.w	r3, r3, #8
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d005      	beq.n	8008f10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008f04:	4b53      	ldr	r3, [pc, #332]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	4a52      	ldr	r2, [pc, #328]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008f0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008f10:	4b50      	ldr	r3, [pc, #320]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	494d      	ldr	r1, [pc, #308]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f003 0301 	and.w	r3, r3, #1
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d044      	beq.n	8008fb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	2b01      	cmp	r3, #1
 8008f34:	d107      	bne.n	8008f46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008f36:	4b47      	ldr	r3, [pc, #284]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d119      	bne.n	8008f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f42:	2301      	movs	r3, #1
 8008f44:	e07f      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	2b02      	cmp	r3, #2
 8008f4c:	d003      	beq.n	8008f56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008f52:	2b03      	cmp	r3, #3
 8008f54:	d107      	bne.n	8008f66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008f56:	4b3f      	ldr	r3, [pc, #252]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d109      	bne.n	8008f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e06f      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f66:	4b3b      	ldr	r3, [pc, #236]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f003 0302 	and.w	r3, r3, #2
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d101      	bne.n	8008f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	e067      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008f76:	4b37      	ldr	r3, [pc, #220]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f78:	689b      	ldr	r3, [r3, #8]
 8008f7a:	f023 0203 	bic.w	r2, r3, #3
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	685b      	ldr	r3, [r3, #4]
 8008f82:	4934      	ldr	r1, [pc, #208]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f84:	4313      	orrs	r3, r2
 8008f86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008f88:	f7fd ff86 	bl	8006e98 <HAL_GetTick>
 8008f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f8e:	e00a      	b.n	8008fa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f90:	f7fd ff82 	bl	8006e98 <HAL_GetTick>
 8008f94:	4602      	mov	r2, r0
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	1ad3      	subs	r3, r2, r3
 8008f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d901      	bls.n	8008fa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008fa2:	2303      	movs	r3, #3
 8008fa4:	e04f      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fa6:	4b2b      	ldr	r3, [pc, #172]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008fa8:	689b      	ldr	r3, [r3, #8]
 8008faa:	f003 020c 	and.w	r2, r3, #12
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d1eb      	bne.n	8008f90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008fb8:	4b25      	ldr	r3, [pc, #148]	; (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f003 030f 	and.w	r3, r3, #15
 8008fc0:	683a      	ldr	r2, [r7, #0]
 8008fc2:	429a      	cmp	r2, r3
 8008fc4:	d20c      	bcs.n	8008fe0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008fc6:	4b22      	ldr	r3, [pc, #136]	; (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008fc8:	683a      	ldr	r2, [r7, #0]
 8008fca:	b2d2      	uxtb	r2, r2
 8008fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008fce:	4b20      	ldr	r3, [pc, #128]	; (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f003 030f 	and.w	r3, r3, #15
 8008fd6:	683a      	ldr	r2, [r7, #0]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d001      	beq.n	8008fe0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e032      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f003 0304 	and.w	r3, r3, #4
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d008      	beq.n	8008ffe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008fec:	4b19      	ldr	r3, [pc, #100]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008fee:	689b      	ldr	r3, [r3, #8]
 8008ff0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	4916      	ldr	r1, [pc, #88]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008ffa:	4313      	orrs	r3, r2
 8008ffc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f003 0308 	and.w	r3, r3, #8
 8009006:	2b00      	cmp	r3, #0
 8009008:	d009      	beq.n	800901e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800900a:	4b12      	ldr	r3, [pc, #72]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	691b      	ldr	r3, [r3, #16]
 8009016:	00db      	lsls	r3, r3, #3
 8009018:	490e      	ldr	r1, [pc, #56]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 800901a:	4313      	orrs	r3, r2
 800901c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800901e:	f000 f821 	bl	8009064 <HAL_RCC_GetSysClockFreq>
 8009022:	4601      	mov	r1, r0
 8009024:	4b0b      	ldr	r3, [pc, #44]	; (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	091b      	lsrs	r3, r3, #4
 800902a:	f003 030f 	and.w	r3, r3, #15
 800902e:	4a0a      	ldr	r2, [pc, #40]	; (8009058 <HAL_RCC_ClockConfig+0x1c0>)
 8009030:	5cd3      	ldrb	r3, [r2, r3]
 8009032:	fa21 f303 	lsr.w	r3, r1, r3
 8009036:	4a09      	ldr	r2, [pc, #36]	; (800905c <HAL_RCC_ClockConfig+0x1c4>)
 8009038:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800903a:	4b09      	ldr	r3, [pc, #36]	; (8009060 <HAL_RCC_ClockConfig+0x1c8>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4618      	mov	r0, r3
 8009040:	f7fd fee6 	bl	8006e10 <HAL_InitTick>

  return HAL_OK;
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	3710      	adds	r7, #16
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	40023c00 	.word	0x40023c00
 8009054:	40023800 	.word	0x40023800
 8009058:	08010424 	.word	0x08010424
 800905c:	20000034 	.word	0x20000034
 8009060:	20000038 	.word	0x20000038

08009064 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009064:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009066:	b085      	sub	sp, #20
 8009068:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800906a:	2300      	movs	r3, #0
 800906c:	607b      	str	r3, [r7, #4]
 800906e:	2300      	movs	r3, #0
 8009070:	60fb      	str	r3, [r7, #12]
 8009072:	2300      	movs	r3, #0
 8009074:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009076:	2300      	movs	r3, #0
 8009078:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800907a:	4b50      	ldr	r3, [pc, #320]	; (80091bc <HAL_RCC_GetSysClockFreq+0x158>)
 800907c:	689b      	ldr	r3, [r3, #8]
 800907e:	f003 030c 	and.w	r3, r3, #12
 8009082:	2b04      	cmp	r3, #4
 8009084:	d007      	beq.n	8009096 <HAL_RCC_GetSysClockFreq+0x32>
 8009086:	2b08      	cmp	r3, #8
 8009088:	d008      	beq.n	800909c <HAL_RCC_GetSysClockFreq+0x38>
 800908a:	2b00      	cmp	r3, #0
 800908c:	f040 808d 	bne.w	80091aa <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009090:	4b4b      	ldr	r3, [pc, #300]	; (80091c0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8009092:	60bb      	str	r3, [r7, #8]
       break;
 8009094:	e08c      	b.n	80091b0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009096:	4b4b      	ldr	r3, [pc, #300]	; (80091c4 <HAL_RCC_GetSysClockFreq+0x160>)
 8009098:	60bb      	str	r3, [r7, #8]
      break;
 800909a:	e089      	b.n	80091b0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800909c:	4b47      	ldr	r3, [pc, #284]	; (80091bc <HAL_RCC_GetSysClockFreq+0x158>)
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80090a4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80090a6:	4b45      	ldr	r3, [pc, #276]	; (80091bc <HAL_RCC_GetSysClockFreq+0x158>)
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d023      	beq.n	80090fa <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80090b2:	4b42      	ldr	r3, [pc, #264]	; (80091bc <HAL_RCC_GetSysClockFreq+0x158>)
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	099b      	lsrs	r3, r3, #6
 80090b8:	f04f 0400 	mov.w	r4, #0
 80090bc:	f240 11ff 	movw	r1, #511	; 0x1ff
 80090c0:	f04f 0200 	mov.w	r2, #0
 80090c4:	ea03 0501 	and.w	r5, r3, r1
 80090c8:	ea04 0602 	and.w	r6, r4, r2
 80090cc:	4a3d      	ldr	r2, [pc, #244]	; (80091c4 <HAL_RCC_GetSysClockFreq+0x160>)
 80090ce:	fb02 f106 	mul.w	r1, r2, r6
 80090d2:	2200      	movs	r2, #0
 80090d4:	fb02 f205 	mul.w	r2, r2, r5
 80090d8:	440a      	add	r2, r1
 80090da:	493a      	ldr	r1, [pc, #232]	; (80091c4 <HAL_RCC_GetSysClockFreq+0x160>)
 80090dc:	fba5 0101 	umull	r0, r1, r5, r1
 80090e0:	1853      	adds	r3, r2, r1
 80090e2:	4619      	mov	r1, r3
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	f04f 0400 	mov.w	r4, #0
 80090ea:	461a      	mov	r2, r3
 80090ec:	4623      	mov	r3, r4
 80090ee:	f7f7 fdcb 	bl	8000c88 <__aeabi_uldivmod>
 80090f2:	4603      	mov	r3, r0
 80090f4:	460c      	mov	r4, r1
 80090f6:	60fb      	str	r3, [r7, #12]
 80090f8:	e049      	b.n	800918e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80090fa:	4b30      	ldr	r3, [pc, #192]	; (80091bc <HAL_RCC_GetSysClockFreq+0x158>)
 80090fc:	685b      	ldr	r3, [r3, #4]
 80090fe:	099b      	lsrs	r3, r3, #6
 8009100:	f04f 0400 	mov.w	r4, #0
 8009104:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009108:	f04f 0200 	mov.w	r2, #0
 800910c:	ea03 0501 	and.w	r5, r3, r1
 8009110:	ea04 0602 	and.w	r6, r4, r2
 8009114:	4629      	mov	r1, r5
 8009116:	4632      	mov	r2, r6
 8009118:	f04f 0300 	mov.w	r3, #0
 800911c:	f04f 0400 	mov.w	r4, #0
 8009120:	0154      	lsls	r4, r2, #5
 8009122:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009126:	014b      	lsls	r3, r1, #5
 8009128:	4619      	mov	r1, r3
 800912a:	4622      	mov	r2, r4
 800912c:	1b49      	subs	r1, r1, r5
 800912e:	eb62 0206 	sbc.w	r2, r2, r6
 8009132:	f04f 0300 	mov.w	r3, #0
 8009136:	f04f 0400 	mov.w	r4, #0
 800913a:	0194      	lsls	r4, r2, #6
 800913c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009140:	018b      	lsls	r3, r1, #6
 8009142:	1a5b      	subs	r3, r3, r1
 8009144:	eb64 0402 	sbc.w	r4, r4, r2
 8009148:	f04f 0100 	mov.w	r1, #0
 800914c:	f04f 0200 	mov.w	r2, #0
 8009150:	00e2      	lsls	r2, r4, #3
 8009152:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009156:	00d9      	lsls	r1, r3, #3
 8009158:	460b      	mov	r3, r1
 800915a:	4614      	mov	r4, r2
 800915c:	195b      	adds	r3, r3, r5
 800915e:	eb44 0406 	adc.w	r4, r4, r6
 8009162:	f04f 0100 	mov.w	r1, #0
 8009166:	f04f 0200 	mov.w	r2, #0
 800916a:	02a2      	lsls	r2, r4, #10
 800916c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009170:	0299      	lsls	r1, r3, #10
 8009172:	460b      	mov	r3, r1
 8009174:	4614      	mov	r4, r2
 8009176:	4618      	mov	r0, r3
 8009178:	4621      	mov	r1, r4
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f04f 0400 	mov.w	r4, #0
 8009180:	461a      	mov	r2, r3
 8009182:	4623      	mov	r3, r4
 8009184:	f7f7 fd80 	bl	8000c88 <__aeabi_uldivmod>
 8009188:	4603      	mov	r3, r0
 800918a:	460c      	mov	r4, r1
 800918c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800918e:	4b0b      	ldr	r3, [pc, #44]	; (80091bc <HAL_RCC_GetSysClockFreq+0x158>)
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	0c1b      	lsrs	r3, r3, #16
 8009194:	f003 0303 	and.w	r3, r3, #3
 8009198:	3301      	adds	r3, #1
 800919a:	005b      	lsls	r3, r3, #1
 800919c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800919e:	68fa      	ldr	r2, [r7, #12]
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80091a6:	60bb      	str	r3, [r7, #8]
      break;
 80091a8:	e002      	b.n	80091b0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80091aa:	4b05      	ldr	r3, [pc, #20]	; (80091c0 <HAL_RCC_GetSysClockFreq+0x15c>)
 80091ac:	60bb      	str	r3, [r7, #8]
      break;
 80091ae:	bf00      	nop
    }
  }
  return sysclockfreq;
 80091b0:	68bb      	ldr	r3, [r7, #8]
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3714      	adds	r7, #20
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091ba:	bf00      	nop
 80091bc:	40023800 	.word	0x40023800
 80091c0:	00f42400 	.word	0x00f42400
 80091c4:	00bebc20 	.word	0x00bebc20

080091c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80091c8:	b480      	push	{r7}
 80091ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80091cc:	4b03      	ldr	r3, [pc, #12]	; (80091dc <HAL_RCC_GetHCLKFreq+0x14>)
 80091ce:	681b      	ldr	r3, [r3, #0]
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	46bd      	mov	sp, r7
 80091d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d8:	4770      	bx	lr
 80091da:	bf00      	nop
 80091dc:	20000034 	.word	0x20000034

080091e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80091e4:	f7ff fff0 	bl	80091c8 <HAL_RCC_GetHCLKFreq>
 80091e8:	4601      	mov	r1, r0
 80091ea:	4b05      	ldr	r3, [pc, #20]	; (8009200 <HAL_RCC_GetPCLK1Freq+0x20>)
 80091ec:	689b      	ldr	r3, [r3, #8]
 80091ee:	0a9b      	lsrs	r3, r3, #10
 80091f0:	f003 0307 	and.w	r3, r3, #7
 80091f4:	4a03      	ldr	r2, [pc, #12]	; (8009204 <HAL_RCC_GetPCLK1Freq+0x24>)
 80091f6:	5cd3      	ldrb	r3, [r2, r3]
 80091f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	bd80      	pop	{r7, pc}
 8009200:	40023800 	.word	0x40023800
 8009204:	08010434 	.word	0x08010434

08009208 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800920c:	f7ff ffdc 	bl	80091c8 <HAL_RCC_GetHCLKFreq>
 8009210:	4601      	mov	r1, r0
 8009212:	4b05      	ldr	r3, [pc, #20]	; (8009228 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009214:	689b      	ldr	r3, [r3, #8]
 8009216:	0b5b      	lsrs	r3, r3, #13
 8009218:	f003 0307 	and.w	r3, r3, #7
 800921c:	4a03      	ldr	r2, [pc, #12]	; (800922c <HAL_RCC_GetPCLK2Freq+0x24>)
 800921e:	5cd3      	ldrb	r3, [r2, r3]
 8009220:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009224:	4618      	mov	r0, r3
 8009226:	bd80      	pop	{r7, pc}
 8009228:	40023800 	.word	0x40023800
 800922c:	08010434 	.word	0x08010434

08009230 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d101      	bne.n	8009242 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e056      	b.n	80092f0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800924e:	b2db      	uxtb	r3, r3
 8009250:	2b00      	cmp	r3, #0
 8009252:	d106      	bne.n	8009262 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f7fd fa67 	bl	8006730 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2202      	movs	r2, #2
 8009266:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009278:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	685a      	ldr	r2, [r3, #4]
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	689b      	ldr	r3, [r3, #8]
 8009282:	431a      	orrs	r2, r3
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	68db      	ldr	r3, [r3, #12]
 8009288:	431a      	orrs	r2, r3
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	691b      	ldr	r3, [r3, #16]
 800928e:	431a      	orrs	r2, r3
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	695b      	ldr	r3, [r3, #20]
 8009294:	431a      	orrs	r2, r3
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	699b      	ldr	r3, [r3, #24]
 800929a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800929e:	431a      	orrs	r2, r3
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	69db      	ldr	r3, [r3, #28]
 80092a4:	431a      	orrs	r2, r3
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6a1b      	ldr	r3, [r3, #32]
 80092aa:	ea42 0103 	orr.w	r1, r2, r3
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	430a      	orrs	r2, r1
 80092b8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	699b      	ldr	r3, [r3, #24]
 80092be:	0c1b      	lsrs	r3, r3, #16
 80092c0:	f003 0104 	and.w	r1, r3, #4
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	430a      	orrs	r2, r1
 80092ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	69da      	ldr	r2, [r3, #28]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80092de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2201      	movs	r2, #1
 80092ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80092ee:	2300      	movs	r3, #0
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3708      	adds	r7, #8
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b088      	sub	sp, #32
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	60f8      	str	r0, [r7, #12]
 8009300:	60b9      	str	r1, [r7, #8]
 8009302:	603b      	str	r3, [r7, #0]
 8009304:	4613      	mov	r3, r2
 8009306:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009308:	2300      	movs	r3, #0
 800930a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009312:	2b01      	cmp	r3, #1
 8009314:	d101      	bne.n	800931a <HAL_SPI_Transmit+0x22>
 8009316:	2302      	movs	r3, #2
 8009318:	e11e      	b.n	8009558 <HAL_SPI_Transmit+0x260>
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2201      	movs	r2, #1
 800931e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009322:	f7fd fdb9 	bl	8006e98 <HAL_GetTick>
 8009326:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009328:	88fb      	ldrh	r3, [r7, #6]
 800932a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009332:	b2db      	uxtb	r3, r3
 8009334:	2b01      	cmp	r3, #1
 8009336:	d002      	beq.n	800933e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009338:	2302      	movs	r3, #2
 800933a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800933c:	e103      	b.n	8009546 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d002      	beq.n	800934a <HAL_SPI_Transmit+0x52>
 8009344:	88fb      	ldrh	r3, [r7, #6]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d102      	bne.n	8009350 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800934a:	2301      	movs	r3, #1
 800934c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800934e:	e0fa      	b.n	8009546 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2203      	movs	r2, #3
 8009354:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2200      	movs	r2, #0
 800935c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	68ba      	ldr	r2, [r7, #8]
 8009362:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	88fa      	ldrh	r2, [r7, #6]
 8009368:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	88fa      	ldrh	r2, [r7, #6]
 800936e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2200      	movs	r2, #0
 8009374:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	2200      	movs	r2, #0
 800937a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	2200      	movs	r2, #0
 8009380:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	2200      	movs	r2, #0
 8009386:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2200      	movs	r2, #0
 800938c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	689b      	ldr	r3, [r3, #8]
 8009392:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009396:	d107      	bne.n	80093a8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	681a      	ldr	r2, [r3, #0]
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80093a6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093b2:	2b40      	cmp	r3, #64	; 0x40
 80093b4:	d007      	beq.n	80093c6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80093c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	68db      	ldr	r3, [r3, #12]
 80093ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80093ce:	d14b      	bne.n	8009468 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	685b      	ldr	r3, [r3, #4]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d002      	beq.n	80093de <HAL_SPI_Transmit+0xe6>
 80093d8:	8afb      	ldrh	r3, [r7, #22]
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d13e      	bne.n	800945c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093e2:	881a      	ldrh	r2, [r3, #0]
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ee:	1c9a      	adds	r2, r3, #2
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093f8:	b29b      	uxth	r3, r3
 80093fa:	3b01      	subs	r3, #1
 80093fc:	b29a      	uxth	r2, r3
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009402:	e02b      	b.n	800945c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	689b      	ldr	r3, [r3, #8]
 800940a:	f003 0302 	and.w	r3, r3, #2
 800940e:	2b02      	cmp	r3, #2
 8009410:	d112      	bne.n	8009438 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009416:	881a      	ldrh	r2, [r3, #0]
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009422:	1c9a      	adds	r2, r3, #2
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800942c:	b29b      	uxth	r3, r3
 800942e:	3b01      	subs	r3, #1
 8009430:	b29a      	uxth	r2, r3
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	86da      	strh	r2, [r3, #54]	; 0x36
 8009436:	e011      	b.n	800945c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009438:	f7fd fd2e 	bl	8006e98 <HAL_GetTick>
 800943c:	4602      	mov	r2, r0
 800943e:	69bb      	ldr	r3, [r7, #24]
 8009440:	1ad3      	subs	r3, r2, r3
 8009442:	683a      	ldr	r2, [r7, #0]
 8009444:	429a      	cmp	r2, r3
 8009446:	d803      	bhi.n	8009450 <HAL_SPI_Transmit+0x158>
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800944e:	d102      	bne.n	8009456 <HAL_SPI_Transmit+0x15e>
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d102      	bne.n	800945c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8009456:	2303      	movs	r3, #3
 8009458:	77fb      	strb	r3, [r7, #31]
          goto error;
 800945a:	e074      	b.n	8009546 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009460:	b29b      	uxth	r3, r3
 8009462:	2b00      	cmp	r3, #0
 8009464:	d1ce      	bne.n	8009404 <HAL_SPI_Transmit+0x10c>
 8009466:	e04c      	b.n	8009502 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d002      	beq.n	8009476 <HAL_SPI_Transmit+0x17e>
 8009470:	8afb      	ldrh	r3, [r7, #22]
 8009472:	2b01      	cmp	r3, #1
 8009474:	d140      	bne.n	80094f8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	330c      	adds	r3, #12
 8009480:	7812      	ldrb	r2, [r2, #0]
 8009482:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009488:	1c5a      	adds	r2, r3, #1
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009492:	b29b      	uxth	r3, r3
 8009494:	3b01      	subs	r3, #1
 8009496:	b29a      	uxth	r2, r3
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800949c:	e02c      	b.n	80094f8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	f003 0302 	and.w	r3, r3, #2
 80094a8:	2b02      	cmp	r3, #2
 80094aa:	d113      	bne.n	80094d4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	330c      	adds	r3, #12
 80094b6:	7812      	ldrb	r2, [r2, #0]
 80094b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094be:	1c5a      	adds	r2, r3, #1
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80094c8:	b29b      	uxth	r3, r3
 80094ca:	3b01      	subs	r3, #1
 80094cc:	b29a      	uxth	r2, r3
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	86da      	strh	r2, [r3, #54]	; 0x36
 80094d2:	e011      	b.n	80094f8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80094d4:	f7fd fce0 	bl	8006e98 <HAL_GetTick>
 80094d8:	4602      	mov	r2, r0
 80094da:	69bb      	ldr	r3, [r7, #24]
 80094dc:	1ad3      	subs	r3, r2, r3
 80094de:	683a      	ldr	r2, [r7, #0]
 80094e0:	429a      	cmp	r2, r3
 80094e2:	d803      	bhi.n	80094ec <HAL_SPI_Transmit+0x1f4>
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ea:	d102      	bne.n	80094f2 <HAL_SPI_Transmit+0x1fa>
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d102      	bne.n	80094f8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80094f2:	2303      	movs	r3, #3
 80094f4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80094f6:	e026      	b.n	8009546 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d1cd      	bne.n	800949e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009502:	69ba      	ldr	r2, [r7, #24]
 8009504:	6839      	ldr	r1, [r7, #0]
 8009506:	68f8      	ldr	r0, [r7, #12]
 8009508:	f000 fba4 	bl	8009c54 <SPI_EndRxTxTransaction>
 800950c:	4603      	mov	r3, r0
 800950e:	2b00      	cmp	r3, #0
 8009510:	d002      	beq.n	8009518 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	2220      	movs	r2, #32
 8009516:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d10a      	bne.n	8009536 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009520:	2300      	movs	r3, #0
 8009522:	613b      	str	r3, [r7, #16]
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	613b      	str	r3, [r7, #16]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	613b      	str	r3, [r7, #16]
 8009534:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800953a:	2b00      	cmp	r3, #0
 800953c:	d002      	beq.n	8009544 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800953e:	2301      	movs	r3, #1
 8009540:	77fb      	strb	r3, [r7, #31]
 8009542:	e000      	b.n	8009546 <HAL_SPI_Transmit+0x24e>
  }

error:
 8009544:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2201      	movs	r2, #1
 800954a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2200      	movs	r2, #0
 8009552:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009556:	7ffb      	ldrb	r3, [r7, #31]
}
 8009558:	4618      	mov	r0, r3
 800955a:	3720      	adds	r7, #32
 800955c:	46bd      	mov	sp, r7
 800955e:	bd80      	pop	{r7, pc}

08009560 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b088      	sub	sp, #32
 8009564:	af02      	add	r7, sp, #8
 8009566:	60f8      	str	r0, [r7, #12]
 8009568:	60b9      	str	r1, [r7, #8]
 800956a:	603b      	str	r3, [r7, #0]
 800956c:	4613      	mov	r3, r2
 800956e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009570:	2300      	movs	r3, #0
 8009572:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800957c:	d112      	bne.n	80095a4 <HAL_SPI_Receive+0x44>
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	689b      	ldr	r3, [r3, #8]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d10e      	bne.n	80095a4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2204      	movs	r2, #4
 800958a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800958e:	88fa      	ldrh	r2, [r7, #6]
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	9300      	str	r3, [sp, #0]
 8009594:	4613      	mov	r3, r2
 8009596:	68ba      	ldr	r2, [r7, #8]
 8009598:	68b9      	ldr	r1, [r7, #8]
 800959a:	68f8      	ldr	r0, [r7, #12]
 800959c:	f000 f8e9 	bl	8009772 <HAL_SPI_TransmitReceive>
 80095a0:	4603      	mov	r3, r0
 80095a2:	e0e2      	b.n	800976a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d101      	bne.n	80095b2 <HAL_SPI_Receive+0x52>
 80095ae:	2302      	movs	r3, #2
 80095b0:	e0db      	b.n	800976a <HAL_SPI_Receive+0x20a>
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2201      	movs	r2, #1
 80095b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80095ba:	f7fd fc6d 	bl	8006e98 <HAL_GetTick>
 80095be:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80095c6:	b2db      	uxtb	r3, r3
 80095c8:	2b01      	cmp	r3, #1
 80095ca:	d002      	beq.n	80095d2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80095cc:	2302      	movs	r3, #2
 80095ce:	75fb      	strb	r3, [r7, #23]
    goto error;
 80095d0:	e0c2      	b.n	8009758 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d002      	beq.n	80095de <HAL_SPI_Receive+0x7e>
 80095d8:	88fb      	ldrh	r3, [r7, #6]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d102      	bne.n	80095e4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80095de:	2301      	movs	r3, #1
 80095e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80095e2:	e0b9      	b.n	8009758 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2204      	movs	r2, #4
 80095e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2200      	movs	r2, #0
 80095f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	68ba      	ldr	r2, [r7, #8]
 80095f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	88fa      	ldrh	r2, [r7, #6]
 80095fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	88fa      	ldrh	r2, [r7, #6]
 8009602:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2200      	movs	r2, #0
 8009608:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	2200      	movs	r2, #0
 800960e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	2200      	movs	r2, #0
 8009614:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	2200      	movs	r2, #0
 800961a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2200      	movs	r2, #0
 8009620:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800962a:	d107      	bne.n	800963c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	681a      	ldr	r2, [r3, #0]
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800963a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009646:	2b40      	cmp	r3, #64	; 0x40
 8009648:	d007      	beq.n	800965a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	681a      	ldr	r2, [r3, #0]
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009658:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	68db      	ldr	r3, [r3, #12]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d162      	bne.n	8009728 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009662:	e02e      	b.n	80096c2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	f003 0301 	and.w	r3, r3, #1
 800966e:	2b01      	cmp	r3, #1
 8009670:	d115      	bne.n	800969e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f103 020c 	add.w	r2, r3, #12
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800967e:	7812      	ldrb	r2, [r2, #0]
 8009680:	b2d2      	uxtb	r2, r2
 8009682:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009688:	1c5a      	adds	r2, r3, #1
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009692:	b29b      	uxth	r3, r3
 8009694:	3b01      	subs	r3, #1
 8009696:	b29a      	uxth	r2, r3
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800969c:	e011      	b.n	80096c2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800969e:	f7fd fbfb 	bl	8006e98 <HAL_GetTick>
 80096a2:	4602      	mov	r2, r0
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	1ad3      	subs	r3, r2, r3
 80096a8:	683a      	ldr	r2, [r7, #0]
 80096aa:	429a      	cmp	r2, r3
 80096ac:	d803      	bhi.n	80096b6 <HAL_SPI_Receive+0x156>
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096b4:	d102      	bne.n	80096bc <HAL_SPI_Receive+0x15c>
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d102      	bne.n	80096c2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80096bc:	2303      	movs	r3, #3
 80096be:	75fb      	strb	r3, [r7, #23]
          goto error;
 80096c0:	e04a      	b.n	8009758 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d1cb      	bne.n	8009664 <HAL_SPI_Receive+0x104>
 80096cc:	e031      	b.n	8009732 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	689b      	ldr	r3, [r3, #8]
 80096d4:	f003 0301 	and.w	r3, r3, #1
 80096d8:	2b01      	cmp	r3, #1
 80096da:	d113      	bne.n	8009704 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	68da      	ldr	r2, [r3, #12]
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096e6:	b292      	uxth	r2, r2
 80096e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ee:	1c9a      	adds	r2, r3, #2
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80096f8:	b29b      	uxth	r3, r3
 80096fa:	3b01      	subs	r3, #1
 80096fc:	b29a      	uxth	r2, r3
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009702:	e011      	b.n	8009728 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009704:	f7fd fbc8 	bl	8006e98 <HAL_GetTick>
 8009708:	4602      	mov	r2, r0
 800970a:	693b      	ldr	r3, [r7, #16]
 800970c:	1ad3      	subs	r3, r2, r3
 800970e:	683a      	ldr	r2, [r7, #0]
 8009710:	429a      	cmp	r2, r3
 8009712:	d803      	bhi.n	800971c <HAL_SPI_Receive+0x1bc>
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800971a:	d102      	bne.n	8009722 <HAL_SPI_Receive+0x1c2>
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d102      	bne.n	8009728 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8009722:	2303      	movs	r3, #3
 8009724:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009726:	e017      	b.n	8009758 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800972c:	b29b      	uxth	r3, r3
 800972e:	2b00      	cmp	r3, #0
 8009730:	d1cd      	bne.n	80096ce <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009732:	693a      	ldr	r2, [r7, #16]
 8009734:	6839      	ldr	r1, [r7, #0]
 8009736:	68f8      	ldr	r0, [r7, #12]
 8009738:	f000 fa27 	bl	8009b8a <SPI_EndRxTransaction>
 800973c:	4603      	mov	r3, r0
 800973e:	2b00      	cmp	r3, #0
 8009740:	d002      	beq.n	8009748 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	2220      	movs	r2, #32
 8009746:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800974c:	2b00      	cmp	r3, #0
 800974e:	d002      	beq.n	8009756 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8009750:	2301      	movs	r3, #1
 8009752:	75fb      	strb	r3, [r7, #23]
 8009754:	e000      	b.n	8009758 <HAL_SPI_Receive+0x1f8>
  }

error :
 8009756:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	2201      	movs	r2, #1
 800975c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	2200      	movs	r2, #0
 8009764:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009768:	7dfb      	ldrb	r3, [r7, #23]
}
 800976a:	4618      	mov	r0, r3
 800976c:	3718      	adds	r7, #24
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}

08009772 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009772:	b580      	push	{r7, lr}
 8009774:	b08c      	sub	sp, #48	; 0x30
 8009776:	af00      	add	r7, sp, #0
 8009778:	60f8      	str	r0, [r7, #12]
 800977a:	60b9      	str	r1, [r7, #8]
 800977c:	607a      	str	r2, [r7, #4]
 800977e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009780:	2301      	movs	r3, #1
 8009782:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009784:	2300      	movs	r3, #0
 8009786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009790:	2b01      	cmp	r3, #1
 8009792:	d101      	bne.n	8009798 <HAL_SPI_TransmitReceive+0x26>
 8009794:	2302      	movs	r3, #2
 8009796:	e18a      	b.n	8009aae <HAL_SPI_TransmitReceive+0x33c>
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	2201      	movs	r2, #1
 800979c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80097a0:	f7fd fb7a 	bl	8006e98 <HAL_GetTick>
 80097a4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80097ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80097b6:	887b      	ldrh	r3, [r7, #2]
 80097b8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80097ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80097be:	2b01      	cmp	r3, #1
 80097c0:	d00f      	beq.n	80097e2 <HAL_SPI_TransmitReceive+0x70>
 80097c2:	69fb      	ldr	r3, [r7, #28]
 80097c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80097c8:	d107      	bne.n	80097da <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	689b      	ldr	r3, [r3, #8]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d103      	bne.n	80097da <HAL_SPI_TransmitReceive+0x68>
 80097d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80097d6:	2b04      	cmp	r3, #4
 80097d8:	d003      	beq.n	80097e2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80097da:	2302      	movs	r3, #2
 80097dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80097e0:	e15b      	b.n	8009a9a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d005      	beq.n	80097f4 <HAL_SPI_TransmitReceive+0x82>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d002      	beq.n	80097f4 <HAL_SPI_TransmitReceive+0x82>
 80097ee:	887b      	ldrh	r3, [r7, #2]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d103      	bne.n	80097fc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80097f4:	2301      	movs	r3, #1
 80097f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80097fa:	e14e      	b.n	8009a9a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009802:	b2db      	uxtb	r3, r3
 8009804:	2b04      	cmp	r3, #4
 8009806:	d003      	beq.n	8009810 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2205      	movs	r2, #5
 800980c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2200      	movs	r2, #0
 8009814:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	687a      	ldr	r2, [r7, #4]
 800981a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	887a      	ldrh	r2, [r7, #2]
 8009820:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	887a      	ldrh	r2, [r7, #2]
 8009826:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	68ba      	ldr	r2, [r7, #8]
 800982c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	887a      	ldrh	r2, [r7, #2]
 8009832:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	887a      	ldrh	r2, [r7, #2]
 8009838:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	2200      	movs	r2, #0
 800983e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	2200      	movs	r2, #0
 8009844:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009850:	2b40      	cmp	r3, #64	; 0x40
 8009852:	d007      	beq.n	8009864 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	681a      	ldr	r2, [r3, #0]
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009862:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	68db      	ldr	r3, [r3, #12]
 8009868:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800986c:	d178      	bne.n	8009960 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	685b      	ldr	r3, [r3, #4]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d002      	beq.n	800987c <HAL_SPI_TransmitReceive+0x10a>
 8009876:	8b7b      	ldrh	r3, [r7, #26]
 8009878:	2b01      	cmp	r3, #1
 800987a:	d166      	bne.n	800994a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009880:	881a      	ldrh	r2, [r3, #0]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800988c:	1c9a      	adds	r2, r3, #2
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009896:	b29b      	uxth	r3, r3
 8009898:	3b01      	subs	r3, #1
 800989a:	b29a      	uxth	r2, r3
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80098a0:	e053      	b.n	800994a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	f003 0302 	and.w	r3, r3, #2
 80098ac:	2b02      	cmp	r3, #2
 80098ae:	d11b      	bne.n	80098e8 <HAL_SPI_TransmitReceive+0x176>
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80098b4:	b29b      	uxth	r3, r3
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d016      	beq.n	80098e8 <HAL_SPI_TransmitReceive+0x176>
 80098ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d113      	bne.n	80098e8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098c4:	881a      	ldrh	r2, [r3, #0]
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098d0:	1c9a      	adds	r2, r3, #2
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80098da:	b29b      	uxth	r3, r3
 80098dc:	3b01      	subs	r3, #1
 80098de:	b29a      	uxth	r2, r3
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80098e4:	2300      	movs	r3, #0
 80098e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	689b      	ldr	r3, [r3, #8]
 80098ee:	f003 0301 	and.w	r3, r3, #1
 80098f2:	2b01      	cmp	r3, #1
 80098f4:	d119      	bne.n	800992a <HAL_SPI_TransmitReceive+0x1b8>
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80098fa:	b29b      	uxth	r3, r3
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d014      	beq.n	800992a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	68da      	ldr	r2, [r3, #12]
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800990a:	b292      	uxth	r2, r2
 800990c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009912:	1c9a      	adds	r2, r3, #2
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800991c:	b29b      	uxth	r3, r3
 800991e:	3b01      	subs	r3, #1
 8009920:	b29a      	uxth	r2, r3
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009926:	2301      	movs	r3, #1
 8009928:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800992a:	f7fd fab5 	bl	8006e98 <HAL_GetTick>
 800992e:	4602      	mov	r2, r0
 8009930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009932:	1ad3      	subs	r3, r2, r3
 8009934:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009936:	429a      	cmp	r2, r3
 8009938:	d807      	bhi.n	800994a <HAL_SPI_TransmitReceive+0x1d8>
 800993a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800993c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009940:	d003      	beq.n	800994a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009942:	2303      	movs	r3, #3
 8009944:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009948:	e0a7      	b.n	8009a9a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800994e:	b29b      	uxth	r3, r3
 8009950:	2b00      	cmp	r3, #0
 8009952:	d1a6      	bne.n	80098a2 <HAL_SPI_TransmitReceive+0x130>
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009958:	b29b      	uxth	r3, r3
 800995a:	2b00      	cmp	r3, #0
 800995c:	d1a1      	bne.n	80098a2 <HAL_SPI_TransmitReceive+0x130>
 800995e:	e07c      	b.n	8009a5a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d002      	beq.n	800996e <HAL_SPI_TransmitReceive+0x1fc>
 8009968:	8b7b      	ldrh	r3, [r7, #26]
 800996a:	2b01      	cmp	r3, #1
 800996c:	d16b      	bne.n	8009a46 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	330c      	adds	r3, #12
 8009978:	7812      	ldrb	r2, [r2, #0]
 800997a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009980:	1c5a      	adds	r2, r3, #1
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800998a:	b29b      	uxth	r3, r3
 800998c:	3b01      	subs	r3, #1
 800998e:	b29a      	uxth	r2, r3
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009994:	e057      	b.n	8009a46 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	689b      	ldr	r3, [r3, #8]
 800999c:	f003 0302 	and.w	r3, r3, #2
 80099a0:	2b02      	cmp	r3, #2
 80099a2:	d11c      	bne.n	80099de <HAL_SPI_TransmitReceive+0x26c>
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80099a8:	b29b      	uxth	r3, r3
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d017      	beq.n	80099de <HAL_SPI_TransmitReceive+0x26c>
 80099ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d114      	bne.n	80099de <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	330c      	adds	r3, #12
 80099be:	7812      	ldrb	r2, [r2, #0]
 80099c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099c6:	1c5a      	adds	r2, r3, #1
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80099d0:	b29b      	uxth	r3, r3
 80099d2:	3b01      	subs	r3, #1
 80099d4:	b29a      	uxth	r2, r3
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80099da:	2300      	movs	r3, #0
 80099dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	689b      	ldr	r3, [r3, #8]
 80099e4:	f003 0301 	and.w	r3, r3, #1
 80099e8:	2b01      	cmp	r3, #1
 80099ea:	d119      	bne.n	8009a20 <HAL_SPI_TransmitReceive+0x2ae>
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80099f0:	b29b      	uxth	r3, r3
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d014      	beq.n	8009a20 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	68da      	ldr	r2, [r3, #12]
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a00:	b2d2      	uxtb	r2, r2
 8009a02:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a08:	1c5a      	adds	r2, r3, #1
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a12:	b29b      	uxth	r3, r3
 8009a14:	3b01      	subs	r3, #1
 8009a16:	b29a      	uxth	r2, r3
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009a20:	f7fd fa3a 	bl	8006e98 <HAL_GetTick>
 8009a24:	4602      	mov	r2, r0
 8009a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a28:	1ad3      	subs	r3, r2, r3
 8009a2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d803      	bhi.n	8009a38 <HAL_SPI_TransmitReceive+0x2c6>
 8009a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a36:	d102      	bne.n	8009a3e <HAL_SPI_TransmitReceive+0x2cc>
 8009a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d103      	bne.n	8009a46 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009a3e:	2303      	movs	r3, #3
 8009a40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009a44:	e029      	b.n	8009a9a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009a4a:	b29b      	uxth	r3, r3
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d1a2      	bne.n	8009996 <HAL_SPI_TransmitReceive+0x224>
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a54:	b29b      	uxth	r3, r3
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d19d      	bne.n	8009996 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009a5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a5c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009a5e:	68f8      	ldr	r0, [r7, #12]
 8009a60:	f000 f8f8 	bl	8009c54 <SPI_EndRxTxTransaction>
 8009a64:	4603      	mov	r3, r0
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d006      	beq.n	8009a78 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2220      	movs	r2, #32
 8009a74:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009a76:	e010      	b.n	8009a9a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	689b      	ldr	r3, [r3, #8]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d10b      	bne.n	8009a98 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009a80:	2300      	movs	r3, #0
 8009a82:	617b      	str	r3, [r7, #20]
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	68db      	ldr	r3, [r3, #12]
 8009a8a:	617b      	str	r3, [r7, #20]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	617b      	str	r3, [r7, #20]
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	e000      	b.n	8009a9a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009a98:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009aaa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3730      	adds	r7, #48	; 0x30
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}

08009ab6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009ab6:	b580      	push	{r7, lr}
 8009ab8:	b084      	sub	sp, #16
 8009aba:	af00      	add	r7, sp, #0
 8009abc:	60f8      	str	r0, [r7, #12]
 8009abe:	60b9      	str	r1, [r7, #8]
 8009ac0:	603b      	str	r3, [r7, #0]
 8009ac2:	4613      	mov	r3, r2
 8009ac4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009ac6:	e04c      	b.n	8009b62 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ace:	d048      	beq.n	8009b62 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8009ad0:	f7fd f9e2 	bl	8006e98 <HAL_GetTick>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	69bb      	ldr	r3, [r7, #24]
 8009ad8:	1ad3      	subs	r3, r2, r3
 8009ada:	683a      	ldr	r2, [r7, #0]
 8009adc:	429a      	cmp	r2, r3
 8009ade:	d902      	bls.n	8009ae6 <SPI_WaitFlagStateUntilTimeout+0x30>
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d13d      	bne.n	8009b62 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	685a      	ldr	r2, [r3, #4]
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009af4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	685b      	ldr	r3, [r3, #4]
 8009afa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009afe:	d111      	bne.n	8009b24 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	689b      	ldr	r3, [r3, #8]
 8009b04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b08:	d004      	beq.n	8009b14 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	689b      	ldr	r3, [r3, #8]
 8009b0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b12:	d107      	bne.n	8009b24 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	681a      	ldr	r2, [r3, #0]
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b2c:	d10f      	bne.n	8009b4e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	681a      	ldr	r2, [r3, #0]
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009b3c:	601a      	str	r2, [r3, #0]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	681a      	ldr	r2, [r3, #0]
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009b4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2201      	movs	r2, #1
 8009b52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009b5e:	2303      	movs	r3, #3
 8009b60:	e00f      	b.n	8009b82 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	689a      	ldr	r2, [r3, #8]
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	4013      	ands	r3, r2
 8009b6c:	68ba      	ldr	r2, [r7, #8]
 8009b6e:	429a      	cmp	r2, r3
 8009b70:	bf0c      	ite	eq
 8009b72:	2301      	moveq	r3, #1
 8009b74:	2300      	movne	r3, #0
 8009b76:	b2db      	uxtb	r3, r3
 8009b78:	461a      	mov	r2, r3
 8009b7a:	79fb      	ldrb	r3, [r7, #7]
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d1a3      	bne.n	8009ac8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8009b80:	2300      	movs	r3, #0
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3710      	adds	r7, #16
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}

08009b8a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009b8a:	b580      	push	{r7, lr}
 8009b8c:	b086      	sub	sp, #24
 8009b8e:	af02      	add	r7, sp, #8
 8009b90:	60f8      	str	r0, [r7, #12]
 8009b92:	60b9      	str	r1, [r7, #8]
 8009b94:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	685b      	ldr	r3, [r3, #4]
 8009b9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009b9e:	d111      	bne.n	8009bc4 <SPI_EndRxTransaction+0x3a>
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	689b      	ldr	r3, [r3, #8]
 8009ba4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ba8:	d004      	beq.n	8009bb4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	689b      	ldr	r3, [r3, #8]
 8009bae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009bb2:	d107      	bne.n	8009bc4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009bc2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	685b      	ldr	r3, [r3, #4]
 8009bc8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009bcc:	d12a      	bne.n	8009c24 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	689b      	ldr	r3, [r3, #8]
 8009bd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009bd6:	d012      	beq.n	8009bfe <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	9300      	str	r3, [sp, #0]
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	2200      	movs	r2, #0
 8009be0:	2180      	movs	r1, #128	; 0x80
 8009be2:	68f8      	ldr	r0, [r7, #12]
 8009be4:	f7ff ff67 	bl	8009ab6 <SPI_WaitFlagStateUntilTimeout>
 8009be8:	4603      	mov	r3, r0
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d02d      	beq.n	8009c4a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bf2:	f043 0220 	orr.w	r2, r3, #32
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009bfa:	2303      	movs	r3, #3
 8009bfc:	e026      	b.n	8009c4c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	9300      	str	r3, [sp, #0]
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	2200      	movs	r2, #0
 8009c06:	2101      	movs	r1, #1
 8009c08:	68f8      	ldr	r0, [r7, #12]
 8009c0a:	f7ff ff54 	bl	8009ab6 <SPI_WaitFlagStateUntilTimeout>
 8009c0e:	4603      	mov	r3, r0
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d01a      	beq.n	8009c4a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c18:	f043 0220 	orr.w	r2, r3, #32
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009c20:	2303      	movs	r3, #3
 8009c22:	e013      	b.n	8009c4c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	9300      	str	r3, [sp, #0]
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	2101      	movs	r1, #1
 8009c2e:	68f8      	ldr	r0, [r7, #12]
 8009c30:	f7ff ff41 	bl	8009ab6 <SPI_WaitFlagStateUntilTimeout>
 8009c34:	4603      	mov	r3, r0
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d007      	beq.n	8009c4a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c3e:	f043 0220 	orr.w	r2, r3, #32
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009c46:	2303      	movs	r3, #3
 8009c48:	e000      	b.n	8009c4c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009c4a:	2300      	movs	r3, #0
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	3710      	adds	r7, #16
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bd80      	pop	{r7, pc}

08009c54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b088      	sub	sp, #32
 8009c58:	af02      	add	r7, sp, #8
 8009c5a:	60f8      	str	r0, [r7, #12]
 8009c5c:	60b9      	str	r1, [r7, #8]
 8009c5e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009c60:	4b1b      	ldr	r3, [pc, #108]	; (8009cd0 <SPI_EndRxTxTransaction+0x7c>)
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	4a1b      	ldr	r2, [pc, #108]	; (8009cd4 <SPI_EndRxTxTransaction+0x80>)
 8009c66:	fba2 2303 	umull	r2, r3, r2, r3
 8009c6a:	0d5b      	lsrs	r3, r3, #21
 8009c6c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009c70:	fb02 f303 	mul.w	r3, r2, r3
 8009c74:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009c7e:	d112      	bne.n	8009ca6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	9300      	str	r3, [sp, #0]
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	2200      	movs	r2, #0
 8009c88:	2180      	movs	r1, #128	; 0x80
 8009c8a:	68f8      	ldr	r0, [r7, #12]
 8009c8c:	f7ff ff13 	bl	8009ab6 <SPI_WaitFlagStateUntilTimeout>
 8009c90:	4603      	mov	r3, r0
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d016      	beq.n	8009cc4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c9a:	f043 0220 	orr.w	r2, r3, #32
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009ca2:	2303      	movs	r3, #3
 8009ca4:	e00f      	b.n	8009cc6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d00a      	beq.n	8009cc2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	3b01      	subs	r3, #1
 8009cb0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	689b      	ldr	r3, [r3, #8]
 8009cb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cbc:	2b80      	cmp	r3, #128	; 0x80
 8009cbe:	d0f2      	beq.n	8009ca6 <SPI_EndRxTxTransaction+0x52>
 8009cc0:	e000      	b.n	8009cc4 <SPI_EndRxTxTransaction+0x70>
        break;
 8009cc2:	bf00      	nop
  }

  return HAL_OK;
 8009cc4:	2300      	movs	r3, #0
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	3718      	adds	r7, #24
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}
 8009cce:	bf00      	nop
 8009cd0:	20000034 	.word	0x20000034
 8009cd4:	165e9f81 	.word	0x165e9f81

08009cd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b082      	sub	sp, #8
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d101      	bne.n	8009cea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	e01d      	b.n	8009d26 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009cf0:	b2db      	uxtb	r3, r3
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d106      	bne.n	8009d04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f7fc fe12 	bl	8006928 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2202      	movs	r2, #2
 8009d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681a      	ldr	r2, [r3, #0]
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	3304      	adds	r3, #4
 8009d14:	4619      	mov	r1, r3
 8009d16:	4610      	mov	r0, r2
 8009d18:	f000 fb56 	bl	800a3c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2201      	movs	r2, #1
 8009d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009d24:	2300      	movs	r3, #0
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3708      	adds	r7, #8
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}

08009d2e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009d2e:	b480      	push	{r7}
 8009d30:	b085      	sub	sp, #20
 8009d32:	af00      	add	r7, sp, #0
 8009d34:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	68da      	ldr	r2, [r3, #12]
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f042 0201 	orr.w	r2, r2, #1
 8009d44:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	f003 0307 	and.w	r3, r3, #7
 8009d50:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2b06      	cmp	r3, #6
 8009d56:	d007      	beq.n	8009d68 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	681a      	ldr	r2, [r3, #0]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f042 0201 	orr.w	r2, r2, #1
 8009d66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009d68:	2300      	movs	r3, #0
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3714      	adds	r7, #20
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr

08009d76 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009d76:	b580      	push	{r7, lr}
 8009d78:	b082      	sub	sp, #8
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d101      	bne.n	8009d88 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009d84:	2301      	movs	r3, #1
 8009d86:	e01d      	b.n	8009dc4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d8e:	b2db      	uxtb	r3, r3
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d106      	bne.n	8009da2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2200      	movs	r2, #0
 8009d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f7fc fd0f 	bl	80067c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2202      	movs	r2, #2
 8009da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681a      	ldr	r2, [r3, #0]
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	3304      	adds	r3, #4
 8009db2:	4619      	mov	r1, r3
 8009db4:	4610      	mov	r0, r2
 8009db6:	f000 fb07 	bl	800a3c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2201      	movs	r2, #1
 8009dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009dc2:	2300      	movs	r3, #0
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3708      	adds	r7, #8
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}

08009dcc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b084      	sub	sp, #16
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
 8009dd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	2201      	movs	r2, #1
 8009ddc:	6839      	ldr	r1, [r7, #0]
 8009dde:	4618      	mov	r0, r3
 8009de0:	f000 fd42 	bl	800a868 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4a15      	ldr	r2, [pc, #84]	; (8009e40 <HAL_TIM_PWM_Start+0x74>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d004      	beq.n	8009df8 <HAL_TIM_PWM_Start+0x2c>
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a14      	ldr	r2, [pc, #80]	; (8009e44 <HAL_TIM_PWM_Start+0x78>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d101      	bne.n	8009dfc <HAL_TIM_PWM_Start+0x30>
 8009df8:	2301      	movs	r3, #1
 8009dfa:	e000      	b.n	8009dfe <HAL_TIM_PWM_Start+0x32>
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d007      	beq.n	8009e12 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009e10:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	689b      	ldr	r3, [r3, #8]
 8009e18:	f003 0307 	and.w	r3, r3, #7
 8009e1c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2b06      	cmp	r3, #6
 8009e22:	d007      	beq.n	8009e34 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f042 0201 	orr.w	r2, r2, #1
 8009e32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009e34:	2300      	movs	r3, #0
}
 8009e36:	4618      	mov	r0, r3
 8009e38:	3710      	adds	r7, #16
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	bd80      	pop	{r7, pc}
 8009e3e:	bf00      	nop
 8009e40:	40010000 	.word	0x40010000
 8009e44:	40010400 	.word	0x40010400

08009e48 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b086      	sub	sp, #24
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d101      	bne.n	8009e5c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	e083      	b.n	8009f64 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d106      	bne.n	8009e76 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f7fc fcdd 	bl	8006830 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2202      	movs	r2, #2
 8009e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	689b      	ldr	r3, [r3, #8]
 8009e84:	687a      	ldr	r2, [r7, #4]
 8009e86:	6812      	ldr	r2, [r2, #0]
 8009e88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009e8c:	f023 0307 	bic.w	r3, r3, #7
 8009e90:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681a      	ldr	r2, [r3, #0]
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	3304      	adds	r3, #4
 8009e9a:	4619      	mov	r1, r3
 8009e9c:	4610      	mov	r0, r2
 8009e9e:	f000 fa93 	bl	800a3c8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	689b      	ldr	r3, [r3, #8]
 8009ea8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	699b      	ldr	r3, [r3, #24]
 8009eb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	6a1b      	ldr	r3, [r3, #32]
 8009eb8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	697a      	ldr	r2, [r7, #20]
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009eca:	f023 0303 	bic.w	r3, r3, #3
 8009ece:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	689a      	ldr	r2, [r3, #8]
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	699b      	ldr	r3, [r3, #24]
 8009ed8:	021b      	lsls	r3, r3, #8
 8009eda:	4313      	orrs	r3, r2
 8009edc:	693a      	ldr	r2, [r7, #16]
 8009ede:	4313      	orrs	r3, r2
 8009ee0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009ee2:	693b      	ldr	r3, [r7, #16]
 8009ee4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009ee8:	f023 030c 	bic.w	r3, r3, #12
 8009eec:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009eee:	693b      	ldr	r3, [r7, #16]
 8009ef0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009ef4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009ef8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	68da      	ldr	r2, [r3, #12]
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	69db      	ldr	r3, [r3, #28]
 8009f02:	021b      	lsls	r3, r3, #8
 8009f04:	4313      	orrs	r3, r2
 8009f06:	693a      	ldr	r2, [r7, #16]
 8009f08:	4313      	orrs	r3, r2
 8009f0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	691b      	ldr	r3, [r3, #16]
 8009f10:	011a      	lsls	r2, r3, #4
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	6a1b      	ldr	r3, [r3, #32]
 8009f16:	031b      	lsls	r3, r3, #12
 8009f18:	4313      	orrs	r3, r2
 8009f1a:	693a      	ldr	r2, [r7, #16]
 8009f1c:	4313      	orrs	r3, r2
 8009f1e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009f26:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009f2e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	685a      	ldr	r2, [r3, #4]
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	695b      	ldr	r3, [r3, #20]
 8009f38:	011b      	lsls	r3, r3, #4
 8009f3a:	4313      	orrs	r3, r2
 8009f3c:	68fa      	ldr	r2, [r7, #12]
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	697a      	ldr	r2, [r7, #20]
 8009f48:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	693a      	ldr	r2, [r7, #16]
 8009f50:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	68fa      	ldr	r2, [r7, #12]
 8009f58:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2201      	movs	r2, #1
 8009f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009f62:	2300      	movs	r3, #0
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3718      	adds	r7, #24
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b082      	sub	sp, #8
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d002      	beq.n	8009f82 <HAL_TIM_Encoder_Start+0x16>
 8009f7c:	2b04      	cmp	r3, #4
 8009f7e:	d008      	beq.n	8009f92 <HAL_TIM_Encoder_Start+0x26>
 8009f80:	e00f      	b.n	8009fa2 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	2201      	movs	r2, #1
 8009f88:	2100      	movs	r1, #0
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f000 fc6c 	bl	800a868 <TIM_CCxChannelCmd>
      break;
 8009f90:	e016      	b.n	8009fc0 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	2201      	movs	r2, #1
 8009f98:	2104      	movs	r1, #4
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f000 fc64 	bl	800a868 <TIM_CCxChannelCmd>
      break;
 8009fa0:	e00e      	b.n	8009fc0 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	2201      	movs	r2, #1
 8009fa8:	2100      	movs	r1, #0
 8009faa:	4618      	mov	r0, r3
 8009fac:	f000 fc5c 	bl	800a868 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	2201      	movs	r2, #1
 8009fb6:	2104      	movs	r1, #4
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f000 fc55 	bl	800a868 <TIM_CCxChannelCmd>
      break;
 8009fbe:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f042 0201 	orr.w	r2, r2, #1
 8009fce:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009fd0:	2300      	movs	r3, #0
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3708      	adds	r7, #8
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}

08009fda <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009fda:	b580      	push	{r7, lr}
 8009fdc:	b082      	sub	sp, #8
 8009fde:	af00      	add	r7, sp, #0
 8009fe0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	691b      	ldr	r3, [r3, #16]
 8009fe8:	f003 0302 	and.w	r3, r3, #2
 8009fec:	2b02      	cmp	r3, #2
 8009fee:	d122      	bne.n	800a036 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	68db      	ldr	r3, [r3, #12]
 8009ff6:	f003 0302 	and.w	r3, r3, #2
 8009ffa:	2b02      	cmp	r3, #2
 8009ffc:	d11b      	bne.n	800a036 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f06f 0202 	mvn.w	r2, #2
 800a006:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2201      	movs	r2, #1
 800a00c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	699b      	ldr	r3, [r3, #24]
 800a014:	f003 0303 	and.w	r3, r3, #3
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d003      	beq.n	800a024 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f000 f9b5 	bl	800a38c <HAL_TIM_IC_CaptureCallback>
 800a022:	e005      	b.n	800a030 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f000 f9a7 	bl	800a378 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 f9b8 	bl	800a3a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2200      	movs	r2, #0
 800a034:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	691b      	ldr	r3, [r3, #16]
 800a03c:	f003 0304 	and.w	r3, r3, #4
 800a040:	2b04      	cmp	r3, #4
 800a042:	d122      	bne.n	800a08a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	68db      	ldr	r3, [r3, #12]
 800a04a:	f003 0304 	and.w	r3, r3, #4
 800a04e:	2b04      	cmp	r3, #4
 800a050:	d11b      	bne.n	800a08a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f06f 0204 	mvn.w	r2, #4
 800a05a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2202      	movs	r2, #2
 800a060:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	699b      	ldr	r3, [r3, #24]
 800a068:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d003      	beq.n	800a078 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f000 f98b 	bl	800a38c <HAL_TIM_IC_CaptureCallback>
 800a076:	e005      	b.n	800a084 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f000 f97d 	bl	800a378 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f000 f98e 	bl	800a3a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2200      	movs	r2, #0
 800a088:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	691b      	ldr	r3, [r3, #16]
 800a090:	f003 0308 	and.w	r3, r3, #8
 800a094:	2b08      	cmp	r3, #8
 800a096:	d122      	bne.n	800a0de <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	68db      	ldr	r3, [r3, #12]
 800a09e:	f003 0308 	and.w	r3, r3, #8
 800a0a2:	2b08      	cmp	r3, #8
 800a0a4:	d11b      	bne.n	800a0de <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f06f 0208 	mvn.w	r2, #8
 800a0ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2204      	movs	r2, #4
 800a0b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	69db      	ldr	r3, [r3, #28]
 800a0bc:	f003 0303 	and.w	r3, r3, #3
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d003      	beq.n	800a0cc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f000 f961 	bl	800a38c <HAL_TIM_IC_CaptureCallback>
 800a0ca:	e005      	b.n	800a0d8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0cc:	6878      	ldr	r0, [r7, #4]
 800a0ce:	f000 f953 	bl	800a378 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f000 f964 	bl	800a3a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	691b      	ldr	r3, [r3, #16]
 800a0e4:	f003 0310 	and.w	r3, r3, #16
 800a0e8:	2b10      	cmp	r3, #16
 800a0ea:	d122      	bne.n	800a132 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	68db      	ldr	r3, [r3, #12]
 800a0f2:	f003 0310 	and.w	r3, r3, #16
 800a0f6:	2b10      	cmp	r3, #16
 800a0f8:	d11b      	bne.n	800a132 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f06f 0210 	mvn.w	r2, #16
 800a102:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2208      	movs	r2, #8
 800a108:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	69db      	ldr	r3, [r3, #28]
 800a110:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a114:	2b00      	cmp	r3, #0
 800a116:	d003      	beq.n	800a120 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f000 f937 	bl	800a38c <HAL_TIM_IC_CaptureCallback>
 800a11e:	e005      	b.n	800a12c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a120:	6878      	ldr	r0, [r7, #4]
 800a122:	f000 f929 	bl	800a378 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	f000 f93a 	bl	800a3a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2200      	movs	r2, #0
 800a130:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	691b      	ldr	r3, [r3, #16]
 800a138:	f003 0301 	and.w	r3, r3, #1
 800a13c:	2b01      	cmp	r3, #1
 800a13e:	d10e      	bne.n	800a15e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	68db      	ldr	r3, [r3, #12]
 800a146:	f003 0301 	and.w	r3, r3, #1
 800a14a:	2b01      	cmp	r3, #1
 800a14c:	d107      	bne.n	800a15e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f06f 0201 	mvn.w	r2, #1
 800a156:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f7f9 fe09 	bl	8003d70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	691b      	ldr	r3, [r3, #16]
 800a164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a168:	2b80      	cmp	r3, #128	; 0x80
 800a16a:	d10e      	bne.n	800a18a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	68db      	ldr	r3, [r3, #12]
 800a172:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a176:	2b80      	cmp	r3, #128	; 0x80
 800a178:	d107      	bne.n	800a18a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a182:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	f000 fc6d 	bl	800aa64 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	691b      	ldr	r3, [r3, #16]
 800a190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a194:	2b40      	cmp	r3, #64	; 0x40
 800a196:	d10e      	bne.n	800a1b6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	68db      	ldr	r3, [r3, #12]
 800a19e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1a2:	2b40      	cmp	r3, #64	; 0x40
 800a1a4:	d107      	bne.n	800a1b6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a1ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f000 f8ff 	bl	800a3b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	691b      	ldr	r3, [r3, #16]
 800a1bc:	f003 0320 	and.w	r3, r3, #32
 800a1c0:	2b20      	cmp	r3, #32
 800a1c2:	d10e      	bne.n	800a1e2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	68db      	ldr	r3, [r3, #12]
 800a1ca:	f003 0320 	and.w	r3, r3, #32
 800a1ce:	2b20      	cmp	r3, #32
 800a1d0:	d107      	bne.n	800a1e2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f06f 0220 	mvn.w	r2, #32
 800a1da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f000 fc37 	bl	800aa50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a1e2:	bf00      	nop
 800a1e4:	3708      	adds	r7, #8
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}
	...

0800a1ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b084      	sub	sp, #16
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	60f8      	str	r0, [r7, #12]
 800a1f4:	60b9      	str	r1, [r7, #8]
 800a1f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a1fe:	2b01      	cmp	r3, #1
 800a200:	d101      	bne.n	800a206 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a202:	2302      	movs	r3, #2
 800a204:	e0b4      	b.n	800a370 <HAL_TIM_PWM_ConfigChannel+0x184>
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2201      	movs	r2, #1
 800a20a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2202      	movs	r2, #2
 800a212:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2b0c      	cmp	r3, #12
 800a21a:	f200 809f 	bhi.w	800a35c <HAL_TIM_PWM_ConfigChannel+0x170>
 800a21e:	a201      	add	r2, pc, #4	; (adr r2, 800a224 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800a220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a224:	0800a259 	.word	0x0800a259
 800a228:	0800a35d 	.word	0x0800a35d
 800a22c:	0800a35d 	.word	0x0800a35d
 800a230:	0800a35d 	.word	0x0800a35d
 800a234:	0800a299 	.word	0x0800a299
 800a238:	0800a35d 	.word	0x0800a35d
 800a23c:	0800a35d 	.word	0x0800a35d
 800a240:	0800a35d 	.word	0x0800a35d
 800a244:	0800a2db 	.word	0x0800a2db
 800a248:	0800a35d 	.word	0x0800a35d
 800a24c:	0800a35d 	.word	0x0800a35d
 800a250:	0800a35d 	.word	0x0800a35d
 800a254:	0800a31b 	.word	0x0800a31b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	68b9      	ldr	r1, [r7, #8]
 800a25e:	4618      	mov	r0, r3
 800a260:	f000 f952 	bl	800a508 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	699a      	ldr	r2, [r3, #24]
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f042 0208 	orr.w	r2, r2, #8
 800a272:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	699a      	ldr	r2, [r3, #24]
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f022 0204 	bic.w	r2, r2, #4
 800a282:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	6999      	ldr	r1, [r3, #24]
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	691a      	ldr	r2, [r3, #16]
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	430a      	orrs	r2, r1
 800a294:	619a      	str	r2, [r3, #24]
      break;
 800a296:	e062      	b.n	800a35e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	68b9      	ldr	r1, [r7, #8]
 800a29e:	4618      	mov	r0, r3
 800a2a0:	f000 f9a2 	bl	800a5e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	699a      	ldr	r2, [r3, #24]
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a2b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	699a      	ldr	r2, [r3, #24]
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a2c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	6999      	ldr	r1, [r3, #24]
 800a2ca:	68bb      	ldr	r3, [r7, #8]
 800a2cc:	691b      	ldr	r3, [r3, #16]
 800a2ce:	021a      	lsls	r2, r3, #8
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	430a      	orrs	r2, r1
 800a2d6:	619a      	str	r2, [r3, #24]
      break;
 800a2d8:	e041      	b.n	800a35e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	68b9      	ldr	r1, [r7, #8]
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	f000 f9f7 	bl	800a6d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	69da      	ldr	r2, [r3, #28]
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f042 0208 	orr.w	r2, r2, #8
 800a2f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	69da      	ldr	r2, [r3, #28]
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f022 0204 	bic.w	r2, r2, #4
 800a304:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	69d9      	ldr	r1, [r3, #28]
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	691a      	ldr	r2, [r3, #16]
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	430a      	orrs	r2, r1
 800a316:	61da      	str	r2, [r3, #28]
      break;
 800a318:	e021      	b.n	800a35e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	68b9      	ldr	r1, [r7, #8]
 800a320:	4618      	mov	r0, r3
 800a322:	f000 fa4b 	bl	800a7bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	69da      	ldr	r2, [r3, #28]
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a334:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	69da      	ldr	r2, [r3, #28]
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a344:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	69d9      	ldr	r1, [r3, #28]
 800a34c:	68bb      	ldr	r3, [r7, #8]
 800a34e:	691b      	ldr	r3, [r3, #16]
 800a350:	021a      	lsls	r2, r3, #8
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	430a      	orrs	r2, r1
 800a358:	61da      	str	r2, [r3, #28]
      break;
 800a35a:	e000      	b.n	800a35e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800a35c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2201      	movs	r2, #1
 800a362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	2200      	movs	r2, #0
 800a36a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a36e:	2300      	movs	r3, #0
}
 800a370:	4618      	mov	r0, r3
 800a372:	3710      	adds	r7, #16
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}

0800a378 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a378:	b480      	push	{r7}
 800a37a:	b083      	sub	sp, #12
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a380:	bf00      	nop
 800a382:	370c      	adds	r7, #12
 800a384:	46bd      	mov	sp, r7
 800a386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38a:	4770      	bx	lr

0800a38c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a38c:	b480      	push	{r7}
 800a38e:	b083      	sub	sp, #12
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a394:	bf00      	nop
 800a396:	370c      	adds	r7, #12
 800a398:	46bd      	mov	sp, r7
 800a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39e:	4770      	bx	lr

0800a3a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b083      	sub	sp, #12
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a3a8:	bf00      	nop
 800a3aa:	370c      	adds	r7, #12
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b2:	4770      	bx	lr

0800a3b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b083      	sub	sp, #12
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a3bc:	bf00      	nop
 800a3be:	370c      	adds	r7, #12
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c6:	4770      	bx	lr

0800a3c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b085      	sub	sp, #20
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	4a40      	ldr	r2, [pc, #256]	; (800a4dc <TIM_Base_SetConfig+0x114>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d013      	beq.n	800a408 <TIM_Base_SetConfig+0x40>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3e6:	d00f      	beq.n	800a408 <TIM_Base_SetConfig+0x40>
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	4a3d      	ldr	r2, [pc, #244]	; (800a4e0 <TIM_Base_SetConfig+0x118>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d00b      	beq.n	800a408 <TIM_Base_SetConfig+0x40>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	4a3c      	ldr	r2, [pc, #240]	; (800a4e4 <TIM_Base_SetConfig+0x11c>)
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d007      	beq.n	800a408 <TIM_Base_SetConfig+0x40>
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	4a3b      	ldr	r2, [pc, #236]	; (800a4e8 <TIM_Base_SetConfig+0x120>)
 800a3fc:	4293      	cmp	r3, r2
 800a3fe:	d003      	beq.n	800a408 <TIM_Base_SetConfig+0x40>
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	4a3a      	ldr	r2, [pc, #232]	; (800a4ec <TIM_Base_SetConfig+0x124>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d108      	bne.n	800a41a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a40e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	685b      	ldr	r3, [r3, #4]
 800a414:	68fa      	ldr	r2, [r7, #12]
 800a416:	4313      	orrs	r3, r2
 800a418:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	4a2f      	ldr	r2, [pc, #188]	; (800a4dc <TIM_Base_SetConfig+0x114>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d02b      	beq.n	800a47a <TIM_Base_SetConfig+0xb2>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a428:	d027      	beq.n	800a47a <TIM_Base_SetConfig+0xb2>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	4a2c      	ldr	r2, [pc, #176]	; (800a4e0 <TIM_Base_SetConfig+0x118>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d023      	beq.n	800a47a <TIM_Base_SetConfig+0xb2>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	4a2b      	ldr	r2, [pc, #172]	; (800a4e4 <TIM_Base_SetConfig+0x11c>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d01f      	beq.n	800a47a <TIM_Base_SetConfig+0xb2>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	4a2a      	ldr	r2, [pc, #168]	; (800a4e8 <TIM_Base_SetConfig+0x120>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d01b      	beq.n	800a47a <TIM_Base_SetConfig+0xb2>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	4a29      	ldr	r2, [pc, #164]	; (800a4ec <TIM_Base_SetConfig+0x124>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d017      	beq.n	800a47a <TIM_Base_SetConfig+0xb2>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	4a28      	ldr	r2, [pc, #160]	; (800a4f0 <TIM_Base_SetConfig+0x128>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d013      	beq.n	800a47a <TIM_Base_SetConfig+0xb2>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	4a27      	ldr	r2, [pc, #156]	; (800a4f4 <TIM_Base_SetConfig+0x12c>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d00f      	beq.n	800a47a <TIM_Base_SetConfig+0xb2>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	4a26      	ldr	r2, [pc, #152]	; (800a4f8 <TIM_Base_SetConfig+0x130>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d00b      	beq.n	800a47a <TIM_Base_SetConfig+0xb2>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	4a25      	ldr	r2, [pc, #148]	; (800a4fc <TIM_Base_SetConfig+0x134>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d007      	beq.n	800a47a <TIM_Base_SetConfig+0xb2>
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	4a24      	ldr	r2, [pc, #144]	; (800a500 <TIM_Base_SetConfig+0x138>)
 800a46e:	4293      	cmp	r3, r2
 800a470:	d003      	beq.n	800a47a <TIM_Base_SetConfig+0xb2>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	4a23      	ldr	r2, [pc, #140]	; (800a504 <TIM_Base_SetConfig+0x13c>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d108      	bne.n	800a48c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a480:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	68db      	ldr	r3, [r3, #12]
 800a486:	68fa      	ldr	r2, [r7, #12]
 800a488:	4313      	orrs	r3, r2
 800a48a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	695b      	ldr	r3, [r3, #20]
 800a496:	4313      	orrs	r3, r2
 800a498:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	68fa      	ldr	r2, [r7, #12]
 800a49e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	689a      	ldr	r2, [r3, #8]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	681a      	ldr	r2, [r3, #0]
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	4a0a      	ldr	r2, [pc, #40]	; (800a4dc <TIM_Base_SetConfig+0x114>)
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	d003      	beq.n	800a4c0 <TIM_Base_SetConfig+0xf8>
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	4a0c      	ldr	r2, [pc, #48]	; (800a4ec <TIM_Base_SetConfig+0x124>)
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d103      	bne.n	800a4c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	691a      	ldr	r2, [r3, #16]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	615a      	str	r2, [r3, #20]
}
 800a4ce:	bf00      	nop
 800a4d0:	3714      	adds	r7, #20
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d8:	4770      	bx	lr
 800a4da:	bf00      	nop
 800a4dc:	40010000 	.word	0x40010000
 800a4e0:	40000400 	.word	0x40000400
 800a4e4:	40000800 	.word	0x40000800
 800a4e8:	40000c00 	.word	0x40000c00
 800a4ec:	40010400 	.word	0x40010400
 800a4f0:	40014000 	.word	0x40014000
 800a4f4:	40014400 	.word	0x40014400
 800a4f8:	40014800 	.word	0x40014800
 800a4fc:	40001800 	.word	0x40001800
 800a500:	40001c00 	.word	0x40001c00
 800a504:	40002000 	.word	0x40002000

0800a508 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a508:	b480      	push	{r7}
 800a50a:	b087      	sub	sp, #28
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
 800a510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6a1b      	ldr	r3, [r3, #32]
 800a516:	f023 0201 	bic.w	r2, r3, #1
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6a1b      	ldr	r3, [r3, #32]
 800a522:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	685b      	ldr	r3, [r3, #4]
 800a528:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	699b      	ldr	r3, [r3, #24]
 800a52e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a536:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	f023 0303 	bic.w	r3, r3, #3
 800a53e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	68fa      	ldr	r2, [r7, #12]
 800a546:	4313      	orrs	r3, r2
 800a548:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a54a:	697b      	ldr	r3, [r7, #20]
 800a54c:	f023 0302 	bic.w	r3, r3, #2
 800a550:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	689b      	ldr	r3, [r3, #8]
 800a556:	697a      	ldr	r2, [r7, #20]
 800a558:	4313      	orrs	r3, r2
 800a55a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	4a20      	ldr	r2, [pc, #128]	; (800a5e0 <TIM_OC1_SetConfig+0xd8>)
 800a560:	4293      	cmp	r3, r2
 800a562:	d003      	beq.n	800a56c <TIM_OC1_SetConfig+0x64>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4a1f      	ldr	r2, [pc, #124]	; (800a5e4 <TIM_OC1_SetConfig+0xdc>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d10c      	bne.n	800a586 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a56c:	697b      	ldr	r3, [r7, #20]
 800a56e:	f023 0308 	bic.w	r3, r3, #8
 800a572:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	68db      	ldr	r3, [r3, #12]
 800a578:	697a      	ldr	r2, [r7, #20]
 800a57a:	4313      	orrs	r3, r2
 800a57c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	f023 0304 	bic.w	r3, r3, #4
 800a584:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	4a15      	ldr	r2, [pc, #84]	; (800a5e0 <TIM_OC1_SetConfig+0xd8>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d003      	beq.n	800a596 <TIM_OC1_SetConfig+0x8e>
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	4a14      	ldr	r2, [pc, #80]	; (800a5e4 <TIM_OC1_SetConfig+0xdc>)
 800a592:	4293      	cmp	r3, r2
 800a594:	d111      	bne.n	800a5ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a59c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a5a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	695b      	ldr	r3, [r3, #20]
 800a5aa:	693a      	ldr	r2, [r7, #16]
 800a5ac:	4313      	orrs	r3, r2
 800a5ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	699b      	ldr	r3, [r3, #24]
 800a5b4:	693a      	ldr	r2, [r7, #16]
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	693a      	ldr	r2, [r7, #16]
 800a5be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	68fa      	ldr	r2, [r7, #12]
 800a5c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	685a      	ldr	r2, [r3, #4]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	697a      	ldr	r2, [r7, #20]
 800a5d2:	621a      	str	r2, [r3, #32]
}
 800a5d4:	bf00      	nop
 800a5d6:	371c      	adds	r7, #28
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5de:	4770      	bx	lr
 800a5e0:	40010000 	.word	0x40010000
 800a5e4:	40010400 	.word	0x40010400

0800a5e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b087      	sub	sp, #28
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
 800a5f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6a1b      	ldr	r3, [r3, #32]
 800a5f6:	f023 0210 	bic.w	r2, r3, #16
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6a1b      	ldr	r3, [r3, #32]
 800a602:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	685b      	ldr	r3, [r3, #4]
 800a608:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	699b      	ldr	r3, [r3, #24]
 800a60e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a616:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a61e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	021b      	lsls	r3, r3, #8
 800a626:	68fa      	ldr	r2, [r7, #12]
 800a628:	4313      	orrs	r3, r2
 800a62a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a62c:	697b      	ldr	r3, [r7, #20]
 800a62e:	f023 0320 	bic.w	r3, r3, #32
 800a632:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	689b      	ldr	r3, [r3, #8]
 800a638:	011b      	lsls	r3, r3, #4
 800a63a:	697a      	ldr	r2, [r7, #20]
 800a63c:	4313      	orrs	r3, r2
 800a63e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	4a22      	ldr	r2, [pc, #136]	; (800a6cc <TIM_OC2_SetConfig+0xe4>)
 800a644:	4293      	cmp	r3, r2
 800a646:	d003      	beq.n	800a650 <TIM_OC2_SetConfig+0x68>
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	4a21      	ldr	r2, [pc, #132]	; (800a6d0 <TIM_OC2_SetConfig+0xe8>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d10d      	bne.n	800a66c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a650:	697b      	ldr	r3, [r7, #20]
 800a652:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a656:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	68db      	ldr	r3, [r3, #12]
 800a65c:	011b      	lsls	r3, r3, #4
 800a65e:	697a      	ldr	r2, [r7, #20]
 800a660:	4313      	orrs	r3, r2
 800a662:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a664:	697b      	ldr	r3, [r7, #20]
 800a666:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a66a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	4a17      	ldr	r2, [pc, #92]	; (800a6cc <TIM_OC2_SetConfig+0xe4>)
 800a670:	4293      	cmp	r3, r2
 800a672:	d003      	beq.n	800a67c <TIM_OC2_SetConfig+0x94>
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	4a16      	ldr	r2, [pc, #88]	; (800a6d0 <TIM_OC2_SetConfig+0xe8>)
 800a678:	4293      	cmp	r3, r2
 800a67a:	d113      	bne.n	800a6a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a67c:	693b      	ldr	r3, [r7, #16]
 800a67e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a682:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a684:	693b      	ldr	r3, [r7, #16]
 800a686:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a68a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	695b      	ldr	r3, [r3, #20]
 800a690:	009b      	lsls	r3, r3, #2
 800a692:	693a      	ldr	r2, [r7, #16]
 800a694:	4313      	orrs	r3, r2
 800a696:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	699b      	ldr	r3, [r3, #24]
 800a69c:	009b      	lsls	r3, r3, #2
 800a69e:	693a      	ldr	r2, [r7, #16]
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	693a      	ldr	r2, [r7, #16]
 800a6a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	68fa      	ldr	r2, [r7, #12]
 800a6ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	685a      	ldr	r2, [r3, #4]
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	697a      	ldr	r2, [r7, #20]
 800a6bc:	621a      	str	r2, [r3, #32]
}
 800a6be:	bf00      	nop
 800a6c0:	371c      	adds	r7, #28
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c8:	4770      	bx	lr
 800a6ca:	bf00      	nop
 800a6cc:	40010000 	.word	0x40010000
 800a6d0:	40010400 	.word	0x40010400

0800a6d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	b087      	sub	sp, #28
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
 800a6dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6a1b      	ldr	r3, [r3, #32]
 800a6e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	6a1b      	ldr	r3, [r3, #32]
 800a6ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	685b      	ldr	r3, [r3, #4]
 800a6f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	69db      	ldr	r3, [r3, #28]
 800a6fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	f023 0303 	bic.w	r3, r3, #3
 800a70a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	68fa      	ldr	r2, [r7, #12]
 800a712:	4313      	orrs	r3, r2
 800a714:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a716:	697b      	ldr	r3, [r7, #20]
 800a718:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a71c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	689b      	ldr	r3, [r3, #8]
 800a722:	021b      	lsls	r3, r3, #8
 800a724:	697a      	ldr	r2, [r7, #20]
 800a726:	4313      	orrs	r3, r2
 800a728:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	4a21      	ldr	r2, [pc, #132]	; (800a7b4 <TIM_OC3_SetConfig+0xe0>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d003      	beq.n	800a73a <TIM_OC3_SetConfig+0x66>
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	4a20      	ldr	r2, [pc, #128]	; (800a7b8 <TIM_OC3_SetConfig+0xe4>)
 800a736:	4293      	cmp	r3, r2
 800a738:	d10d      	bne.n	800a756 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a740:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	68db      	ldr	r3, [r3, #12]
 800a746:	021b      	lsls	r3, r3, #8
 800a748:	697a      	ldr	r2, [r7, #20]
 800a74a:	4313      	orrs	r3, r2
 800a74c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a74e:	697b      	ldr	r3, [r7, #20]
 800a750:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a754:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	4a16      	ldr	r2, [pc, #88]	; (800a7b4 <TIM_OC3_SetConfig+0xe0>)
 800a75a:	4293      	cmp	r3, r2
 800a75c:	d003      	beq.n	800a766 <TIM_OC3_SetConfig+0x92>
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	4a15      	ldr	r2, [pc, #84]	; (800a7b8 <TIM_OC3_SetConfig+0xe4>)
 800a762:	4293      	cmp	r3, r2
 800a764:	d113      	bne.n	800a78e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a766:	693b      	ldr	r3, [r7, #16]
 800a768:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a76c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a76e:	693b      	ldr	r3, [r7, #16]
 800a770:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	695b      	ldr	r3, [r3, #20]
 800a77a:	011b      	lsls	r3, r3, #4
 800a77c:	693a      	ldr	r2, [r7, #16]
 800a77e:	4313      	orrs	r3, r2
 800a780:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	699b      	ldr	r3, [r3, #24]
 800a786:	011b      	lsls	r3, r3, #4
 800a788:	693a      	ldr	r2, [r7, #16]
 800a78a:	4313      	orrs	r3, r2
 800a78c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	693a      	ldr	r2, [r7, #16]
 800a792:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	68fa      	ldr	r2, [r7, #12]
 800a798:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	685a      	ldr	r2, [r3, #4]
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	697a      	ldr	r2, [r7, #20]
 800a7a6:	621a      	str	r2, [r3, #32]
}
 800a7a8:	bf00      	nop
 800a7aa:	371c      	adds	r7, #28
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b2:	4770      	bx	lr
 800a7b4:	40010000 	.word	0x40010000
 800a7b8:	40010400 	.word	0x40010400

0800a7bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b087      	sub	sp, #28
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
 800a7c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6a1b      	ldr	r3, [r3, #32]
 800a7ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6a1b      	ldr	r3, [r3, #32]
 800a7d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	685b      	ldr	r3, [r3, #4]
 800a7dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	69db      	ldr	r3, [r3, #28]
 800a7e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a7ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a7f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	021b      	lsls	r3, r3, #8
 800a7fa:	68fa      	ldr	r2, [r7, #12]
 800a7fc:	4313      	orrs	r3, r2
 800a7fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a800:	693b      	ldr	r3, [r7, #16]
 800a802:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a806:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	689b      	ldr	r3, [r3, #8]
 800a80c:	031b      	lsls	r3, r3, #12
 800a80e:	693a      	ldr	r2, [r7, #16]
 800a810:	4313      	orrs	r3, r2
 800a812:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	4a12      	ldr	r2, [pc, #72]	; (800a860 <TIM_OC4_SetConfig+0xa4>)
 800a818:	4293      	cmp	r3, r2
 800a81a:	d003      	beq.n	800a824 <TIM_OC4_SetConfig+0x68>
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	4a11      	ldr	r2, [pc, #68]	; (800a864 <TIM_OC4_SetConfig+0xa8>)
 800a820:	4293      	cmp	r3, r2
 800a822:	d109      	bne.n	800a838 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a82a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	695b      	ldr	r3, [r3, #20]
 800a830:	019b      	lsls	r3, r3, #6
 800a832:	697a      	ldr	r2, [r7, #20]
 800a834:	4313      	orrs	r3, r2
 800a836:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	697a      	ldr	r2, [r7, #20]
 800a83c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	68fa      	ldr	r2, [r7, #12]
 800a842:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	685a      	ldr	r2, [r3, #4]
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	693a      	ldr	r2, [r7, #16]
 800a850:	621a      	str	r2, [r3, #32]
}
 800a852:	bf00      	nop
 800a854:	371c      	adds	r7, #28
 800a856:	46bd      	mov	sp, r7
 800a858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85c:	4770      	bx	lr
 800a85e:	bf00      	nop
 800a860:	40010000 	.word	0x40010000
 800a864:	40010400 	.word	0x40010400

0800a868 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a868:	b480      	push	{r7}
 800a86a:	b087      	sub	sp, #28
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	60f8      	str	r0, [r7, #12]
 800a870:	60b9      	str	r1, [r7, #8]
 800a872:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	f003 031f 	and.w	r3, r3, #31
 800a87a:	2201      	movs	r2, #1
 800a87c:	fa02 f303 	lsl.w	r3, r2, r3
 800a880:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	6a1a      	ldr	r2, [r3, #32]
 800a886:	697b      	ldr	r3, [r7, #20]
 800a888:	43db      	mvns	r3, r3
 800a88a:	401a      	ands	r2, r3
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	6a1a      	ldr	r2, [r3, #32]
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	f003 031f 	and.w	r3, r3, #31
 800a89a:	6879      	ldr	r1, [r7, #4]
 800a89c:	fa01 f303 	lsl.w	r3, r1, r3
 800a8a0:	431a      	orrs	r2, r3
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	621a      	str	r2, [r3, #32]
}
 800a8a6:	bf00      	nop
 800a8a8:	371c      	adds	r7, #28
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b0:	4770      	bx	lr
	...

0800a8b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b085      	sub	sp, #20
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
 800a8bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a8c4:	2b01      	cmp	r3, #1
 800a8c6:	d101      	bne.n	800a8cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a8c8:	2302      	movs	r3, #2
 800a8ca:	e05a      	b.n	800a982 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2201      	movs	r2, #1
 800a8d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2202      	movs	r2, #2
 800a8d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	685b      	ldr	r3, [r3, #4]
 800a8e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	689b      	ldr	r3, [r3, #8]
 800a8ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	68fa      	ldr	r2, [r7, #12]
 800a8fa:	4313      	orrs	r3, r2
 800a8fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	68fa      	ldr	r2, [r7, #12]
 800a904:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	4a21      	ldr	r2, [pc, #132]	; (800a990 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a90c:	4293      	cmp	r3, r2
 800a90e:	d022      	beq.n	800a956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a918:	d01d      	beq.n	800a956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	4a1d      	ldr	r2, [pc, #116]	; (800a994 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a920:	4293      	cmp	r3, r2
 800a922:	d018      	beq.n	800a956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4a1b      	ldr	r2, [pc, #108]	; (800a998 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a92a:	4293      	cmp	r3, r2
 800a92c:	d013      	beq.n	800a956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	4a1a      	ldr	r2, [pc, #104]	; (800a99c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a934:	4293      	cmp	r3, r2
 800a936:	d00e      	beq.n	800a956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	4a18      	ldr	r2, [pc, #96]	; (800a9a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a93e:	4293      	cmp	r3, r2
 800a940:	d009      	beq.n	800a956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	4a17      	ldr	r2, [pc, #92]	; (800a9a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a948:	4293      	cmp	r3, r2
 800a94a:	d004      	beq.n	800a956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4a15      	ldr	r2, [pc, #84]	; (800a9a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a952:	4293      	cmp	r3, r2
 800a954:	d10c      	bne.n	800a970 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a956:	68bb      	ldr	r3, [r7, #8]
 800a958:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a95c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	685b      	ldr	r3, [r3, #4]
 800a962:	68ba      	ldr	r2, [r7, #8]
 800a964:	4313      	orrs	r3, r2
 800a966:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	68ba      	ldr	r2, [r7, #8]
 800a96e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2201      	movs	r2, #1
 800a974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2200      	movs	r2, #0
 800a97c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a980:	2300      	movs	r3, #0
}
 800a982:	4618      	mov	r0, r3
 800a984:	3714      	adds	r7, #20
 800a986:	46bd      	mov	sp, r7
 800a988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98c:	4770      	bx	lr
 800a98e:	bf00      	nop
 800a990:	40010000 	.word	0x40010000
 800a994:	40000400 	.word	0x40000400
 800a998:	40000800 	.word	0x40000800
 800a99c:	40000c00 	.word	0x40000c00
 800a9a0:	40010400 	.word	0x40010400
 800a9a4:	40014000 	.word	0x40014000
 800a9a8:	40001800 	.word	0x40001800

0800a9ac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b085      	sub	sp, #20
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
 800a9b4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a9c0:	2b01      	cmp	r3, #1
 800a9c2:	d101      	bne.n	800a9c8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a9c4:	2302      	movs	r3, #2
 800a9c6:	e03d      	b.n	800aa44 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2201      	movs	r2, #1
 800a9cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	68db      	ldr	r3, [r3, #12]
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	4313      	orrs	r3, r2
 800a9ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	685b      	ldr	r3, [r3, #4]
 800a9f6:	4313      	orrs	r3, r2
 800a9f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	4313      	orrs	r3, r2
 800aa06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	691b      	ldr	r3, [r3, #16]
 800aa12:	4313      	orrs	r3, r2
 800aa14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	695b      	ldr	r3, [r3, #20]
 800aa20:	4313      	orrs	r3, r2
 800aa22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	69db      	ldr	r3, [r3, #28]
 800aa2e:	4313      	orrs	r3, r2
 800aa30:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	68fa      	ldr	r2, [r7, #12]
 800aa38:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa42:	2300      	movs	r3, #0
}
 800aa44:	4618      	mov	r0, r3
 800aa46:	3714      	adds	r7, #20
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4e:	4770      	bx	lr

0800aa50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aa50:	b480      	push	{r7}
 800aa52:	b083      	sub	sp, #12
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aa58:	bf00      	nop
 800aa5a:	370c      	adds	r7, #12
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa62:	4770      	bx	lr

0800aa64 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aa64:	b480      	push	{r7}
 800aa66:	b083      	sub	sp, #12
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aa6c:	bf00      	nop
 800aa6e:	370c      	adds	r7, #12
 800aa70:	46bd      	mov	sp, r7
 800aa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa76:	4770      	bx	lr

0800aa78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b082      	sub	sp, #8
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d101      	bne.n	800aa8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aa86:	2301      	movs	r3, #1
 800aa88:	e03f      	b.n	800ab0a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800aa90:	b2db      	uxtb	r3, r3
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d106      	bne.n	800aaa4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	2200      	movs	r2, #0
 800aa9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aa9e:	6878      	ldr	r0, [r7, #4]
 800aaa0:	f7fb ffec 	bl	8006a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2224      	movs	r2, #36	; 0x24
 800aaa8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	68da      	ldr	r2, [r3, #12]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aaba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f000 f90b 	bl	800acd8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	691a      	ldr	r2, [r3, #16]
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800aad0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	695a      	ldr	r2, [r3, #20]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800aae0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	68da      	ldr	r2, [r3, #12]
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aaf0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2220      	movs	r2, #32
 800aafc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2220      	movs	r2, #32
 800ab04:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800ab08:	2300      	movs	r3, #0
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	3708      	adds	r7, #8
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	bd80      	pop	{r7, pc}

0800ab12 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab12:	b580      	push	{r7, lr}
 800ab14:	b088      	sub	sp, #32
 800ab16:	af02      	add	r7, sp, #8
 800ab18:	60f8      	str	r0, [r7, #12]
 800ab1a:	60b9      	str	r1, [r7, #8]
 800ab1c:	603b      	str	r3, [r7, #0]
 800ab1e:	4613      	mov	r3, r2
 800ab20:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800ab22:	2300      	movs	r3, #0
 800ab24:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ab2c:	b2db      	uxtb	r3, r3
 800ab2e:	2b20      	cmp	r3, #32
 800ab30:	f040 8083 	bne.w	800ac3a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d002      	beq.n	800ab40 <HAL_UART_Transmit+0x2e>
 800ab3a:	88fb      	ldrh	r3, [r7, #6]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d101      	bne.n	800ab44 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800ab40:	2301      	movs	r3, #1
 800ab42:	e07b      	b.n	800ac3c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d101      	bne.n	800ab52 <HAL_UART_Transmit+0x40>
 800ab4e:	2302      	movs	r3, #2
 800ab50:	e074      	b.n	800ac3c <HAL_UART_Transmit+0x12a>
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	2201      	movs	r2, #1
 800ab56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	2221      	movs	r2, #33	; 0x21
 800ab64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800ab68:	f7fc f996 	bl	8006e98 <HAL_GetTick>
 800ab6c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	88fa      	ldrh	r2, [r7, #6]
 800ab72:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	88fa      	ldrh	r2, [r7, #6]
 800ab78:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800ab82:	e042      	b.n	800ac0a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ab88:	b29b      	uxth	r3, r3
 800ab8a:	3b01      	subs	r3, #1
 800ab8c:	b29a      	uxth	r2, r3
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	689b      	ldr	r3, [r3, #8]
 800ab96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab9a:	d122      	bne.n	800abe2 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	9300      	str	r3, [sp, #0]
 800aba0:	697b      	ldr	r3, [r7, #20]
 800aba2:	2200      	movs	r2, #0
 800aba4:	2180      	movs	r1, #128	; 0x80
 800aba6:	68f8      	ldr	r0, [r7, #12]
 800aba8:	f000 f84c 	bl	800ac44 <UART_WaitOnFlagUntilTimeout>
 800abac:	4603      	mov	r3, r0
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d001      	beq.n	800abb6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800abb2:	2303      	movs	r3, #3
 800abb4:	e042      	b.n	800ac3c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800abba:	693b      	ldr	r3, [r7, #16]
 800abbc:	881b      	ldrh	r3, [r3, #0]
 800abbe:	461a      	mov	r2, r3
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800abc8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	691b      	ldr	r3, [r3, #16]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d103      	bne.n	800abda <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	3302      	adds	r3, #2
 800abd6:	60bb      	str	r3, [r7, #8]
 800abd8:	e017      	b.n	800ac0a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	3301      	adds	r3, #1
 800abde:	60bb      	str	r3, [r7, #8]
 800abe0:	e013      	b.n	800ac0a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	9300      	str	r3, [sp, #0]
 800abe6:	697b      	ldr	r3, [r7, #20]
 800abe8:	2200      	movs	r2, #0
 800abea:	2180      	movs	r1, #128	; 0x80
 800abec:	68f8      	ldr	r0, [r7, #12]
 800abee:	f000 f829 	bl	800ac44 <UART_WaitOnFlagUntilTimeout>
 800abf2:	4603      	mov	r3, r0
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d001      	beq.n	800abfc <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800abf8:	2303      	movs	r3, #3
 800abfa:	e01f      	b.n	800ac3c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	1c5a      	adds	r2, r3, #1
 800ac00:	60ba      	str	r2, [r7, #8]
 800ac02:	781a      	ldrb	r2, [r3, #0]
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac0e:	b29b      	uxth	r3, r3
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d1b7      	bne.n	800ab84 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	9300      	str	r3, [sp, #0]
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	2140      	movs	r1, #64	; 0x40
 800ac1e:	68f8      	ldr	r0, [r7, #12]
 800ac20:	f000 f810 	bl	800ac44 <UART_WaitOnFlagUntilTimeout>
 800ac24:	4603      	mov	r3, r0
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d001      	beq.n	800ac2e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800ac2a:	2303      	movs	r3, #3
 800ac2c:	e006      	b.n	800ac3c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	2220      	movs	r2, #32
 800ac32:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800ac36:	2300      	movs	r3, #0
 800ac38:	e000      	b.n	800ac3c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800ac3a:	2302      	movs	r3, #2
  }
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	3718      	adds	r7, #24
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bd80      	pop	{r7, pc}

0800ac44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b084      	sub	sp, #16
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	60f8      	str	r0, [r7, #12]
 800ac4c:	60b9      	str	r1, [r7, #8]
 800ac4e:	603b      	str	r3, [r7, #0]
 800ac50:	4613      	mov	r3, r2
 800ac52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac54:	e02c      	b.n	800acb0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ac56:	69bb      	ldr	r3, [r7, #24]
 800ac58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac5c:	d028      	beq.n	800acb0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800ac5e:	69bb      	ldr	r3, [r7, #24]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d007      	beq.n	800ac74 <UART_WaitOnFlagUntilTimeout+0x30>
 800ac64:	f7fc f918 	bl	8006e98 <HAL_GetTick>
 800ac68:	4602      	mov	r2, r0
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	1ad3      	subs	r3, r2, r3
 800ac6e:	69ba      	ldr	r2, [r7, #24]
 800ac70:	429a      	cmp	r2, r3
 800ac72:	d21d      	bcs.n	800acb0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	68da      	ldr	r2, [r3, #12]
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ac82:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	695a      	ldr	r2, [r3, #20]
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f022 0201 	bic.w	r2, r2, #1
 800ac92:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2220      	movs	r2, #32
 800ac98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	2220      	movs	r2, #32
 800aca0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	2200      	movs	r2, #0
 800aca8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800acac:	2303      	movs	r3, #3
 800acae:	e00f      	b.n	800acd0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	681a      	ldr	r2, [r3, #0]
 800acb6:	68bb      	ldr	r3, [r7, #8]
 800acb8:	4013      	ands	r3, r2
 800acba:	68ba      	ldr	r2, [r7, #8]
 800acbc:	429a      	cmp	r2, r3
 800acbe:	bf0c      	ite	eq
 800acc0:	2301      	moveq	r3, #1
 800acc2:	2300      	movne	r3, #0
 800acc4:	b2db      	uxtb	r3, r3
 800acc6:	461a      	mov	r2, r3
 800acc8:	79fb      	ldrb	r3, [r7, #7]
 800acca:	429a      	cmp	r2, r3
 800accc:	d0c3      	beq.n	800ac56 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800acce:	2300      	movs	r3, #0
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	3710      	adds	r7, #16
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}

0800acd8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800acd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acdc:	b085      	sub	sp, #20
 800acde:	af00      	add	r7, sp, #0
 800ace0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	691b      	ldr	r3, [r3, #16]
 800ace8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	68da      	ldr	r2, [r3, #12]
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	430a      	orrs	r2, r1
 800acf6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	689a      	ldr	r2, [r3, #8]
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	691b      	ldr	r3, [r3, #16]
 800ad00:	431a      	orrs	r2, r3
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	695b      	ldr	r3, [r3, #20]
 800ad06:	431a      	orrs	r2, r3
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	69db      	ldr	r3, [r3, #28]
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	68db      	ldr	r3, [r3, #12]
 800ad16:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800ad1a:	f023 030c 	bic.w	r3, r3, #12
 800ad1e:	687a      	ldr	r2, [r7, #4]
 800ad20:	6812      	ldr	r2, [r2, #0]
 800ad22:	68f9      	ldr	r1, [r7, #12]
 800ad24:	430b      	orrs	r3, r1
 800ad26:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	695b      	ldr	r3, [r3, #20]
 800ad2e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	699a      	ldr	r2, [r3, #24]
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	430a      	orrs	r2, r1
 800ad3c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	69db      	ldr	r3, [r3, #28]
 800ad42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ad46:	f040 818b 	bne.w	800b060 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	4ac1      	ldr	r2, [pc, #772]	; (800b054 <UART_SetConfig+0x37c>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	d005      	beq.n	800ad60 <UART_SetConfig+0x88>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	4abf      	ldr	r2, [pc, #764]	; (800b058 <UART_SetConfig+0x380>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	f040 80bd 	bne.w	800aeda <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ad60:	f7fe fa52 	bl	8009208 <HAL_RCC_GetPCLK2Freq>
 800ad64:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	461d      	mov	r5, r3
 800ad6a:	f04f 0600 	mov.w	r6, #0
 800ad6e:	46a8      	mov	r8, r5
 800ad70:	46b1      	mov	r9, r6
 800ad72:	eb18 0308 	adds.w	r3, r8, r8
 800ad76:	eb49 0409 	adc.w	r4, r9, r9
 800ad7a:	4698      	mov	r8, r3
 800ad7c:	46a1      	mov	r9, r4
 800ad7e:	eb18 0805 	adds.w	r8, r8, r5
 800ad82:	eb49 0906 	adc.w	r9, r9, r6
 800ad86:	f04f 0100 	mov.w	r1, #0
 800ad8a:	f04f 0200 	mov.w	r2, #0
 800ad8e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ad92:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ad96:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ad9a:	4688      	mov	r8, r1
 800ad9c:	4691      	mov	r9, r2
 800ad9e:	eb18 0005 	adds.w	r0, r8, r5
 800ada2:	eb49 0106 	adc.w	r1, r9, r6
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	685b      	ldr	r3, [r3, #4]
 800adaa:	461d      	mov	r5, r3
 800adac:	f04f 0600 	mov.w	r6, #0
 800adb0:	196b      	adds	r3, r5, r5
 800adb2:	eb46 0406 	adc.w	r4, r6, r6
 800adb6:	461a      	mov	r2, r3
 800adb8:	4623      	mov	r3, r4
 800adba:	f7f5 ff65 	bl	8000c88 <__aeabi_uldivmod>
 800adbe:	4603      	mov	r3, r0
 800adc0:	460c      	mov	r4, r1
 800adc2:	461a      	mov	r2, r3
 800adc4:	4ba5      	ldr	r3, [pc, #660]	; (800b05c <UART_SetConfig+0x384>)
 800adc6:	fba3 2302 	umull	r2, r3, r3, r2
 800adca:	095b      	lsrs	r3, r3, #5
 800adcc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	461d      	mov	r5, r3
 800add4:	f04f 0600 	mov.w	r6, #0
 800add8:	46a9      	mov	r9, r5
 800adda:	46b2      	mov	sl, r6
 800addc:	eb19 0309 	adds.w	r3, r9, r9
 800ade0:	eb4a 040a 	adc.w	r4, sl, sl
 800ade4:	4699      	mov	r9, r3
 800ade6:	46a2      	mov	sl, r4
 800ade8:	eb19 0905 	adds.w	r9, r9, r5
 800adec:	eb4a 0a06 	adc.w	sl, sl, r6
 800adf0:	f04f 0100 	mov.w	r1, #0
 800adf4:	f04f 0200 	mov.w	r2, #0
 800adf8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800adfc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ae00:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ae04:	4689      	mov	r9, r1
 800ae06:	4692      	mov	sl, r2
 800ae08:	eb19 0005 	adds.w	r0, r9, r5
 800ae0c:	eb4a 0106 	adc.w	r1, sl, r6
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	461d      	mov	r5, r3
 800ae16:	f04f 0600 	mov.w	r6, #0
 800ae1a:	196b      	adds	r3, r5, r5
 800ae1c:	eb46 0406 	adc.w	r4, r6, r6
 800ae20:	461a      	mov	r2, r3
 800ae22:	4623      	mov	r3, r4
 800ae24:	f7f5 ff30 	bl	8000c88 <__aeabi_uldivmod>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	460c      	mov	r4, r1
 800ae2c:	461a      	mov	r2, r3
 800ae2e:	4b8b      	ldr	r3, [pc, #556]	; (800b05c <UART_SetConfig+0x384>)
 800ae30:	fba3 1302 	umull	r1, r3, r3, r2
 800ae34:	095b      	lsrs	r3, r3, #5
 800ae36:	2164      	movs	r1, #100	; 0x64
 800ae38:	fb01 f303 	mul.w	r3, r1, r3
 800ae3c:	1ad3      	subs	r3, r2, r3
 800ae3e:	00db      	lsls	r3, r3, #3
 800ae40:	3332      	adds	r3, #50	; 0x32
 800ae42:	4a86      	ldr	r2, [pc, #536]	; (800b05c <UART_SetConfig+0x384>)
 800ae44:	fba2 2303 	umull	r2, r3, r2, r3
 800ae48:	095b      	lsrs	r3, r3, #5
 800ae4a:	005b      	lsls	r3, r3, #1
 800ae4c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ae50:	4498      	add	r8, r3
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	461d      	mov	r5, r3
 800ae56:	f04f 0600 	mov.w	r6, #0
 800ae5a:	46a9      	mov	r9, r5
 800ae5c:	46b2      	mov	sl, r6
 800ae5e:	eb19 0309 	adds.w	r3, r9, r9
 800ae62:	eb4a 040a 	adc.w	r4, sl, sl
 800ae66:	4699      	mov	r9, r3
 800ae68:	46a2      	mov	sl, r4
 800ae6a:	eb19 0905 	adds.w	r9, r9, r5
 800ae6e:	eb4a 0a06 	adc.w	sl, sl, r6
 800ae72:	f04f 0100 	mov.w	r1, #0
 800ae76:	f04f 0200 	mov.w	r2, #0
 800ae7a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ae7e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ae82:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ae86:	4689      	mov	r9, r1
 800ae88:	4692      	mov	sl, r2
 800ae8a:	eb19 0005 	adds.w	r0, r9, r5
 800ae8e:	eb4a 0106 	adc.w	r1, sl, r6
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	685b      	ldr	r3, [r3, #4]
 800ae96:	461d      	mov	r5, r3
 800ae98:	f04f 0600 	mov.w	r6, #0
 800ae9c:	196b      	adds	r3, r5, r5
 800ae9e:	eb46 0406 	adc.w	r4, r6, r6
 800aea2:	461a      	mov	r2, r3
 800aea4:	4623      	mov	r3, r4
 800aea6:	f7f5 feef 	bl	8000c88 <__aeabi_uldivmod>
 800aeaa:	4603      	mov	r3, r0
 800aeac:	460c      	mov	r4, r1
 800aeae:	461a      	mov	r2, r3
 800aeb0:	4b6a      	ldr	r3, [pc, #424]	; (800b05c <UART_SetConfig+0x384>)
 800aeb2:	fba3 1302 	umull	r1, r3, r3, r2
 800aeb6:	095b      	lsrs	r3, r3, #5
 800aeb8:	2164      	movs	r1, #100	; 0x64
 800aeba:	fb01 f303 	mul.w	r3, r1, r3
 800aebe:	1ad3      	subs	r3, r2, r3
 800aec0:	00db      	lsls	r3, r3, #3
 800aec2:	3332      	adds	r3, #50	; 0x32
 800aec4:	4a65      	ldr	r2, [pc, #404]	; (800b05c <UART_SetConfig+0x384>)
 800aec6:	fba2 2303 	umull	r2, r3, r2, r3
 800aeca:	095b      	lsrs	r3, r3, #5
 800aecc:	f003 0207 	and.w	r2, r3, #7
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	4442      	add	r2, r8
 800aed6:	609a      	str	r2, [r3, #8]
 800aed8:	e26f      	b.n	800b3ba <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800aeda:	f7fe f981 	bl	80091e0 <HAL_RCC_GetPCLK1Freq>
 800aede:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	461d      	mov	r5, r3
 800aee4:	f04f 0600 	mov.w	r6, #0
 800aee8:	46a8      	mov	r8, r5
 800aeea:	46b1      	mov	r9, r6
 800aeec:	eb18 0308 	adds.w	r3, r8, r8
 800aef0:	eb49 0409 	adc.w	r4, r9, r9
 800aef4:	4698      	mov	r8, r3
 800aef6:	46a1      	mov	r9, r4
 800aef8:	eb18 0805 	adds.w	r8, r8, r5
 800aefc:	eb49 0906 	adc.w	r9, r9, r6
 800af00:	f04f 0100 	mov.w	r1, #0
 800af04:	f04f 0200 	mov.w	r2, #0
 800af08:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800af0c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800af10:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800af14:	4688      	mov	r8, r1
 800af16:	4691      	mov	r9, r2
 800af18:	eb18 0005 	adds.w	r0, r8, r5
 800af1c:	eb49 0106 	adc.w	r1, r9, r6
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	685b      	ldr	r3, [r3, #4]
 800af24:	461d      	mov	r5, r3
 800af26:	f04f 0600 	mov.w	r6, #0
 800af2a:	196b      	adds	r3, r5, r5
 800af2c:	eb46 0406 	adc.w	r4, r6, r6
 800af30:	461a      	mov	r2, r3
 800af32:	4623      	mov	r3, r4
 800af34:	f7f5 fea8 	bl	8000c88 <__aeabi_uldivmod>
 800af38:	4603      	mov	r3, r0
 800af3a:	460c      	mov	r4, r1
 800af3c:	461a      	mov	r2, r3
 800af3e:	4b47      	ldr	r3, [pc, #284]	; (800b05c <UART_SetConfig+0x384>)
 800af40:	fba3 2302 	umull	r2, r3, r3, r2
 800af44:	095b      	lsrs	r3, r3, #5
 800af46:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	461d      	mov	r5, r3
 800af4e:	f04f 0600 	mov.w	r6, #0
 800af52:	46a9      	mov	r9, r5
 800af54:	46b2      	mov	sl, r6
 800af56:	eb19 0309 	adds.w	r3, r9, r9
 800af5a:	eb4a 040a 	adc.w	r4, sl, sl
 800af5e:	4699      	mov	r9, r3
 800af60:	46a2      	mov	sl, r4
 800af62:	eb19 0905 	adds.w	r9, r9, r5
 800af66:	eb4a 0a06 	adc.w	sl, sl, r6
 800af6a:	f04f 0100 	mov.w	r1, #0
 800af6e:	f04f 0200 	mov.w	r2, #0
 800af72:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800af76:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800af7a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800af7e:	4689      	mov	r9, r1
 800af80:	4692      	mov	sl, r2
 800af82:	eb19 0005 	adds.w	r0, r9, r5
 800af86:	eb4a 0106 	adc.w	r1, sl, r6
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	685b      	ldr	r3, [r3, #4]
 800af8e:	461d      	mov	r5, r3
 800af90:	f04f 0600 	mov.w	r6, #0
 800af94:	196b      	adds	r3, r5, r5
 800af96:	eb46 0406 	adc.w	r4, r6, r6
 800af9a:	461a      	mov	r2, r3
 800af9c:	4623      	mov	r3, r4
 800af9e:	f7f5 fe73 	bl	8000c88 <__aeabi_uldivmod>
 800afa2:	4603      	mov	r3, r0
 800afa4:	460c      	mov	r4, r1
 800afa6:	461a      	mov	r2, r3
 800afa8:	4b2c      	ldr	r3, [pc, #176]	; (800b05c <UART_SetConfig+0x384>)
 800afaa:	fba3 1302 	umull	r1, r3, r3, r2
 800afae:	095b      	lsrs	r3, r3, #5
 800afb0:	2164      	movs	r1, #100	; 0x64
 800afb2:	fb01 f303 	mul.w	r3, r1, r3
 800afb6:	1ad3      	subs	r3, r2, r3
 800afb8:	00db      	lsls	r3, r3, #3
 800afba:	3332      	adds	r3, #50	; 0x32
 800afbc:	4a27      	ldr	r2, [pc, #156]	; (800b05c <UART_SetConfig+0x384>)
 800afbe:	fba2 2303 	umull	r2, r3, r2, r3
 800afc2:	095b      	lsrs	r3, r3, #5
 800afc4:	005b      	lsls	r3, r3, #1
 800afc6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800afca:	4498      	add	r8, r3
 800afcc:	68bb      	ldr	r3, [r7, #8]
 800afce:	461d      	mov	r5, r3
 800afd0:	f04f 0600 	mov.w	r6, #0
 800afd4:	46a9      	mov	r9, r5
 800afd6:	46b2      	mov	sl, r6
 800afd8:	eb19 0309 	adds.w	r3, r9, r9
 800afdc:	eb4a 040a 	adc.w	r4, sl, sl
 800afe0:	4699      	mov	r9, r3
 800afe2:	46a2      	mov	sl, r4
 800afe4:	eb19 0905 	adds.w	r9, r9, r5
 800afe8:	eb4a 0a06 	adc.w	sl, sl, r6
 800afec:	f04f 0100 	mov.w	r1, #0
 800aff0:	f04f 0200 	mov.w	r2, #0
 800aff4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aff8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800affc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b000:	4689      	mov	r9, r1
 800b002:	4692      	mov	sl, r2
 800b004:	eb19 0005 	adds.w	r0, r9, r5
 800b008:	eb4a 0106 	adc.w	r1, sl, r6
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	685b      	ldr	r3, [r3, #4]
 800b010:	461d      	mov	r5, r3
 800b012:	f04f 0600 	mov.w	r6, #0
 800b016:	196b      	adds	r3, r5, r5
 800b018:	eb46 0406 	adc.w	r4, r6, r6
 800b01c:	461a      	mov	r2, r3
 800b01e:	4623      	mov	r3, r4
 800b020:	f7f5 fe32 	bl	8000c88 <__aeabi_uldivmod>
 800b024:	4603      	mov	r3, r0
 800b026:	460c      	mov	r4, r1
 800b028:	461a      	mov	r2, r3
 800b02a:	4b0c      	ldr	r3, [pc, #48]	; (800b05c <UART_SetConfig+0x384>)
 800b02c:	fba3 1302 	umull	r1, r3, r3, r2
 800b030:	095b      	lsrs	r3, r3, #5
 800b032:	2164      	movs	r1, #100	; 0x64
 800b034:	fb01 f303 	mul.w	r3, r1, r3
 800b038:	1ad3      	subs	r3, r2, r3
 800b03a:	00db      	lsls	r3, r3, #3
 800b03c:	3332      	adds	r3, #50	; 0x32
 800b03e:	4a07      	ldr	r2, [pc, #28]	; (800b05c <UART_SetConfig+0x384>)
 800b040:	fba2 2303 	umull	r2, r3, r2, r3
 800b044:	095b      	lsrs	r3, r3, #5
 800b046:	f003 0207 	and.w	r2, r3, #7
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	4442      	add	r2, r8
 800b050:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b052:	e1b2      	b.n	800b3ba <UART_SetConfig+0x6e2>
 800b054:	40011000 	.word	0x40011000
 800b058:	40011400 	.word	0x40011400
 800b05c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	4ad7      	ldr	r2, [pc, #860]	; (800b3c4 <UART_SetConfig+0x6ec>)
 800b066:	4293      	cmp	r3, r2
 800b068:	d005      	beq.n	800b076 <UART_SetConfig+0x39e>
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	4ad6      	ldr	r2, [pc, #856]	; (800b3c8 <UART_SetConfig+0x6f0>)
 800b070:	4293      	cmp	r3, r2
 800b072:	f040 80d1 	bne.w	800b218 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b076:	f7fe f8c7 	bl	8009208 <HAL_RCC_GetPCLK2Freq>
 800b07a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	469a      	mov	sl, r3
 800b080:	f04f 0b00 	mov.w	fp, #0
 800b084:	46d0      	mov	r8, sl
 800b086:	46d9      	mov	r9, fp
 800b088:	eb18 0308 	adds.w	r3, r8, r8
 800b08c:	eb49 0409 	adc.w	r4, r9, r9
 800b090:	4698      	mov	r8, r3
 800b092:	46a1      	mov	r9, r4
 800b094:	eb18 080a 	adds.w	r8, r8, sl
 800b098:	eb49 090b 	adc.w	r9, r9, fp
 800b09c:	f04f 0100 	mov.w	r1, #0
 800b0a0:	f04f 0200 	mov.w	r2, #0
 800b0a4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b0a8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b0ac:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b0b0:	4688      	mov	r8, r1
 800b0b2:	4691      	mov	r9, r2
 800b0b4:	eb1a 0508 	adds.w	r5, sl, r8
 800b0b8:	eb4b 0609 	adc.w	r6, fp, r9
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	685b      	ldr	r3, [r3, #4]
 800b0c0:	4619      	mov	r1, r3
 800b0c2:	f04f 0200 	mov.w	r2, #0
 800b0c6:	f04f 0300 	mov.w	r3, #0
 800b0ca:	f04f 0400 	mov.w	r4, #0
 800b0ce:	0094      	lsls	r4, r2, #2
 800b0d0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b0d4:	008b      	lsls	r3, r1, #2
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	4623      	mov	r3, r4
 800b0da:	4628      	mov	r0, r5
 800b0dc:	4631      	mov	r1, r6
 800b0de:	f7f5 fdd3 	bl	8000c88 <__aeabi_uldivmod>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	460c      	mov	r4, r1
 800b0e6:	461a      	mov	r2, r3
 800b0e8:	4bb8      	ldr	r3, [pc, #736]	; (800b3cc <UART_SetConfig+0x6f4>)
 800b0ea:	fba3 2302 	umull	r2, r3, r3, r2
 800b0ee:	095b      	lsrs	r3, r3, #5
 800b0f0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	469b      	mov	fp, r3
 800b0f8:	f04f 0c00 	mov.w	ip, #0
 800b0fc:	46d9      	mov	r9, fp
 800b0fe:	46e2      	mov	sl, ip
 800b100:	eb19 0309 	adds.w	r3, r9, r9
 800b104:	eb4a 040a 	adc.w	r4, sl, sl
 800b108:	4699      	mov	r9, r3
 800b10a:	46a2      	mov	sl, r4
 800b10c:	eb19 090b 	adds.w	r9, r9, fp
 800b110:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b114:	f04f 0100 	mov.w	r1, #0
 800b118:	f04f 0200 	mov.w	r2, #0
 800b11c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b120:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b124:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b128:	4689      	mov	r9, r1
 800b12a:	4692      	mov	sl, r2
 800b12c:	eb1b 0509 	adds.w	r5, fp, r9
 800b130:	eb4c 060a 	adc.w	r6, ip, sl
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	685b      	ldr	r3, [r3, #4]
 800b138:	4619      	mov	r1, r3
 800b13a:	f04f 0200 	mov.w	r2, #0
 800b13e:	f04f 0300 	mov.w	r3, #0
 800b142:	f04f 0400 	mov.w	r4, #0
 800b146:	0094      	lsls	r4, r2, #2
 800b148:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b14c:	008b      	lsls	r3, r1, #2
 800b14e:	461a      	mov	r2, r3
 800b150:	4623      	mov	r3, r4
 800b152:	4628      	mov	r0, r5
 800b154:	4631      	mov	r1, r6
 800b156:	f7f5 fd97 	bl	8000c88 <__aeabi_uldivmod>
 800b15a:	4603      	mov	r3, r0
 800b15c:	460c      	mov	r4, r1
 800b15e:	461a      	mov	r2, r3
 800b160:	4b9a      	ldr	r3, [pc, #616]	; (800b3cc <UART_SetConfig+0x6f4>)
 800b162:	fba3 1302 	umull	r1, r3, r3, r2
 800b166:	095b      	lsrs	r3, r3, #5
 800b168:	2164      	movs	r1, #100	; 0x64
 800b16a:	fb01 f303 	mul.w	r3, r1, r3
 800b16e:	1ad3      	subs	r3, r2, r3
 800b170:	011b      	lsls	r3, r3, #4
 800b172:	3332      	adds	r3, #50	; 0x32
 800b174:	4a95      	ldr	r2, [pc, #596]	; (800b3cc <UART_SetConfig+0x6f4>)
 800b176:	fba2 2303 	umull	r2, r3, r2, r3
 800b17a:	095b      	lsrs	r3, r3, #5
 800b17c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b180:	4498      	add	r8, r3
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	469b      	mov	fp, r3
 800b186:	f04f 0c00 	mov.w	ip, #0
 800b18a:	46d9      	mov	r9, fp
 800b18c:	46e2      	mov	sl, ip
 800b18e:	eb19 0309 	adds.w	r3, r9, r9
 800b192:	eb4a 040a 	adc.w	r4, sl, sl
 800b196:	4699      	mov	r9, r3
 800b198:	46a2      	mov	sl, r4
 800b19a:	eb19 090b 	adds.w	r9, r9, fp
 800b19e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b1a2:	f04f 0100 	mov.w	r1, #0
 800b1a6:	f04f 0200 	mov.w	r2, #0
 800b1aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b1ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b1b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b1b6:	4689      	mov	r9, r1
 800b1b8:	4692      	mov	sl, r2
 800b1ba:	eb1b 0509 	adds.w	r5, fp, r9
 800b1be:	eb4c 060a 	adc.w	r6, ip, sl
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	685b      	ldr	r3, [r3, #4]
 800b1c6:	4619      	mov	r1, r3
 800b1c8:	f04f 0200 	mov.w	r2, #0
 800b1cc:	f04f 0300 	mov.w	r3, #0
 800b1d0:	f04f 0400 	mov.w	r4, #0
 800b1d4:	0094      	lsls	r4, r2, #2
 800b1d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b1da:	008b      	lsls	r3, r1, #2
 800b1dc:	461a      	mov	r2, r3
 800b1de:	4623      	mov	r3, r4
 800b1e0:	4628      	mov	r0, r5
 800b1e2:	4631      	mov	r1, r6
 800b1e4:	f7f5 fd50 	bl	8000c88 <__aeabi_uldivmod>
 800b1e8:	4603      	mov	r3, r0
 800b1ea:	460c      	mov	r4, r1
 800b1ec:	461a      	mov	r2, r3
 800b1ee:	4b77      	ldr	r3, [pc, #476]	; (800b3cc <UART_SetConfig+0x6f4>)
 800b1f0:	fba3 1302 	umull	r1, r3, r3, r2
 800b1f4:	095b      	lsrs	r3, r3, #5
 800b1f6:	2164      	movs	r1, #100	; 0x64
 800b1f8:	fb01 f303 	mul.w	r3, r1, r3
 800b1fc:	1ad3      	subs	r3, r2, r3
 800b1fe:	011b      	lsls	r3, r3, #4
 800b200:	3332      	adds	r3, #50	; 0x32
 800b202:	4a72      	ldr	r2, [pc, #456]	; (800b3cc <UART_SetConfig+0x6f4>)
 800b204:	fba2 2303 	umull	r2, r3, r2, r3
 800b208:	095b      	lsrs	r3, r3, #5
 800b20a:	f003 020f 	and.w	r2, r3, #15
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	4442      	add	r2, r8
 800b214:	609a      	str	r2, [r3, #8]
 800b216:	e0d0      	b.n	800b3ba <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800b218:	f7fd ffe2 	bl	80091e0 <HAL_RCC_GetPCLK1Freq>
 800b21c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	469a      	mov	sl, r3
 800b222:	f04f 0b00 	mov.w	fp, #0
 800b226:	46d0      	mov	r8, sl
 800b228:	46d9      	mov	r9, fp
 800b22a:	eb18 0308 	adds.w	r3, r8, r8
 800b22e:	eb49 0409 	adc.w	r4, r9, r9
 800b232:	4698      	mov	r8, r3
 800b234:	46a1      	mov	r9, r4
 800b236:	eb18 080a 	adds.w	r8, r8, sl
 800b23a:	eb49 090b 	adc.w	r9, r9, fp
 800b23e:	f04f 0100 	mov.w	r1, #0
 800b242:	f04f 0200 	mov.w	r2, #0
 800b246:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b24a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b24e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b252:	4688      	mov	r8, r1
 800b254:	4691      	mov	r9, r2
 800b256:	eb1a 0508 	adds.w	r5, sl, r8
 800b25a:	eb4b 0609 	adc.w	r6, fp, r9
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	685b      	ldr	r3, [r3, #4]
 800b262:	4619      	mov	r1, r3
 800b264:	f04f 0200 	mov.w	r2, #0
 800b268:	f04f 0300 	mov.w	r3, #0
 800b26c:	f04f 0400 	mov.w	r4, #0
 800b270:	0094      	lsls	r4, r2, #2
 800b272:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b276:	008b      	lsls	r3, r1, #2
 800b278:	461a      	mov	r2, r3
 800b27a:	4623      	mov	r3, r4
 800b27c:	4628      	mov	r0, r5
 800b27e:	4631      	mov	r1, r6
 800b280:	f7f5 fd02 	bl	8000c88 <__aeabi_uldivmod>
 800b284:	4603      	mov	r3, r0
 800b286:	460c      	mov	r4, r1
 800b288:	461a      	mov	r2, r3
 800b28a:	4b50      	ldr	r3, [pc, #320]	; (800b3cc <UART_SetConfig+0x6f4>)
 800b28c:	fba3 2302 	umull	r2, r3, r3, r2
 800b290:	095b      	lsrs	r3, r3, #5
 800b292:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b296:	68bb      	ldr	r3, [r7, #8]
 800b298:	469b      	mov	fp, r3
 800b29a:	f04f 0c00 	mov.w	ip, #0
 800b29e:	46d9      	mov	r9, fp
 800b2a0:	46e2      	mov	sl, ip
 800b2a2:	eb19 0309 	adds.w	r3, r9, r9
 800b2a6:	eb4a 040a 	adc.w	r4, sl, sl
 800b2aa:	4699      	mov	r9, r3
 800b2ac:	46a2      	mov	sl, r4
 800b2ae:	eb19 090b 	adds.w	r9, r9, fp
 800b2b2:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b2b6:	f04f 0100 	mov.w	r1, #0
 800b2ba:	f04f 0200 	mov.w	r2, #0
 800b2be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b2c2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b2c6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b2ca:	4689      	mov	r9, r1
 800b2cc:	4692      	mov	sl, r2
 800b2ce:	eb1b 0509 	adds.w	r5, fp, r9
 800b2d2:	eb4c 060a 	adc.w	r6, ip, sl
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	685b      	ldr	r3, [r3, #4]
 800b2da:	4619      	mov	r1, r3
 800b2dc:	f04f 0200 	mov.w	r2, #0
 800b2e0:	f04f 0300 	mov.w	r3, #0
 800b2e4:	f04f 0400 	mov.w	r4, #0
 800b2e8:	0094      	lsls	r4, r2, #2
 800b2ea:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b2ee:	008b      	lsls	r3, r1, #2
 800b2f0:	461a      	mov	r2, r3
 800b2f2:	4623      	mov	r3, r4
 800b2f4:	4628      	mov	r0, r5
 800b2f6:	4631      	mov	r1, r6
 800b2f8:	f7f5 fcc6 	bl	8000c88 <__aeabi_uldivmod>
 800b2fc:	4603      	mov	r3, r0
 800b2fe:	460c      	mov	r4, r1
 800b300:	461a      	mov	r2, r3
 800b302:	4b32      	ldr	r3, [pc, #200]	; (800b3cc <UART_SetConfig+0x6f4>)
 800b304:	fba3 1302 	umull	r1, r3, r3, r2
 800b308:	095b      	lsrs	r3, r3, #5
 800b30a:	2164      	movs	r1, #100	; 0x64
 800b30c:	fb01 f303 	mul.w	r3, r1, r3
 800b310:	1ad3      	subs	r3, r2, r3
 800b312:	011b      	lsls	r3, r3, #4
 800b314:	3332      	adds	r3, #50	; 0x32
 800b316:	4a2d      	ldr	r2, [pc, #180]	; (800b3cc <UART_SetConfig+0x6f4>)
 800b318:	fba2 2303 	umull	r2, r3, r2, r3
 800b31c:	095b      	lsrs	r3, r3, #5
 800b31e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b322:	4498      	add	r8, r3
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	469b      	mov	fp, r3
 800b328:	f04f 0c00 	mov.w	ip, #0
 800b32c:	46d9      	mov	r9, fp
 800b32e:	46e2      	mov	sl, ip
 800b330:	eb19 0309 	adds.w	r3, r9, r9
 800b334:	eb4a 040a 	adc.w	r4, sl, sl
 800b338:	4699      	mov	r9, r3
 800b33a:	46a2      	mov	sl, r4
 800b33c:	eb19 090b 	adds.w	r9, r9, fp
 800b340:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b344:	f04f 0100 	mov.w	r1, #0
 800b348:	f04f 0200 	mov.w	r2, #0
 800b34c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b350:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b354:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b358:	4689      	mov	r9, r1
 800b35a:	4692      	mov	sl, r2
 800b35c:	eb1b 0509 	adds.w	r5, fp, r9
 800b360:	eb4c 060a 	adc.w	r6, ip, sl
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	685b      	ldr	r3, [r3, #4]
 800b368:	4619      	mov	r1, r3
 800b36a:	f04f 0200 	mov.w	r2, #0
 800b36e:	f04f 0300 	mov.w	r3, #0
 800b372:	f04f 0400 	mov.w	r4, #0
 800b376:	0094      	lsls	r4, r2, #2
 800b378:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b37c:	008b      	lsls	r3, r1, #2
 800b37e:	461a      	mov	r2, r3
 800b380:	4623      	mov	r3, r4
 800b382:	4628      	mov	r0, r5
 800b384:	4631      	mov	r1, r6
 800b386:	f7f5 fc7f 	bl	8000c88 <__aeabi_uldivmod>
 800b38a:	4603      	mov	r3, r0
 800b38c:	460c      	mov	r4, r1
 800b38e:	461a      	mov	r2, r3
 800b390:	4b0e      	ldr	r3, [pc, #56]	; (800b3cc <UART_SetConfig+0x6f4>)
 800b392:	fba3 1302 	umull	r1, r3, r3, r2
 800b396:	095b      	lsrs	r3, r3, #5
 800b398:	2164      	movs	r1, #100	; 0x64
 800b39a:	fb01 f303 	mul.w	r3, r1, r3
 800b39e:	1ad3      	subs	r3, r2, r3
 800b3a0:	011b      	lsls	r3, r3, #4
 800b3a2:	3332      	adds	r3, #50	; 0x32
 800b3a4:	4a09      	ldr	r2, [pc, #36]	; (800b3cc <UART_SetConfig+0x6f4>)
 800b3a6:	fba2 2303 	umull	r2, r3, r2, r3
 800b3aa:	095b      	lsrs	r3, r3, #5
 800b3ac:	f003 020f 	and.w	r2, r3, #15
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	4442      	add	r2, r8
 800b3b6:	609a      	str	r2, [r3, #8]
}
 800b3b8:	e7ff      	b.n	800b3ba <UART_SetConfig+0x6e2>
 800b3ba:	bf00      	nop
 800b3bc:	3714      	adds	r7, #20
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3c4:	40011000 	.word	0x40011000
 800b3c8:	40011400 	.word	0x40011400
 800b3cc:	51eb851f 	.word	0x51eb851f

0800b3d0 <cosf>:
 800b3d0:	ee10 3a10 	vmov	r3, s0
 800b3d4:	b507      	push	{r0, r1, r2, lr}
 800b3d6:	4a1c      	ldr	r2, [pc, #112]	; (800b448 <cosf+0x78>)
 800b3d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b3dc:	4293      	cmp	r3, r2
 800b3de:	dc04      	bgt.n	800b3ea <cosf+0x1a>
 800b3e0:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800b44c <cosf+0x7c>
 800b3e4:	f000 f9a2 	bl	800b72c <__kernel_cosf>
 800b3e8:	e004      	b.n	800b3f4 <cosf+0x24>
 800b3ea:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b3ee:	db04      	blt.n	800b3fa <cosf+0x2a>
 800b3f0:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b3f4:	b003      	add	sp, #12
 800b3f6:	f85d fb04 	ldr.w	pc, [sp], #4
 800b3fa:	4668      	mov	r0, sp
 800b3fc:	f000 f86a 	bl	800b4d4 <__ieee754_rem_pio2f>
 800b400:	f000 0003 	and.w	r0, r0, #3
 800b404:	2801      	cmp	r0, #1
 800b406:	d007      	beq.n	800b418 <cosf+0x48>
 800b408:	2802      	cmp	r0, #2
 800b40a:	d00e      	beq.n	800b42a <cosf+0x5a>
 800b40c:	b9a0      	cbnz	r0, 800b438 <cosf+0x68>
 800b40e:	eddd 0a01 	vldr	s1, [sp, #4]
 800b412:	ed9d 0a00 	vldr	s0, [sp]
 800b416:	e7e5      	b.n	800b3e4 <cosf+0x14>
 800b418:	eddd 0a01 	vldr	s1, [sp, #4]
 800b41c:	ed9d 0a00 	vldr	s0, [sp]
 800b420:	f000 fc64 	bl	800bcec <__kernel_sinf>
 800b424:	eeb1 0a40 	vneg.f32	s0, s0
 800b428:	e7e4      	b.n	800b3f4 <cosf+0x24>
 800b42a:	eddd 0a01 	vldr	s1, [sp, #4]
 800b42e:	ed9d 0a00 	vldr	s0, [sp]
 800b432:	f000 f97b 	bl	800b72c <__kernel_cosf>
 800b436:	e7f5      	b.n	800b424 <cosf+0x54>
 800b438:	2001      	movs	r0, #1
 800b43a:	eddd 0a01 	vldr	s1, [sp, #4]
 800b43e:	ed9d 0a00 	vldr	s0, [sp]
 800b442:	f000 fc53 	bl	800bcec <__kernel_sinf>
 800b446:	e7d5      	b.n	800b3f4 <cosf+0x24>
 800b448:	3f490fd8 	.word	0x3f490fd8
 800b44c:	00000000 	.word	0x00000000

0800b450 <sinf>:
 800b450:	ee10 3a10 	vmov	r3, s0
 800b454:	b507      	push	{r0, r1, r2, lr}
 800b456:	4a1d      	ldr	r2, [pc, #116]	; (800b4cc <sinf+0x7c>)
 800b458:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b45c:	4293      	cmp	r3, r2
 800b45e:	dc05      	bgt.n	800b46c <sinf+0x1c>
 800b460:	eddf 0a1b 	vldr	s1, [pc, #108]	; 800b4d0 <sinf+0x80>
 800b464:	2000      	movs	r0, #0
 800b466:	f000 fc41 	bl	800bcec <__kernel_sinf>
 800b46a:	e004      	b.n	800b476 <sinf+0x26>
 800b46c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b470:	db04      	blt.n	800b47c <sinf+0x2c>
 800b472:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b476:	b003      	add	sp, #12
 800b478:	f85d fb04 	ldr.w	pc, [sp], #4
 800b47c:	4668      	mov	r0, sp
 800b47e:	f000 f829 	bl	800b4d4 <__ieee754_rem_pio2f>
 800b482:	f000 0003 	and.w	r0, r0, #3
 800b486:	2801      	cmp	r0, #1
 800b488:	d008      	beq.n	800b49c <sinf+0x4c>
 800b48a:	2802      	cmp	r0, #2
 800b48c:	d00d      	beq.n	800b4aa <sinf+0x5a>
 800b48e:	b9b0      	cbnz	r0, 800b4be <sinf+0x6e>
 800b490:	2001      	movs	r0, #1
 800b492:	eddd 0a01 	vldr	s1, [sp, #4]
 800b496:	ed9d 0a00 	vldr	s0, [sp]
 800b49a:	e7e4      	b.n	800b466 <sinf+0x16>
 800b49c:	eddd 0a01 	vldr	s1, [sp, #4]
 800b4a0:	ed9d 0a00 	vldr	s0, [sp]
 800b4a4:	f000 f942 	bl	800b72c <__kernel_cosf>
 800b4a8:	e7e5      	b.n	800b476 <sinf+0x26>
 800b4aa:	2001      	movs	r0, #1
 800b4ac:	eddd 0a01 	vldr	s1, [sp, #4]
 800b4b0:	ed9d 0a00 	vldr	s0, [sp]
 800b4b4:	f000 fc1a 	bl	800bcec <__kernel_sinf>
 800b4b8:	eeb1 0a40 	vneg.f32	s0, s0
 800b4bc:	e7db      	b.n	800b476 <sinf+0x26>
 800b4be:	eddd 0a01 	vldr	s1, [sp, #4]
 800b4c2:	ed9d 0a00 	vldr	s0, [sp]
 800b4c6:	f000 f931 	bl	800b72c <__kernel_cosf>
 800b4ca:	e7f5      	b.n	800b4b8 <sinf+0x68>
 800b4cc:	3f490fd8 	.word	0x3f490fd8
 800b4d0:	00000000 	.word	0x00000000

0800b4d4 <__ieee754_rem_pio2f>:
 800b4d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4d6:	ee10 6a10 	vmov	r6, s0
 800b4da:	4b86      	ldr	r3, [pc, #536]	; (800b6f4 <__ieee754_rem_pio2f+0x220>)
 800b4dc:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 800b4e0:	429c      	cmp	r4, r3
 800b4e2:	b087      	sub	sp, #28
 800b4e4:	4605      	mov	r5, r0
 800b4e6:	dc05      	bgt.n	800b4f4 <__ieee754_rem_pio2f+0x20>
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	ed85 0a00 	vstr	s0, [r5]
 800b4ee:	6043      	str	r3, [r0, #4]
 800b4f0:	2000      	movs	r0, #0
 800b4f2:	e020      	b.n	800b536 <__ieee754_rem_pio2f+0x62>
 800b4f4:	4b80      	ldr	r3, [pc, #512]	; (800b6f8 <__ieee754_rem_pio2f+0x224>)
 800b4f6:	429c      	cmp	r4, r3
 800b4f8:	dc38      	bgt.n	800b56c <__ieee754_rem_pio2f+0x98>
 800b4fa:	2e00      	cmp	r6, #0
 800b4fc:	f024 040f 	bic.w	r4, r4, #15
 800b500:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800b6fc <__ieee754_rem_pio2f+0x228>
 800b504:	4b7e      	ldr	r3, [pc, #504]	; (800b700 <__ieee754_rem_pio2f+0x22c>)
 800b506:	dd18      	ble.n	800b53a <__ieee754_rem_pio2f+0x66>
 800b508:	429c      	cmp	r4, r3
 800b50a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800b50e:	bf09      	itett	eq
 800b510:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800b704 <__ieee754_rem_pio2f+0x230>
 800b514:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800b708 <__ieee754_rem_pio2f+0x234>
 800b518:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800b51c:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800b70c <__ieee754_rem_pio2f+0x238>
 800b520:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800b524:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b528:	edc0 6a00 	vstr	s13, [r0]
 800b52c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b530:	edc0 7a01 	vstr	s15, [r0, #4]
 800b534:	2001      	movs	r0, #1
 800b536:	b007      	add	sp, #28
 800b538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b53a:	429c      	cmp	r4, r3
 800b53c:	ee70 7a07 	vadd.f32	s15, s0, s14
 800b540:	bf09      	itett	eq
 800b542:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800b704 <__ieee754_rem_pio2f+0x230>
 800b546:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800b708 <__ieee754_rem_pio2f+0x234>
 800b54a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800b54e:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800b70c <__ieee754_rem_pio2f+0x238>
 800b552:	ee77 6a87 	vadd.f32	s13, s15, s14
 800b556:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b55a:	edc0 6a00 	vstr	s13, [r0]
 800b55e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b562:	edc0 7a01 	vstr	s15, [r0, #4]
 800b566:	f04f 30ff 	mov.w	r0, #4294967295
 800b56a:	e7e4      	b.n	800b536 <__ieee754_rem_pio2f+0x62>
 800b56c:	4b68      	ldr	r3, [pc, #416]	; (800b710 <__ieee754_rem_pio2f+0x23c>)
 800b56e:	429c      	cmp	r4, r3
 800b570:	dc71      	bgt.n	800b656 <__ieee754_rem_pio2f+0x182>
 800b572:	f000 fc03 	bl	800bd7c <fabsf>
 800b576:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800b714 <__ieee754_rem_pio2f+0x240>
 800b57a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b57e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b582:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b586:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800b58a:	ee17 0a90 	vmov	r0, s15
 800b58e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800b6fc <__ieee754_rem_pio2f+0x228>
 800b592:	eeb1 7a46 	vneg.f32	s14, s12
 800b596:	eea7 0a27 	vfma.f32	s0, s14, s15
 800b59a:	281f      	cmp	r0, #31
 800b59c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800b708 <__ieee754_rem_pio2f+0x234>
 800b5a0:	ee66 7a27 	vmul.f32	s15, s12, s15
 800b5a4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b5a8:	ee16 3a90 	vmov	r3, s13
 800b5ac:	dc1c      	bgt.n	800b5e8 <__ieee754_rem_pio2f+0x114>
 800b5ae:	1e47      	subs	r7, r0, #1
 800b5b0:	4959      	ldr	r1, [pc, #356]	; (800b718 <__ieee754_rem_pio2f+0x244>)
 800b5b2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800b5b6:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800b5ba:	428a      	cmp	r2, r1
 800b5bc:	d014      	beq.n	800b5e8 <__ieee754_rem_pio2f+0x114>
 800b5be:	602b      	str	r3, [r5, #0]
 800b5c0:	ed95 7a00 	vldr	s14, [r5]
 800b5c4:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b5c8:	2e00      	cmp	r6, #0
 800b5ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b5ce:	ed85 0a01 	vstr	s0, [r5, #4]
 800b5d2:	dab0      	bge.n	800b536 <__ieee754_rem_pio2f+0x62>
 800b5d4:	eeb1 7a47 	vneg.f32	s14, s14
 800b5d8:	eeb1 0a40 	vneg.f32	s0, s0
 800b5dc:	ed85 7a00 	vstr	s14, [r5]
 800b5e0:	ed85 0a01 	vstr	s0, [r5, #4]
 800b5e4:	4240      	negs	r0, r0
 800b5e6:	e7a6      	b.n	800b536 <__ieee754_rem_pio2f+0x62>
 800b5e8:	15e4      	asrs	r4, r4, #23
 800b5ea:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b5ee:	1aa2      	subs	r2, r4, r2
 800b5f0:	2a08      	cmp	r2, #8
 800b5f2:	dde4      	ble.n	800b5be <__ieee754_rem_pio2f+0xea>
 800b5f4:	eddf 7a43 	vldr	s15, [pc, #268]	; 800b704 <__ieee754_rem_pio2f+0x230>
 800b5f8:	eef0 6a40 	vmov.f32	s13, s0
 800b5fc:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b600:	ee30 0a66 	vsub.f32	s0, s0, s13
 800b604:	eea7 0a27 	vfma.f32	s0, s14, s15
 800b608:	eddf 7a40 	vldr	s15, [pc, #256]	; 800b70c <__ieee754_rem_pio2f+0x238>
 800b60c:	ee96 0a27 	vfnms.f32	s0, s12, s15
 800b610:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800b614:	eef0 7a40 	vmov.f32	s15, s0
 800b618:	ee15 3a90 	vmov	r3, s11
 800b61c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b620:	1aa4      	subs	r4, r4, r2
 800b622:	2c19      	cmp	r4, #25
 800b624:	dc04      	bgt.n	800b630 <__ieee754_rem_pio2f+0x15c>
 800b626:	edc5 5a00 	vstr	s11, [r5]
 800b62a:	eeb0 0a66 	vmov.f32	s0, s13
 800b62e:	e7c7      	b.n	800b5c0 <__ieee754_rem_pio2f+0xec>
 800b630:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800b71c <__ieee754_rem_pio2f+0x248>
 800b634:	eeb0 0a66 	vmov.f32	s0, s13
 800b638:	eea7 0a25 	vfma.f32	s0, s14, s11
 800b63c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800b640:	eee7 7a25 	vfma.f32	s15, s14, s11
 800b644:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800b720 <__ieee754_rem_pio2f+0x24c>
 800b648:	eed6 7a07 	vfnms.f32	s15, s12, s14
 800b64c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b650:	ed85 7a00 	vstr	s14, [r5]
 800b654:	e7b4      	b.n	800b5c0 <__ieee754_rem_pio2f+0xec>
 800b656:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800b65a:	db06      	blt.n	800b66a <__ieee754_rem_pio2f+0x196>
 800b65c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b660:	edc0 7a01 	vstr	s15, [r0, #4]
 800b664:	edc0 7a00 	vstr	s15, [r0]
 800b668:	e742      	b.n	800b4f0 <__ieee754_rem_pio2f+0x1c>
 800b66a:	15e2      	asrs	r2, r4, #23
 800b66c:	3a86      	subs	r2, #134	; 0x86
 800b66e:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 800b672:	ee07 3a90 	vmov	s15, r3
 800b676:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b67a:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800b724 <__ieee754_rem_pio2f+0x250>
 800b67e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b682:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b686:	ed8d 7a03 	vstr	s14, [sp, #12]
 800b68a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b68e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b692:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b696:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b69a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800b69e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b6a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b6a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6aa:	edcd 7a05 	vstr	s15, [sp, #20]
 800b6ae:	d11e      	bne.n	800b6ee <__ieee754_rem_pio2f+0x21a>
 800b6b0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800b6b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6b8:	bf0c      	ite	eq
 800b6ba:	2301      	moveq	r3, #1
 800b6bc:	2302      	movne	r3, #2
 800b6be:	491a      	ldr	r1, [pc, #104]	; (800b728 <__ieee754_rem_pio2f+0x254>)
 800b6c0:	9101      	str	r1, [sp, #4]
 800b6c2:	2102      	movs	r1, #2
 800b6c4:	9100      	str	r1, [sp, #0]
 800b6c6:	a803      	add	r0, sp, #12
 800b6c8:	4629      	mov	r1, r5
 800b6ca:	f000 f88d 	bl	800b7e8 <__kernel_rem_pio2f>
 800b6ce:	2e00      	cmp	r6, #0
 800b6d0:	f6bf af31 	bge.w	800b536 <__ieee754_rem_pio2f+0x62>
 800b6d4:	edd5 7a00 	vldr	s15, [r5]
 800b6d8:	eef1 7a67 	vneg.f32	s15, s15
 800b6dc:	edc5 7a00 	vstr	s15, [r5]
 800b6e0:	edd5 7a01 	vldr	s15, [r5, #4]
 800b6e4:	eef1 7a67 	vneg.f32	s15, s15
 800b6e8:	edc5 7a01 	vstr	s15, [r5, #4]
 800b6ec:	e77a      	b.n	800b5e4 <__ieee754_rem_pio2f+0x110>
 800b6ee:	2303      	movs	r3, #3
 800b6f0:	e7e5      	b.n	800b6be <__ieee754_rem_pio2f+0x1ea>
 800b6f2:	bf00      	nop
 800b6f4:	3f490fd8 	.word	0x3f490fd8
 800b6f8:	4016cbe3 	.word	0x4016cbe3
 800b6fc:	3fc90f80 	.word	0x3fc90f80
 800b700:	3fc90fd0 	.word	0x3fc90fd0
 800b704:	37354400 	.word	0x37354400
 800b708:	37354443 	.word	0x37354443
 800b70c:	2e85a308 	.word	0x2e85a308
 800b710:	43490f80 	.word	0x43490f80
 800b714:	3f22f984 	.word	0x3f22f984
 800b718:	08010444 	.word	0x08010444
 800b71c:	2e85a300 	.word	0x2e85a300
 800b720:	248d3132 	.word	0x248d3132
 800b724:	43800000 	.word	0x43800000
 800b728:	080104c4 	.word	0x080104c4

0800b72c <__kernel_cosf>:
 800b72c:	ee10 3a10 	vmov	r3, s0
 800b730:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b734:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800b738:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b73c:	da05      	bge.n	800b74a <__kernel_cosf+0x1e>
 800b73e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b742:	ee17 2a90 	vmov	r2, s15
 800b746:	2a00      	cmp	r2, #0
 800b748:	d03b      	beq.n	800b7c2 <__kernel_cosf+0x96>
 800b74a:	ee20 6a00 	vmul.f32	s12, s0, s0
 800b74e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800b752:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800b7c8 <__kernel_cosf+0x9c>
 800b756:	4a1d      	ldr	r2, [pc, #116]	; (800b7cc <__kernel_cosf+0xa0>)
 800b758:	ee66 7a07 	vmul.f32	s15, s12, s14
 800b75c:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800b7d0 <__kernel_cosf+0xa4>
 800b760:	eea6 7a25 	vfma.f32	s14, s12, s11
 800b764:	4293      	cmp	r3, r2
 800b766:	eddf 5a1b 	vldr	s11, [pc, #108]	; 800b7d4 <__kernel_cosf+0xa8>
 800b76a:	eee7 5a06 	vfma.f32	s11, s14, s12
 800b76e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800b7d8 <__kernel_cosf+0xac>
 800b772:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b776:	eddf 5a19 	vldr	s11, [pc, #100]	; 800b7dc <__kernel_cosf+0xb0>
 800b77a:	eee7 5a06 	vfma.f32	s11, s14, s12
 800b77e:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800b7e0 <__kernel_cosf+0xb4>
 800b782:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b786:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800b78a:	ee27 7a06 	vmul.f32	s14, s14, s12
 800b78e:	eee6 0a07 	vfma.f32	s1, s12, s14
 800b792:	dc04      	bgt.n	800b79e <__kernel_cosf+0x72>
 800b794:	ee77 0ae0 	vsub.f32	s1, s15, s1
 800b798:	ee36 0ae0 	vsub.f32	s0, s13, s1
 800b79c:	4770      	bx	lr
 800b79e:	4a11      	ldr	r2, [pc, #68]	; (800b7e4 <__kernel_cosf+0xb8>)
 800b7a0:	4293      	cmp	r3, r2
 800b7a2:	bfda      	itte	le
 800b7a4:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800b7a8:	ee07 3a10 	vmovle	s14, r3
 800b7ac:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800b7b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b7b4:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800b7b8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800b7bc:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b7c0:	4770      	bx	lr
 800b7c2:	eeb0 0a66 	vmov.f32	s0, s13
 800b7c6:	4770      	bx	lr
 800b7c8:	ad47d74e 	.word	0xad47d74e
 800b7cc:	3e999999 	.word	0x3e999999
 800b7d0:	310f74f6 	.word	0x310f74f6
 800b7d4:	b493f27c 	.word	0xb493f27c
 800b7d8:	37d00d01 	.word	0x37d00d01
 800b7dc:	bab60b61 	.word	0xbab60b61
 800b7e0:	3d2aaaab 	.word	0x3d2aaaab
 800b7e4:	3f480000 	.word	0x3f480000

0800b7e8 <__kernel_rem_pio2f>:
 800b7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7ec:	ed2d 8b04 	vpush	{d8-d9}
 800b7f0:	b0d7      	sub	sp, #348	; 0x15c
 800b7f2:	469b      	mov	fp, r3
 800b7f4:	460e      	mov	r6, r1
 800b7f6:	4bbe      	ldr	r3, [pc, #760]	; (800baf0 <__kernel_rem_pio2f+0x308>)
 800b7f8:	9964      	ldr	r1, [sp, #400]	; 0x190
 800b7fa:	9002      	str	r0, [sp, #8]
 800b7fc:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800b800:	9865      	ldr	r0, [sp, #404]	; 0x194
 800b802:	ed9f 7abf 	vldr	s14, [pc, #764]	; 800bb00 <__kernel_rem_pio2f+0x318>
 800b806:	1ed1      	subs	r1, r2, #3
 800b808:	2308      	movs	r3, #8
 800b80a:	fb91 f1f3 	sdiv	r1, r1, r3
 800b80e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800b812:	f10b 3aff 	add.w	sl, fp, #4294967295
 800b816:	1c4c      	adds	r4, r1, #1
 800b818:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 800b81c:	eba1 050a 	sub.w	r5, r1, sl
 800b820:	aa1a      	add	r2, sp, #104	; 0x68
 800b822:	eb09 070a 	add.w	r7, r9, sl
 800b826:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800b82a:	4696      	mov	lr, r2
 800b82c:	2300      	movs	r3, #0
 800b82e:	42bb      	cmp	r3, r7
 800b830:	dd0f      	ble.n	800b852 <__kernel_rem_pio2f+0x6a>
 800b832:	af42      	add	r7, sp, #264	; 0x108
 800b834:	2200      	movs	r2, #0
 800b836:	454a      	cmp	r2, r9
 800b838:	dc27      	bgt.n	800b88a <__kernel_rem_pio2f+0xa2>
 800b83a:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800b83e:	eb0b 0302 	add.w	r3, fp, r2
 800b842:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800b846:	9d02      	ldr	r5, [sp, #8]
 800b848:	eddf 7aad 	vldr	s15, [pc, #692]	; 800bb00 <__kernel_rem_pio2f+0x318>
 800b84c:	f04f 0c00 	mov.w	ip, #0
 800b850:	e015      	b.n	800b87e <__kernel_rem_pio2f+0x96>
 800b852:	42dd      	cmn	r5, r3
 800b854:	bf5d      	ittte	pl
 800b856:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 800b85a:	ee07 2a90 	vmovpl	s15, r2
 800b85e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800b862:	eef0 7a47 	vmovmi.f32	s15, s14
 800b866:	ecee 7a01 	vstmia	lr!, {s15}
 800b86a:	3301      	adds	r3, #1
 800b86c:	e7df      	b.n	800b82e <__kernel_rem_pio2f+0x46>
 800b86e:	ecf5 6a01 	vldmia	r5!, {s13}
 800b872:	ed33 7a01 	vldmdb	r3!, {s14}
 800b876:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b87a:	f10c 0c01 	add.w	ip, ip, #1
 800b87e:	45d4      	cmp	ip, sl
 800b880:	ddf5      	ble.n	800b86e <__kernel_rem_pio2f+0x86>
 800b882:	ece7 7a01 	vstmia	r7!, {s15}
 800b886:	3201      	adds	r2, #1
 800b888:	e7d5      	b.n	800b836 <__kernel_rem_pio2f+0x4e>
 800b88a:	ab06      	add	r3, sp, #24
 800b88c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800b890:	9304      	str	r3, [sp, #16]
 800b892:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800bafc <__kernel_rem_pio2f+0x314>
 800b896:	ed9f 9a98 	vldr	s18, [pc, #608]	; 800baf8 <__kernel_rem_pio2f+0x310>
 800b89a:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800b89e:	9303      	str	r3, [sp, #12]
 800b8a0:	464d      	mov	r5, r9
 800b8a2:	ab56      	add	r3, sp, #344	; 0x158
 800b8a4:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 800b8a8:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800b8ac:	3f01      	subs	r7, #1
 800b8ae:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800b8b2:	00bf      	lsls	r7, r7, #2
 800b8b4:	ab56      	add	r3, sp, #344	; 0x158
 800b8b6:	19da      	adds	r2, r3, r7
 800b8b8:	3a4c      	subs	r2, #76	; 0x4c
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	1ae9      	subs	r1, r5, r3
 800b8be:	2900      	cmp	r1, #0
 800b8c0:	dc4c      	bgt.n	800b95c <__kernel_rem_pio2f+0x174>
 800b8c2:	4620      	mov	r0, r4
 800b8c4:	f000 faa4 	bl	800be10 <scalbnf>
 800b8c8:	eeb0 8a40 	vmov.f32	s16, s0
 800b8cc:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800b8d0:	ee28 0a00 	vmul.f32	s0, s16, s0
 800b8d4:	f000 fa5a 	bl	800bd8c <floorf>
 800b8d8:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800b8dc:	eea0 8a67 	vfms.f32	s16, s0, s15
 800b8e0:	2c00      	cmp	r4, #0
 800b8e2:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800b8e6:	edcd 7a01 	vstr	s15, [sp, #4]
 800b8ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b8ee:	ee38 8a67 	vsub.f32	s16, s16, s15
 800b8f2:	dd48      	ble.n	800b986 <__kernel_rem_pio2f+0x19e>
 800b8f4:	1e69      	subs	r1, r5, #1
 800b8f6:	ab06      	add	r3, sp, #24
 800b8f8:	f1c4 0008 	rsb	r0, r4, #8
 800b8fc:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 800b900:	9a01      	ldr	r2, [sp, #4]
 800b902:	fa4c f300 	asr.w	r3, ip, r0
 800b906:	441a      	add	r2, r3
 800b908:	4083      	lsls	r3, r0
 800b90a:	9201      	str	r2, [sp, #4]
 800b90c:	ebac 0203 	sub.w	r2, ip, r3
 800b910:	ab06      	add	r3, sp, #24
 800b912:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800b916:	f1c4 0307 	rsb	r3, r4, #7
 800b91a:	fa42 f803 	asr.w	r8, r2, r3
 800b91e:	f1b8 0f00 	cmp.w	r8, #0
 800b922:	dd41      	ble.n	800b9a8 <__kernel_rem_pio2f+0x1c0>
 800b924:	9b01      	ldr	r3, [sp, #4]
 800b926:	2000      	movs	r0, #0
 800b928:	3301      	adds	r3, #1
 800b92a:	9301      	str	r3, [sp, #4]
 800b92c:	4601      	mov	r1, r0
 800b92e:	4285      	cmp	r5, r0
 800b930:	dc6d      	bgt.n	800ba0e <__kernel_rem_pio2f+0x226>
 800b932:	2c00      	cmp	r4, #0
 800b934:	dd04      	ble.n	800b940 <__kernel_rem_pio2f+0x158>
 800b936:	2c01      	cmp	r4, #1
 800b938:	d07e      	beq.n	800ba38 <__kernel_rem_pio2f+0x250>
 800b93a:	2c02      	cmp	r4, #2
 800b93c:	f000 8086 	beq.w	800ba4c <__kernel_rem_pio2f+0x264>
 800b940:	f1b8 0f02 	cmp.w	r8, #2
 800b944:	d130      	bne.n	800b9a8 <__kernel_rem_pio2f+0x1c0>
 800b946:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b94a:	ee30 8a48 	vsub.f32	s16, s0, s16
 800b94e:	b359      	cbz	r1, 800b9a8 <__kernel_rem_pio2f+0x1c0>
 800b950:	4620      	mov	r0, r4
 800b952:	f000 fa5d 	bl	800be10 <scalbnf>
 800b956:	ee38 8a40 	vsub.f32	s16, s16, s0
 800b95a:	e025      	b.n	800b9a8 <__kernel_rem_pio2f+0x1c0>
 800b95c:	ee60 7a28 	vmul.f32	s15, s0, s17
 800b960:	a806      	add	r0, sp, #24
 800b962:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b966:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b96a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800b96e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b972:	ee10 1a10 	vmov	r1, s0
 800b976:	ed32 0a01 	vldmdb	r2!, {s0}
 800b97a:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800b97e:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b982:	3301      	adds	r3, #1
 800b984:	e79a      	b.n	800b8bc <__kernel_rem_pio2f+0xd4>
 800b986:	d106      	bne.n	800b996 <__kernel_rem_pio2f+0x1ae>
 800b988:	1e6b      	subs	r3, r5, #1
 800b98a:	aa06      	add	r2, sp, #24
 800b98c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b990:	ea4f 2822 	mov.w	r8, r2, asr #8
 800b994:	e7c3      	b.n	800b91e <__kernel_rem_pio2f+0x136>
 800b996:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b99a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b99e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9a2:	da31      	bge.n	800ba08 <__kernel_rem_pio2f+0x220>
 800b9a4:	f04f 0800 	mov.w	r8, #0
 800b9a8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b9ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9b0:	f040 80a8 	bne.w	800bb04 <__kernel_rem_pio2f+0x31c>
 800b9b4:	1e6b      	subs	r3, r5, #1
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	4548      	cmp	r0, r9
 800b9bc:	da4d      	bge.n	800ba5a <__kernel_rem_pio2f+0x272>
 800b9be:	2a00      	cmp	r2, #0
 800b9c0:	f000 8087 	beq.w	800bad2 <__kernel_rem_pio2f+0x2ea>
 800b9c4:	aa06      	add	r2, sp, #24
 800b9c6:	3c08      	subs	r4, #8
 800b9c8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b9cc:	2900      	cmp	r1, #0
 800b9ce:	f000 808d 	beq.w	800baec <__kernel_rem_pio2f+0x304>
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b9d8:	9302      	str	r3, [sp, #8]
 800b9da:	f000 fa19 	bl	800be10 <scalbnf>
 800b9de:	9b02      	ldr	r3, [sp, #8]
 800b9e0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800bafc <__kernel_rem_pio2f+0x314>
 800b9e4:	0099      	lsls	r1, r3, #2
 800b9e6:	aa42      	add	r2, sp, #264	; 0x108
 800b9e8:	1850      	adds	r0, r2, r1
 800b9ea:	1d05      	adds	r5, r0, #4
 800b9ec:	461c      	mov	r4, r3
 800b9ee:	2c00      	cmp	r4, #0
 800b9f0:	f280 80b8 	bge.w	800bb64 <__kernel_rem_pio2f+0x37c>
 800b9f4:	2500      	movs	r5, #0
 800b9f6:	1b5c      	subs	r4, r3, r5
 800b9f8:	2c00      	cmp	r4, #0
 800b9fa:	f2c0 80d8 	blt.w	800bbae <__kernel_rem_pio2f+0x3c6>
 800b9fe:	4f3d      	ldr	r7, [pc, #244]	; (800baf4 <__kernel_rem_pio2f+0x30c>)
 800ba00:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800bb00 <__kernel_rem_pio2f+0x318>
 800ba04:	2400      	movs	r4, #0
 800ba06:	e0c6      	b.n	800bb96 <__kernel_rem_pio2f+0x3ae>
 800ba08:	f04f 0802 	mov.w	r8, #2
 800ba0c:	e78a      	b.n	800b924 <__kernel_rem_pio2f+0x13c>
 800ba0e:	ab06      	add	r3, sp, #24
 800ba10:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800ba14:	b949      	cbnz	r1, 800ba2a <__kernel_rem_pio2f+0x242>
 800ba16:	b12b      	cbz	r3, 800ba24 <__kernel_rem_pio2f+0x23c>
 800ba18:	aa06      	add	r2, sp, #24
 800ba1a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800ba1e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800ba22:	2301      	movs	r3, #1
 800ba24:	3001      	adds	r0, #1
 800ba26:	4619      	mov	r1, r3
 800ba28:	e781      	b.n	800b92e <__kernel_rem_pio2f+0x146>
 800ba2a:	aa06      	add	r2, sp, #24
 800ba2c:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800ba30:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800ba34:	460b      	mov	r3, r1
 800ba36:	e7f5      	b.n	800ba24 <__kernel_rem_pio2f+0x23c>
 800ba38:	1e68      	subs	r0, r5, #1
 800ba3a:	ab06      	add	r3, sp, #24
 800ba3c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800ba40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba44:	aa06      	add	r2, sp, #24
 800ba46:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800ba4a:	e779      	b.n	800b940 <__kernel_rem_pio2f+0x158>
 800ba4c:	1e68      	subs	r0, r5, #1
 800ba4e:	ab06      	add	r3, sp, #24
 800ba50:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800ba54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ba58:	e7f4      	b.n	800ba44 <__kernel_rem_pio2f+0x25c>
 800ba5a:	a906      	add	r1, sp, #24
 800ba5c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800ba60:	3801      	subs	r0, #1
 800ba62:	430a      	orrs	r2, r1
 800ba64:	e7a9      	b.n	800b9ba <__kernel_rem_pio2f+0x1d2>
 800ba66:	f10c 0c01 	add.w	ip, ip, #1
 800ba6a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ba6e:	2a00      	cmp	r2, #0
 800ba70:	d0f9      	beq.n	800ba66 <__kernel_rem_pio2f+0x27e>
 800ba72:	eb0b 0305 	add.w	r3, fp, r5
 800ba76:	aa1a      	add	r2, sp, #104	; 0x68
 800ba78:	009b      	lsls	r3, r3, #2
 800ba7a:	1898      	adds	r0, r3, r2
 800ba7c:	3004      	adds	r0, #4
 800ba7e:	1c69      	adds	r1, r5, #1
 800ba80:	3704      	adds	r7, #4
 800ba82:	2200      	movs	r2, #0
 800ba84:	4465      	add	r5, ip
 800ba86:	9005      	str	r0, [sp, #20]
 800ba88:	428d      	cmp	r5, r1
 800ba8a:	f6ff af0a 	blt.w	800b8a2 <__kernel_rem_pio2f+0xba>
 800ba8e:	a81a      	add	r0, sp, #104	; 0x68
 800ba90:	eb02 0c03 	add.w	ip, r2, r3
 800ba94:	4484      	add	ip, r0
 800ba96:	9803      	ldr	r0, [sp, #12]
 800ba98:	f8dd e008 	ldr.w	lr, [sp, #8]
 800ba9c:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800baa0:	9001      	str	r0, [sp, #4]
 800baa2:	ee07 0a90 	vmov	s15, r0
 800baa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800baaa:	9805      	ldr	r0, [sp, #20]
 800baac:	edcc 7a00 	vstr	s15, [ip]
 800bab0:	eddf 7a13 	vldr	s15, [pc, #76]	; 800bb00 <__kernel_rem_pio2f+0x318>
 800bab4:	eb00 0802 	add.w	r8, r0, r2
 800bab8:	f04f 0c00 	mov.w	ip, #0
 800babc:	45d4      	cmp	ip, sl
 800babe:	dd0c      	ble.n	800bada <__kernel_rem_pio2f+0x2f2>
 800bac0:	eb02 0c07 	add.w	ip, r2, r7
 800bac4:	a842      	add	r0, sp, #264	; 0x108
 800bac6:	4484      	add	ip, r0
 800bac8:	edcc 7a01 	vstr	s15, [ip, #4]
 800bacc:	3101      	adds	r1, #1
 800bace:	3204      	adds	r2, #4
 800bad0:	e7da      	b.n	800ba88 <__kernel_rem_pio2f+0x2a0>
 800bad2:	9b04      	ldr	r3, [sp, #16]
 800bad4:	f04f 0c01 	mov.w	ip, #1
 800bad8:	e7c7      	b.n	800ba6a <__kernel_rem_pio2f+0x282>
 800bada:	ecfe 6a01 	vldmia	lr!, {s13}
 800bade:	ed38 7a01 	vldmdb	r8!, {s14}
 800bae2:	f10c 0c01 	add.w	ip, ip, #1
 800bae6:	eee6 7a87 	vfma.f32	s15, s13, s14
 800baea:	e7e7      	b.n	800babc <__kernel_rem_pio2f+0x2d4>
 800baec:	3b01      	subs	r3, #1
 800baee:	e769      	b.n	800b9c4 <__kernel_rem_pio2f+0x1dc>
 800baf0:	08010808 	.word	0x08010808
 800baf4:	080107dc 	.word	0x080107dc
 800baf8:	43800000 	.word	0x43800000
 800bafc:	3b800000 	.word	0x3b800000
 800bb00:	00000000 	.word	0x00000000
 800bb04:	4260      	negs	r0, r4
 800bb06:	eeb0 0a48 	vmov.f32	s0, s16
 800bb0a:	f000 f981 	bl	800be10 <scalbnf>
 800bb0e:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 800baf8 <__kernel_rem_pio2f+0x310>
 800bb12:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800bb16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb1a:	db1a      	blt.n	800bb52 <__kernel_rem_pio2f+0x36a>
 800bb1c:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800bafc <__kernel_rem_pio2f+0x314>
 800bb20:	ee60 7a27 	vmul.f32	s15, s0, s15
 800bb24:	aa06      	add	r2, sp, #24
 800bb26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bb2a:	a906      	add	r1, sp, #24
 800bb2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bb30:	3408      	adds	r4, #8
 800bb32:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800bb36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bb3a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800bb3e:	ee10 3a10 	vmov	r3, s0
 800bb42:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800bb46:	1c6b      	adds	r3, r5, #1
 800bb48:	ee17 2a90 	vmov	r2, s15
 800bb4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800bb50:	e73f      	b.n	800b9d2 <__kernel_rem_pio2f+0x1ea>
 800bb52:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800bb56:	aa06      	add	r2, sp, #24
 800bb58:	ee10 3a10 	vmov	r3, s0
 800bb5c:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800bb60:	462b      	mov	r3, r5
 800bb62:	e736      	b.n	800b9d2 <__kernel_rem_pio2f+0x1ea>
 800bb64:	aa06      	add	r2, sp, #24
 800bb66:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800bb6a:	9202      	str	r2, [sp, #8]
 800bb6c:	ee07 2a90 	vmov	s15, r2
 800bb70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bb74:	3c01      	subs	r4, #1
 800bb76:	ee67 7a80 	vmul.f32	s15, s15, s0
 800bb7a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800bb7e:	ed65 7a01 	vstmdb	r5!, {s15}
 800bb82:	e734      	b.n	800b9ee <__kernel_rem_pio2f+0x206>
 800bb84:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 800bb88:	ecf7 6a01 	vldmia	r7!, {s13}
 800bb8c:	ed9c 7a00 	vldr	s14, [ip]
 800bb90:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bb94:	3401      	adds	r4, #1
 800bb96:	454c      	cmp	r4, r9
 800bb98:	dc01      	bgt.n	800bb9e <__kernel_rem_pio2f+0x3b6>
 800bb9a:	42a5      	cmp	r5, r4
 800bb9c:	daf2      	bge.n	800bb84 <__kernel_rem_pio2f+0x39c>
 800bb9e:	aa56      	add	r2, sp, #344	; 0x158
 800bba0:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 800bba4:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 800bba8:	3501      	adds	r5, #1
 800bbaa:	3804      	subs	r0, #4
 800bbac:	e723      	b.n	800b9f6 <__kernel_rem_pio2f+0x20e>
 800bbae:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800bbb0:	2a03      	cmp	r2, #3
 800bbb2:	d84d      	bhi.n	800bc50 <__kernel_rem_pio2f+0x468>
 800bbb4:	e8df f002 	tbb	[pc, r2]
 800bbb8:	021f1f3e 	.word	0x021f1f3e
 800bbbc:	aa56      	add	r2, sp, #344	; 0x158
 800bbbe:	4411      	add	r1, r2
 800bbc0:	399c      	subs	r1, #156	; 0x9c
 800bbc2:	4608      	mov	r0, r1
 800bbc4:	461c      	mov	r4, r3
 800bbc6:	2c00      	cmp	r4, #0
 800bbc8:	dc5f      	bgt.n	800bc8a <__kernel_rem_pio2f+0x4a2>
 800bbca:	4608      	mov	r0, r1
 800bbcc:	461c      	mov	r4, r3
 800bbce:	2c01      	cmp	r4, #1
 800bbd0:	dc6b      	bgt.n	800bcaa <__kernel_rem_pio2f+0x4c2>
 800bbd2:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 800bb00 <__kernel_rem_pio2f+0x318>
 800bbd6:	2b01      	cmp	r3, #1
 800bbd8:	dc77      	bgt.n	800bcca <__kernel_rem_pio2f+0x4e2>
 800bbda:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800bbde:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800bbe2:	f1b8 0f00 	cmp.w	r8, #0
 800bbe6:	d176      	bne.n	800bcd6 <__kernel_rem_pio2f+0x4ee>
 800bbe8:	edc6 6a00 	vstr	s13, [r6]
 800bbec:	ed86 7a01 	vstr	s14, [r6, #4]
 800bbf0:	edc6 7a02 	vstr	s15, [r6, #8]
 800bbf4:	e02c      	b.n	800bc50 <__kernel_rem_pio2f+0x468>
 800bbf6:	aa56      	add	r2, sp, #344	; 0x158
 800bbf8:	4411      	add	r1, r2
 800bbfa:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 800bb00 <__kernel_rem_pio2f+0x318>
 800bbfe:	399c      	subs	r1, #156	; 0x9c
 800bc00:	4618      	mov	r0, r3
 800bc02:	2800      	cmp	r0, #0
 800bc04:	da32      	bge.n	800bc6c <__kernel_rem_pio2f+0x484>
 800bc06:	f1b8 0f00 	cmp.w	r8, #0
 800bc0a:	d035      	beq.n	800bc78 <__kernel_rem_pio2f+0x490>
 800bc0c:	eef1 7a47 	vneg.f32	s15, s14
 800bc10:	edc6 7a00 	vstr	s15, [r6]
 800bc14:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800bc18:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bc1c:	a82f      	add	r0, sp, #188	; 0xbc
 800bc1e:	2101      	movs	r1, #1
 800bc20:	428b      	cmp	r3, r1
 800bc22:	da2c      	bge.n	800bc7e <__kernel_rem_pio2f+0x496>
 800bc24:	f1b8 0f00 	cmp.w	r8, #0
 800bc28:	d001      	beq.n	800bc2e <__kernel_rem_pio2f+0x446>
 800bc2a:	eef1 7a67 	vneg.f32	s15, s15
 800bc2e:	edc6 7a01 	vstr	s15, [r6, #4]
 800bc32:	e00d      	b.n	800bc50 <__kernel_rem_pio2f+0x468>
 800bc34:	aa56      	add	r2, sp, #344	; 0x158
 800bc36:	4411      	add	r1, r2
 800bc38:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800bb00 <__kernel_rem_pio2f+0x318>
 800bc3c:	399c      	subs	r1, #156	; 0x9c
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	da0e      	bge.n	800bc60 <__kernel_rem_pio2f+0x478>
 800bc42:	f1b8 0f00 	cmp.w	r8, #0
 800bc46:	d001      	beq.n	800bc4c <__kernel_rem_pio2f+0x464>
 800bc48:	eef1 7a67 	vneg.f32	s15, s15
 800bc4c:	edc6 7a00 	vstr	s15, [r6]
 800bc50:	9b01      	ldr	r3, [sp, #4]
 800bc52:	f003 0007 	and.w	r0, r3, #7
 800bc56:	b057      	add	sp, #348	; 0x15c
 800bc58:	ecbd 8b04 	vpop	{d8-d9}
 800bc5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc60:	ed31 7a01 	vldmdb	r1!, {s14}
 800bc64:	3b01      	subs	r3, #1
 800bc66:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bc6a:	e7e8      	b.n	800bc3e <__kernel_rem_pio2f+0x456>
 800bc6c:	ed71 7a01 	vldmdb	r1!, {s15}
 800bc70:	3801      	subs	r0, #1
 800bc72:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bc76:	e7c4      	b.n	800bc02 <__kernel_rem_pio2f+0x41a>
 800bc78:	eef0 7a47 	vmov.f32	s15, s14
 800bc7c:	e7c8      	b.n	800bc10 <__kernel_rem_pio2f+0x428>
 800bc7e:	ecb0 7a01 	vldmia	r0!, {s14}
 800bc82:	3101      	adds	r1, #1
 800bc84:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bc88:	e7ca      	b.n	800bc20 <__kernel_rem_pio2f+0x438>
 800bc8a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800bc8e:	ed70 6a01 	vldmdb	r0!, {s13}
 800bc92:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bc96:	3c01      	subs	r4, #1
 800bc98:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bc9c:	ed00 7a01 	vstr	s14, [r0, #-4]
 800bca0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bca4:	edc0 7a00 	vstr	s15, [r0]
 800bca8:	e78d      	b.n	800bbc6 <__kernel_rem_pio2f+0x3de>
 800bcaa:	ed50 7a02 	vldr	s15, [r0, #-8]
 800bcae:	ed70 6a01 	vldmdb	r0!, {s13}
 800bcb2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bcb6:	3c01      	subs	r4, #1
 800bcb8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bcbc:	ed00 7a01 	vstr	s14, [r0, #-4]
 800bcc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bcc4:	edc0 7a00 	vstr	s15, [r0]
 800bcc8:	e781      	b.n	800bbce <__kernel_rem_pio2f+0x3e6>
 800bcca:	ed31 7a01 	vldmdb	r1!, {s14}
 800bcce:	3b01      	subs	r3, #1
 800bcd0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bcd4:	e77f      	b.n	800bbd6 <__kernel_rem_pio2f+0x3ee>
 800bcd6:	eef1 6a66 	vneg.f32	s13, s13
 800bcda:	eeb1 7a47 	vneg.f32	s14, s14
 800bcde:	edc6 6a00 	vstr	s13, [r6]
 800bce2:	ed86 7a01 	vstr	s14, [r6, #4]
 800bce6:	eef1 7a67 	vneg.f32	s15, s15
 800bcea:	e781      	b.n	800bbf0 <__kernel_rem_pio2f+0x408>

0800bcec <__kernel_sinf>:
 800bcec:	ee10 3a10 	vmov	r3, s0
 800bcf0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bcf4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800bcf8:	da04      	bge.n	800bd04 <__kernel_sinf+0x18>
 800bcfa:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800bcfe:	ee17 3a90 	vmov	r3, s15
 800bd02:	b35b      	cbz	r3, 800bd5c <__kernel_sinf+0x70>
 800bd04:	ee20 7a00 	vmul.f32	s14, s0, s0
 800bd08:	eddf 7a15 	vldr	s15, [pc, #84]	; 800bd60 <__kernel_sinf+0x74>
 800bd0c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800bd64 <__kernel_sinf+0x78>
 800bd10:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bd14:	eddf 7a14 	vldr	s15, [pc, #80]	; 800bd68 <__kernel_sinf+0x7c>
 800bd18:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bd1c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800bd6c <__kernel_sinf+0x80>
 800bd20:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bd24:	eddf 7a12 	vldr	s15, [pc, #72]	; 800bd70 <__kernel_sinf+0x84>
 800bd28:	ee60 6a07 	vmul.f32	s13, s0, s14
 800bd2c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bd30:	b930      	cbnz	r0, 800bd40 <__kernel_sinf+0x54>
 800bd32:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800bd74 <__kernel_sinf+0x88>
 800bd36:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bd3a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800bd3e:	4770      	bx	lr
 800bd40:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800bd44:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800bd48:	eee0 7a86 	vfma.f32	s15, s1, s12
 800bd4c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800bd50:	eddf 7a09 	vldr	s15, [pc, #36]	; 800bd78 <__kernel_sinf+0x8c>
 800bd54:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800bd58:	ee30 0a60 	vsub.f32	s0, s0, s1
 800bd5c:	4770      	bx	lr
 800bd5e:	bf00      	nop
 800bd60:	2f2ec9d3 	.word	0x2f2ec9d3
 800bd64:	b2d72f34 	.word	0xb2d72f34
 800bd68:	3638ef1b 	.word	0x3638ef1b
 800bd6c:	b9500d01 	.word	0xb9500d01
 800bd70:	3c088889 	.word	0x3c088889
 800bd74:	be2aaaab 	.word	0xbe2aaaab
 800bd78:	3e2aaaab 	.word	0x3e2aaaab

0800bd7c <fabsf>:
 800bd7c:	ee10 3a10 	vmov	r3, s0
 800bd80:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bd84:	ee00 3a10 	vmov	s0, r3
 800bd88:	4770      	bx	lr
	...

0800bd8c <floorf>:
 800bd8c:	ee10 3a10 	vmov	r3, s0
 800bd90:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800bd94:	0dca      	lsrs	r2, r1, #23
 800bd96:	3a7f      	subs	r2, #127	; 0x7f
 800bd98:	2a16      	cmp	r2, #22
 800bd9a:	dc2a      	bgt.n	800bdf2 <floorf+0x66>
 800bd9c:	2a00      	cmp	r2, #0
 800bd9e:	da11      	bge.n	800bdc4 <floorf+0x38>
 800bda0:	eddf 7a18 	vldr	s15, [pc, #96]	; 800be04 <floorf+0x78>
 800bda4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bda8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800bdac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdb0:	dd05      	ble.n	800bdbe <floorf+0x32>
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	da23      	bge.n	800bdfe <floorf+0x72>
 800bdb6:	4a14      	ldr	r2, [pc, #80]	; (800be08 <floorf+0x7c>)
 800bdb8:	2900      	cmp	r1, #0
 800bdba:	bf18      	it	ne
 800bdbc:	4613      	movne	r3, r2
 800bdbe:	ee00 3a10 	vmov	s0, r3
 800bdc2:	4770      	bx	lr
 800bdc4:	4911      	ldr	r1, [pc, #68]	; (800be0c <floorf+0x80>)
 800bdc6:	4111      	asrs	r1, r2
 800bdc8:	420b      	tst	r3, r1
 800bdca:	d0fa      	beq.n	800bdc2 <floorf+0x36>
 800bdcc:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800be04 <floorf+0x78>
 800bdd0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bdd4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800bdd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bddc:	ddef      	ble.n	800bdbe <floorf+0x32>
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	bfbe      	ittt	lt
 800bde2:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800bde6:	fa40 f202 	asrlt.w	r2, r0, r2
 800bdea:	189b      	addlt	r3, r3, r2
 800bdec:	ea23 0301 	bic.w	r3, r3, r1
 800bdf0:	e7e5      	b.n	800bdbe <floorf+0x32>
 800bdf2:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800bdf6:	d3e4      	bcc.n	800bdc2 <floorf+0x36>
 800bdf8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bdfc:	4770      	bx	lr
 800bdfe:	2300      	movs	r3, #0
 800be00:	e7dd      	b.n	800bdbe <floorf+0x32>
 800be02:	bf00      	nop
 800be04:	7149f2ca 	.word	0x7149f2ca
 800be08:	bf800000 	.word	0xbf800000
 800be0c:	007fffff 	.word	0x007fffff

0800be10 <scalbnf>:
 800be10:	b508      	push	{r3, lr}
 800be12:	ee10 2a10 	vmov	r2, s0
 800be16:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800be1a:	ed2d 8b02 	vpush	{d8}
 800be1e:	eef0 0a40 	vmov.f32	s1, s0
 800be22:	d004      	beq.n	800be2e <scalbnf+0x1e>
 800be24:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800be28:	d306      	bcc.n	800be38 <scalbnf+0x28>
 800be2a:	ee70 0a00 	vadd.f32	s1, s0, s0
 800be2e:	ecbd 8b02 	vpop	{d8}
 800be32:	eeb0 0a60 	vmov.f32	s0, s1
 800be36:	bd08      	pop	{r3, pc}
 800be38:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800be3c:	d21c      	bcs.n	800be78 <scalbnf+0x68>
 800be3e:	4b1f      	ldr	r3, [pc, #124]	; (800bebc <scalbnf+0xac>)
 800be40:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800bec0 <scalbnf+0xb0>
 800be44:	4298      	cmp	r0, r3
 800be46:	ee60 0a27 	vmul.f32	s1, s0, s15
 800be4a:	db10      	blt.n	800be6e <scalbnf+0x5e>
 800be4c:	ee10 2a90 	vmov	r2, s1
 800be50:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800be54:	3b19      	subs	r3, #25
 800be56:	4403      	add	r3, r0
 800be58:	2bfe      	cmp	r3, #254	; 0xfe
 800be5a:	dd0f      	ble.n	800be7c <scalbnf+0x6c>
 800be5c:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800bec4 <scalbnf+0xb4>
 800be60:	eeb0 0a48 	vmov.f32	s0, s16
 800be64:	f000 f834 	bl	800bed0 <copysignf>
 800be68:	ee60 0a08 	vmul.f32	s1, s0, s16
 800be6c:	e7df      	b.n	800be2e <scalbnf+0x1e>
 800be6e:	eddf 7a16 	vldr	s15, [pc, #88]	; 800bec8 <scalbnf+0xb8>
 800be72:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800be76:	e7da      	b.n	800be2e <scalbnf+0x1e>
 800be78:	0ddb      	lsrs	r3, r3, #23
 800be7a:	e7ec      	b.n	800be56 <scalbnf+0x46>
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	dd06      	ble.n	800be8e <scalbnf+0x7e>
 800be80:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800be84:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800be88:	ee00 3a90 	vmov	s1, r3
 800be8c:	e7cf      	b.n	800be2e <scalbnf+0x1e>
 800be8e:	f113 0f16 	cmn.w	r3, #22
 800be92:	da06      	bge.n	800bea2 <scalbnf+0x92>
 800be94:	f24c 3350 	movw	r3, #50000	; 0xc350
 800be98:	4298      	cmp	r0, r3
 800be9a:	dcdf      	bgt.n	800be5c <scalbnf+0x4c>
 800be9c:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800bec8 <scalbnf+0xb8>
 800bea0:	e7de      	b.n	800be60 <scalbnf+0x50>
 800bea2:	3319      	adds	r3, #25
 800bea4:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800bea8:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800beac:	eddf 7a07 	vldr	s15, [pc, #28]	; 800becc <scalbnf+0xbc>
 800beb0:	ee07 3a10 	vmov	s14, r3
 800beb4:	ee67 0a27 	vmul.f32	s1, s14, s15
 800beb8:	e7b9      	b.n	800be2e <scalbnf+0x1e>
 800beba:	bf00      	nop
 800bebc:	ffff3cb0 	.word	0xffff3cb0
 800bec0:	4c000000 	.word	0x4c000000
 800bec4:	7149f2ca 	.word	0x7149f2ca
 800bec8:	0da24260 	.word	0x0da24260
 800becc:	33000000 	.word	0x33000000

0800bed0 <copysignf>:
 800bed0:	ee10 3a10 	vmov	r3, s0
 800bed4:	ee10 2a90 	vmov	r2, s1
 800bed8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bedc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800bee0:	4313      	orrs	r3, r2
 800bee2:	ee00 3a10 	vmov	s0, r3
 800bee6:	4770      	bx	lr

0800bee8 <__errno>:
 800bee8:	4b01      	ldr	r3, [pc, #4]	; (800bef0 <__errno+0x8>)
 800beea:	6818      	ldr	r0, [r3, #0]
 800beec:	4770      	bx	lr
 800beee:	bf00      	nop
 800bef0:	20000040 	.word	0x20000040

0800bef4 <__libc_init_array>:
 800bef4:	b570      	push	{r4, r5, r6, lr}
 800bef6:	4e0d      	ldr	r6, [pc, #52]	; (800bf2c <__libc_init_array+0x38>)
 800bef8:	4c0d      	ldr	r4, [pc, #52]	; (800bf30 <__libc_init_array+0x3c>)
 800befa:	1ba4      	subs	r4, r4, r6
 800befc:	10a4      	asrs	r4, r4, #2
 800befe:	2500      	movs	r5, #0
 800bf00:	42a5      	cmp	r5, r4
 800bf02:	d109      	bne.n	800bf18 <__libc_init_array+0x24>
 800bf04:	4e0b      	ldr	r6, [pc, #44]	; (800bf34 <__libc_init_array+0x40>)
 800bf06:	4c0c      	ldr	r4, [pc, #48]	; (800bf38 <__libc_init_array+0x44>)
 800bf08:	f004 fa60 	bl	80103cc <_init>
 800bf0c:	1ba4      	subs	r4, r4, r6
 800bf0e:	10a4      	asrs	r4, r4, #2
 800bf10:	2500      	movs	r5, #0
 800bf12:	42a5      	cmp	r5, r4
 800bf14:	d105      	bne.n	800bf22 <__libc_init_array+0x2e>
 800bf16:	bd70      	pop	{r4, r5, r6, pc}
 800bf18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bf1c:	4798      	blx	r3
 800bf1e:	3501      	adds	r5, #1
 800bf20:	e7ee      	b.n	800bf00 <__libc_init_array+0xc>
 800bf22:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bf26:	4798      	blx	r3
 800bf28:	3501      	adds	r5, #1
 800bf2a:	e7f2      	b.n	800bf12 <__libc_init_array+0x1e>
 800bf2c:	08010b40 	.word	0x08010b40
 800bf30:	08010b40 	.word	0x08010b40
 800bf34:	08010b40 	.word	0x08010b40
 800bf38:	08010b44 	.word	0x08010b44

0800bf3c <memcpy>:
 800bf3c:	b510      	push	{r4, lr}
 800bf3e:	1e43      	subs	r3, r0, #1
 800bf40:	440a      	add	r2, r1
 800bf42:	4291      	cmp	r1, r2
 800bf44:	d100      	bne.n	800bf48 <memcpy+0xc>
 800bf46:	bd10      	pop	{r4, pc}
 800bf48:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf50:	e7f7      	b.n	800bf42 <memcpy+0x6>

0800bf52 <memset>:
 800bf52:	4402      	add	r2, r0
 800bf54:	4603      	mov	r3, r0
 800bf56:	4293      	cmp	r3, r2
 800bf58:	d100      	bne.n	800bf5c <memset+0xa>
 800bf5a:	4770      	bx	lr
 800bf5c:	f803 1b01 	strb.w	r1, [r3], #1
 800bf60:	e7f9      	b.n	800bf56 <memset+0x4>

0800bf62 <__cvt>:
 800bf62:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf66:	ec55 4b10 	vmov	r4, r5, d0
 800bf6a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800bf6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bf70:	2d00      	cmp	r5, #0
 800bf72:	460e      	mov	r6, r1
 800bf74:	4691      	mov	r9, r2
 800bf76:	4619      	mov	r1, r3
 800bf78:	bfb8      	it	lt
 800bf7a:	4622      	movlt	r2, r4
 800bf7c:	462b      	mov	r3, r5
 800bf7e:	f027 0720 	bic.w	r7, r7, #32
 800bf82:	bfbb      	ittet	lt
 800bf84:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bf88:	461d      	movlt	r5, r3
 800bf8a:	2300      	movge	r3, #0
 800bf8c:	232d      	movlt	r3, #45	; 0x2d
 800bf8e:	bfb8      	it	lt
 800bf90:	4614      	movlt	r4, r2
 800bf92:	2f46      	cmp	r7, #70	; 0x46
 800bf94:	700b      	strb	r3, [r1, #0]
 800bf96:	d004      	beq.n	800bfa2 <__cvt+0x40>
 800bf98:	2f45      	cmp	r7, #69	; 0x45
 800bf9a:	d100      	bne.n	800bf9e <__cvt+0x3c>
 800bf9c:	3601      	adds	r6, #1
 800bf9e:	2102      	movs	r1, #2
 800bfa0:	e000      	b.n	800bfa4 <__cvt+0x42>
 800bfa2:	2103      	movs	r1, #3
 800bfa4:	ab03      	add	r3, sp, #12
 800bfa6:	9301      	str	r3, [sp, #4]
 800bfa8:	ab02      	add	r3, sp, #8
 800bfaa:	9300      	str	r3, [sp, #0]
 800bfac:	4632      	mov	r2, r6
 800bfae:	4653      	mov	r3, sl
 800bfb0:	ec45 4b10 	vmov	d0, r4, r5
 800bfb4:	f001 feb4 	bl	800dd20 <_dtoa_r>
 800bfb8:	2f47      	cmp	r7, #71	; 0x47
 800bfba:	4680      	mov	r8, r0
 800bfbc:	d102      	bne.n	800bfc4 <__cvt+0x62>
 800bfbe:	f019 0f01 	tst.w	r9, #1
 800bfc2:	d026      	beq.n	800c012 <__cvt+0xb0>
 800bfc4:	2f46      	cmp	r7, #70	; 0x46
 800bfc6:	eb08 0906 	add.w	r9, r8, r6
 800bfca:	d111      	bne.n	800bff0 <__cvt+0x8e>
 800bfcc:	f898 3000 	ldrb.w	r3, [r8]
 800bfd0:	2b30      	cmp	r3, #48	; 0x30
 800bfd2:	d10a      	bne.n	800bfea <__cvt+0x88>
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	4620      	mov	r0, r4
 800bfda:	4629      	mov	r1, r5
 800bfdc:	f7f4 fd74 	bl	8000ac8 <__aeabi_dcmpeq>
 800bfe0:	b918      	cbnz	r0, 800bfea <__cvt+0x88>
 800bfe2:	f1c6 0601 	rsb	r6, r6, #1
 800bfe6:	f8ca 6000 	str.w	r6, [sl]
 800bfea:	f8da 3000 	ldr.w	r3, [sl]
 800bfee:	4499      	add	r9, r3
 800bff0:	2200      	movs	r2, #0
 800bff2:	2300      	movs	r3, #0
 800bff4:	4620      	mov	r0, r4
 800bff6:	4629      	mov	r1, r5
 800bff8:	f7f4 fd66 	bl	8000ac8 <__aeabi_dcmpeq>
 800bffc:	b938      	cbnz	r0, 800c00e <__cvt+0xac>
 800bffe:	2230      	movs	r2, #48	; 0x30
 800c000:	9b03      	ldr	r3, [sp, #12]
 800c002:	454b      	cmp	r3, r9
 800c004:	d205      	bcs.n	800c012 <__cvt+0xb0>
 800c006:	1c59      	adds	r1, r3, #1
 800c008:	9103      	str	r1, [sp, #12]
 800c00a:	701a      	strb	r2, [r3, #0]
 800c00c:	e7f8      	b.n	800c000 <__cvt+0x9e>
 800c00e:	f8cd 900c 	str.w	r9, [sp, #12]
 800c012:	9b03      	ldr	r3, [sp, #12]
 800c014:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c016:	eba3 0308 	sub.w	r3, r3, r8
 800c01a:	4640      	mov	r0, r8
 800c01c:	6013      	str	r3, [r2, #0]
 800c01e:	b004      	add	sp, #16
 800c020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c024 <__exponent>:
 800c024:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c026:	2900      	cmp	r1, #0
 800c028:	4604      	mov	r4, r0
 800c02a:	bfba      	itte	lt
 800c02c:	4249      	neglt	r1, r1
 800c02e:	232d      	movlt	r3, #45	; 0x2d
 800c030:	232b      	movge	r3, #43	; 0x2b
 800c032:	2909      	cmp	r1, #9
 800c034:	f804 2b02 	strb.w	r2, [r4], #2
 800c038:	7043      	strb	r3, [r0, #1]
 800c03a:	dd20      	ble.n	800c07e <__exponent+0x5a>
 800c03c:	f10d 0307 	add.w	r3, sp, #7
 800c040:	461f      	mov	r7, r3
 800c042:	260a      	movs	r6, #10
 800c044:	fb91 f5f6 	sdiv	r5, r1, r6
 800c048:	fb06 1115 	mls	r1, r6, r5, r1
 800c04c:	3130      	adds	r1, #48	; 0x30
 800c04e:	2d09      	cmp	r5, #9
 800c050:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c054:	f103 32ff 	add.w	r2, r3, #4294967295
 800c058:	4629      	mov	r1, r5
 800c05a:	dc09      	bgt.n	800c070 <__exponent+0x4c>
 800c05c:	3130      	adds	r1, #48	; 0x30
 800c05e:	3b02      	subs	r3, #2
 800c060:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c064:	42bb      	cmp	r3, r7
 800c066:	4622      	mov	r2, r4
 800c068:	d304      	bcc.n	800c074 <__exponent+0x50>
 800c06a:	1a10      	subs	r0, r2, r0
 800c06c:	b003      	add	sp, #12
 800c06e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c070:	4613      	mov	r3, r2
 800c072:	e7e7      	b.n	800c044 <__exponent+0x20>
 800c074:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c078:	f804 2b01 	strb.w	r2, [r4], #1
 800c07c:	e7f2      	b.n	800c064 <__exponent+0x40>
 800c07e:	2330      	movs	r3, #48	; 0x30
 800c080:	4419      	add	r1, r3
 800c082:	7083      	strb	r3, [r0, #2]
 800c084:	1d02      	adds	r2, r0, #4
 800c086:	70c1      	strb	r1, [r0, #3]
 800c088:	e7ef      	b.n	800c06a <__exponent+0x46>
	...

0800c08c <_printf_float>:
 800c08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c090:	b08d      	sub	sp, #52	; 0x34
 800c092:	460c      	mov	r4, r1
 800c094:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800c098:	4616      	mov	r6, r2
 800c09a:	461f      	mov	r7, r3
 800c09c:	4605      	mov	r5, r0
 800c09e:	f003 f89d 	bl	800f1dc <_localeconv_r>
 800c0a2:	6803      	ldr	r3, [r0, #0]
 800c0a4:	9304      	str	r3, [sp, #16]
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	f7f4 f892 	bl	80001d0 <strlen>
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	930a      	str	r3, [sp, #40]	; 0x28
 800c0b0:	f8d8 3000 	ldr.w	r3, [r8]
 800c0b4:	9005      	str	r0, [sp, #20]
 800c0b6:	3307      	adds	r3, #7
 800c0b8:	f023 0307 	bic.w	r3, r3, #7
 800c0bc:	f103 0208 	add.w	r2, r3, #8
 800c0c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c0c4:	f8d4 b000 	ldr.w	fp, [r4]
 800c0c8:	f8c8 2000 	str.w	r2, [r8]
 800c0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c0d4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c0d8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c0dc:	9307      	str	r3, [sp, #28]
 800c0de:	f8cd 8018 	str.w	r8, [sp, #24]
 800c0e2:	f04f 32ff 	mov.w	r2, #4294967295
 800c0e6:	4ba7      	ldr	r3, [pc, #668]	; (800c384 <_printf_float+0x2f8>)
 800c0e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c0ec:	f7f4 fd1e 	bl	8000b2c <__aeabi_dcmpun>
 800c0f0:	bb70      	cbnz	r0, 800c150 <_printf_float+0xc4>
 800c0f2:	f04f 32ff 	mov.w	r2, #4294967295
 800c0f6:	4ba3      	ldr	r3, [pc, #652]	; (800c384 <_printf_float+0x2f8>)
 800c0f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c0fc:	f7f4 fcf8 	bl	8000af0 <__aeabi_dcmple>
 800c100:	bb30      	cbnz	r0, 800c150 <_printf_float+0xc4>
 800c102:	2200      	movs	r2, #0
 800c104:	2300      	movs	r3, #0
 800c106:	4640      	mov	r0, r8
 800c108:	4649      	mov	r1, r9
 800c10a:	f7f4 fce7 	bl	8000adc <__aeabi_dcmplt>
 800c10e:	b110      	cbz	r0, 800c116 <_printf_float+0x8a>
 800c110:	232d      	movs	r3, #45	; 0x2d
 800c112:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c116:	4a9c      	ldr	r2, [pc, #624]	; (800c388 <_printf_float+0x2fc>)
 800c118:	4b9c      	ldr	r3, [pc, #624]	; (800c38c <_printf_float+0x300>)
 800c11a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c11e:	bf8c      	ite	hi
 800c120:	4690      	movhi	r8, r2
 800c122:	4698      	movls	r8, r3
 800c124:	2303      	movs	r3, #3
 800c126:	f02b 0204 	bic.w	r2, fp, #4
 800c12a:	6123      	str	r3, [r4, #16]
 800c12c:	6022      	str	r2, [r4, #0]
 800c12e:	f04f 0900 	mov.w	r9, #0
 800c132:	9700      	str	r7, [sp, #0]
 800c134:	4633      	mov	r3, r6
 800c136:	aa0b      	add	r2, sp, #44	; 0x2c
 800c138:	4621      	mov	r1, r4
 800c13a:	4628      	mov	r0, r5
 800c13c:	f000 f9e6 	bl	800c50c <_printf_common>
 800c140:	3001      	adds	r0, #1
 800c142:	f040 808d 	bne.w	800c260 <_printf_float+0x1d4>
 800c146:	f04f 30ff 	mov.w	r0, #4294967295
 800c14a:	b00d      	add	sp, #52	; 0x34
 800c14c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c150:	4642      	mov	r2, r8
 800c152:	464b      	mov	r3, r9
 800c154:	4640      	mov	r0, r8
 800c156:	4649      	mov	r1, r9
 800c158:	f7f4 fce8 	bl	8000b2c <__aeabi_dcmpun>
 800c15c:	b110      	cbz	r0, 800c164 <_printf_float+0xd8>
 800c15e:	4a8c      	ldr	r2, [pc, #560]	; (800c390 <_printf_float+0x304>)
 800c160:	4b8c      	ldr	r3, [pc, #560]	; (800c394 <_printf_float+0x308>)
 800c162:	e7da      	b.n	800c11a <_printf_float+0x8e>
 800c164:	6861      	ldr	r1, [r4, #4]
 800c166:	1c4b      	adds	r3, r1, #1
 800c168:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800c16c:	a80a      	add	r0, sp, #40	; 0x28
 800c16e:	d13e      	bne.n	800c1ee <_printf_float+0x162>
 800c170:	2306      	movs	r3, #6
 800c172:	6063      	str	r3, [r4, #4]
 800c174:	2300      	movs	r3, #0
 800c176:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c17a:	ab09      	add	r3, sp, #36	; 0x24
 800c17c:	9300      	str	r3, [sp, #0]
 800c17e:	ec49 8b10 	vmov	d0, r8, r9
 800c182:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c186:	6022      	str	r2, [r4, #0]
 800c188:	f8cd a004 	str.w	sl, [sp, #4]
 800c18c:	6861      	ldr	r1, [r4, #4]
 800c18e:	4628      	mov	r0, r5
 800c190:	f7ff fee7 	bl	800bf62 <__cvt>
 800c194:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800c198:	2b47      	cmp	r3, #71	; 0x47
 800c19a:	4680      	mov	r8, r0
 800c19c:	d109      	bne.n	800c1b2 <_printf_float+0x126>
 800c19e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1a0:	1cd8      	adds	r0, r3, #3
 800c1a2:	db02      	blt.n	800c1aa <_printf_float+0x11e>
 800c1a4:	6862      	ldr	r2, [r4, #4]
 800c1a6:	4293      	cmp	r3, r2
 800c1a8:	dd47      	ble.n	800c23a <_printf_float+0x1ae>
 800c1aa:	f1aa 0a02 	sub.w	sl, sl, #2
 800c1ae:	fa5f fa8a 	uxtb.w	sl, sl
 800c1b2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c1b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c1b8:	d824      	bhi.n	800c204 <_printf_float+0x178>
 800c1ba:	3901      	subs	r1, #1
 800c1bc:	4652      	mov	r2, sl
 800c1be:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c1c2:	9109      	str	r1, [sp, #36]	; 0x24
 800c1c4:	f7ff ff2e 	bl	800c024 <__exponent>
 800c1c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c1ca:	1813      	adds	r3, r2, r0
 800c1cc:	2a01      	cmp	r2, #1
 800c1ce:	4681      	mov	r9, r0
 800c1d0:	6123      	str	r3, [r4, #16]
 800c1d2:	dc02      	bgt.n	800c1da <_printf_float+0x14e>
 800c1d4:	6822      	ldr	r2, [r4, #0]
 800c1d6:	07d1      	lsls	r1, r2, #31
 800c1d8:	d501      	bpl.n	800c1de <_printf_float+0x152>
 800c1da:	3301      	adds	r3, #1
 800c1dc:	6123      	str	r3, [r4, #16]
 800c1de:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d0a5      	beq.n	800c132 <_printf_float+0xa6>
 800c1e6:	232d      	movs	r3, #45	; 0x2d
 800c1e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c1ec:	e7a1      	b.n	800c132 <_printf_float+0xa6>
 800c1ee:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800c1f2:	f000 8177 	beq.w	800c4e4 <_printf_float+0x458>
 800c1f6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c1fa:	d1bb      	bne.n	800c174 <_printf_float+0xe8>
 800c1fc:	2900      	cmp	r1, #0
 800c1fe:	d1b9      	bne.n	800c174 <_printf_float+0xe8>
 800c200:	2301      	movs	r3, #1
 800c202:	e7b6      	b.n	800c172 <_printf_float+0xe6>
 800c204:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800c208:	d119      	bne.n	800c23e <_printf_float+0x1b2>
 800c20a:	2900      	cmp	r1, #0
 800c20c:	6863      	ldr	r3, [r4, #4]
 800c20e:	dd0c      	ble.n	800c22a <_printf_float+0x19e>
 800c210:	6121      	str	r1, [r4, #16]
 800c212:	b913      	cbnz	r3, 800c21a <_printf_float+0x18e>
 800c214:	6822      	ldr	r2, [r4, #0]
 800c216:	07d2      	lsls	r2, r2, #31
 800c218:	d502      	bpl.n	800c220 <_printf_float+0x194>
 800c21a:	3301      	adds	r3, #1
 800c21c:	440b      	add	r3, r1
 800c21e:	6123      	str	r3, [r4, #16]
 800c220:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c222:	65a3      	str	r3, [r4, #88]	; 0x58
 800c224:	f04f 0900 	mov.w	r9, #0
 800c228:	e7d9      	b.n	800c1de <_printf_float+0x152>
 800c22a:	b913      	cbnz	r3, 800c232 <_printf_float+0x1a6>
 800c22c:	6822      	ldr	r2, [r4, #0]
 800c22e:	07d0      	lsls	r0, r2, #31
 800c230:	d501      	bpl.n	800c236 <_printf_float+0x1aa>
 800c232:	3302      	adds	r3, #2
 800c234:	e7f3      	b.n	800c21e <_printf_float+0x192>
 800c236:	2301      	movs	r3, #1
 800c238:	e7f1      	b.n	800c21e <_printf_float+0x192>
 800c23a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800c23e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c242:	4293      	cmp	r3, r2
 800c244:	db05      	blt.n	800c252 <_printf_float+0x1c6>
 800c246:	6822      	ldr	r2, [r4, #0]
 800c248:	6123      	str	r3, [r4, #16]
 800c24a:	07d1      	lsls	r1, r2, #31
 800c24c:	d5e8      	bpl.n	800c220 <_printf_float+0x194>
 800c24e:	3301      	adds	r3, #1
 800c250:	e7e5      	b.n	800c21e <_printf_float+0x192>
 800c252:	2b00      	cmp	r3, #0
 800c254:	bfd4      	ite	le
 800c256:	f1c3 0302 	rsble	r3, r3, #2
 800c25a:	2301      	movgt	r3, #1
 800c25c:	4413      	add	r3, r2
 800c25e:	e7de      	b.n	800c21e <_printf_float+0x192>
 800c260:	6823      	ldr	r3, [r4, #0]
 800c262:	055a      	lsls	r2, r3, #21
 800c264:	d407      	bmi.n	800c276 <_printf_float+0x1ea>
 800c266:	6923      	ldr	r3, [r4, #16]
 800c268:	4642      	mov	r2, r8
 800c26a:	4631      	mov	r1, r6
 800c26c:	4628      	mov	r0, r5
 800c26e:	47b8      	blx	r7
 800c270:	3001      	adds	r0, #1
 800c272:	d12b      	bne.n	800c2cc <_printf_float+0x240>
 800c274:	e767      	b.n	800c146 <_printf_float+0xba>
 800c276:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c27a:	f240 80dc 	bls.w	800c436 <_printf_float+0x3aa>
 800c27e:	2200      	movs	r2, #0
 800c280:	2300      	movs	r3, #0
 800c282:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c286:	f7f4 fc1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800c28a:	2800      	cmp	r0, #0
 800c28c:	d033      	beq.n	800c2f6 <_printf_float+0x26a>
 800c28e:	2301      	movs	r3, #1
 800c290:	4a41      	ldr	r2, [pc, #260]	; (800c398 <_printf_float+0x30c>)
 800c292:	4631      	mov	r1, r6
 800c294:	4628      	mov	r0, r5
 800c296:	47b8      	blx	r7
 800c298:	3001      	adds	r0, #1
 800c29a:	f43f af54 	beq.w	800c146 <_printf_float+0xba>
 800c29e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c2a2:	429a      	cmp	r2, r3
 800c2a4:	db02      	blt.n	800c2ac <_printf_float+0x220>
 800c2a6:	6823      	ldr	r3, [r4, #0]
 800c2a8:	07d8      	lsls	r0, r3, #31
 800c2aa:	d50f      	bpl.n	800c2cc <_printf_float+0x240>
 800c2ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2b0:	4631      	mov	r1, r6
 800c2b2:	4628      	mov	r0, r5
 800c2b4:	47b8      	blx	r7
 800c2b6:	3001      	adds	r0, #1
 800c2b8:	f43f af45 	beq.w	800c146 <_printf_float+0xba>
 800c2bc:	f04f 0800 	mov.w	r8, #0
 800c2c0:	f104 091a 	add.w	r9, r4, #26
 800c2c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2c6:	3b01      	subs	r3, #1
 800c2c8:	4543      	cmp	r3, r8
 800c2ca:	dc09      	bgt.n	800c2e0 <_printf_float+0x254>
 800c2cc:	6823      	ldr	r3, [r4, #0]
 800c2ce:	079b      	lsls	r3, r3, #30
 800c2d0:	f100 8103 	bmi.w	800c4da <_printf_float+0x44e>
 800c2d4:	68e0      	ldr	r0, [r4, #12]
 800c2d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2d8:	4298      	cmp	r0, r3
 800c2da:	bfb8      	it	lt
 800c2dc:	4618      	movlt	r0, r3
 800c2de:	e734      	b.n	800c14a <_printf_float+0xbe>
 800c2e0:	2301      	movs	r3, #1
 800c2e2:	464a      	mov	r2, r9
 800c2e4:	4631      	mov	r1, r6
 800c2e6:	4628      	mov	r0, r5
 800c2e8:	47b8      	blx	r7
 800c2ea:	3001      	adds	r0, #1
 800c2ec:	f43f af2b 	beq.w	800c146 <_printf_float+0xba>
 800c2f0:	f108 0801 	add.w	r8, r8, #1
 800c2f4:	e7e6      	b.n	800c2c4 <_printf_float+0x238>
 800c2f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	dc2b      	bgt.n	800c354 <_printf_float+0x2c8>
 800c2fc:	2301      	movs	r3, #1
 800c2fe:	4a26      	ldr	r2, [pc, #152]	; (800c398 <_printf_float+0x30c>)
 800c300:	4631      	mov	r1, r6
 800c302:	4628      	mov	r0, r5
 800c304:	47b8      	blx	r7
 800c306:	3001      	adds	r0, #1
 800c308:	f43f af1d 	beq.w	800c146 <_printf_float+0xba>
 800c30c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c30e:	b923      	cbnz	r3, 800c31a <_printf_float+0x28e>
 800c310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c312:	b913      	cbnz	r3, 800c31a <_printf_float+0x28e>
 800c314:	6823      	ldr	r3, [r4, #0]
 800c316:	07d9      	lsls	r1, r3, #31
 800c318:	d5d8      	bpl.n	800c2cc <_printf_float+0x240>
 800c31a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c31e:	4631      	mov	r1, r6
 800c320:	4628      	mov	r0, r5
 800c322:	47b8      	blx	r7
 800c324:	3001      	adds	r0, #1
 800c326:	f43f af0e 	beq.w	800c146 <_printf_float+0xba>
 800c32a:	f04f 0900 	mov.w	r9, #0
 800c32e:	f104 0a1a 	add.w	sl, r4, #26
 800c332:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c334:	425b      	negs	r3, r3
 800c336:	454b      	cmp	r3, r9
 800c338:	dc01      	bgt.n	800c33e <_printf_float+0x2b2>
 800c33a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c33c:	e794      	b.n	800c268 <_printf_float+0x1dc>
 800c33e:	2301      	movs	r3, #1
 800c340:	4652      	mov	r2, sl
 800c342:	4631      	mov	r1, r6
 800c344:	4628      	mov	r0, r5
 800c346:	47b8      	blx	r7
 800c348:	3001      	adds	r0, #1
 800c34a:	f43f aefc 	beq.w	800c146 <_printf_float+0xba>
 800c34e:	f109 0901 	add.w	r9, r9, #1
 800c352:	e7ee      	b.n	800c332 <_printf_float+0x2a6>
 800c354:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c356:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c358:	429a      	cmp	r2, r3
 800c35a:	bfa8      	it	ge
 800c35c:	461a      	movge	r2, r3
 800c35e:	2a00      	cmp	r2, #0
 800c360:	4691      	mov	r9, r2
 800c362:	dd07      	ble.n	800c374 <_printf_float+0x2e8>
 800c364:	4613      	mov	r3, r2
 800c366:	4631      	mov	r1, r6
 800c368:	4642      	mov	r2, r8
 800c36a:	4628      	mov	r0, r5
 800c36c:	47b8      	blx	r7
 800c36e:	3001      	adds	r0, #1
 800c370:	f43f aee9 	beq.w	800c146 <_printf_float+0xba>
 800c374:	f104 031a 	add.w	r3, r4, #26
 800c378:	f04f 0b00 	mov.w	fp, #0
 800c37c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c380:	9306      	str	r3, [sp, #24]
 800c382:	e015      	b.n	800c3b0 <_printf_float+0x324>
 800c384:	7fefffff 	.word	0x7fefffff
 800c388:	0801081c 	.word	0x0801081c
 800c38c:	08010818 	.word	0x08010818
 800c390:	08010824 	.word	0x08010824
 800c394:	08010820 	.word	0x08010820
 800c398:	08010828 	.word	0x08010828
 800c39c:	2301      	movs	r3, #1
 800c39e:	9a06      	ldr	r2, [sp, #24]
 800c3a0:	4631      	mov	r1, r6
 800c3a2:	4628      	mov	r0, r5
 800c3a4:	47b8      	blx	r7
 800c3a6:	3001      	adds	r0, #1
 800c3a8:	f43f aecd 	beq.w	800c146 <_printf_float+0xba>
 800c3ac:	f10b 0b01 	add.w	fp, fp, #1
 800c3b0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c3b4:	ebaa 0309 	sub.w	r3, sl, r9
 800c3b8:	455b      	cmp	r3, fp
 800c3ba:	dcef      	bgt.n	800c39c <_printf_float+0x310>
 800c3bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c3c0:	429a      	cmp	r2, r3
 800c3c2:	44d0      	add	r8, sl
 800c3c4:	db15      	blt.n	800c3f2 <_printf_float+0x366>
 800c3c6:	6823      	ldr	r3, [r4, #0]
 800c3c8:	07da      	lsls	r2, r3, #31
 800c3ca:	d412      	bmi.n	800c3f2 <_printf_float+0x366>
 800c3cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c3d0:	eba3 020a 	sub.w	r2, r3, sl
 800c3d4:	eba3 0a01 	sub.w	sl, r3, r1
 800c3d8:	4592      	cmp	sl, r2
 800c3da:	bfa8      	it	ge
 800c3dc:	4692      	movge	sl, r2
 800c3de:	f1ba 0f00 	cmp.w	sl, #0
 800c3e2:	dc0e      	bgt.n	800c402 <_printf_float+0x376>
 800c3e4:	f04f 0800 	mov.w	r8, #0
 800c3e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c3ec:	f104 091a 	add.w	r9, r4, #26
 800c3f0:	e019      	b.n	800c426 <_printf_float+0x39a>
 800c3f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c3f6:	4631      	mov	r1, r6
 800c3f8:	4628      	mov	r0, r5
 800c3fa:	47b8      	blx	r7
 800c3fc:	3001      	adds	r0, #1
 800c3fe:	d1e5      	bne.n	800c3cc <_printf_float+0x340>
 800c400:	e6a1      	b.n	800c146 <_printf_float+0xba>
 800c402:	4653      	mov	r3, sl
 800c404:	4642      	mov	r2, r8
 800c406:	4631      	mov	r1, r6
 800c408:	4628      	mov	r0, r5
 800c40a:	47b8      	blx	r7
 800c40c:	3001      	adds	r0, #1
 800c40e:	d1e9      	bne.n	800c3e4 <_printf_float+0x358>
 800c410:	e699      	b.n	800c146 <_printf_float+0xba>
 800c412:	2301      	movs	r3, #1
 800c414:	464a      	mov	r2, r9
 800c416:	4631      	mov	r1, r6
 800c418:	4628      	mov	r0, r5
 800c41a:	47b8      	blx	r7
 800c41c:	3001      	adds	r0, #1
 800c41e:	f43f ae92 	beq.w	800c146 <_printf_float+0xba>
 800c422:	f108 0801 	add.w	r8, r8, #1
 800c426:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c42a:	1a9b      	subs	r3, r3, r2
 800c42c:	eba3 030a 	sub.w	r3, r3, sl
 800c430:	4543      	cmp	r3, r8
 800c432:	dcee      	bgt.n	800c412 <_printf_float+0x386>
 800c434:	e74a      	b.n	800c2cc <_printf_float+0x240>
 800c436:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c438:	2a01      	cmp	r2, #1
 800c43a:	dc01      	bgt.n	800c440 <_printf_float+0x3b4>
 800c43c:	07db      	lsls	r3, r3, #31
 800c43e:	d53a      	bpl.n	800c4b6 <_printf_float+0x42a>
 800c440:	2301      	movs	r3, #1
 800c442:	4642      	mov	r2, r8
 800c444:	4631      	mov	r1, r6
 800c446:	4628      	mov	r0, r5
 800c448:	47b8      	blx	r7
 800c44a:	3001      	adds	r0, #1
 800c44c:	f43f ae7b 	beq.w	800c146 <_printf_float+0xba>
 800c450:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c454:	4631      	mov	r1, r6
 800c456:	4628      	mov	r0, r5
 800c458:	47b8      	blx	r7
 800c45a:	3001      	adds	r0, #1
 800c45c:	f108 0801 	add.w	r8, r8, #1
 800c460:	f43f ae71 	beq.w	800c146 <_printf_float+0xba>
 800c464:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c466:	2200      	movs	r2, #0
 800c468:	f103 3aff 	add.w	sl, r3, #4294967295
 800c46c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c470:	2300      	movs	r3, #0
 800c472:	f7f4 fb29 	bl	8000ac8 <__aeabi_dcmpeq>
 800c476:	b9c8      	cbnz	r0, 800c4ac <_printf_float+0x420>
 800c478:	4653      	mov	r3, sl
 800c47a:	4642      	mov	r2, r8
 800c47c:	4631      	mov	r1, r6
 800c47e:	4628      	mov	r0, r5
 800c480:	47b8      	blx	r7
 800c482:	3001      	adds	r0, #1
 800c484:	d10e      	bne.n	800c4a4 <_printf_float+0x418>
 800c486:	e65e      	b.n	800c146 <_printf_float+0xba>
 800c488:	2301      	movs	r3, #1
 800c48a:	4652      	mov	r2, sl
 800c48c:	4631      	mov	r1, r6
 800c48e:	4628      	mov	r0, r5
 800c490:	47b8      	blx	r7
 800c492:	3001      	adds	r0, #1
 800c494:	f43f ae57 	beq.w	800c146 <_printf_float+0xba>
 800c498:	f108 0801 	add.w	r8, r8, #1
 800c49c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c49e:	3b01      	subs	r3, #1
 800c4a0:	4543      	cmp	r3, r8
 800c4a2:	dcf1      	bgt.n	800c488 <_printf_float+0x3fc>
 800c4a4:	464b      	mov	r3, r9
 800c4a6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c4aa:	e6de      	b.n	800c26a <_printf_float+0x1de>
 800c4ac:	f04f 0800 	mov.w	r8, #0
 800c4b0:	f104 0a1a 	add.w	sl, r4, #26
 800c4b4:	e7f2      	b.n	800c49c <_printf_float+0x410>
 800c4b6:	2301      	movs	r3, #1
 800c4b8:	e7df      	b.n	800c47a <_printf_float+0x3ee>
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	464a      	mov	r2, r9
 800c4be:	4631      	mov	r1, r6
 800c4c0:	4628      	mov	r0, r5
 800c4c2:	47b8      	blx	r7
 800c4c4:	3001      	adds	r0, #1
 800c4c6:	f43f ae3e 	beq.w	800c146 <_printf_float+0xba>
 800c4ca:	f108 0801 	add.w	r8, r8, #1
 800c4ce:	68e3      	ldr	r3, [r4, #12]
 800c4d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c4d2:	1a9b      	subs	r3, r3, r2
 800c4d4:	4543      	cmp	r3, r8
 800c4d6:	dcf0      	bgt.n	800c4ba <_printf_float+0x42e>
 800c4d8:	e6fc      	b.n	800c2d4 <_printf_float+0x248>
 800c4da:	f04f 0800 	mov.w	r8, #0
 800c4de:	f104 0919 	add.w	r9, r4, #25
 800c4e2:	e7f4      	b.n	800c4ce <_printf_float+0x442>
 800c4e4:	2900      	cmp	r1, #0
 800c4e6:	f43f ae8b 	beq.w	800c200 <_printf_float+0x174>
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c4f0:	ab09      	add	r3, sp, #36	; 0x24
 800c4f2:	9300      	str	r3, [sp, #0]
 800c4f4:	ec49 8b10 	vmov	d0, r8, r9
 800c4f8:	6022      	str	r2, [r4, #0]
 800c4fa:	f8cd a004 	str.w	sl, [sp, #4]
 800c4fe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c502:	4628      	mov	r0, r5
 800c504:	f7ff fd2d 	bl	800bf62 <__cvt>
 800c508:	4680      	mov	r8, r0
 800c50a:	e648      	b.n	800c19e <_printf_float+0x112>

0800c50c <_printf_common>:
 800c50c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c510:	4691      	mov	r9, r2
 800c512:	461f      	mov	r7, r3
 800c514:	688a      	ldr	r2, [r1, #8]
 800c516:	690b      	ldr	r3, [r1, #16]
 800c518:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c51c:	4293      	cmp	r3, r2
 800c51e:	bfb8      	it	lt
 800c520:	4613      	movlt	r3, r2
 800c522:	f8c9 3000 	str.w	r3, [r9]
 800c526:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c52a:	4606      	mov	r6, r0
 800c52c:	460c      	mov	r4, r1
 800c52e:	b112      	cbz	r2, 800c536 <_printf_common+0x2a>
 800c530:	3301      	adds	r3, #1
 800c532:	f8c9 3000 	str.w	r3, [r9]
 800c536:	6823      	ldr	r3, [r4, #0]
 800c538:	0699      	lsls	r1, r3, #26
 800c53a:	bf42      	ittt	mi
 800c53c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c540:	3302      	addmi	r3, #2
 800c542:	f8c9 3000 	strmi.w	r3, [r9]
 800c546:	6825      	ldr	r5, [r4, #0]
 800c548:	f015 0506 	ands.w	r5, r5, #6
 800c54c:	d107      	bne.n	800c55e <_printf_common+0x52>
 800c54e:	f104 0a19 	add.w	sl, r4, #25
 800c552:	68e3      	ldr	r3, [r4, #12]
 800c554:	f8d9 2000 	ldr.w	r2, [r9]
 800c558:	1a9b      	subs	r3, r3, r2
 800c55a:	42ab      	cmp	r3, r5
 800c55c:	dc28      	bgt.n	800c5b0 <_printf_common+0xa4>
 800c55e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c562:	6822      	ldr	r2, [r4, #0]
 800c564:	3300      	adds	r3, #0
 800c566:	bf18      	it	ne
 800c568:	2301      	movne	r3, #1
 800c56a:	0692      	lsls	r2, r2, #26
 800c56c:	d42d      	bmi.n	800c5ca <_printf_common+0xbe>
 800c56e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c572:	4639      	mov	r1, r7
 800c574:	4630      	mov	r0, r6
 800c576:	47c0      	blx	r8
 800c578:	3001      	adds	r0, #1
 800c57a:	d020      	beq.n	800c5be <_printf_common+0xb2>
 800c57c:	6823      	ldr	r3, [r4, #0]
 800c57e:	68e5      	ldr	r5, [r4, #12]
 800c580:	f8d9 2000 	ldr.w	r2, [r9]
 800c584:	f003 0306 	and.w	r3, r3, #6
 800c588:	2b04      	cmp	r3, #4
 800c58a:	bf08      	it	eq
 800c58c:	1aad      	subeq	r5, r5, r2
 800c58e:	68a3      	ldr	r3, [r4, #8]
 800c590:	6922      	ldr	r2, [r4, #16]
 800c592:	bf0c      	ite	eq
 800c594:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c598:	2500      	movne	r5, #0
 800c59a:	4293      	cmp	r3, r2
 800c59c:	bfc4      	itt	gt
 800c59e:	1a9b      	subgt	r3, r3, r2
 800c5a0:	18ed      	addgt	r5, r5, r3
 800c5a2:	f04f 0900 	mov.w	r9, #0
 800c5a6:	341a      	adds	r4, #26
 800c5a8:	454d      	cmp	r5, r9
 800c5aa:	d11a      	bne.n	800c5e2 <_printf_common+0xd6>
 800c5ac:	2000      	movs	r0, #0
 800c5ae:	e008      	b.n	800c5c2 <_printf_common+0xb6>
 800c5b0:	2301      	movs	r3, #1
 800c5b2:	4652      	mov	r2, sl
 800c5b4:	4639      	mov	r1, r7
 800c5b6:	4630      	mov	r0, r6
 800c5b8:	47c0      	blx	r8
 800c5ba:	3001      	adds	r0, #1
 800c5bc:	d103      	bne.n	800c5c6 <_printf_common+0xba>
 800c5be:	f04f 30ff 	mov.w	r0, #4294967295
 800c5c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5c6:	3501      	adds	r5, #1
 800c5c8:	e7c3      	b.n	800c552 <_printf_common+0x46>
 800c5ca:	18e1      	adds	r1, r4, r3
 800c5cc:	1c5a      	adds	r2, r3, #1
 800c5ce:	2030      	movs	r0, #48	; 0x30
 800c5d0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c5d4:	4422      	add	r2, r4
 800c5d6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c5da:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c5de:	3302      	adds	r3, #2
 800c5e0:	e7c5      	b.n	800c56e <_printf_common+0x62>
 800c5e2:	2301      	movs	r3, #1
 800c5e4:	4622      	mov	r2, r4
 800c5e6:	4639      	mov	r1, r7
 800c5e8:	4630      	mov	r0, r6
 800c5ea:	47c0      	blx	r8
 800c5ec:	3001      	adds	r0, #1
 800c5ee:	d0e6      	beq.n	800c5be <_printf_common+0xb2>
 800c5f0:	f109 0901 	add.w	r9, r9, #1
 800c5f4:	e7d8      	b.n	800c5a8 <_printf_common+0x9c>
	...

0800c5f8 <_printf_i>:
 800c5f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5fc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c600:	460c      	mov	r4, r1
 800c602:	7e09      	ldrb	r1, [r1, #24]
 800c604:	b085      	sub	sp, #20
 800c606:	296e      	cmp	r1, #110	; 0x6e
 800c608:	4617      	mov	r7, r2
 800c60a:	4606      	mov	r6, r0
 800c60c:	4698      	mov	r8, r3
 800c60e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c610:	f000 80b3 	beq.w	800c77a <_printf_i+0x182>
 800c614:	d822      	bhi.n	800c65c <_printf_i+0x64>
 800c616:	2963      	cmp	r1, #99	; 0x63
 800c618:	d036      	beq.n	800c688 <_printf_i+0x90>
 800c61a:	d80a      	bhi.n	800c632 <_printf_i+0x3a>
 800c61c:	2900      	cmp	r1, #0
 800c61e:	f000 80b9 	beq.w	800c794 <_printf_i+0x19c>
 800c622:	2958      	cmp	r1, #88	; 0x58
 800c624:	f000 8083 	beq.w	800c72e <_printf_i+0x136>
 800c628:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c62c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c630:	e032      	b.n	800c698 <_printf_i+0xa0>
 800c632:	2964      	cmp	r1, #100	; 0x64
 800c634:	d001      	beq.n	800c63a <_printf_i+0x42>
 800c636:	2969      	cmp	r1, #105	; 0x69
 800c638:	d1f6      	bne.n	800c628 <_printf_i+0x30>
 800c63a:	6820      	ldr	r0, [r4, #0]
 800c63c:	6813      	ldr	r3, [r2, #0]
 800c63e:	0605      	lsls	r5, r0, #24
 800c640:	f103 0104 	add.w	r1, r3, #4
 800c644:	d52a      	bpl.n	800c69c <_printf_i+0xa4>
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	6011      	str	r1, [r2, #0]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	da03      	bge.n	800c656 <_printf_i+0x5e>
 800c64e:	222d      	movs	r2, #45	; 0x2d
 800c650:	425b      	negs	r3, r3
 800c652:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c656:	486f      	ldr	r0, [pc, #444]	; (800c814 <_printf_i+0x21c>)
 800c658:	220a      	movs	r2, #10
 800c65a:	e039      	b.n	800c6d0 <_printf_i+0xd8>
 800c65c:	2973      	cmp	r1, #115	; 0x73
 800c65e:	f000 809d 	beq.w	800c79c <_printf_i+0x1a4>
 800c662:	d808      	bhi.n	800c676 <_printf_i+0x7e>
 800c664:	296f      	cmp	r1, #111	; 0x6f
 800c666:	d020      	beq.n	800c6aa <_printf_i+0xb2>
 800c668:	2970      	cmp	r1, #112	; 0x70
 800c66a:	d1dd      	bne.n	800c628 <_printf_i+0x30>
 800c66c:	6823      	ldr	r3, [r4, #0]
 800c66e:	f043 0320 	orr.w	r3, r3, #32
 800c672:	6023      	str	r3, [r4, #0]
 800c674:	e003      	b.n	800c67e <_printf_i+0x86>
 800c676:	2975      	cmp	r1, #117	; 0x75
 800c678:	d017      	beq.n	800c6aa <_printf_i+0xb2>
 800c67a:	2978      	cmp	r1, #120	; 0x78
 800c67c:	d1d4      	bne.n	800c628 <_printf_i+0x30>
 800c67e:	2378      	movs	r3, #120	; 0x78
 800c680:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c684:	4864      	ldr	r0, [pc, #400]	; (800c818 <_printf_i+0x220>)
 800c686:	e055      	b.n	800c734 <_printf_i+0x13c>
 800c688:	6813      	ldr	r3, [r2, #0]
 800c68a:	1d19      	adds	r1, r3, #4
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	6011      	str	r1, [r2, #0]
 800c690:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c694:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c698:	2301      	movs	r3, #1
 800c69a:	e08c      	b.n	800c7b6 <_printf_i+0x1be>
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	6011      	str	r1, [r2, #0]
 800c6a0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c6a4:	bf18      	it	ne
 800c6a6:	b21b      	sxthne	r3, r3
 800c6a8:	e7cf      	b.n	800c64a <_printf_i+0x52>
 800c6aa:	6813      	ldr	r3, [r2, #0]
 800c6ac:	6825      	ldr	r5, [r4, #0]
 800c6ae:	1d18      	adds	r0, r3, #4
 800c6b0:	6010      	str	r0, [r2, #0]
 800c6b2:	0628      	lsls	r0, r5, #24
 800c6b4:	d501      	bpl.n	800c6ba <_printf_i+0xc2>
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	e002      	b.n	800c6c0 <_printf_i+0xc8>
 800c6ba:	0668      	lsls	r0, r5, #25
 800c6bc:	d5fb      	bpl.n	800c6b6 <_printf_i+0xbe>
 800c6be:	881b      	ldrh	r3, [r3, #0]
 800c6c0:	4854      	ldr	r0, [pc, #336]	; (800c814 <_printf_i+0x21c>)
 800c6c2:	296f      	cmp	r1, #111	; 0x6f
 800c6c4:	bf14      	ite	ne
 800c6c6:	220a      	movne	r2, #10
 800c6c8:	2208      	moveq	r2, #8
 800c6ca:	2100      	movs	r1, #0
 800c6cc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c6d0:	6865      	ldr	r5, [r4, #4]
 800c6d2:	60a5      	str	r5, [r4, #8]
 800c6d4:	2d00      	cmp	r5, #0
 800c6d6:	f2c0 8095 	blt.w	800c804 <_printf_i+0x20c>
 800c6da:	6821      	ldr	r1, [r4, #0]
 800c6dc:	f021 0104 	bic.w	r1, r1, #4
 800c6e0:	6021      	str	r1, [r4, #0]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d13d      	bne.n	800c762 <_printf_i+0x16a>
 800c6e6:	2d00      	cmp	r5, #0
 800c6e8:	f040 808e 	bne.w	800c808 <_printf_i+0x210>
 800c6ec:	4665      	mov	r5, ip
 800c6ee:	2a08      	cmp	r2, #8
 800c6f0:	d10b      	bne.n	800c70a <_printf_i+0x112>
 800c6f2:	6823      	ldr	r3, [r4, #0]
 800c6f4:	07db      	lsls	r3, r3, #31
 800c6f6:	d508      	bpl.n	800c70a <_printf_i+0x112>
 800c6f8:	6923      	ldr	r3, [r4, #16]
 800c6fa:	6862      	ldr	r2, [r4, #4]
 800c6fc:	429a      	cmp	r2, r3
 800c6fe:	bfde      	ittt	le
 800c700:	2330      	movle	r3, #48	; 0x30
 800c702:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c706:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c70a:	ebac 0305 	sub.w	r3, ip, r5
 800c70e:	6123      	str	r3, [r4, #16]
 800c710:	f8cd 8000 	str.w	r8, [sp]
 800c714:	463b      	mov	r3, r7
 800c716:	aa03      	add	r2, sp, #12
 800c718:	4621      	mov	r1, r4
 800c71a:	4630      	mov	r0, r6
 800c71c:	f7ff fef6 	bl	800c50c <_printf_common>
 800c720:	3001      	adds	r0, #1
 800c722:	d14d      	bne.n	800c7c0 <_printf_i+0x1c8>
 800c724:	f04f 30ff 	mov.w	r0, #4294967295
 800c728:	b005      	add	sp, #20
 800c72a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c72e:	4839      	ldr	r0, [pc, #228]	; (800c814 <_printf_i+0x21c>)
 800c730:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c734:	6813      	ldr	r3, [r2, #0]
 800c736:	6821      	ldr	r1, [r4, #0]
 800c738:	1d1d      	adds	r5, r3, #4
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	6015      	str	r5, [r2, #0]
 800c73e:	060a      	lsls	r2, r1, #24
 800c740:	d50b      	bpl.n	800c75a <_printf_i+0x162>
 800c742:	07ca      	lsls	r2, r1, #31
 800c744:	bf44      	itt	mi
 800c746:	f041 0120 	orrmi.w	r1, r1, #32
 800c74a:	6021      	strmi	r1, [r4, #0]
 800c74c:	b91b      	cbnz	r3, 800c756 <_printf_i+0x15e>
 800c74e:	6822      	ldr	r2, [r4, #0]
 800c750:	f022 0220 	bic.w	r2, r2, #32
 800c754:	6022      	str	r2, [r4, #0]
 800c756:	2210      	movs	r2, #16
 800c758:	e7b7      	b.n	800c6ca <_printf_i+0xd2>
 800c75a:	064d      	lsls	r5, r1, #25
 800c75c:	bf48      	it	mi
 800c75e:	b29b      	uxthmi	r3, r3
 800c760:	e7ef      	b.n	800c742 <_printf_i+0x14a>
 800c762:	4665      	mov	r5, ip
 800c764:	fbb3 f1f2 	udiv	r1, r3, r2
 800c768:	fb02 3311 	mls	r3, r2, r1, r3
 800c76c:	5cc3      	ldrb	r3, [r0, r3]
 800c76e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c772:	460b      	mov	r3, r1
 800c774:	2900      	cmp	r1, #0
 800c776:	d1f5      	bne.n	800c764 <_printf_i+0x16c>
 800c778:	e7b9      	b.n	800c6ee <_printf_i+0xf6>
 800c77a:	6813      	ldr	r3, [r2, #0]
 800c77c:	6825      	ldr	r5, [r4, #0]
 800c77e:	6961      	ldr	r1, [r4, #20]
 800c780:	1d18      	adds	r0, r3, #4
 800c782:	6010      	str	r0, [r2, #0]
 800c784:	0628      	lsls	r0, r5, #24
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	d501      	bpl.n	800c78e <_printf_i+0x196>
 800c78a:	6019      	str	r1, [r3, #0]
 800c78c:	e002      	b.n	800c794 <_printf_i+0x19c>
 800c78e:	066a      	lsls	r2, r5, #25
 800c790:	d5fb      	bpl.n	800c78a <_printf_i+0x192>
 800c792:	8019      	strh	r1, [r3, #0]
 800c794:	2300      	movs	r3, #0
 800c796:	6123      	str	r3, [r4, #16]
 800c798:	4665      	mov	r5, ip
 800c79a:	e7b9      	b.n	800c710 <_printf_i+0x118>
 800c79c:	6813      	ldr	r3, [r2, #0]
 800c79e:	1d19      	adds	r1, r3, #4
 800c7a0:	6011      	str	r1, [r2, #0]
 800c7a2:	681d      	ldr	r5, [r3, #0]
 800c7a4:	6862      	ldr	r2, [r4, #4]
 800c7a6:	2100      	movs	r1, #0
 800c7a8:	4628      	mov	r0, r5
 800c7aa:	f7f3 fd19 	bl	80001e0 <memchr>
 800c7ae:	b108      	cbz	r0, 800c7b4 <_printf_i+0x1bc>
 800c7b0:	1b40      	subs	r0, r0, r5
 800c7b2:	6060      	str	r0, [r4, #4]
 800c7b4:	6863      	ldr	r3, [r4, #4]
 800c7b6:	6123      	str	r3, [r4, #16]
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c7be:	e7a7      	b.n	800c710 <_printf_i+0x118>
 800c7c0:	6923      	ldr	r3, [r4, #16]
 800c7c2:	462a      	mov	r2, r5
 800c7c4:	4639      	mov	r1, r7
 800c7c6:	4630      	mov	r0, r6
 800c7c8:	47c0      	blx	r8
 800c7ca:	3001      	adds	r0, #1
 800c7cc:	d0aa      	beq.n	800c724 <_printf_i+0x12c>
 800c7ce:	6823      	ldr	r3, [r4, #0]
 800c7d0:	079b      	lsls	r3, r3, #30
 800c7d2:	d413      	bmi.n	800c7fc <_printf_i+0x204>
 800c7d4:	68e0      	ldr	r0, [r4, #12]
 800c7d6:	9b03      	ldr	r3, [sp, #12]
 800c7d8:	4298      	cmp	r0, r3
 800c7da:	bfb8      	it	lt
 800c7dc:	4618      	movlt	r0, r3
 800c7de:	e7a3      	b.n	800c728 <_printf_i+0x130>
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	464a      	mov	r2, r9
 800c7e4:	4639      	mov	r1, r7
 800c7e6:	4630      	mov	r0, r6
 800c7e8:	47c0      	blx	r8
 800c7ea:	3001      	adds	r0, #1
 800c7ec:	d09a      	beq.n	800c724 <_printf_i+0x12c>
 800c7ee:	3501      	adds	r5, #1
 800c7f0:	68e3      	ldr	r3, [r4, #12]
 800c7f2:	9a03      	ldr	r2, [sp, #12]
 800c7f4:	1a9b      	subs	r3, r3, r2
 800c7f6:	42ab      	cmp	r3, r5
 800c7f8:	dcf2      	bgt.n	800c7e0 <_printf_i+0x1e8>
 800c7fa:	e7eb      	b.n	800c7d4 <_printf_i+0x1dc>
 800c7fc:	2500      	movs	r5, #0
 800c7fe:	f104 0919 	add.w	r9, r4, #25
 800c802:	e7f5      	b.n	800c7f0 <_printf_i+0x1f8>
 800c804:	2b00      	cmp	r3, #0
 800c806:	d1ac      	bne.n	800c762 <_printf_i+0x16a>
 800c808:	7803      	ldrb	r3, [r0, #0]
 800c80a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c80e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c812:	e76c      	b.n	800c6ee <_printf_i+0xf6>
 800c814:	0801082a 	.word	0x0801082a
 800c818:	0801083b 	.word	0x0801083b

0800c81c <_scanf_float>:
 800c81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c820:	469a      	mov	sl, r3
 800c822:	688b      	ldr	r3, [r1, #8]
 800c824:	4616      	mov	r6, r2
 800c826:	1e5a      	subs	r2, r3, #1
 800c828:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c82c:	b087      	sub	sp, #28
 800c82e:	bf83      	ittte	hi
 800c830:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800c834:	189b      	addhi	r3, r3, r2
 800c836:	9301      	strhi	r3, [sp, #4]
 800c838:	2300      	movls	r3, #0
 800c83a:	bf86      	itte	hi
 800c83c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c840:	608b      	strhi	r3, [r1, #8]
 800c842:	9301      	strls	r3, [sp, #4]
 800c844:	680b      	ldr	r3, [r1, #0]
 800c846:	4688      	mov	r8, r1
 800c848:	f04f 0b00 	mov.w	fp, #0
 800c84c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800c850:	f848 3b1c 	str.w	r3, [r8], #28
 800c854:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800c858:	4607      	mov	r7, r0
 800c85a:	460c      	mov	r4, r1
 800c85c:	4645      	mov	r5, r8
 800c85e:	465a      	mov	r2, fp
 800c860:	46d9      	mov	r9, fp
 800c862:	f8cd b008 	str.w	fp, [sp, #8]
 800c866:	68a1      	ldr	r1, [r4, #8]
 800c868:	b181      	cbz	r1, 800c88c <_scanf_float+0x70>
 800c86a:	6833      	ldr	r3, [r6, #0]
 800c86c:	781b      	ldrb	r3, [r3, #0]
 800c86e:	2b49      	cmp	r3, #73	; 0x49
 800c870:	d071      	beq.n	800c956 <_scanf_float+0x13a>
 800c872:	d84d      	bhi.n	800c910 <_scanf_float+0xf4>
 800c874:	2b39      	cmp	r3, #57	; 0x39
 800c876:	d840      	bhi.n	800c8fa <_scanf_float+0xde>
 800c878:	2b31      	cmp	r3, #49	; 0x31
 800c87a:	f080 8088 	bcs.w	800c98e <_scanf_float+0x172>
 800c87e:	2b2d      	cmp	r3, #45	; 0x2d
 800c880:	f000 8090 	beq.w	800c9a4 <_scanf_float+0x188>
 800c884:	d815      	bhi.n	800c8b2 <_scanf_float+0x96>
 800c886:	2b2b      	cmp	r3, #43	; 0x2b
 800c888:	f000 808c 	beq.w	800c9a4 <_scanf_float+0x188>
 800c88c:	f1b9 0f00 	cmp.w	r9, #0
 800c890:	d003      	beq.n	800c89a <_scanf_float+0x7e>
 800c892:	6823      	ldr	r3, [r4, #0]
 800c894:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c898:	6023      	str	r3, [r4, #0]
 800c89a:	3a01      	subs	r2, #1
 800c89c:	2a01      	cmp	r2, #1
 800c89e:	f200 80ea 	bhi.w	800ca76 <_scanf_float+0x25a>
 800c8a2:	4545      	cmp	r5, r8
 800c8a4:	f200 80dc 	bhi.w	800ca60 <_scanf_float+0x244>
 800c8a8:	2601      	movs	r6, #1
 800c8aa:	4630      	mov	r0, r6
 800c8ac:	b007      	add	sp, #28
 800c8ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8b2:	2b2e      	cmp	r3, #46	; 0x2e
 800c8b4:	f000 809f 	beq.w	800c9f6 <_scanf_float+0x1da>
 800c8b8:	2b30      	cmp	r3, #48	; 0x30
 800c8ba:	d1e7      	bne.n	800c88c <_scanf_float+0x70>
 800c8bc:	6820      	ldr	r0, [r4, #0]
 800c8be:	f410 7f80 	tst.w	r0, #256	; 0x100
 800c8c2:	d064      	beq.n	800c98e <_scanf_float+0x172>
 800c8c4:	9b01      	ldr	r3, [sp, #4]
 800c8c6:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800c8ca:	6020      	str	r0, [r4, #0]
 800c8cc:	f109 0901 	add.w	r9, r9, #1
 800c8d0:	b11b      	cbz	r3, 800c8da <_scanf_float+0xbe>
 800c8d2:	3b01      	subs	r3, #1
 800c8d4:	3101      	adds	r1, #1
 800c8d6:	9301      	str	r3, [sp, #4]
 800c8d8:	60a1      	str	r1, [r4, #8]
 800c8da:	68a3      	ldr	r3, [r4, #8]
 800c8dc:	3b01      	subs	r3, #1
 800c8de:	60a3      	str	r3, [r4, #8]
 800c8e0:	6923      	ldr	r3, [r4, #16]
 800c8e2:	3301      	adds	r3, #1
 800c8e4:	6123      	str	r3, [r4, #16]
 800c8e6:	6873      	ldr	r3, [r6, #4]
 800c8e8:	3b01      	subs	r3, #1
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	6073      	str	r3, [r6, #4]
 800c8ee:	f340 80ac 	ble.w	800ca4a <_scanf_float+0x22e>
 800c8f2:	6833      	ldr	r3, [r6, #0]
 800c8f4:	3301      	adds	r3, #1
 800c8f6:	6033      	str	r3, [r6, #0]
 800c8f8:	e7b5      	b.n	800c866 <_scanf_float+0x4a>
 800c8fa:	2b45      	cmp	r3, #69	; 0x45
 800c8fc:	f000 8085 	beq.w	800ca0a <_scanf_float+0x1ee>
 800c900:	2b46      	cmp	r3, #70	; 0x46
 800c902:	d06a      	beq.n	800c9da <_scanf_float+0x1be>
 800c904:	2b41      	cmp	r3, #65	; 0x41
 800c906:	d1c1      	bne.n	800c88c <_scanf_float+0x70>
 800c908:	2a01      	cmp	r2, #1
 800c90a:	d1bf      	bne.n	800c88c <_scanf_float+0x70>
 800c90c:	2202      	movs	r2, #2
 800c90e:	e046      	b.n	800c99e <_scanf_float+0x182>
 800c910:	2b65      	cmp	r3, #101	; 0x65
 800c912:	d07a      	beq.n	800ca0a <_scanf_float+0x1ee>
 800c914:	d818      	bhi.n	800c948 <_scanf_float+0x12c>
 800c916:	2b54      	cmp	r3, #84	; 0x54
 800c918:	d066      	beq.n	800c9e8 <_scanf_float+0x1cc>
 800c91a:	d811      	bhi.n	800c940 <_scanf_float+0x124>
 800c91c:	2b4e      	cmp	r3, #78	; 0x4e
 800c91e:	d1b5      	bne.n	800c88c <_scanf_float+0x70>
 800c920:	2a00      	cmp	r2, #0
 800c922:	d146      	bne.n	800c9b2 <_scanf_float+0x196>
 800c924:	f1b9 0f00 	cmp.w	r9, #0
 800c928:	d145      	bne.n	800c9b6 <_scanf_float+0x19a>
 800c92a:	6821      	ldr	r1, [r4, #0]
 800c92c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800c930:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800c934:	d13f      	bne.n	800c9b6 <_scanf_float+0x19a>
 800c936:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800c93a:	6021      	str	r1, [r4, #0]
 800c93c:	2201      	movs	r2, #1
 800c93e:	e02e      	b.n	800c99e <_scanf_float+0x182>
 800c940:	2b59      	cmp	r3, #89	; 0x59
 800c942:	d01e      	beq.n	800c982 <_scanf_float+0x166>
 800c944:	2b61      	cmp	r3, #97	; 0x61
 800c946:	e7de      	b.n	800c906 <_scanf_float+0xea>
 800c948:	2b6e      	cmp	r3, #110	; 0x6e
 800c94a:	d0e9      	beq.n	800c920 <_scanf_float+0x104>
 800c94c:	d815      	bhi.n	800c97a <_scanf_float+0x15e>
 800c94e:	2b66      	cmp	r3, #102	; 0x66
 800c950:	d043      	beq.n	800c9da <_scanf_float+0x1be>
 800c952:	2b69      	cmp	r3, #105	; 0x69
 800c954:	d19a      	bne.n	800c88c <_scanf_float+0x70>
 800c956:	f1bb 0f00 	cmp.w	fp, #0
 800c95a:	d138      	bne.n	800c9ce <_scanf_float+0x1b2>
 800c95c:	f1b9 0f00 	cmp.w	r9, #0
 800c960:	d197      	bne.n	800c892 <_scanf_float+0x76>
 800c962:	6821      	ldr	r1, [r4, #0]
 800c964:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800c968:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800c96c:	d195      	bne.n	800c89a <_scanf_float+0x7e>
 800c96e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800c972:	6021      	str	r1, [r4, #0]
 800c974:	f04f 0b01 	mov.w	fp, #1
 800c978:	e011      	b.n	800c99e <_scanf_float+0x182>
 800c97a:	2b74      	cmp	r3, #116	; 0x74
 800c97c:	d034      	beq.n	800c9e8 <_scanf_float+0x1cc>
 800c97e:	2b79      	cmp	r3, #121	; 0x79
 800c980:	d184      	bne.n	800c88c <_scanf_float+0x70>
 800c982:	f1bb 0f07 	cmp.w	fp, #7
 800c986:	d181      	bne.n	800c88c <_scanf_float+0x70>
 800c988:	f04f 0b08 	mov.w	fp, #8
 800c98c:	e007      	b.n	800c99e <_scanf_float+0x182>
 800c98e:	eb12 0f0b 	cmn.w	r2, fp
 800c992:	f47f af7b 	bne.w	800c88c <_scanf_float+0x70>
 800c996:	6821      	ldr	r1, [r4, #0]
 800c998:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800c99c:	6021      	str	r1, [r4, #0]
 800c99e:	702b      	strb	r3, [r5, #0]
 800c9a0:	3501      	adds	r5, #1
 800c9a2:	e79a      	b.n	800c8da <_scanf_float+0xbe>
 800c9a4:	6821      	ldr	r1, [r4, #0]
 800c9a6:	0608      	lsls	r0, r1, #24
 800c9a8:	f57f af70 	bpl.w	800c88c <_scanf_float+0x70>
 800c9ac:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800c9b0:	e7f4      	b.n	800c99c <_scanf_float+0x180>
 800c9b2:	2a02      	cmp	r2, #2
 800c9b4:	d047      	beq.n	800ca46 <_scanf_float+0x22a>
 800c9b6:	f1bb 0f01 	cmp.w	fp, #1
 800c9ba:	d003      	beq.n	800c9c4 <_scanf_float+0x1a8>
 800c9bc:	f1bb 0f04 	cmp.w	fp, #4
 800c9c0:	f47f af64 	bne.w	800c88c <_scanf_float+0x70>
 800c9c4:	f10b 0b01 	add.w	fp, fp, #1
 800c9c8:	fa5f fb8b 	uxtb.w	fp, fp
 800c9cc:	e7e7      	b.n	800c99e <_scanf_float+0x182>
 800c9ce:	f1bb 0f03 	cmp.w	fp, #3
 800c9d2:	d0f7      	beq.n	800c9c4 <_scanf_float+0x1a8>
 800c9d4:	f1bb 0f05 	cmp.w	fp, #5
 800c9d8:	e7f2      	b.n	800c9c0 <_scanf_float+0x1a4>
 800c9da:	f1bb 0f02 	cmp.w	fp, #2
 800c9de:	f47f af55 	bne.w	800c88c <_scanf_float+0x70>
 800c9e2:	f04f 0b03 	mov.w	fp, #3
 800c9e6:	e7da      	b.n	800c99e <_scanf_float+0x182>
 800c9e8:	f1bb 0f06 	cmp.w	fp, #6
 800c9ec:	f47f af4e 	bne.w	800c88c <_scanf_float+0x70>
 800c9f0:	f04f 0b07 	mov.w	fp, #7
 800c9f4:	e7d3      	b.n	800c99e <_scanf_float+0x182>
 800c9f6:	6821      	ldr	r1, [r4, #0]
 800c9f8:	0588      	lsls	r0, r1, #22
 800c9fa:	f57f af47 	bpl.w	800c88c <_scanf_float+0x70>
 800c9fe:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800ca02:	6021      	str	r1, [r4, #0]
 800ca04:	f8cd 9008 	str.w	r9, [sp, #8]
 800ca08:	e7c9      	b.n	800c99e <_scanf_float+0x182>
 800ca0a:	6821      	ldr	r1, [r4, #0]
 800ca0c:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800ca10:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800ca14:	d006      	beq.n	800ca24 <_scanf_float+0x208>
 800ca16:	0548      	lsls	r0, r1, #21
 800ca18:	f57f af38 	bpl.w	800c88c <_scanf_float+0x70>
 800ca1c:	f1b9 0f00 	cmp.w	r9, #0
 800ca20:	f43f af3b 	beq.w	800c89a <_scanf_float+0x7e>
 800ca24:	0588      	lsls	r0, r1, #22
 800ca26:	bf58      	it	pl
 800ca28:	9802      	ldrpl	r0, [sp, #8]
 800ca2a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ca2e:	bf58      	it	pl
 800ca30:	eba9 0000 	subpl.w	r0, r9, r0
 800ca34:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800ca38:	bf58      	it	pl
 800ca3a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800ca3e:	6021      	str	r1, [r4, #0]
 800ca40:	f04f 0900 	mov.w	r9, #0
 800ca44:	e7ab      	b.n	800c99e <_scanf_float+0x182>
 800ca46:	2203      	movs	r2, #3
 800ca48:	e7a9      	b.n	800c99e <_scanf_float+0x182>
 800ca4a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ca4e:	9205      	str	r2, [sp, #20]
 800ca50:	4631      	mov	r1, r6
 800ca52:	4638      	mov	r0, r7
 800ca54:	4798      	blx	r3
 800ca56:	9a05      	ldr	r2, [sp, #20]
 800ca58:	2800      	cmp	r0, #0
 800ca5a:	f43f af04 	beq.w	800c866 <_scanf_float+0x4a>
 800ca5e:	e715      	b.n	800c88c <_scanf_float+0x70>
 800ca60:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ca64:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ca68:	4632      	mov	r2, r6
 800ca6a:	4638      	mov	r0, r7
 800ca6c:	4798      	blx	r3
 800ca6e:	6923      	ldr	r3, [r4, #16]
 800ca70:	3b01      	subs	r3, #1
 800ca72:	6123      	str	r3, [r4, #16]
 800ca74:	e715      	b.n	800c8a2 <_scanf_float+0x86>
 800ca76:	f10b 33ff 	add.w	r3, fp, #4294967295
 800ca7a:	2b06      	cmp	r3, #6
 800ca7c:	d80a      	bhi.n	800ca94 <_scanf_float+0x278>
 800ca7e:	f1bb 0f02 	cmp.w	fp, #2
 800ca82:	d968      	bls.n	800cb56 <_scanf_float+0x33a>
 800ca84:	f1ab 0b03 	sub.w	fp, fp, #3
 800ca88:	fa5f fb8b 	uxtb.w	fp, fp
 800ca8c:	eba5 0b0b 	sub.w	fp, r5, fp
 800ca90:	455d      	cmp	r5, fp
 800ca92:	d14b      	bne.n	800cb2c <_scanf_float+0x310>
 800ca94:	6823      	ldr	r3, [r4, #0]
 800ca96:	05da      	lsls	r2, r3, #23
 800ca98:	d51f      	bpl.n	800cada <_scanf_float+0x2be>
 800ca9a:	055b      	lsls	r3, r3, #21
 800ca9c:	d468      	bmi.n	800cb70 <_scanf_float+0x354>
 800ca9e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800caa2:	6923      	ldr	r3, [r4, #16]
 800caa4:	2965      	cmp	r1, #101	; 0x65
 800caa6:	f103 33ff 	add.w	r3, r3, #4294967295
 800caaa:	f105 3bff 	add.w	fp, r5, #4294967295
 800caae:	6123      	str	r3, [r4, #16]
 800cab0:	d00d      	beq.n	800cace <_scanf_float+0x2b2>
 800cab2:	2945      	cmp	r1, #69	; 0x45
 800cab4:	d00b      	beq.n	800cace <_scanf_float+0x2b2>
 800cab6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800caba:	4632      	mov	r2, r6
 800cabc:	4638      	mov	r0, r7
 800cabe:	4798      	blx	r3
 800cac0:	6923      	ldr	r3, [r4, #16]
 800cac2:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800cac6:	3b01      	subs	r3, #1
 800cac8:	f1a5 0b02 	sub.w	fp, r5, #2
 800cacc:	6123      	str	r3, [r4, #16]
 800cace:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cad2:	4632      	mov	r2, r6
 800cad4:	4638      	mov	r0, r7
 800cad6:	4798      	blx	r3
 800cad8:	465d      	mov	r5, fp
 800cada:	6826      	ldr	r6, [r4, #0]
 800cadc:	f016 0610 	ands.w	r6, r6, #16
 800cae0:	d17a      	bne.n	800cbd8 <_scanf_float+0x3bc>
 800cae2:	702e      	strb	r6, [r5, #0]
 800cae4:	6823      	ldr	r3, [r4, #0]
 800cae6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800caea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800caee:	d142      	bne.n	800cb76 <_scanf_float+0x35a>
 800caf0:	9b02      	ldr	r3, [sp, #8]
 800caf2:	eba9 0303 	sub.w	r3, r9, r3
 800caf6:	425a      	negs	r2, r3
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d149      	bne.n	800cb90 <_scanf_float+0x374>
 800cafc:	2200      	movs	r2, #0
 800cafe:	4641      	mov	r1, r8
 800cb00:	4638      	mov	r0, r7
 800cb02:	f000 ff21 	bl	800d948 <_strtod_r>
 800cb06:	6825      	ldr	r5, [r4, #0]
 800cb08:	f8da 3000 	ldr.w	r3, [sl]
 800cb0c:	f015 0f02 	tst.w	r5, #2
 800cb10:	f103 0204 	add.w	r2, r3, #4
 800cb14:	ec59 8b10 	vmov	r8, r9, d0
 800cb18:	f8ca 2000 	str.w	r2, [sl]
 800cb1c:	d043      	beq.n	800cba6 <_scanf_float+0x38a>
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	e9c3 8900 	strd	r8, r9, [r3]
 800cb24:	68e3      	ldr	r3, [r4, #12]
 800cb26:	3301      	adds	r3, #1
 800cb28:	60e3      	str	r3, [r4, #12]
 800cb2a:	e6be      	b.n	800c8aa <_scanf_float+0x8e>
 800cb2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cb30:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800cb34:	4632      	mov	r2, r6
 800cb36:	4638      	mov	r0, r7
 800cb38:	4798      	blx	r3
 800cb3a:	6923      	ldr	r3, [r4, #16]
 800cb3c:	3b01      	subs	r3, #1
 800cb3e:	6123      	str	r3, [r4, #16]
 800cb40:	e7a6      	b.n	800ca90 <_scanf_float+0x274>
 800cb42:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cb46:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800cb4a:	4632      	mov	r2, r6
 800cb4c:	4638      	mov	r0, r7
 800cb4e:	4798      	blx	r3
 800cb50:	6923      	ldr	r3, [r4, #16]
 800cb52:	3b01      	subs	r3, #1
 800cb54:	6123      	str	r3, [r4, #16]
 800cb56:	4545      	cmp	r5, r8
 800cb58:	d8f3      	bhi.n	800cb42 <_scanf_float+0x326>
 800cb5a:	e6a5      	b.n	800c8a8 <_scanf_float+0x8c>
 800cb5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cb60:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800cb64:	4632      	mov	r2, r6
 800cb66:	4638      	mov	r0, r7
 800cb68:	4798      	blx	r3
 800cb6a:	6923      	ldr	r3, [r4, #16]
 800cb6c:	3b01      	subs	r3, #1
 800cb6e:	6123      	str	r3, [r4, #16]
 800cb70:	4545      	cmp	r5, r8
 800cb72:	d8f3      	bhi.n	800cb5c <_scanf_float+0x340>
 800cb74:	e698      	b.n	800c8a8 <_scanf_float+0x8c>
 800cb76:	9b03      	ldr	r3, [sp, #12]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d0bf      	beq.n	800cafc <_scanf_float+0x2e0>
 800cb7c:	9904      	ldr	r1, [sp, #16]
 800cb7e:	230a      	movs	r3, #10
 800cb80:	4632      	mov	r2, r6
 800cb82:	3101      	adds	r1, #1
 800cb84:	4638      	mov	r0, r7
 800cb86:	f000 ff6b 	bl	800da60 <_strtol_r>
 800cb8a:	9b03      	ldr	r3, [sp, #12]
 800cb8c:	9d04      	ldr	r5, [sp, #16]
 800cb8e:	1ac2      	subs	r2, r0, r3
 800cb90:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800cb94:	429d      	cmp	r5, r3
 800cb96:	bf28      	it	cs
 800cb98:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800cb9c:	490f      	ldr	r1, [pc, #60]	; (800cbdc <_scanf_float+0x3c0>)
 800cb9e:	4628      	mov	r0, r5
 800cba0:	f000 f8a0 	bl	800cce4 <siprintf>
 800cba4:	e7aa      	b.n	800cafc <_scanf_float+0x2e0>
 800cba6:	f015 0504 	ands.w	r5, r5, #4
 800cbaa:	d1b8      	bne.n	800cb1e <_scanf_float+0x302>
 800cbac:	681f      	ldr	r7, [r3, #0]
 800cbae:	ee10 2a10 	vmov	r2, s0
 800cbb2:	464b      	mov	r3, r9
 800cbb4:	ee10 0a10 	vmov	r0, s0
 800cbb8:	4649      	mov	r1, r9
 800cbba:	f7f3 ffb7 	bl	8000b2c <__aeabi_dcmpun>
 800cbbe:	b128      	cbz	r0, 800cbcc <_scanf_float+0x3b0>
 800cbc0:	4628      	mov	r0, r5
 800cbc2:	f000 f889 	bl	800ccd8 <nanf>
 800cbc6:	ed87 0a00 	vstr	s0, [r7]
 800cbca:	e7ab      	b.n	800cb24 <_scanf_float+0x308>
 800cbcc:	4640      	mov	r0, r8
 800cbce:	4649      	mov	r1, r9
 800cbd0:	f7f4 f80a 	bl	8000be8 <__aeabi_d2f>
 800cbd4:	6038      	str	r0, [r7, #0]
 800cbd6:	e7a5      	b.n	800cb24 <_scanf_float+0x308>
 800cbd8:	2600      	movs	r6, #0
 800cbda:	e666      	b.n	800c8aa <_scanf_float+0x8e>
 800cbdc:	0801084c 	.word	0x0801084c

0800cbe0 <iprintf>:
 800cbe0:	b40f      	push	{r0, r1, r2, r3}
 800cbe2:	4b0a      	ldr	r3, [pc, #40]	; (800cc0c <iprintf+0x2c>)
 800cbe4:	b513      	push	{r0, r1, r4, lr}
 800cbe6:	681c      	ldr	r4, [r3, #0]
 800cbe8:	b124      	cbz	r4, 800cbf4 <iprintf+0x14>
 800cbea:	69a3      	ldr	r3, [r4, #24]
 800cbec:	b913      	cbnz	r3, 800cbf4 <iprintf+0x14>
 800cbee:	4620      	mov	r0, r4
 800cbf0:	f001 ff3e 	bl	800ea70 <__sinit>
 800cbf4:	ab05      	add	r3, sp, #20
 800cbf6:	9a04      	ldr	r2, [sp, #16]
 800cbf8:	68a1      	ldr	r1, [r4, #8]
 800cbfa:	9301      	str	r3, [sp, #4]
 800cbfc:	4620      	mov	r0, r4
 800cbfe:	f003 f9ab 	bl	800ff58 <_vfiprintf_r>
 800cc02:	b002      	add	sp, #8
 800cc04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc08:	b004      	add	sp, #16
 800cc0a:	4770      	bx	lr
 800cc0c:	20000040 	.word	0x20000040

0800cc10 <_puts_r>:
 800cc10:	b570      	push	{r4, r5, r6, lr}
 800cc12:	460e      	mov	r6, r1
 800cc14:	4605      	mov	r5, r0
 800cc16:	b118      	cbz	r0, 800cc20 <_puts_r+0x10>
 800cc18:	6983      	ldr	r3, [r0, #24]
 800cc1a:	b90b      	cbnz	r3, 800cc20 <_puts_r+0x10>
 800cc1c:	f001 ff28 	bl	800ea70 <__sinit>
 800cc20:	69ab      	ldr	r3, [r5, #24]
 800cc22:	68ac      	ldr	r4, [r5, #8]
 800cc24:	b913      	cbnz	r3, 800cc2c <_puts_r+0x1c>
 800cc26:	4628      	mov	r0, r5
 800cc28:	f001 ff22 	bl	800ea70 <__sinit>
 800cc2c:	4b23      	ldr	r3, [pc, #140]	; (800ccbc <_puts_r+0xac>)
 800cc2e:	429c      	cmp	r4, r3
 800cc30:	d117      	bne.n	800cc62 <_puts_r+0x52>
 800cc32:	686c      	ldr	r4, [r5, #4]
 800cc34:	89a3      	ldrh	r3, [r4, #12]
 800cc36:	071b      	lsls	r3, r3, #28
 800cc38:	d51d      	bpl.n	800cc76 <_puts_r+0x66>
 800cc3a:	6923      	ldr	r3, [r4, #16]
 800cc3c:	b1db      	cbz	r3, 800cc76 <_puts_r+0x66>
 800cc3e:	3e01      	subs	r6, #1
 800cc40:	68a3      	ldr	r3, [r4, #8]
 800cc42:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cc46:	3b01      	subs	r3, #1
 800cc48:	60a3      	str	r3, [r4, #8]
 800cc4a:	b9e9      	cbnz	r1, 800cc88 <_puts_r+0x78>
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	da2e      	bge.n	800ccae <_puts_r+0x9e>
 800cc50:	4622      	mov	r2, r4
 800cc52:	210a      	movs	r1, #10
 800cc54:	4628      	mov	r0, r5
 800cc56:	f000 ff15 	bl	800da84 <__swbuf_r>
 800cc5a:	3001      	adds	r0, #1
 800cc5c:	d011      	beq.n	800cc82 <_puts_r+0x72>
 800cc5e:	200a      	movs	r0, #10
 800cc60:	e011      	b.n	800cc86 <_puts_r+0x76>
 800cc62:	4b17      	ldr	r3, [pc, #92]	; (800ccc0 <_puts_r+0xb0>)
 800cc64:	429c      	cmp	r4, r3
 800cc66:	d101      	bne.n	800cc6c <_puts_r+0x5c>
 800cc68:	68ac      	ldr	r4, [r5, #8]
 800cc6a:	e7e3      	b.n	800cc34 <_puts_r+0x24>
 800cc6c:	4b15      	ldr	r3, [pc, #84]	; (800ccc4 <_puts_r+0xb4>)
 800cc6e:	429c      	cmp	r4, r3
 800cc70:	bf08      	it	eq
 800cc72:	68ec      	ldreq	r4, [r5, #12]
 800cc74:	e7de      	b.n	800cc34 <_puts_r+0x24>
 800cc76:	4621      	mov	r1, r4
 800cc78:	4628      	mov	r0, r5
 800cc7a:	f000 ff55 	bl	800db28 <__swsetup_r>
 800cc7e:	2800      	cmp	r0, #0
 800cc80:	d0dd      	beq.n	800cc3e <_puts_r+0x2e>
 800cc82:	f04f 30ff 	mov.w	r0, #4294967295
 800cc86:	bd70      	pop	{r4, r5, r6, pc}
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	da04      	bge.n	800cc96 <_puts_r+0x86>
 800cc8c:	69a2      	ldr	r2, [r4, #24]
 800cc8e:	429a      	cmp	r2, r3
 800cc90:	dc06      	bgt.n	800cca0 <_puts_r+0x90>
 800cc92:	290a      	cmp	r1, #10
 800cc94:	d004      	beq.n	800cca0 <_puts_r+0x90>
 800cc96:	6823      	ldr	r3, [r4, #0]
 800cc98:	1c5a      	adds	r2, r3, #1
 800cc9a:	6022      	str	r2, [r4, #0]
 800cc9c:	7019      	strb	r1, [r3, #0]
 800cc9e:	e7cf      	b.n	800cc40 <_puts_r+0x30>
 800cca0:	4622      	mov	r2, r4
 800cca2:	4628      	mov	r0, r5
 800cca4:	f000 feee 	bl	800da84 <__swbuf_r>
 800cca8:	3001      	adds	r0, #1
 800ccaa:	d1c9      	bne.n	800cc40 <_puts_r+0x30>
 800ccac:	e7e9      	b.n	800cc82 <_puts_r+0x72>
 800ccae:	6823      	ldr	r3, [r4, #0]
 800ccb0:	200a      	movs	r0, #10
 800ccb2:	1c5a      	adds	r2, r3, #1
 800ccb4:	6022      	str	r2, [r4, #0]
 800ccb6:	7018      	strb	r0, [r3, #0]
 800ccb8:	e7e5      	b.n	800cc86 <_puts_r+0x76>
 800ccba:	bf00      	nop
 800ccbc:	080108d8 	.word	0x080108d8
 800ccc0:	080108f8 	.word	0x080108f8
 800ccc4:	080108b8 	.word	0x080108b8

0800ccc8 <puts>:
 800ccc8:	4b02      	ldr	r3, [pc, #8]	; (800ccd4 <puts+0xc>)
 800ccca:	4601      	mov	r1, r0
 800cccc:	6818      	ldr	r0, [r3, #0]
 800ccce:	f7ff bf9f 	b.w	800cc10 <_puts_r>
 800ccd2:	bf00      	nop
 800ccd4:	20000040 	.word	0x20000040

0800ccd8 <nanf>:
 800ccd8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800cce0 <nanf+0x8>
 800ccdc:	4770      	bx	lr
 800ccde:	bf00      	nop
 800cce0:	7fc00000 	.word	0x7fc00000

0800cce4 <siprintf>:
 800cce4:	b40e      	push	{r1, r2, r3}
 800cce6:	b500      	push	{lr}
 800cce8:	b09c      	sub	sp, #112	; 0x70
 800ccea:	ab1d      	add	r3, sp, #116	; 0x74
 800ccec:	9002      	str	r0, [sp, #8]
 800ccee:	9006      	str	r0, [sp, #24]
 800ccf0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ccf4:	4809      	ldr	r0, [pc, #36]	; (800cd1c <siprintf+0x38>)
 800ccf6:	9107      	str	r1, [sp, #28]
 800ccf8:	9104      	str	r1, [sp, #16]
 800ccfa:	4909      	ldr	r1, [pc, #36]	; (800cd20 <siprintf+0x3c>)
 800ccfc:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd00:	9105      	str	r1, [sp, #20]
 800cd02:	6800      	ldr	r0, [r0, #0]
 800cd04:	9301      	str	r3, [sp, #4]
 800cd06:	a902      	add	r1, sp, #8
 800cd08:	f003 f804 	bl	800fd14 <_svfiprintf_r>
 800cd0c:	9b02      	ldr	r3, [sp, #8]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	701a      	strb	r2, [r3, #0]
 800cd12:	b01c      	add	sp, #112	; 0x70
 800cd14:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd18:	b003      	add	sp, #12
 800cd1a:	4770      	bx	lr
 800cd1c:	20000040 	.word	0x20000040
 800cd20:	ffff0208 	.word	0xffff0208

0800cd24 <sulp>:
 800cd24:	b570      	push	{r4, r5, r6, lr}
 800cd26:	4604      	mov	r4, r0
 800cd28:	460d      	mov	r5, r1
 800cd2a:	ec45 4b10 	vmov	d0, r4, r5
 800cd2e:	4616      	mov	r6, r2
 800cd30:	f002 fdac 	bl	800f88c <__ulp>
 800cd34:	ec51 0b10 	vmov	r0, r1, d0
 800cd38:	b17e      	cbz	r6, 800cd5a <sulp+0x36>
 800cd3a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800cd3e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	dd09      	ble.n	800cd5a <sulp+0x36>
 800cd46:	051b      	lsls	r3, r3, #20
 800cd48:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800cd4c:	2400      	movs	r4, #0
 800cd4e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800cd52:	4622      	mov	r2, r4
 800cd54:	462b      	mov	r3, r5
 800cd56:	f7f3 fc4f 	bl	80005f8 <__aeabi_dmul>
 800cd5a:	bd70      	pop	{r4, r5, r6, pc}
 800cd5c:	0000      	movs	r0, r0
	...

0800cd60 <_strtod_l>:
 800cd60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd64:	461f      	mov	r7, r3
 800cd66:	b0a1      	sub	sp, #132	; 0x84
 800cd68:	2300      	movs	r3, #0
 800cd6a:	4681      	mov	r9, r0
 800cd6c:	4638      	mov	r0, r7
 800cd6e:	460e      	mov	r6, r1
 800cd70:	9217      	str	r2, [sp, #92]	; 0x5c
 800cd72:	931c      	str	r3, [sp, #112]	; 0x70
 800cd74:	f002 fa2f 	bl	800f1d6 <__localeconv_l>
 800cd78:	4680      	mov	r8, r0
 800cd7a:	6800      	ldr	r0, [r0, #0]
 800cd7c:	f7f3 fa28 	bl	80001d0 <strlen>
 800cd80:	f04f 0a00 	mov.w	sl, #0
 800cd84:	4604      	mov	r4, r0
 800cd86:	f04f 0b00 	mov.w	fp, #0
 800cd8a:	961b      	str	r6, [sp, #108]	; 0x6c
 800cd8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cd8e:	781a      	ldrb	r2, [r3, #0]
 800cd90:	2a0d      	cmp	r2, #13
 800cd92:	d832      	bhi.n	800cdfa <_strtod_l+0x9a>
 800cd94:	2a09      	cmp	r2, #9
 800cd96:	d236      	bcs.n	800ce06 <_strtod_l+0xa6>
 800cd98:	2a00      	cmp	r2, #0
 800cd9a:	d03e      	beq.n	800ce1a <_strtod_l+0xba>
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	930d      	str	r3, [sp, #52]	; 0x34
 800cda0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800cda2:	782b      	ldrb	r3, [r5, #0]
 800cda4:	2b30      	cmp	r3, #48	; 0x30
 800cda6:	f040 80ac 	bne.w	800cf02 <_strtod_l+0x1a2>
 800cdaa:	786b      	ldrb	r3, [r5, #1]
 800cdac:	2b58      	cmp	r3, #88	; 0x58
 800cdae:	d001      	beq.n	800cdb4 <_strtod_l+0x54>
 800cdb0:	2b78      	cmp	r3, #120	; 0x78
 800cdb2:	d167      	bne.n	800ce84 <_strtod_l+0x124>
 800cdb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cdb6:	9301      	str	r3, [sp, #4]
 800cdb8:	ab1c      	add	r3, sp, #112	; 0x70
 800cdba:	9300      	str	r3, [sp, #0]
 800cdbc:	9702      	str	r7, [sp, #8]
 800cdbe:	ab1d      	add	r3, sp, #116	; 0x74
 800cdc0:	4a88      	ldr	r2, [pc, #544]	; (800cfe4 <_strtod_l+0x284>)
 800cdc2:	a91b      	add	r1, sp, #108	; 0x6c
 800cdc4:	4648      	mov	r0, r9
 800cdc6:	f001 ff2c 	bl	800ec22 <__gethex>
 800cdca:	f010 0407 	ands.w	r4, r0, #7
 800cdce:	4606      	mov	r6, r0
 800cdd0:	d005      	beq.n	800cdde <_strtod_l+0x7e>
 800cdd2:	2c06      	cmp	r4, #6
 800cdd4:	d12b      	bne.n	800ce2e <_strtod_l+0xce>
 800cdd6:	3501      	adds	r5, #1
 800cdd8:	2300      	movs	r3, #0
 800cdda:	951b      	str	r5, [sp, #108]	; 0x6c
 800cddc:	930d      	str	r3, [sp, #52]	; 0x34
 800cdde:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	f040 859a 	bne.w	800d91a <_strtod_l+0xbba>
 800cde6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cde8:	b1e3      	cbz	r3, 800ce24 <_strtod_l+0xc4>
 800cdea:	4652      	mov	r2, sl
 800cdec:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800cdf0:	ec43 2b10 	vmov	d0, r2, r3
 800cdf4:	b021      	add	sp, #132	; 0x84
 800cdf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdfa:	2a2b      	cmp	r2, #43	; 0x2b
 800cdfc:	d015      	beq.n	800ce2a <_strtod_l+0xca>
 800cdfe:	2a2d      	cmp	r2, #45	; 0x2d
 800ce00:	d004      	beq.n	800ce0c <_strtod_l+0xac>
 800ce02:	2a20      	cmp	r2, #32
 800ce04:	d1ca      	bne.n	800cd9c <_strtod_l+0x3c>
 800ce06:	3301      	adds	r3, #1
 800ce08:	931b      	str	r3, [sp, #108]	; 0x6c
 800ce0a:	e7bf      	b.n	800cd8c <_strtod_l+0x2c>
 800ce0c:	2201      	movs	r2, #1
 800ce0e:	920d      	str	r2, [sp, #52]	; 0x34
 800ce10:	1c5a      	adds	r2, r3, #1
 800ce12:	921b      	str	r2, [sp, #108]	; 0x6c
 800ce14:	785b      	ldrb	r3, [r3, #1]
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d1c2      	bne.n	800cda0 <_strtod_l+0x40>
 800ce1a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ce1c:	961b      	str	r6, [sp, #108]	; 0x6c
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	f040 8579 	bne.w	800d916 <_strtod_l+0xbb6>
 800ce24:	4652      	mov	r2, sl
 800ce26:	465b      	mov	r3, fp
 800ce28:	e7e2      	b.n	800cdf0 <_strtod_l+0x90>
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	e7ef      	b.n	800ce0e <_strtod_l+0xae>
 800ce2e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ce30:	b13a      	cbz	r2, 800ce42 <_strtod_l+0xe2>
 800ce32:	2135      	movs	r1, #53	; 0x35
 800ce34:	a81e      	add	r0, sp, #120	; 0x78
 800ce36:	f002 fe21 	bl	800fa7c <__copybits>
 800ce3a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ce3c:	4648      	mov	r0, r9
 800ce3e:	f002 fa8d 	bl	800f35c <_Bfree>
 800ce42:	3c01      	subs	r4, #1
 800ce44:	2c04      	cmp	r4, #4
 800ce46:	d806      	bhi.n	800ce56 <_strtod_l+0xf6>
 800ce48:	e8df f004 	tbb	[pc, r4]
 800ce4c:	1714030a 	.word	0x1714030a
 800ce50:	0a          	.byte	0x0a
 800ce51:	00          	.byte	0x00
 800ce52:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800ce56:	0730      	lsls	r0, r6, #28
 800ce58:	d5c1      	bpl.n	800cdde <_strtod_l+0x7e>
 800ce5a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ce5e:	e7be      	b.n	800cdde <_strtod_l+0x7e>
 800ce60:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800ce64:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800ce66:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ce6a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ce6e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ce72:	e7f0      	b.n	800ce56 <_strtod_l+0xf6>
 800ce74:	f8df b170 	ldr.w	fp, [pc, #368]	; 800cfe8 <_strtod_l+0x288>
 800ce78:	e7ed      	b.n	800ce56 <_strtod_l+0xf6>
 800ce7a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ce7e:	f04f 3aff 	mov.w	sl, #4294967295
 800ce82:	e7e8      	b.n	800ce56 <_strtod_l+0xf6>
 800ce84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ce86:	1c5a      	adds	r2, r3, #1
 800ce88:	921b      	str	r2, [sp, #108]	; 0x6c
 800ce8a:	785b      	ldrb	r3, [r3, #1]
 800ce8c:	2b30      	cmp	r3, #48	; 0x30
 800ce8e:	d0f9      	beq.n	800ce84 <_strtod_l+0x124>
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d0a4      	beq.n	800cdde <_strtod_l+0x7e>
 800ce94:	2301      	movs	r3, #1
 800ce96:	2500      	movs	r5, #0
 800ce98:	9306      	str	r3, [sp, #24]
 800ce9a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ce9c:	9308      	str	r3, [sp, #32]
 800ce9e:	9507      	str	r5, [sp, #28]
 800cea0:	9505      	str	r5, [sp, #20]
 800cea2:	220a      	movs	r2, #10
 800cea4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800cea6:	7807      	ldrb	r7, [r0, #0]
 800cea8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800ceac:	b2d9      	uxtb	r1, r3
 800ceae:	2909      	cmp	r1, #9
 800ceb0:	d929      	bls.n	800cf06 <_strtod_l+0x1a6>
 800ceb2:	4622      	mov	r2, r4
 800ceb4:	f8d8 1000 	ldr.w	r1, [r8]
 800ceb8:	f003 f9b7 	bl	801022a <strncmp>
 800cebc:	2800      	cmp	r0, #0
 800cebe:	d031      	beq.n	800cf24 <_strtod_l+0x1c4>
 800cec0:	2000      	movs	r0, #0
 800cec2:	9c05      	ldr	r4, [sp, #20]
 800cec4:	9004      	str	r0, [sp, #16]
 800cec6:	463b      	mov	r3, r7
 800cec8:	4602      	mov	r2, r0
 800ceca:	2b65      	cmp	r3, #101	; 0x65
 800cecc:	d001      	beq.n	800ced2 <_strtod_l+0x172>
 800cece:	2b45      	cmp	r3, #69	; 0x45
 800ced0:	d114      	bne.n	800cefc <_strtod_l+0x19c>
 800ced2:	b924      	cbnz	r4, 800cede <_strtod_l+0x17e>
 800ced4:	b910      	cbnz	r0, 800cedc <_strtod_l+0x17c>
 800ced6:	9b06      	ldr	r3, [sp, #24]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d09e      	beq.n	800ce1a <_strtod_l+0xba>
 800cedc:	2400      	movs	r4, #0
 800cede:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800cee0:	1c73      	adds	r3, r6, #1
 800cee2:	931b      	str	r3, [sp, #108]	; 0x6c
 800cee4:	7873      	ldrb	r3, [r6, #1]
 800cee6:	2b2b      	cmp	r3, #43	; 0x2b
 800cee8:	d078      	beq.n	800cfdc <_strtod_l+0x27c>
 800ceea:	2b2d      	cmp	r3, #45	; 0x2d
 800ceec:	d070      	beq.n	800cfd0 <_strtod_l+0x270>
 800ceee:	f04f 0c00 	mov.w	ip, #0
 800cef2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800cef6:	2f09      	cmp	r7, #9
 800cef8:	d97c      	bls.n	800cff4 <_strtod_l+0x294>
 800cefa:	961b      	str	r6, [sp, #108]	; 0x6c
 800cefc:	f04f 0e00 	mov.w	lr, #0
 800cf00:	e09a      	b.n	800d038 <_strtod_l+0x2d8>
 800cf02:	2300      	movs	r3, #0
 800cf04:	e7c7      	b.n	800ce96 <_strtod_l+0x136>
 800cf06:	9905      	ldr	r1, [sp, #20]
 800cf08:	2908      	cmp	r1, #8
 800cf0a:	bfdd      	ittte	le
 800cf0c:	9907      	ldrle	r1, [sp, #28]
 800cf0e:	fb02 3301 	mlale	r3, r2, r1, r3
 800cf12:	9307      	strle	r3, [sp, #28]
 800cf14:	fb02 3505 	mlagt	r5, r2, r5, r3
 800cf18:	9b05      	ldr	r3, [sp, #20]
 800cf1a:	3001      	adds	r0, #1
 800cf1c:	3301      	adds	r3, #1
 800cf1e:	9305      	str	r3, [sp, #20]
 800cf20:	901b      	str	r0, [sp, #108]	; 0x6c
 800cf22:	e7bf      	b.n	800cea4 <_strtod_l+0x144>
 800cf24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cf26:	191a      	adds	r2, r3, r4
 800cf28:	921b      	str	r2, [sp, #108]	; 0x6c
 800cf2a:	9a05      	ldr	r2, [sp, #20]
 800cf2c:	5d1b      	ldrb	r3, [r3, r4]
 800cf2e:	2a00      	cmp	r2, #0
 800cf30:	d037      	beq.n	800cfa2 <_strtod_l+0x242>
 800cf32:	9c05      	ldr	r4, [sp, #20]
 800cf34:	4602      	mov	r2, r0
 800cf36:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800cf3a:	2909      	cmp	r1, #9
 800cf3c:	d913      	bls.n	800cf66 <_strtod_l+0x206>
 800cf3e:	2101      	movs	r1, #1
 800cf40:	9104      	str	r1, [sp, #16]
 800cf42:	e7c2      	b.n	800ceca <_strtod_l+0x16a>
 800cf44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cf46:	1c5a      	adds	r2, r3, #1
 800cf48:	921b      	str	r2, [sp, #108]	; 0x6c
 800cf4a:	785b      	ldrb	r3, [r3, #1]
 800cf4c:	3001      	adds	r0, #1
 800cf4e:	2b30      	cmp	r3, #48	; 0x30
 800cf50:	d0f8      	beq.n	800cf44 <_strtod_l+0x1e4>
 800cf52:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800cf56:	2a08      	cmp	r2, #8
 800cf58:	f200 84e4 	bhi.w	800d924 <_strtod_l+0xbc4>
 800cf5c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800cf5e:	9208      	str	r2, [sp, #32]
 800cf60:	4602      	mov	r2, r0
 800cf62:	2000      	movs	r0, #0
 800cf64:	4604      	mov	r4, r0
 800cf66:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800cf6a:	f100 0101 	add.w	r1, r0, #1
 800cf6e:	d012      	beq.n	800cf96 <_strtod_l+0x236>
 800cf70:	440a      	add	r2, r1
 800cf72:	eb00 0c04 	add.w	ip, r0, r4
 800cf76:	4621      	mov	r1, r4
 800cf78:	270a      	movs	r7, #10
 800cf7a:	458c      	cmp	ip, r1
 800cf7c:	d113      	bne.n	800cfa6 <_strtod_l+0x246>
 800cf7e:	1821      	adds	r1, r4, r0
 800cf80:	2908      	cmp	r1, #8
 800cf82:	f104 0401 	add.w	r4, r4, #1
 800cf86:	4404      	add	r4, r0
 800cf88:	dc19      	bgt.n	800cfbe <_strtod_l+0x25e>
 800cf8a:	9b07      	ldr	r3, [sp, #28]
 800cf8c:	210a      	movs	r1, #10
 800cf8e:	fb01 e303 	mla	r3, r1, r3, lr
 800cf92:	9307      	str	r3, [sp, #28]
 800cf94:	2100      	movs	r1, #0
 800cf96:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cf98:	1c58      	adds	r0, r3, #1
 800cf9a:	901b      	str	r0, [sp, #108]	; 0x6c
 800cf9c:	785b      	ldrb	r3, [r3, #1]
 800cf9e:	4608      	mov	r0, r1
 800cfa0:	e7c9      	b.n	800cf36 <_strtod_l+0x1d6>
 800cfa2:	9805      	ldr	r0, [sp, #20]
 800cfa4:	e7d3      	b.n	800cf4e <_strtod_l+0x1ee>
 800cfa6:	2908      	cmp	r1, #8
 800cfa8:	f101 0101 	add.w	r1, r1, #1
 800cfac:	dc03      	bgt.n	800cfb6 <_strtod_l+0x256>
 800cfae:	9b07      	ldr	r3, [sp, #28]
 800cfb0:	437b      	muls	r3, r7
 800cfb2:	9307      	str	r3, [sp, #28]
 800cfb4:	e7e1      	b.n	800cf7a <_strtod_l+0x21a>
 800cfb6:	2910      	cmp	r1, #16
 800cfb8:	bfd8      	it	le
 800cfba:	437d      	mulle	r5, r7
 800cfbc:	e7dd      	b.n	800cf7a <_strtod_l+0x21a>
 800cfbe:	2c10      	cmp	r4, #16
 800cfc0:	bfdc      	itt	le
 800cfc2:	210a      	movle	r1, #10
 800cfc4:	fb01 e505 	mlale	r5, r1, r5, lr
 800cfc8:	e7e4      	b.n	800cf94 <_strtod_l+0x234>
 800cfca:	2301      	movs	r3, #1
 800cfcc:	9304      	str	r3, [sp, #16]
 800cfce:	e781      	b.n	800ced4 <_strtod_l+0x174>
 800cfd0:	f04f 0c01 	mov.w	ip, #1
 800cfd4:	1cb3      	adds	r3, r6, #2
 800cfd6:	931b      	str	r3, [sp, #108]	; 0x6c
 800cfd8:	78b3      	ldrb	r3, [r6, #2]
 800cfda:	e78a      	b.n	800cef2 <_strtod_l+0x192>
 800cfdc:	f04f 0c00 	mov.w	ip, #0
 800cfe0:	e7f8      	b.n	800cfd4 <_strtod_l+0x274>
 800cfe2:	bf00      	nop
 800cfe4:	08010854 	.word	0x08010854
 800cfe8:	7ff00000 	.word	0x7ff00000
 800cfec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cfee:	1c5f      	adds	r7, r3, #1
 800cff0:	971b      	str	r7, [sp, #108]	; 0x6c
 800cff2:	785b      	ldrb	r3, [r3, #1]
 800cff4:	2b30      	cmp	r3, #48	; 0x30
 800cff6:	d0f9      	beq.n	800cfec <_strtod_l+0x28c>
 800cff8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800cffc:	2f08      	cmp	r7, #8
 800cffe:	f63f af7d 	bhi.w	800cefc <_strtod_l+0x19c>
 800d002:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800d006:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d008:	930a      	str	r3, [sp, #40]	; 0x28
 800d00a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d00c:	1c5f      	adds	r7, r3, #1
 800d00e:	971b      	str	r7, [sp, #108]	; 0x6c
 800d010:	785b      	ldrb	r3, [r3, #1]
 800d012:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800d016:	f1b8 0f09 	cmp.w	r8, #9
 800d01a:	d937      	bls.n	800d08c <_strtod_l+0x32c>
 800d01c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d01e:	1a7f      	subs	r7, r7, r1
 800d020:	2f08      	cmp	r7, #8
 800d022:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800d026:	dc37      	bgt.n	800d098 <_strtod_l+0x338>
 800d028:	45be      	cmp	lr, r7
 800d02a:	bfa8      	it	ge
 800d02c:	46be      	movge	lr, r7
 800d02e:	f1bc 0f00 	cmp.w	ip, #0
 800d032:	d001      	beq.n	800d038 <_strtod_l+0x2d8>
 800d034:	f1ce 0e00 	rsb	lr, lr, #0
 800d038:	2c00      	cmp	r4, #0
 800d03a:	d151      	bne.n	800d0e0 <_strtod_l+0x380>
 800d03c:	2800      	cmp	r0, #0
 800d03e:	f47f aece 	bne.w	800cdde <_strtod_l+0x7e>
 800d042:	9a06      	ldr	r2, [sp, #24]
 800d044:	2a00      	cmp	r2, #0
 800d046:	f47f aeca 	bne.w	800cdde <_strtod_l+0x7e>
 800d04a:	9a04      	ldr	r2, [sp, #16]
 800d04c:	2a00      	cmp	r2, #0
 800d04e:	f47f aee4 	bne.w	800ce1a <_strtod_l+0xba>
 800d052:	2b4e      	cmp	r3, #78	; 0x4e
 800d054:	d027      	beq.n	800d0a6 <_strtod_l+0x346>
 800d056:	dc21      	bgt.n	800d09c <_strtod_l+0x33c>
 800d058:	2b49      	cmp	r3, #73	; 0x49
 800d05a:	f47f aede 	bne.w	800ce1a <_strtod_l+0xba>
 800d05e:	49a0      	ldr	r1, [pc, #640]	; (800d2e0 <_strtod_l+0x580>)
 800d060:	a81b      	add	r0, sp, #108	; 0x6c
 800d062:	f002 f811 	bl	800f088 <__match>
 800d066:	2800      	cmp	r0, #0
 800d068:	f43f aed7 	beq.w	800ce1a <_strtod_l+0xba>
 800d06c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d06e:	499d      	ldr	r1, [pc, #628]	; (800d2e4 <_strtod_l+0x584>)
 800d070:	3b01      	subs	r3, #1
 800d072:	a81b      	add	r0, sp, #108	; 0x6c
 800d074:	931b      	str	r3, [sp, #108]	; 0x6c
 800d076:	f002 f807 	bl	800f088 <__match>
 800d07a:	b910      	cbnz	r0, 800d082 <_strtod_l+0x322>
 800d07c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d07e:	3301      	adds	r3, #1
 800d080:	931b      	str	r3, [sp, #108]	; 0x6c
 800d082:	f8df b274 	ldr.w	fp, [pc, #628]	; 800d2f8 <_strtod_l+0x598>
 800d086:	f04f 0a00 	mov.w	sl, #0
 800d08a:	e6a8      	b.n	800cdde <_strtod_l+0x7e>
 800d08c:	210a      	movs	r1, #10
 800d08e:	fb01 3e0e 	mla	lr, r1, lr, r3
 800d092:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800d096:	e7b8      	b.n	800d00a <_strtod_l+0x2aa>
 800d098:	46be      	mov	lr, r7
 800d09a:	e7c8      	b.n	800d02e <_strtod_l+0x2ce>
 800d09c:	2b69      	cmp	r3, #105	; 0x69
 800d09e:	d0de      	beq.n	800d05e <_strtod_l+0x2fe>
 800d0a0:	2b6e      	cmp	r3, #110	; 0x6e
 800d0a2:	f47f aeba 	bne.w	800ce1a <_strtod_l+0xba>
 800d0a6:	4990      	ldr	r1, [pc, #576]	; (800d2e8 <_strtod_l+0x588>)
 800d0a8:	a81b      	add	r0, sp, #108	; 0x6c
 800d0aa:	f001 ffed 	bl	800f088 <__match>
 800d0ae:	2800      	cmp	r0, #0
 800d0b0:	f43f aeb3 	beq.w	800ce1a <_strtod_l+0xba>
 800d0b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d0b6:	781b      	ldrb	r3, [r3, #0]
 800d0b8:	2b28      	cmp	r3, #40	; 0x28
 800d0ba:	d10e      	bne.n	800d0da <_strtod_l+0x37a>
 800d0bc:	aa1e      	add	r2, sp, #120	; 0x78
 800d0be:	498b      	ldr	r1, [pc, #556]	; (800d2ec <_strtod_l+0x58c>)
 800d0c0:	a81b      	add	r0, sp, #108	; 0x6c
 800d0c2:	f001 fff5 	bl	800f0b0 <__hexnan>
 800d0c6:	2805      	cmp	r0, #5
 800d0c8:	d107      	bne.n	800d0da <_strtod_l+0x37a>
 800d0ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d0cc:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800d0d0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800d0d4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800d0d8:	e681      	b.n	800cdde <_strtod_l+0x7e>
 800d0da:	f8df b224 	ldr.w	fp, [pc, #548]	; 800d300 <_strtod_l+0x5a0>
 800d0de:	e7d2      	b.n	800d086 <_strtod_l+0x326>
 800d0e0:	ebae 0302 	sub.w	r3, lr, r2
 800d0e4:	9306      	str	r3, [sp, #24]
 800d0e6:	9b05      	ldr	r3, [sp, #20]
 800d0e8:	9807      	ldr	r0, [sp, #28]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	bf08      	it	eq
 800d0ee:	4623      	moveq	r3, r4
 800d0f0:	2c10      	cmp	r4, #16
 800d0f2:	9305      	str	r3, [sp, #20]
 800d0f4:	46a0      	mov	r8, r4
 800d0f6:	bfa8      	it	ge
 800d0f8:	f04f 0810 	movge.w	r8, #16
 800d0fc:	f7f3 fa02 	bl	8000504 <__aeabi_ui2d>
 800d100:	2c09      	cmp	r4, #9
 800d102:	4682      	mov	sl, r0
 800d104:	468b      	mov	fp, r1
 800d106:	dc13      	bgt.n	800d130 <_strtod_l+0x3d0>
 800d108:	9b06      	ldr	r3, [sp, #24]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	f43f ae67 	beq.w	800cdde <_strtod_l+0x7e>
 800d110:	9b06      	ldr	r3, [sp, #24]
 800d112:	dd7a      	ble.n	800d20a <_strtod_l+0x4aa>
 800d114:	2b16      	cmp	r3, #22
 800d116:	dc61      	bgt.n	800d1dc <_strtod_l+0x47c>
 800d118:	4a75      	ldr	r2, [pc, #468]	; (800d2f0 <_strtod_l+0x590>)
 800d11a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800d11e:	e9de 0100 	ldrd	r0, r1, [lr]
 800d122:	4652      	mov	r2, sl
 800d124:	465b      	mov	r3, fp
 800d126:	f7f3 fa67 	bl	80005f8 <__aeabi_dmul>
 800d12a:	4682      	mov	sl, r0
 800d12c:	468b      	mov	fp, r1
 800d12e:	e656      	b.n	800cdde <_strtod_l+0x7e>
 800d130:	4b6f      	ldr	r3, [pc, #444]	; (800d2f0 <_strtod_l+0x590>)
 800d132:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d136:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800d13a:	f7f3 fa5d 	bl	80005f8 <__aeabi_dmul>
 800d13e:	4606      	mov	r6, r0
 800d140:	4628      	mov	r0, r5
 800d142:	460f      	mov	r7, r1
 800d144:	f7f3 f9de 	bl	8000504 <__aeabi_ui2d>
 800d148:	4602      	mov	r2, r0
 800d14a:	460b      	mov	r3, r1
 800d14c:	4630      	mov	r0, r6
 800d14e:	4639      	mov	r1, r7
 800d150:	f7f3 f89c 	bl	800028c <__adddf3>
 800d154:	2c0f      	cmp	r4, #15
 800d156:	4682      	mov	sl, r0
 800d158:	468b      	mov	fp, r1
 800d15a:	ddd5      	ble.n	800d108 <_strtod_l+0x3a8>
 800d15c:	9b06      	ldr	r3, [sp, #24]
 800d15e:	eba4 0808 	sub.w	r8, r4, r8
 800d162:	4498      	add	r8, r3
 800d164:	f1b8 0f00 	cmp.w	r8, #0
 800d168:	f340 8096 	ble.w	800d298 <_strtod_l+0x538>
 800d16c:	f018 030f 	ands.w	r3, r8, #15
 800d170:	d00a      	beq.n	800d188 <_strtod_l+0x428>
 800d172:	495f      	ldr	r1, [pc, #380]	; (800d2f0 <_strtod_l+0x590>)
 800d174:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d178:	4652      	mov	r2, sl
 800d17a:	465b      	mov	r3, fp
 800d17c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d180:	f7f3 fa3a 	bl	80005f8 <__aeabi_dmul>
 800d184:	4682      	mov	sl, r0
 800d186:	468b      	mov	fp, r1
 800d188:	f038 080f 	bics.w	r8, r8, #15
 800d18c:	d073      	beq.n	800d276 <_strtod_l+0x516>
 800d18e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800d192:	dd47      	ble.n	800d224 <_strtod_l+0x4c4>
 800d194:	2400      	movs	r4, #0
 800d196:	46a0      	mov	r8, r4
 800d198:	9407      	str	r4, [sp, #28]
 800d19a:	9405      	str	r4, [sp, #20]
 800d19c:	2322      	movs	r3, #34	; 0x22
 800d19e:	f8df b158 	ldr.w	fp, [pc, #344]	; 800d2f8 <_strtod_l+0x598>
 800d1a2:	f8c9 3000 	str.w	r3, [r9]
 800d1a6:	f04f 0a00 	mov.w	sl, #0
 800d1aa:	9b07      	ldr	r3, [sp, #28]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	f43f ae16 	beq.w	800cdde <_strtod_l+0x7e>
 800d1b2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d1b4:	4648      	mov	r0, r9
 800d1b6:	f002 f8d1 	bl	800f35c <_Bfree>
 800d1ba:	9905      	ldr	r1, [sp, #20]
 800d1bc:	4648      	mov	r0, r9
 800d1be:	f002 f8cd 	bl	800f35c <_Bfree>
 800d1c2:	4641      	mov	r1, r8
 800d1c4:	4648      	mov	r0, r9
 800d1c6:	f002 f8c9 	bl	800f35c <_Bfree>
 800d1ca:	9907      	ldr	r1, [sp, #28]
 800d1cc:	4648      	mov	r0, r9
 800d1ce:	f002 f8c5 	bl	800f35c <_Bfree>
 800d1d2:	4621      	mov	r1, r4
 800d1d4:	4648      	mov	r0, r9
 800d1d6:	f002 f8c1 	bl	800f35c <_Bfree>
 800d1da:	e600      	b.n	800cdde <_strtod_l+0x7e>
 800d1dc:	9a06      	ldr	r2, [sp, #24]
 800d1de:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800d1e2:	4293      	cmp	r3, r2
 800d1e4:	dbba      	blt.n	800d15c <_strtod_l+0x3fc>
 800d1e6:	4d42      	ldr	r5, [pc, #264]	; (800d2f0 <_strtod_l+0x590>)
 800d1e8:	f1c4 040f 	rsb	r4, r4, #15
 800d1ec:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800d1f0:	4652      	mov	r2, sl
 800d1f2:	465b      	mov	r3, fp
 800d1f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d1f8:	f7f3 f9fe 	bl	80005f8 <__aeabi_dmul>
 800d1fc:	9b06      	ldr	r3, [sp, #24]
 800d1fe:	1b1c      	subs	r4, r3, r4
 800d200:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800d204:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d208:	e78d      	b.n	800d126 <_strtod_l+0x3c6>
 800d20a:	f113 0f16 	cmn.w	r3, #22
 800d20e:	dba5      	blt.n	800d15c <_strtod_l+0x3fc>
 800d210:	4a37      	ldr	r2, [pc, #220]	; (800d2f0 <_strtod_l+0x590>)
 800d212:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800d216:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d21a:	4650      	mov	r0, sl
 800d21c:	4659      	mov	r1, fp
 800d21e:	f7f3 fb15 	bl	800084c <__aeabi_ddiv>
 800d222:	e782      	b.n	800d12a <_strtod_l+0x3ca>
 800d224:	2300      	movs	r3, #0
 800d226:	4e33      	ldr	r6, [pc, #204]	; (800d2f4 <_strtod_l+0x594>)
 800d228:	ea4f 1828 	mov.w	r8, r8, asr #4
 800d22c:	4650      	mov	r0, sl
 800d22e:	4659      	mov	r1, fp
 800d230:	461d      	mov	r5, r3
 800d232:	f1b8 0f01 	cmp.w	r8, #1
 800d236:	dc21      	bgt.n	800d27c <_strtod_l+0x51c>
 800d238:	b10b      	cbz	r3, 800d23e <_strtod_l+0x4de>
 800d23a:	4682      	mov	sl, r0
 800d23c:	468b      	mov	fp, r1
 800d23e:	4b2d      	ldr	r3, [pc, #180]	; (800d2f4 <_strtod_l+0x594>)
 800d240:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800d244:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d248:	4652      	mov	r2, sl
 800d24a:	465b      	mov	r3, fp
 800d24c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800d250:	f7f3 f9d2 	bl	80005f8 <__aeabi_dmul>
 800d254:	4b28      	ldr	r3, [pc, #160]	; (800d2f8 <_strtod_l+0x598>)
 800d256:	460a      	mov	r2, r1
 800d258:	400b      	ands	r3, r1
 800d25a:	4928      	ldr	r1, [pc, #160]	; (800d2fc <_strtod_l+0x59c>)
 800d25c:	428b      	cmp	r3, r1
 800d25e:	4682      	mov	sl, r0
 800d260:	d898      	bhi.n	800d194 <_strtod_l+0x434>
 800d262:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d266:	428b      	cmp	r3, r1
 800d268:	bf86      	itte	hi
 800d26a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800d304 <_strtod_l+0x5a4>
 800d26e:	f04f 3aff 	movhi.w	sl, #4294967295
 800d272:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800d276:	2300      	movs	r3, #0
 800d278:	9304      	str	r3, [sp, #16]
 800d27a:	e077      	b.n	800d36c <_strtod_l+0x60c>
 800d27c:	f018 0f01 	tst.w	r8, #1
 800d280:	d006      	beq.n	800d290 <_strtod_l+0x530>
 800d282:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800d286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d28a:	f7f3 f9b5 	bl	80005f8 <__aeabi_dmul>
 800d28e:	2301      	movs	r3, #1
 800d290:	3501      	adds	r5, #1
 800d292:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d296:	e7cc      	b.n	800d232 <_strtod_l+0x4d2>
 800d298:	d0ed      	beq.n	800d276 <_strtod_l+0x516>
 800d29a:	f1c8 0800 	rsb	r8, r8, #0
 800d29e:	f018 020f 	ands.w	r2, r8, #15
 800d2a2:	d00a      	beq.n	800d2ba <_strtod_l+0x55a>
 800d2a4:	4b12      	ldr	r3, [pc, #72]	; (800d2f0 <_strtod_l+0x590>)
 800d2a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d2aa:	4650      	mov	r0, sl
 800d2ac:	4659      	mov	r1, fp
 800d2ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2b2:	f7f3 facb 	bl	800084c <__aeabi_ddiv>
 800d2b6:	4682      	mov	sl, r0
 800d2b8:	468b      	mov	fp, r1
 800d2ba:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d2be:	d0da      	beq.n	800d276 <_strtod_l+0x516>
 800d2c0:	f1b8 0f1f 	cmp.w	r8, #31
 800d2c4:	dd20      	ble.n	800d308 <_strtod_l+0x5a8>
 800d2c6:	2400      	movs	r4, #0
 800d2c8:	46a0      	mov	r8, r4
 800d2ca:	9407      	str	r4, [sp, #28]
 800d2cc:	9405      	str	r4, [sp, #20]
 800d2ce:	2322      	movs	r3, #34	; 0x22
 800d2d0:	f04f 0a00 	mov.w	sl, #0
 800d2d4:	f04f 0b00 	mov.w	fp, #0
 800d2d8:	f8c9 3000 	str.w	r3, [r9]
 800d2dc:	e765      	b.n	800d1aa <_strtod_l+0x44a>
 800d2de:	bf00      	nop
 800d2e0:	0801081d 	.word	0x0801081d
 800d2e4:	080108ab 	.word	0x080108ab
 800d2e8:	08010825 	.word	0x08010825
 800d2ec:	08010868 	.word	0x08010868
 800d2f0:	08010950 	.word	0x08010950
 800d2f4:	08010928 	.word	0x08010928
 800d2f8:	7ff00000 	.word	0x7ff00000
 800d2fc:	7ca00000 	.word	0x7ca00000
 800d300:	fff80000 	.word	0xfff80000
 800d304:	7fefffff 	.word	0x7fefffff
 800d308:	f018 0310 	ands.w	r3, r8, #16
 800d30c:	bf18      	it	ne
 800d30e:	236a      	movne	r3, #106	; 0x6a
 800d310:	4da0      	ldr	r5, [pc, #640]	; (800d594 <_strtod_l+0x834>)
 800d312:	9304      	str	r3, [sp, #16]
 800d314:	4650      	mov	r0, sl
 800d316:	4659      	mov	r1, fp
 800d318:	2300      	movs	r3, #0
 800d31a:	f1b8 0f00 	cmp.w	r8, #0
 800d31e:	f300 810a 	bgt.w	800d536 <_strtod_l+0x7d6>
 800d322:	b10b      	cbz	r3, 800d328 <_strtod_l+0x5c8>
 800d324:	4682      	mov	sl, r0
 800d326:	468b      	mov	fp, r1
 800d328:	9b04      	ldr	r3, [sp, #16]
 800d32a:	b1bb      	cbz	r3, 800d35c <_strtod_l+0x5fc>
 800d32c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800d330:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d334:	2b00      	cmp	r3, #0
 800d336:	4659      	mov	r1, fp
 800d338:	dd10      	ble.n	800d35c <_strtod_l+0x5fc>
 800d33a:	2b1f      	cmp	r3, #31
 800d33c:	f340 8107 	ble.w	800d54e <_strtod_l+0x7ee>
 800d340:	2b34      	cmp	r3, #52	; 0x34
 800d342:	bfde      	ittt	le
 800d344:	3b20      	suble	r3, #32
 800d346:	f04f 32ff 	movle.w	r2, #4294967295
 800d34a:	fa02 f303 	lslle.w	r3, r2, r3
 800d34e:	f04f 0a00 	mov.w	sl, #0
 800d352:	bfcc      	ite	gt
 800d354:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d358:	ea03 0b01 	andle.w	fp, r3, r1
 800d35c:	2200      	movs	r2, #0
 800d35e:	2300      	movs	r3, #0
 800d360:	4650      	mov	r0, sl
 800d362:	4659      	mov	r1, fp
 800d364:	f7f3 fbb0 	bl	8000ac8 <__aeabi_dcmpeq>
 800d368:	2800      	cmp	r0, #0
 800d36a:	d1ac      	bne.n	800d2c6 <_strtod_l+0x566>
 800d36c:	9b07      	ldr	r3, [sp, #28]
 800d36e:	9300      	str	r3, [sp, #0]
 800d370:	9a05      	ldr	r2, [sp, #20]
 800d372:	9908      	ldr	r1, [sp, #32]
 800d374:	4623      	mov	r3, r4
 800d376:	4648      	mov	r0, r9
 800d378:	f002 f842 	bl	800f400 <__s2b>
 800d37c:	9007      	str	r0, [sp, #28]
 800d37e:	2800      	cmp	r0, #0
 800d380:	f43f af08 	beq.w	800d194 <_strtod_l+0x434>
 800d384:	9a06      	ldr	r2, [sp, #24]
 800d386:	9b06      	ldr	r3, [sp, #24]
 800d388:	2a00      	cmp	r2, #0
 800d38a:	f1c3 0300 	rsb	r3, r3, #0
 800d38e:	bfa8      	it	ge
 800d390:	2300      	movge	r3, #0
 800d392:	930e      	str	r3, [sp, #56]	; 0x38
 800d394:	2400      	movs	r4, #0
 800d396:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d39a:	9316      	str	r3, [sp, #88]	; 0x58
 800d39c:	46a0      	mov	r8, r4
 800d39e:	9b07      	ldr	r3, [sp, #28]
 800d3a0:	4648      	mov	r0, r9
 800d3a2:	6859      	ldr	r1, [r3, #4]
 800d3a4:	f001 ffa6 	bl	800f2f4 <_Balloc>
 800d3a8:	9005      	str	r0, [sp, #20]
 800d3aa:	2800      	cmp	r0, #0
 800d3ac:	f43f aef6 	beq.w	800d19c <_strtod_l+0x43c>
 800d3b0:	9b07      	ldr	r3, [sp, #28]
 800d3b2:	691a      	ldr	r2, [r3, #16]
 800d3b4:	3202      	adds	r2, #2
 800d3b6:	f103 010c 	add.w	r1, r3, #12
 800d3ba:	0092      	lsls	r2, r2, #2
 800d3bc:	300c      	adds	r0, #12
 800d3be:	f7fe fdbd 	bl	800bf3c <memcpy>
 800d3c2:	aa1e      	add	r2, sp, #120	; 0x78
 800d3c4:	a91d      	add	r1, sp, #116	; 0x74
 800d3c6:	ec4b ab10 	vmov	d0, sl, fp
 800d3ca:	4648      	mov	r0, r9
 800d3cc:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800d3d0:	f002 fad2 	bl	800f978 <__d2b>
 800d3d4:	901c      	str	r0, [sp, #112]	; 0x70
 800d3d6:	2800      	cmp	r0, #0
 800d3d8:	f43f aee0 	beq.w	800d19c <_strtod_l+0x43c>
 800d3dc:	2101      	movs	r1, #1
 800d3de:	4648      	mov	r0, r9
 800d3e0:	f002 f89a 	bl	800f518 <__i2b>
 800d3e4:	4680      	mov	r8, r0
 800d3e6:	2800      	cmp	r0, #0
 800d3e8:	f43f aed8 	beq.w	800d19c <_strtod_l+0x43c>
 800d3ec:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800d3ee:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d3f0:	2e00      	cmp	r6, #0
 800d3f2:	bfab      	itete	ge
 800d3f4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800d3f6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800d3f8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800d3fa:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800d3fc:	bfac      	ite	ge
 800d3fe:	18f7      	addge	r7, r6, r3
 800d400:	1b9d      	sublt	r5, r3, r6
 800d402:	9b04      	ldr	r3, [sp, #16]
 800d404:	1af6      	subs	r6, r6, r3
 800d406:	4416      	add	r6, r2
 800d408:	4b63      	ldr	r3, [pc, #396]	; (800d598 <_strtod_l+0x838>)
 800d40a:	3e01      	subs	r6, #1
 800d40c:	429e      	cmp	r6, r3
 800d40e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d412:	f280 80af 	bge.w	800d574 <_strtod_l+0x814>
 800d416:	1b9b      	subs	r3, r3, r6
 800d418:	2b1f      	cmp	r3, #31
 800d41a:	eba2 0203 	sub.w	r2, r2, r3
 800d41e:	f04f 0101 	mov.w	r1, #1
 800d422:	f300 809b 	bgt.w	800d55c <_strtod_l+0x7fc>
 800d426:	fa01 f303 	lsl.w	r3, r1, r3
 800d42a:	930f      	str	r3, [sp, #60]	; 0x3c
 800d42c:	2300      	movs	r3, #0
 800d42e:	930a      	str	r3, [sp, #40]	; 0x28
 800d430:	18be      	adds	r6, r7, r2
 800d432:	9b04      	ldr	r3, [sp, #16]
 800d434:	42b7      	cmp	r7, r6
 800d436:	4415      	add	r5, r2
 800d438:	441d      	add	r5, r3
 800d43a:	463b      	mov	r3, r7
 800d43c:	bfa8      	it	ge
 800d43e:	4633      	movge	r3, r6
 800d440:	42ab      	cmp	r3, r5
 800d442:	bfa8      	it	ge
 800d444:	462b      	movge	r3, r5
 800d446:	2b00      	cmp	r3, #0
 800d448:	bfc2      	ittt	gt
 800d44a:	1af6      	subgt	r6, r6, r3
 800d44c:	1aed      	subgt	r5, r5, r3
 800d44e:	1aff      	subgt	r7, r7, r3
 800d450:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d452:	b1bb      	cbz	r3, 800d484 <_strtod_l+0x724>
 800d454:	4641      	mov	r1, r8
 800d456:	461a      	mov	r2, r3
 800d458:	4648      	mov	r0, r9
 800d45a:	f002 f8fd 	bl	800f658 <__pow5mult>
 800d45e:	4680      	mov	r8, r0
 800d460:	2800      	cmp	r0, #0
 800d462:	f43f ae9b 	beq.w	800d19c <_strtod_l+0x43c>
 800d466:	4601      	mov	r1, r0
 800d468:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d46a:	4648      	mov	r0, r9
 800d46c:	f002 f85d 	bl	800f52a <__multiply>
 800d470:	900c      	str	r0, [sp, #48]	; 0x30
 800d472:	2800      	cmp	r0, #0
 800d474:	f43f ae92 	beq.w	800d19c <_strtod_l+0x43c>
 800d478:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d47a:	4648      	mov	r0, r9
 800d47c:	f001 ff6e 	bl	800f35c <_Bfree>
 800d480:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d482:	931c      	str	r3, [sp, #112]	; 0x70
 800d484:	2e00      	cmp	r6, #0
 800d486:	dc7a      	bgt.n	800d57e <_strtod_l+0x81e>
 800d488:	9b06      	ldr	r3, [sp, #24]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	dd08      	ble.n	800d4a0 <_strtod_l+0x740>
 800d48e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d490:	9905      	ldr	r1, [sp, #20]
 800d492:	4648      	mov	r0, r9
 800d494:	f002 f8e0 	bl	800f658 <__pow5mult>
 800d498:	9005      	str	r0, [sp, #20]
 800d49a:	2800      	cmp	r0, #0
 800d49c:	f43f ae7e 	beq.w	800d19c <_strtod_l+0x43c>
 800d4a0:	2d00      	cmp	r5, #0
 800d4a2:	dd08      	ble.n	800d4b6 <_strtod_l+0x756>
 800d4a4:	462a      	mov	r2, r5
 800d4a6:	9905      	ldr	r1, [sp, #20]
 800d4a8:	4648      	mov	r0, r9
 800d4aa:	f002 f923 	bl	800f6f4 <__lshift>
 800d4ae:	9005      	str	r0, [sp, #20]
 800d4b0:	2800      	cmp	r0, #0
 800d4b2:	f43f ae73 	beq.w	800d19c <_strtod_l+0x43c>
 800d4b6:	2f00      	cmp	r7, #0
 800d4b8:	dd08      	ble.n	800d4cc <_strtod_l+0x76c>
 800d4ba:	4641      	mov	r1, r8
 800d4bc:	463a      	mov	r2, r7
 800d4be:	4648      	mov	r0, r9
 800d4c0:	f002 f918 	bl	800f6f4 <__lshift>
 800d4c4:	4680      	mov	r8, r0
 800d4c6:	2800      	cmp	r0, #0
 800d4c8:	f43f ae68 	beq.w	800d19c <_strtod_l+0x43c>
 800d4cc:	9a05      	ldr	r2, [sp, #20]
 800d4ce:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d4d0:	4648      	mov	r0, r9
 800d4d2:	f002 f97d 	bl	800f7d0 <__mdiff>
 800d4d6:	4604      	mov	r4, r0
 800d4d8:	2800      	cmp	r0, #0
 800d4da:	f43f ae5f 	beq.w	800d19c <_strtod_l+0x43c>
 800d4de:	68c3      	ldr	r3, [r0, #12]
 800d4e0:	930c      	str	r3, [sp, #48]	; 0x30
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	60c3      	str	r3, [r0, #12]
 800d4e6:	4641      	mov	r1, r8
 800d4e8:	f002 f958 	bl	800f79c <__mcmp>
 800d4ec:	2800      	cmp	r0, #0
 800d4ee:	da55      	bge.n	800d59c <_strtod_l+0x83c>
 800d4f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d4f2:	b9e3      	cbnz	r3, 800d52e <_strtod_l+0x7ce>
 800d4f4:	f1ba 0f00 	cmp.w	sl, #0
 800d4f8:	d119      	bne.n	800d52e <_strtod_l+0x7ce>
 800d4fa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d4fe:	b9b3      	cbnz	r3, 800d52e <_strtod_l+0x7ce>
 800d500:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d504:	0d1b      	lsrs	r3, r3, #20
 800d506:	051b      	lsls	r3, r3, #20
 800d508:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d50c:	d90f      	bls.n	800d52e <_strtod_l+0x7ce>
 800d50e:	6963      	ldr	r3, [r4, #20]
 800d510:	b913      	cbnz	r3, 800d518 <_strtod_l+0x7b8>
 800d512:	6923      	ldr	r3, [r4, #16]
 800d514:	2b01      	cmp	r3, #1
 800d516:	dd0a      	ble.n	800d52e <_strtod_l+0x7ce>
 800d518:	4621      	mov	r1, r4
 800d51a:	2201      	movs	r2, #1
 800d51c:	4648      	mov	r0, r9
 800d51e:	f002 f8e9 	bl	800f6f4 <__lshift>
 800d522:	4641      	mov	r1, r8
 800d524:	4604      	mov	r4, r0
 800d526:	f002 f939 	bl	800f79c <__mcmp>
 800d52a:	2800      	cmp	r0, #0
 800d52c:	dc67      	bgt.n	800d5fe <_strtod_l+0x89e>
 800d52e:	9b04      	ldr	r3, [sp, #16]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d171      	bne.n	800d618 <_strtod_l+0x8b8>
 800d534:	e63d      	b.n	800d1b2 <_strtod_l+0x452>
 800d536:	f018 0f01 	tst.w	r8, #1
 800d53a:	d004      	beq.n	800d546 <_strtod_l+0x7e6>
 800d53c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d540:	f7f3 f85a 	bl	80005f8 <__aeabi_dmul>
 800d544:	2301      	movs	r3, #1
 800d546:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d54a:	3508      	adds	r5, #8
 800d54c:	e6e5      	b.n	800d31a <_strtod_l+0x5ba>
 800d54e:	f04f 32ff 	mov.w	r2, #4294967295
 800d552:	fa02 f303 	lsl.w	r3, r2, r3
 800d556:	ea03 0a0a 	and.w	sl, r3, sl
 800d55a:	e6ff      	b.n	800d35c <_strtod_l+0x5fc>
 800d55c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800d560:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800d564:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800d568:	36e2      	adds	r6, #226	; 0xe2
 800d56a:	fa01 f306 	lsl.w	r3, r1, r6
 800d56e:	930a      	str	r3, [sp, #40]	; 0x28
 800d570:	910f      	str	r1, [sp, #60]	; 0x3c
 800d572:	e75d      	b.n	800d430 <_strtod_l+0x6d0>
 800d574:	2300      	movs	r3, #0
 800d576:	930a      	str	r3, [sp, #40]	; 0x28
 800d578:	2301      	movs	r3, #1
 800d57a:	930f      	str	r3, [sp, #60]	; 0x3c
 800d57c:	e758      	b.n	800d430 <_strtod_l+0x6d0>
 800d57e:	4632      	mov	r2, r6
 800d580:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d582:	4648      	mov	r0, r9
 800d584:	f002 f8b6 	bl	800f6f4 <__lshift>
 800d588:	901c      	str	r0, [sp, #112]	; 0x70
 800d58a:	2800      	cmp	r0, #0
 800d58c:	f47f af7c 	bne.w	800d488 <_strtod_l+0x728>
 800d590:	e604      	b.n	800d19c <_strtod_l+0x43c>
 800d592:	bf00      	nop
 800d594:	08010880 	.word	0x08010880
 800d598:	fffffc02 	.word	0xfffffc02
 800d59c:	465d      	mov	r5, fp
 800d59e:	f040 8086 	bne.w	800d6ae <_strtod_l+0x94e>
 800d5a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d5a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d5a8:	b32a      	cbz	r2, 800d5f6 <_strtod_l+0x896>
 800d5aa:	4aaf      	ldr	r2, [pc, #700]	; (800d868 <_strtod_l+0xb08>)
 800d5ac:	4293      	cmp	r3, r2
 800d5ae:	d153      	bne.n	800d658 <_strtod_l+0x8f8>
 800d5b0:	9b04      	ldr	r3, [sp, #16]
 800d5b2:	4650      	mov	r0, sl
 800d5b4:	b1d3      	cbz	r3, 800d5ec <_strtod_l+0x88c>
 800d5b6:	4aad      	ldr	r2, [pc, #692]	; (800d86c <_strtod_l+0xb0c>)
 800d5b8:	402a      	ands	r2, r5
 800d5ba:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800d5be:	f04f 31ff 	mov.w	r1, #4294967295
 800d5c2:	d816      	bhi.n	800d5f2 <_strtod_l+0x892>
 800d5c4:	0d12      	lsrs	r2, r2, #20
 800d5c6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d5ca:	fa01 f303 	lsl.w	r3, r1, r3
 800d5ce:	4298      	cmp	r0, r3
 800d5d0:	d142      	bne.n	800d658 <_strtod_l+0x8f8>
 800d5d2:	4ba7      	ldr	r3, [pc, #668]	; (800d870 <_strtod_l+0xb10>)
 800d5d4:	429d      	cmp	r5, r3
 800d5d6:	d102      	bne.n	800d5de <_strtod_l+0x87e>
 800d5d8:	3001      	adds	r0, #1
 800d5da:	f43f addf 	beq.w	800d19c <_strtod_l+0x43c>
 800d5de:	4ba3      	ldr	r3, [pc, #652]	; (800d86c <_strtod_l+0xb0c>)
 800d5e0:	402b      	ands	r3, r5
 800d5e2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800d5e6:	f04f 0a00 	mov.w	sl, #0
 800d5ea:	e7a0      	b.n	800d52e <_strtod_l+0x7ce>
 800d5ec:	f04f 33ff 	mov.w	r3, #4294967295
 800d5f0:	e7ed      	b.n	800d5ce <_strtod_l+0x86e>
 800d5f2:	460b      	mov	r3, r1
 800d5f4:	e7eb      	b.n	800d5ce <_strtod_l+0x86e>
 800d5f6:	bb7b      	cbnz	r3, 800d658 <_strtod_l+0x8f8>
 800d5f8:	f1ba 0f00 	cmp.w	sl, #0
 800d5fc:	d12c      	bne.n	800d658 <_strtod_l+0x8f8>
 800d5fe:	9904      	ldr	r1, [sp, #16]
 800d600:	4a9a      	ldr	r2, [pc, #616]	; (800d86c <_strtod_l+0xb0c>)
 800d602:	465b      	mov	r3, fp
 800d604:	b1f1      	cbz	r1, 800d644 <_strtod_l+0x8e4>
 800d606:	ea02 010b 	and.w	r1, r2, fp
 800d60a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d60e:	dc19      	bgt.n	800d644 <_strtod_l+0x8e4>
 800d610:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d614:	f77f ae5b 	ble.w	800d2ce <_strtod_l+0x56e>
 800d618:	4a96      	ldr	r2, [pc, #600]	; (800d874 <_strtod_l+0xb14>)
 800d61a:	2300      	movs	r3, #0
 800d61c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800d620:	4650      	mov	r0, sl
 800d622:	4659      	mov	r1, fp
 800d624:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d628:	f7f2 ffe6 	bl	80005f8 <__aeabi_dmul>
 800d62c:	4682      	mov	sl, r0
 800d62e:	468b      	mov	fp, r1
 800d630:	2900      	cmp	r1, #0
 800d632:	f47f adbe 	bne.w	800d1b2 <_strtod_l+0x452>
 800d636:	2800      	cmp	r0, #0
 800d638:	f47f adbb 	bne.w	800d1b2 <_strtod_l+0x452>
 800d63c:	2322      	movs	r3, #34	; 0x22
 800d63e:	f8c9 3000 	str.w	r3, [r9]
 800d642:	e5b6      	b.n	800d1b2 <_strtod_l+0x452>
 800d644:	4013      	ands	r3, r2
 800d646:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d64a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d64e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d652:	f04f 3aff 	mov.w	sl, #4294967295
 800d656:	e76a      	b.n	800d52e <_strtod_l+0x7ce>
 800d658:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d65a:	b193      	cbz	r3, 800d682 <_strtod_l+0x922>
 800d65c:	422b      	tst	r3, r5
 800d65e:	f43f af66 	beq.w	800d52e <_strtod_l+0x7ce>
 800d662:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d664:	9a04      	ldr	r2, [sp, #16]
 800d666:	4650      	mov	r0, sl
 800d668:	4659      	mov	r1, fp
 800d66a:	b173      	cbz	r3, 800d68a <_strtod_l+0x92a>
 800d66c:	f7ff fb5a 	bl	800cd24 <sulp>
 800d670:	4602      	mov	r2, r0
 800d672:	460b      	mov	r3, r1
 800d674:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d678:	f7f2 fe08 	bl	800028c <__adddf3>
 800d67c:	4682      	mov	sl, r0
 800d67e:	468b      	mov	fp, r1
 800d680:	e755      	b.n	800d52e <_strtod_l+0x7ce>
 800d682:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d684:	ea13 0f0a 	tst.w	r3, sl
 800d688:	e7e9      	b.n	800d65e <_strtod_l+0x8fe>
 800d68a:	f7ff fb4b 	bl	800cd24 <sulp>
 800d68e:	4602      	mov	r2, r0
 800d690:	460b      	mov	r3, r1
 800d692:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d696:	f7f2 fdf7 	bl	8000288 <__aeabi_dsub>
 800d69a:	2200      	movs	r2, #0
 800d69c:	2300      	movs	r3, #0
 800d69e:	4682      	mov	sl, r0
 800d6a0:	468b      	mov	fp, r1
 800d6a2:	f7f3 fa11 	bl	8000ac8 <__aeabi_dcmpeq>
 800d6a6:	2800      	cmp	r0, #0
 800d6a8:	f47f ae11 	bne.w	800d2ce <_strtod_l+0x56e>
 800d6ac:	e73f      	b.n	800d52e <_strtod_l+0x7ce>
 800d6ae:	4641      	mov	r1, r8
 800d6b0:	4620      	mov	r0, r4
 800d6b2:	f002 f9b0 	bl	800fa16 <__ratio>
 800d6b6:	ec57 6b10 	vmov	r6, r7, d0
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d6c0:	ee10 0a10 	vmov	r0, s0
 800d6c4:	4639      	mov	r1, r7
 800d6c6:	f7f3 fa13 	bl	8000af0 <__aeabi_dcmple>
 800d6ca:	2800      	cmp	r0, #0
 800d6cc:	d077      	beq.n	800d7be <_strtod_l+0xa5e>
 800d6ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d04a      	beq.n	800d76a <_strtod_l+0xa0a>
 800d6d4:	4b68      	ldr	r3, [pc, #416]	; (800d878 <_strtod_l+0xb18>)
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800d6dc:	4f66      	ldr	r7, [pc, #408]	; (800d878 <_strtod_l+0xb18>)
 800d6de:	2600      	movs	r6, #0
 800d6e0:	4b62      	ldr	r3, [pc, #392]	; (800d86c <_strtod_l+0xb0c>)
 800d6e2:	402b      	ands	r3, r5
 800d6e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800d6e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d6e8:	4b64      	ldr	r3, [pc, #400]	; (800d87c <_strtod_l+0xb1c>)
 800d6ea:	429a      	cmp	r2, r3
 800d6ec:	f040 80ce 	bne.w	800d88c <_strtod_l+0xb2c>
 800d6f0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d6f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d6f8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800d6fc:	ec4b ab10 	vmov	d0, sl, fp
 800d700:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800d704:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d708:	f002 f8c0 	bl	800f88c <__ulp>
 800d70c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d710:	ec53 2b10 	vmov	r2, r3, d0
 800d714:	f7f2 ff70 	bl	80005f8 <__aeabi_dmul>
 800d718:	4652      	mov	r2, sl
 800d71a:	465b      	mov	r3, fp
 800d71c:	f7f2 fdb6 	bl	800028c <__adddf3>
 800d720:	460b      	mov	r3, r1
 800d722:	4952      	ldr	r1, [pc, #328]	; (800d86c <_strtod_l+0xb0c>)
 800d724:	4a56      	ldr	r2, [pc, #344]	; (800d880 <_strtod_l+0xb20>)
 800d726:	4019      	ands	r1, r3
 800d728:	4291      	cmp	r1, r2
 800d72a:	4682      	mov	sl, r0
 800d72c:	d95b      	bls.n	800d7e6 <_strtod_l+0xa86>
 800d72e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d730:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d734:	4293      	cmp	r3, r2
 800d736:	d103      	bne.n	800d740 <_strtod_l+0x9e0>
 800d738:	9b08      	ldr	r3, [sp, #32]
 800d73a:	3301      	adds	r3, #1
 800d73c:	f43f ad2e 	beq.w	800d19c <_strtod_l+0x43c>
 800d740:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800d870 <_strtod_l+0xb10>
 800d744:	f04f 3aff 	mov.w	sl, #4294967295
 800d748:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d74a:	4648      	mov	r0, r9
 800d74c:	f001 fe06 	bl	800f35c <_Bfree>
 800d750:	9905      	ldr	r1, [sp, #20]
 800d752:	4648      	mov	r0, r9
 800d754:	f001 fe02 	bl	800f35c <_Bfree>
 800d758:	4641      	mov	r1, r8
 800d75a:	4648      	mov	r0, r9
 800d75c:	f001 fdfe 	bl	800f35c <_Bfree>
 800d760:	4621      	mov	r1, r4
 800d762:	4648      	mov	r0, r9
 800d764:	f001 fdfa 	bl	800f35c <_Bfree>
 800d768:	e619      	b.n	800d39e <_strtod_l+0x63e>
 800d76a:	f1ba 0f00 	cmp.w	sl, #0
 800d76e:	d11a      	bne.n	800d7a6 <_strtod_l+0xa46>
 800d770:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d774:	b9eb      	cbnz	r3, 800d7b2 <_strtod_l+0xa52>
 800d776:	2200      	movs	r2, #0
 800d778:	4b3f      	ldr	r3, [pc, #252]	; (800d878 <_strtod_l+0xb18>)
 800d77a:	4630      	mov	r0, r6
 800d77c:	4639      	mov	r1, r7
 800d77e:	f7f3 f9ad 	bl	8000adc <__aeabi_dcmplt>
 800d782:	b9c8      	cbnz	r0, 800d7b8 <_strtod_l+0xa58>
 800d784:	4630      	mov	r0, r6
 800d786:	4639      	mov	r1, r7
 800d788:	2200      	movs	r2, #0
 800d78a:	4b3e      	ldr	r3, [pc, #248]	; (800d884 <_strtod_l+0xb24>)
 800d78c:	f7f2 ff34 	bl	80005f8 <__aeabi_dmul>
 800d790:	4606      	mov	r6, r0
 800d792:	460f      	mov	r7, r1
 800d794:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800d798:	9618      	str	r6, [sp, #96]	; 0x60
 800d79a:	9319      	str	r3, [sp, #100]	; 0x64
 800d79c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800d7a0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800d7a4:	e79c      	b.n	800d6e0 <_strtod_l+0x980>
 800d7a6:	f1ba 0f01 	cmp.w	sl, #1
 800d7aa:	d102      	bne.n	800d7b2 <_strtod_l+0xa52>
 800d7ac:	2d00      	cmp	r5, #0
 800d7ae:	f43f ad8e 	beq.w	800d2ce <_strtod_l+0x56e>
 800d7b2:	2200      	movs	r2, #0
 800d7b4:	4b34      	ldr	r3, [pc, #208]	; (800d888 <_strtod_l+0xb28>)
 800d7b6:	e78f      	b.n	800d6d8 <_strtod_l+0x978>
 800d7b8:	2600      	movs	r6, #0
 800d7ba:	4f32      	ldr	r7, [pc, #200]	; (800d884 <_strtod_l+0xb24>)
 800d7bc:	e7ea      	b.n	800d794 <_strtod_l+0xa34>
 800d7be:	4b31      	ldr	r3, [pc, #196]	; (800d884 <_strtod_l+0xb24>)
 800d7c0:	4630      	mov	r0, r6
 800d7c2:	4639      	mov	r1, r7
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	f7f2 ff17 	bl	80005f8 <__aeabi_dmul>
 800d7ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d7cc:	4606      	mov	r6, r0
 800d7ce:	460f      	mov	r7, r1
 800d7d0:	b933      	cbnz	r3, 800d7e0 <_strtod_l+0xa80>
 800d7d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d7d6:	9010      	str	r0, [sp, #64]	; 0x40
 800d7d8:	9311      	str	r3, [sp, #68]	; 0x44
 800d7da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d7de:	e7df      	b.n	800d7a0 <_strtod_l+0xa40>
 800d7e0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800d7e4:	e7f9      	b.n	800d7da <_strtod_l+0xa7a>
 800d7e6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d7ea:	9b04      	ldr	r3, [sp, #16]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d1ab      	bne.n	800d748 <_strtod_l+0x9e8>
 800d7f0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d7f4:	0d1b      	lsrs	r3, r3, #20
 800d7f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d7f8:	051b      	lsls	r3, r3, #20
 800d7fa:	429a      	cmp	r2, r3
 800d7fc:	465d      	mov	r5, fp
 800d7fe:	d1a3      	bne.n	800d748 <_strtod_l+0x9e8>
 800d800:	4639      	mov	r1, r7
 800d802:	4630      	mov	r0, r6
 800d804:	f7f3 f9a8 	bl	8000b58 <__aeabi_d2iz>
 800d808:	f7f2 fe8c 	bl	8000524 <__aeabi_i2d>
 800d80c:	460b      	mov	r3, r1
 800d80e:	4602      	mov	r2, r0
 800d810:	4639      	mov	r1, r7
 800d812:	4630      	mov	r0, r6
 800d814:	f7f2 fd38 	bl	8000288 <__aeabi_dsub>
 800d818:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d81a:	4606      	mov	r6, r0
 800d81c:	460f      	mov	r7, r1
 800d81e:	b933      	cbnz	r3, 800d82e <_strtod_l+0xace>
 800d820:	f1ba 0f00 	cmp.w	sl, #0
 800d824:	d103      	bne.n	800d82e <_strtod_l+0xace>
 800d826:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800d82a:	2d00      	cmp	r5, #0
 800d82c:	d06d      	beq.n	800d90a <_strtod_l+0xbaa>
 800d82e:	a30a      	add	r3, pc, #40	; (adr r3, 800d858 <_strtod_l+0xaf8>)
 800d830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d834:	4630      	mov	r0, r6
 800d836:	4639      	mov	r1, r7
 800d838:	f7f3 f950 	bl	8000adc <__aeabi_dcmplt>
 800d83c:	2800      	cmp	r0, #0
 800d83e:	f47f acb8 	bne.w	800d1b2 <_strtod_l+0x452>
 800d842:	a307      	add	r3, pc, #28	; (adr r3, 800d860 <_strtod_l+0xb00>)
 800d844:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d848:	4630      	mov	r0, r6
 800d84a:	4639      	mov	r1, r7
 800d84c:	f7f3 f964 	bl	8000b18 <__aeabi_dcmpgt>
 800d850:	2800      	cmp	r0, #0
 800d852:	f43f af79 	beq.w	800d748 <_strtod_l+0x9e8>
 800d856:	e4ac      	b.n	800d1b2 <_strtod_l+0x452>
 800d858:	94a03595 	.word	0x94a03595
 800d85c:	3fdfffff 	.word	0x3fdfffff
 800d860:	35afe535 	.word	0x35afe535
 800d864:	3fe00000 	.word	0x3fe00000
 800d868:	000fffff 	.word	0x000fffff
 800d86c:	7ff00000 	.word	0x7ff00000
 800d870:	7fefffff 	.word	0x7fefffff
 800d874:	39500000 	.word	0x39500000
 800d878:	3ff00000 	.word	0x3ff00000
 800d87c:	7fe00000 	.word	0x7fe00000
 800d880:	7c9fffff 	.word	0x7c9fffff
 800d884:	3fe00000 	.word	0x3fe00000
 800d888:	bff00000 	.word	0xbff00000
 800d88c:	9b04      	ldr	r3, [sp, #16]
 800d88e:	b333      	cbz	r3, 800d8de <_strtod_l+0xb7e>
 800d890:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d892:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d896:	d822      	bhi.n	800d8de <_strtod_l+0xb7e>
 800d898:	a327      	add	r3, pc, #156	; (adr r3, 800d938 <_strtod_l+0xbd8>)
 800d89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d89e:	4630      	mov	r0, r6
 800d8a0:	4639      	mov	r1, r7
 800d8a2:	f7f3 f925 	bl	8000af0 <__aeabi_dcmple>
 800d8a6:	b1a0      	cbz	r0, 800d8d2 <_strtod_l+0xb72>
 800d8a8:	4639      	mov	r1, r7
 800d8aa:	4630      	mov	r0, r6
 800d8ac:	f7f3 f97c 	bl	8000ba8 <__aeabi_d2uiz>
 800d8b0:	2800      	cmp	r0, #0
 800d8b2:	bf08      	it	eq
 800d8b4:	2001      	moveq	r0, #1
 800d8b6:	f7f2 fe25 	bl	8000504 <__aeabi_ui2d>
 800d8ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d8bc:	4606      	mov	r6, r0
 800d8be:	460f      	mov	r7, r1
 800d8c0:	bb03      	cbnz	r3, 800d904 <_strtod_l+0xba4>
 800d8c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d8c6:	9012      	str	r0, [sp, #72]	; 0x48
 800d8c8:	9313      	str	r3, [sp, #76]	; 0x4c
 800d8ca:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800d8ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800d8d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d8d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d8d6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d8da:	1a9b      	subs	r3, r3, r2
 800d8dc:	930b      	str	r3, [sp, #44]	; 0x2c
 800d8de:	ed9d 0b08 	vldr	d0, [sp, #32]
 800d8e2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800d8e6:	f001 ffd1 	bl	800f88c <__ulp>
 800d8ea:	4650      	mov	r0, sl
 800d8ec:	ec53 2b10 	vmov	r2, r3, d0
 800d8f0:	4659      	mov	r1, fp
 800d8f2:	f7f2 fe81 	bl	80005f8 <__aeabi_dmul>
 800d8f6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d8fa:	f7f2 fcc7 	bl	800028c <__adddf3>
 800d8fe:	4682      	mov	sl, r0
 800d900:	468b      	mov	fp, r1
 800d902:	e772      	b.n	800d7ea <_strtod_l+0xa8a>
 800d904:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800d908:	e7df      	b.n	800d8ca <_strtod_l+0xb6a>
 800d90a:	a30d      	add	r3, pc, #52	; (adr r3, 800d940 <_strtod_l+0xbe0>)
 800d90c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d910:	f7f3 f8e4 	bl	8000adc <__aeabi_dcmplt>
 800d914:	e79c      	b.n	800d850 <_strtod_l+0xaf0>
 800d916:	2300      	movs	r3, #0
 800d918:	930d      	str	r3, [sp, #52]	; 0x34
 800d91a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d91c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d91e:	6013      	str	r3, [r2, #0]
 800d920:	f7ff ba61 	b.w	800cde6 <_strtod_l+0x86>
 800d924:	2b65      	cmp	r3, #101	; 0x65
 800d926:	f04f 0200 	mov.w	r2, #0
 800d92a:	f43f ab4e 	beq.w	800cfca <_strtod_l+0x26a>
 800d92e:	2101      	movs	r1, #1
 800d930:	4614      	mov	r4, r2
 800d932:	9104      	str	r1, [sp, #16]
 800d934:	f7ff bacb 	b.w	800cece <_strtod_l+0x16e>
 800d938:	ffc00000 	.word	0xffc00000
 800d93c:	41dfffff 	.word	0x41dfffff
 800d940:	94a03595 	.word	0x94a03595
 800d944:	3fcfffff 	.word	0x3fcfffff

0800d948 <_strtod_r>:
 800d948:	4b05      	ldr	r3, [pc, #20]	; (800d960 <_strtod_r+0x18>)
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	b410      	push	{r4}
 800d94e:	6a1b      	ldr	r3, [r3, #32]
 800d950:	4c04      	ldr	r4, [pc, #16]	; (800d964 <_strtod_r+0x1c>)
 800d952:	2b00      	cmp	r3, #0
 800d954:	bf08      	it	eq
 800d956:	4623      	moveq	r3, r4
 800d958:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d95c:	f7ff ba00 	b.w	800cd60 <_strtod_l>
 800d960:	20000040 	.word	0x20000040
 800d964:	200000a4 	.word	0x200000a4

0800d968 <_strtol_l.isra.0>:
 800d968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d96c:	4680      	mov	r8, r0
 800d96e:	4689      	mov	r9, r1
 800d970:	4692      	mov	sl, r2
 800d972:	461e      	mov	r6, r3
 800d974:	460f      	mov	r7, r1
 800d976:	463d      	mov	r5, r7
 800d978:	9808      	ldr	r0, [sp, #32]
 800d97a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d97e:	f001 fc27 	bl	800f1d0 <__locale_ctype_ptr_l>
 800d982:	4420      	add	r0, r4
 800d984:	7843      	ldrb	r3, [r0, #1]
 800d986:	f013 0308 	ands.w	r3, r3, #8
 800d98a:	d132      	bne.n	800d9f2 <_strtol_l.isra.0+0x8a>
 800d98c:	2c2d      	cmp	r4, #45	; 0x2d
 800d98e:	d132      	bne.n	800d9f6 <_strtol_l.isra.0+0x8e>
 800d990:	787c      	ldrb	r4, [r7, #1]
 800d992:	1cbd      	adds	r5, r7, #2
 800d994:	2201      	movs	r2, #1
 800d996:	2e00      	cmp	r6, #0
 800d998:	d05d      	beq.n	800da56 <_strtol_l.isra.0+0xee>
 800d99a:	2e10      	cmp	r6, #16
 800d99c:	d109      	bne.n	800d9b2 <_strtol_l.isra.0+0x4a>
 800d99e:	2c30      	cmp	r4, #48	; 0x30
 800d9a0:	d107      	bne.n	800d9b2 <_strtol_l.isra.0+0x4a>
 800d9a2:	782b      	ldrb	r3, [r5, #0]
 800d9a4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d9a8:	2b58      	cmp	r3, #88	; 0x58
 800d9aa:	d14f      	bne.n	800da4c <_strtol_l.isra.0+0xe4>
 800d9ac:	786c      	ldrb	r4, [r5, #1]
 800d9ae:	2610      	movs	r6, #16
 800d9b0:	3502      	adds	r5, #2
 800d9b2:	2a00      	cmp	r2, #0
 800d9b4:	bf14      	ite	ne
 800d9b6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800d9ba:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800d9be:	2700      	movs	r7, #0
 800d9c0:	fbb1 fcf6 	udiv	ip, r1, r6
 800d9c4:	4638      	mov	r0, r7
 800d9c6:	fb06 1e1c 	mls	lr, r6, ip, r1
 800d9ca:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800d9ce:	2b09      	cmp	r3, #9
 800d9d0:	d817      	bhi.n	800da02 <_strtol_l.isra.0+0x9a>
 800d9d2:	461c      	mov	r4, r3
 800d9d4:	42a6      	cmp	r6, r4
 800d9d6:	dd23      	ble.n	800da20 <_strtol_l.isra.0+0xb8>
 800d9d8:	1c7b      	adds	r3, r7, #1
 800d9da:	d007      	beq.n	800d9ec <_strtol_l.isra.0+0x84>
 800d9dc:	4584      	cmp	ip, r0
 800d9de:	d31c      	bcc.n	800da1a <_strtol_l.isra.0+0xb2>
 800d9e0:	d101      	bne.n	800d9e6 <_strtol_l.isra.0+0x7e>
 800d9e2:	45a6      	cmp	lr, r4
 800d9e4:	db19      	blt.n	800da1a <_strtol_l.isra.0+0xb2>
 800d9e6:	fb00 4006 	mla	r0, r0, r6, r4
 800d9ea:	2701      	movs	r7, #1
 800d9ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d9f0:	e7eb      	b.n	800d9ca <_strtol_l.isra.0+0x62>
 800d9f2:	462f      	mov	r7, r5
 800d9f4:	e7bf      	b.n	800d976 <_strtol_l.isra.0+0xe>
 800d9f6:	2c2b      	cmp	r4, #43	; 0x2b
 800d9f8:	bf04      	itt	eq
 800d9fa:	1cbd      	addeq	r5, r7, #2
 800d9fc:	787c      	ldrbeq	r4, [r7, #1]
 800d9fe:	461a      	mov	r2, r3
 800da00:	e7c9      	b.n	800d996 <_strtol_l.isra.0+0x2e>
 800da02:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800da06:	2b19      	cmp	r3, #25
 800da08:	d801      	bhi.n	800da0e <_strtol_l.isra.0+0xa6>
 800da0a:	3c37      	subs	r4, #55	; 0x37
 800da0c:	e7e2      	b.n	800d9d4 <_strtol_l.isra.0+0x6c>
 800da0e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800da12:	2b19      	cmp	r3, #25
 800da14:	d804      	bhi.n	800da20 <_strtol_l.isra.0+0xb8>
 800da16:	3c57      	subs	r4, #87	; 0x57
 800da18:	e7dc      	b.n	800d9d4 <_strtol_l.isra.0+0x6c>
 800da1a:	f04f 37ff 	mov.w	r7, #4294967295
 800da1e:	e7e5      	b.n	800d9ec <_strtol_l.isra.0+0x84>
 800da20:	1c7b      	adds	r3, r7, #1
 800da22:	d108      	bne.n	800da36 <_strtol_l.isra.0+0xce>
 800da24:	2322      	movs	r3, #34	; 0x22
 800da26:	f8c8 3000 	str.w	r3, [r8]
 800da2a:	4608      	mov	r0, r1
 800da2c:	f1ba 0f00 	cmp.w	sl, #0
 800da30:	d107      	bne.n	800da42 <_strtol_l.isra.0+0xda>
 800da32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da36:	b102      	cbz	r2, 800da3a <_strtol_l.isra.0+0xd2>
 800da38:	4240      	negs	r0, r0
 800da3a:	f1ba 0f00 	cmp.w	sl, #0
 800da3e:	d0f8      	beq.n	800da32 <_strtol_l.isra.0+0xca>
 800da40:	b10f      	cbz	r7, 800da46 <_strtol_l.isra.0+0xde>
 800da42:	f105 39ff 	add.w	r9, r5, #4294967295
 800da46:	f8ca 9000 	str.w	r9, [sl]
 800da4a:	e7f2      	b.n	800da32 <_strtol_l.isra.0+0xca>
 800da4c:	2430      	movs	r4, #48	; 0x30
 800da4e:	2e00      	cmp	r6, #0
 800da50:	d1af      	bne.n	800d9b2 <_strtol_l.isra.0+0x4a>
 800da52:	2608      	movs	r6, #8
 800da54:	e7ad      	b.n	800d9b2 <_strtol_l.isra.0+0x4a>
 800da56:	2c30      	cmp	r4, #48	; 0x30
 800da58:	d0a3      	beq.n	800d9a2 <_strtol_l.isra.0+0x3a>
 800da5a:	260a      	movs	r6, #10
 800da5c:	e7a9      	b.n	800d9b2 <_strtol_l.isra.0+0x4a>
	...

0800da60 <_strtol_r>:
 800da60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800da62:	4c06      	ldr	r4, [pc, #24]	; (800da7c <_strtol_r+0x1c>)
 800da64:	4d06      	ldr	r5, [pc, #24]	; (800da80 <_strtol_r+0x20>)
 800da66:	6824      	ldr	r4, [r4, #0]
 800da68:	6a24      	ldr	r4, [r4, #32]
 800da6a:	2c00      	cmp	r4, #0
 800da6c:	bf08      	it	eq
 800da6e:	462c      	moveq	r4, r5
 800da70:	9400      	str	r4, [sp, #0]
 800da72:	f7ff ff79 	bl	800d968 <_strtol_l.isra.0>
 800da76:	b003      	add	sp, #12
 800da78:	bd30      	pop	{r4, r5, pc}
 800da7a:	bf00      	nop
 800da7c:	20000040 	.word	0x20000040
 800da80:	200000a4 	.word	0x200000a4

0800da84 <__swbuf_r>:
 800da84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da86:	460e      	mov	r6, r1
 800da88:	4614      	mov	r4, r2
 800da8a:	4605      	mov	r5, r0
 800da8c:	b118      	cbz	r0, 800da96 <__swbuf_r+0x12>
 800da8e:	6983      	ldr	r3, [r0, #24]
 800da90:	b90b      	cbnz	r3, 800da96 <__swbuf_r+0x12>
 800da92:	f000 ffed 	bl	800ea70 <__sinit>
 800da96:	4b21      	ldr	r3, [pc, #132]	; (800db1c <__swbuf_r+0x98>)
 800da98:	429c      	cmp	r4, r3
 800da9a:	d12a      	bne.n	800daf2 <__swbuf_r+0x6e>
 800da9c:	686c      	ldr	r4, [r5, #4]
 800da9e:	69a3      	ldr	r3, [r4, #24]
 800daa0:	60a3      	str	r3, [r4, #8]
 800daa2:	89a3      	ldrh	r3, [r4, #12]
 800daa4:	071a      	lsls	r2, r3, #28
 800daa6:	d52e      	bpl.n	800db06 <__swbuf_r+0x82>
 800daa8:	6923      	ldr	r3, [r4, #16]
 800daaa:	b363      	cbz	r3, 800db06 <__swbuf_r+0x82>
 800daac:	6923      	ldr	r3, [r4, #16]
 800daae:	6820      	ldr	r0, [r4, #0]
 800dab0:	1ac0      	subs	r0, r0, r3
 800dab2:	6963      	ldr	r3, [r4, #20]
 800dab4:	b2f6      	uxtb	r6, r6
 800dab6:	4283      	cmp	r3, r0
 800dab8:	4637      	mov	r7, r6
 800daba:	dc04      	bgt.n	800dac6 <__swbuf_r+0x42>
 800dabc:	4621      	mov	r1, r4
 800dabe:	4628      	mov	r0, r5
 800dac0:	f000 ff6c 	bl	800e99c <_fflush_r>
 800dac4:	bb28      	cbnz	r0, 800db12 <__swbuf_r+0x8e>
 800dac6:	68a3      	ldr	r3, [r4, #8]
 800dac8:	3b01      	subs	r3, #1
 800daca:	60a3      	str	r3, [r4, #8]
 800dacc:	6823      	ldr	r3, [r4, #0]
 800dace:	1c5a      	adds	r2, r3, #1
 800dad0:	6022      	str	r2, [r4, #0]
 800dad2:	701e      	strb	r6, [r3, #0]
 800dad4:	6963      	ldr	r3, [r4, #20]
 800dad6:	3001      	adds	r0, #1
 800dad8:	4283      	cmp	r3, r0
 800dada:	d004      	beq.n	800dae6 <__swbuf_r+0x62>
 800dadc:	89a3      	ldrh	r3, [r4, #12]
 800dade:	07db      	lsls	r3, r3, #31
 800dae0:	d519      	bpl.n	800db16 <__swbuf_r+0x92>
 800dae2:	2e0a      	cmp	r6, #10
 800dae4:	d117      	bne.n	800db16 <__swbuf_r+0x92>
 800dae6:	4621      	mov	r1, r4
 800dae8:	4628      	mov	r0, r5
 800daea:	f000 ff57 	bl	800e99c <_fflush_r>
 800daee:	b190      	cbz	r0, 800db16 <__swbuf_r+0x92>
 800daf0:	e00f      	b.n	800db12 <__swbuf_r+0x8e>
 800daf2:	4b0b      	ldr	r3, [pc, #44]	; (800db20 <__swbuf_r+0x9c>)
 800daf4:	429c      	cmp	r4, r3
 800daf6:	d101      	bne.n	800dafc <__swbuf_r+0x78>
 800daf8:	68ac      	ldr	r4, [r5, #8]
 800dafa:	e7d0      	b.n	800da9e <__swbuf_r+0x1a>
 800dafc:	4b09      	ldr	r3, [pc, #36]	; (800db24 <__swbuf_r+0xa0>)
 800dafe:	429c      	cmp	r4, r3
 800db00:	bf08      	it	eq
 800db02:	68ec      	ldreq	r4, [r5, #12]
 800db04:	e7cb      	b.n	800da9e <__swbuf_r+0x1a>
 800db06:	4621      	mov	r1, r4
 800db08:	4628      	mov	r0, r5
 800db0a:	f000 f80d 	bl	800db28 <__swsetup_r>
 800db0e:	2800      	cmp	r0, #0
 800db10:	d0cc      	beq.n	800daac <__swbuf_r+0x28>
 800db12:	f04f 37ff 	mov.w	r7, #4294967295
 800db16:	4638      	mov	r0, r7
 800db18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db1a:	bf00      	nop
 800db1c:	080108d8 	.word	0x080108d8
 800db20:	080108f8 	.word	0x080108f8
 800db24:	080108b8 	.word	0x080108b8

0800db28 <__swsetup_r>:
 800db28:	4b32      	ldr	r3, [pc, #200]	; (800dbf4 <__swsetup_r+0xcc>)
 800db2a:	b570      	push	{r4, r5, r6, lr}
 800db2c:	681d      	ldr	r5, [r3, #0]
 800db2e:	4606      	mov	r6, r0
 800db30:	460c      	mov	r4, r1
 800db32:	b125      	cbz	r5, 800db3e <__swsetup_r+0x16>
 800db34:	69ab      	ldr	r3, [r5, #24]
 800db36:	b913      	cbnz	r3, 800db3e <__swsetup_r+0x16>
 800db38:	4628      	mov	r0, r5
 800db3a:	f000 ff99 	bl	800ea70 <__sinit>
 800db3e:	4b2e      	ldr	r3, [pc, #184]	; (800dbf8 <__swsetup_r+0xd0>)
 800db40:	429c      	cmp	r4, r3
 800db42:	d10f      	bne.n	800db64 <__swsetup_r+0x3c>
 800db44:	686c      	ldr	r4, [r5, #4]
 800db46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db4a:	b29a      	uxth	r2, r3
 800db4c:	0715      	lsls	r5, r2, #28
 800db4e:	d42c      	bmi.n	800dbaa <__swsetup_r+0x82>
 800db50:	06d0      	lsls	r0, r2, #27
 800db52:	d411      	bmi.n	800db78 <__swsetup_r+0x50>
 800db54:	2209      	movs	r2, #9
 800db56:	6032      	str	r2, [r6, #0]
 800db58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db5c:	81a3      	strh	r3, [r4, #12]
 800db5e:	f04f 30ff 	mov.w	r0, #4294967295
 800db62:	e03e      	b.n	800dbe2 <__swsetup_r+0xba>
 800db64:	4b25      	ldr	r3, [pc, #148]	; (800dbfc <__swsetup_r+0xd4>)
 800db66:	429c      	cmp	r4, r3
 800db68:	d101      	bne.n	800db6e <__swsetup_r+0x46>
 800db6a:	68ac      	ldr	r4, [r5, #8]
 800db6c:	e7eb      	b.n	800db46 <__swsetup_r+0x1e>
 800db6e:	4b24      	ldr	r3, [pc, #144]	; (800dc00 <__swsetup_r+0xd8>)
 800db70:	429c      	cmp	r4, r3
 800db72:	bf08      	it	eq
 800db74:	68ec      	ldreq	r4, [r5, #12]
 800db76:	e7e6      	b.n	800db46 <__swsetup_r+0x1e>
 800db78:	0751      	lsls	r1, r2, #29
 800db7a:	d512      	bpl.n	800dba2 <__swsetup_r+0x7a>
 800db7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800db7e:	b141      	cbz	r1, 800db92 <__swsetup_r+0x6a>
 800db80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800db84:	4299      	cmp	r1, r3
 800db86:	d002      	beq.n	800db8e <__swsetup_r+0x66>
 800db88:	4630      	mov	r0, r6
 800db8a:	f001 ffc1 	bl	800fb10 <_free_r>
 800db8e:	2300      	movs	r3, #0
 800db90:	6363      	str	r3, [r4, #52]	; 0x34
 800db92:	89a3      	ldrh	r3, [r4, #12]
 800db94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800db98:	81a3      	strh	r3, [r4, #12]
 800db9a:	2300      	movs	r3, #0
 800db9c:	6063      	str	r3, [r4, #4]
 800db9e:	6923      	ldr	r3, [r4, #16]
 800dba0:	6023      	str	r3, [r4, #0]
 800dba2:	89a3      	ldrh	r3, [r4, #12]
 800dba4:	f043 0308 	orr.w	r3, r3, #8
 800dba8:	81a3      	strh	r3, [r4, #12]
 800dbaa:	6923      	ldr	r3, [r4, #16]
 800dbac:	b94b      	cbnz	r3, 800dbc2 <__swsetup_r+0x9a>
 800dbae:	89a3      	ldrh	r3, [r4, #12]
 800dbb0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dbb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dbb8:	d003      	beq.n	800dbc2 <__swsetup_r+0x9a>
 800dbba:	4621      	mov	r1, r4
 800dbbc:	4630      	mov	r0, r6
 800dbbe:	f001 fb3f 	bl	800f240 <__smakebuf_r>
 800dbc2:	89a2      	ldrh	r2, [r4, #12]
 800dbc4:	f012 0301 	ands.w	r3, r2, #1
 800dbc8:	d00c      	beq.n	800dbe4 <__swsetup_r+0xbc>
 800dbca:	2300      	movs	r3, #0
 800dbcc:	60a3      	str	r3, [r4, #8]
 800dbce:	6963      	ldr	r3, [r4, #20]
 800dbd0:	425b      	negs	r3, r3
 800dbd2:	61a3      	str	r3, [r4, #24]
 800dbd4:	6923      	ldr	r3, [r4, #16]
 800dbd6:	b953      	cbnz	r3, 800dbee <__swsetup_r+0xc6>
 800dbd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbdc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800dbe0:	d1ba      	bne.n	800db58 <__swsetup_r+0x30>
 800dbe2:	bd70      	pop	{r4, r5, r6, pc}
 800dbe4:	0792      	lsls	r2, r2, #30
 800dbe6:	bf58      	it	pl
 800dbe8:	6963      	ldrpl	r3, [r4, #20]
 800dbea:	60a3      	str	r3, [r4, #8]
 800dbec:	e7f2      	b.n	800dbd4 <__swsetup_r+0xac>
 800dbee:	2000      	movs	r0, #0
 800dbf0:	e7f7      	b.n	800dbe2 <__swsetup_r+0xba>
 800dbf2:	bf00      	nop
 800dbf4:	20000040 	.word	0x20000040
 800dbf8:	080108d8 	.word	0x080108d8
 800dbfc:	080108f8 	.word	0x080108f8
 800dc00:	080108b8 	.word	0x080108b8

0800dc04 <quorem>:
 800dc04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc08:	6903      	ldr	r3, [r0, #16]
 800dc0a:	690c      	ldr	r4, [r1, #16]
 800dc0c:	42a3      	cmp	r3, r4
 800dc0e:	4680      	mov	r8, r0
 800dc10:	f2c0 8082 	blt.w	800dd18 <quorem+0x114>
 800dc14:	3c01      	subs	r4, #1
 800dc16:	f101 0714 	add.w	r7, r1, #20
 800dc1a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800dc1e:	f100 0614 	add.w	r6, r0, #20
 800dc22:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800dc26:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800dc2a:	eb06 030c 	add.w	r3, r6, ip
 800dc2e:	3501      	adds	r5, #1
 800dc30:	eb07 090c 	add.w	r9, r7, ip
 800dc34:	9301      	str	r3, [sp, #4]
 800dc36:	fbb0 f5f5 	udiv	r5, r0, r5
 800dc3a:	b395      	cbz	r5, 800dca2 <quorem+0x9e>
 800dc3c:	f04f 0a00 	mov.w	sl, #0
 800dc40:	4638      	mov	r0, r7
 800dc42:	46b6      	mov	lr, r6
 800dc44:	46d3      	mov	fp, sl
 800dc46:	f850 2b04 	ldr.w	r2, [r0], #4
 800dc4a:	b293      	uxth	r3, r2
 800dc4c:	fb05 a303 	mla	r3, r5, r3, sl
 800dc50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dc54:	b29b      	uxth	r3, r3
 800dc56:	ebab 0303 	sub.w	r3, fp, r3
 800dc5a:	0c12      	lsrs	r2, r2, #16
 800dc5c:	f8de b000 	ldr.w	fp, [lr]
 800dc60:	fb05 a202 	mla	r2, r5, r2, sl
 800dc64:	fa13 f38b 	uxtah	r3, r3, fp
 800dc68:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800dc6c:	fa1f fb82 	uxth.w	fp, r2
 800dc70:	f8de 2000 	ldr.w	r2, [lr]
 800dc74:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800dc78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dc7c:	b29b      	uxth	r3, r3
 800dc7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dc82:	4581      	cmp	r9, r0
 800dc84:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800dc88:	f84e 3b04 	str.w	r3, [lr], #4
 800dc8c:	d2db      	bcs.n	800dc46 <quorem+0x42>
 800dc8e:	f856 300c 	ldr.w	r3, [r6, ip]
 800dc92:	b933      	cbnz	r3, 800dca2 <quorem+0x9e>
 800dc94:	9b01      	ldr	r3, [sp, #4]
 800dc96:	3b04      	subs	r3, #4
 800dc98:	429e      	cmp	r6, r3
 800dc9a:	461a      	mov	r2, r3
 800dc9c:	d330      	bcc.n	800dd00 <quorem+0xfc>
 800dc9e:	f8c8 4010 	str.w	r4, [r8, #16]
 800dca2:	4640      	mov	r0, r8
 800dca4:	f001 fd7a 	bl	800f79c <__mcmp>
 800dca8:	2800      	cmp	r0, #0
 800dcaa:	db25      	blt.n	800dcf8 <quorem+0xf4>
 800dcac:	3501      	adds	r5, #1
 800dcae:	4630      	mov	r0, r6
 800dcb0:	f04f 0c00 	mov.w	ip, #0
 800dcb4:	f857 2b04 	ldr.w	r2, [r7], #4
 800dcb8:	f8d0 e000 	ldr.w	lr, [r0]
 800dcbc:	b293      	uxth	r3, r2
 800dcbe:	ebac 0303 	sub.w	r3, ip, r3
 800dcc2:	0c12      	lsrs	r2, r2, #16
 800dcc4:	fa13 f38e 	uxtah	r3, r3, lr
 800dcc8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800dccc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dcd0:	b29b      	uxth	r3, r3
 800dcd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dcd6:	45b9      	cmp	r9, r7
 800dcd8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800dcdc:	f840 3b04 	str.w	r3, [r0], #4
 800dce0:	d2e8      	bcs.n	800dcb4 <quorem+0xb0>
 800dce2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800dce6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800dcea:	b92a      	cbnz	r2, 800dcf8 <quorem+0xf4>
 800dcec:	3b04      	subs	r3, #4
 800dcee:	429e      	cmp	r6, r3
 800dcf0:	461a      	mov	r2, r3
 800dcf2:	d30b      	bcc.n	800dd0c <quorem+0x108>
 800dcf4:	f8c8 4010 	str.w	r4, [r8, #16]
 800dcf8:	4628      	mov	r0, r5
 800dcfa:	b003      	add	sp, #12
 800dcfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd00:	6812      	ldr	r2, [r2, #0]
 800dd02:	3b04      	subs	r3, #4
 800dd04:	2a00      	cmp	r2, #0
 800dd06:	d1ca      	bne.n	800dc9e <quorem+0x9a>
 800dd08:	3c01      	subs	r4, #1
 800dd0a:	e7c5      	b.n	800dc98 <quorem+0x94>
 800dd0c:	6812      	ldr	r2, [r2, #0]
 800dd0e:	3b04      	subs	r3, #4
 800dd10:	2a00      	cmp	r2, #0
 800dd12:	d1ef      	bne.n	800dcf4 <quorem+0xf0>
 800dd14:	3c01      	subs	r4, #1
 800dd16:	e7ea      	b.n	800dcee <quorem+0xea>
 800dd18:	2000      	movs	r0, #0
 800dd1a:	e7ee      	b.n	800dcfa <quorem+0xf6>
 800dd1c:	0000      	movs	r0, r0
	...

0800dd20 <_dtoa_r>:
 800dd20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd24:	ec57 6b10 	vmov	r6, r7, d0
 800dd28:	b097      	sub	sp, #92	; 0x5c
 800dd2a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800dd2c:	9106      	str	r1, [sp, #24]
 800dd2e:	4604      	mov	r4, r0
 800dd30:	920b      	str	r2, [sp, #44]	; 0x2c
 800dd32:	9312      	str	r3, [sp, #72]	; 0x48
 800dd34:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800dd38:	e9cd 6700 	strd	r6, r7, [sp]
 800dd3c:	b93d      	cbnz	r5, 800dd4e <_dtoa_r+0x2e>
 800dd3e:	2010      	movs	r0, #16
 800dd40:	f001 fabe 	bl	800f2c0 <malloc>
 800dd44:	6260      	str	r0, [r4, #36]	; 0x24
 800dd46:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800dd4a:	6005      	str	r5, [r0, #0]
 800dd4c:	60c5      	str	r5, [r0, #12]
 800dd4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd50:	6819      	ldr	r1, [r3, #0]
 800dd52:	b151      	cbz	r1, 800dd6a <_dtoa_r+0x4a>
 800dd54:	685a      	ldr	r2, [r3, #4]
 800dd56:	604a      	str	r2, [r1, #4]
 800dd58:	2301      	movs	r3, #1
 800dd5a:	4093      	lsls	r3, r2
 800dd5c:	608b      	str	r3, [r1, #8]
 800dd5e:	4620      	mov	r0, r4
 800dd60:	f001 fafc 	bl	800f35c <_Bfree>
 800dd64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd66:	2200      	movs	r2, #0
 800dd68:	601a      	str	r2, [r3, #0]
 800dd6a:	1e3b      	subs	r3, r7, #0
 800dd6c:	bfbb      	ittet	lt
 800dd6e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800dd72:	9301      	strlt	r3, [sp, #4]
 800dd74:	2300      	movge	r3, #0
 800dd76:	2201      	movlt	r2, #1
 800dd78:	bfac      	ite	ge
 800dd7a:	f8c8 3000 	strge.w	r3, [r8]
 800dd7e:	f8c8 2000 	strlt.w	r2, [r8]
 800dd82:	4baf      	ldr	r3, [pc, #700]	; (800e040 <_dtoa_r+0x320>)
 800dd84:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800dd88:	ea33 0308 	bics.w	r3, r3, r8
 800dd8c:	d114      	bne.n	800ddb8 <_dtoa_r+0x98>
 800dd8e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dd90:	f242 730f 	movw	r3, #9999	; 0x270f
 800dd94:	6013      	str	r3, [r2, #0]
 800dd96:	9b00      	ldr	r3, [sp, #0]
 800dd98:	b923      	cbnz	r3, 800dda4 <_dtoa_r+0x84>
 800dd9a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800dd9e:	2800      	cmp	r0, #0
 800dda0:	f000 8542 	beq.w	800e828 <_dtoa_r+0xb08>
 800dda4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dda6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800e054 <_dtoa_r+0x334>
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	f000 8544 	beq.w	800e838 <_dtoa_r+0xb18>
 800ddb0:	f10b 0303 	add.w	r3, fp, #3
 800ddb4:	f000 bd3e 	b.w	800e834 <_dtoa_r+0xb14>
 800ddb8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	4630      	mov	r0, r6
 800ddc2:	4639      	mov	r1, r7
 800ddc4:	f7f2 fe80 	bl	8000ac8 <__aeabi_dcmpeq>
 800ddc8:	4681      	mov	r9, r0
 800ddca:	b168      	cbz	r0, 800dde8 <_dtoa_r+0xc8>
 800ddcc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ddce:	2301      	movs	r3, #1
 800ddd0:	6013      	str	r3, [r2, #0]
 800ddd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	f000 8524 	beq.w	800e822 <_dtoa_r+0xb02>
 800ddda:	4b9a      	ldr	r3, [pc, #616]	; (800e044 <_dtoa_r+0x324>)
 800dddc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ddde:	f103 3bff 	add.w	fp, r3, #4294967295
 800dde2:	6013      	str	r3, [r2, #0]
 800dde4:	f000 bd28 	b.w	800e838 <_dtoa_r+0xb18>
 800dde8:	aa14      	add	r2, sp, #80	; 0x50
 800ddea:	a915      	add	r1, sp, #84	; 0x54
 800ddec:	ec47 6b10 	vmov	d0, r6, r7
 800ddf0:	4620      	mov	r0, r4
 800ddf2:	f001 fdc1 	bl	800f978 <__d2b>
 800ddf6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ddfa:	9004      	str	r0, [sp, #16]
 800ddfc:	2d00      	cmp	r5, #0
 800ddfe:	d07c      	beq.n	800defa <_dtoa_r+0x1da>
 800de00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800de04:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800de08:	46b2      	mov	sl, r6
 800de0a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800de0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800de12:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800de16:	2200      	movs	r2, #0
 800de18:	4b8b      	ldr	r3, [pc, #556]	; (800e048 <_dtoa_r+0x328>)
 800de1a:	4650      	mov	r0, sl
 800de1c:	4659      	mov	r1, fp
 800de1e:	f7f2 fa33 	bl	8000288 <__aeabi_dsub>
 800de22:	a381      	add	r3, pc, #516	; (adr r3, 800e028 <_dtoa_r+0x308>)
 800de24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de28:	f7f2 fbe6 	bl	80005f8 <__aeabi_dmul>
 800de2c:	a380      	add	r3, pc, #512	; (adr r3, 800e030 <_dtoa_r+0x310>)
 800de2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de32:	f7f2 fa2b 	bl	800028c <__adddf3>
 800de36:	4606      	mov	r6, r0
 800de38:	4628      	mov	r0, r5
 800de3a:	460f      	mov	r7, r1
 800de3c:	f7f2 fb72 	bl	8000524 <__aeabi_i2d>
 800de40:	a37d      	add	r3, pc, #500	; (adr r3, 800e038 <_dtoa_r+0x318>)
 800de42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de46:	f7f2 fbd7 	bl	80005f8 <__aeabi_dmul>
 800de4a:	4602      	mov	r2, r0
 800de4c:	460b      	mov	r3, r1
 800de4e:	4630      	mov	r0, r6
 800de50:	4639      	mov	r1, r7
 800de52:	f7f2 fa1b 	bl	800028c <__adddf3>
 800de56:	4606      	mov	r6, r0
 800de58:	460f      	mov	r7, r1
 800de5a:	f7f2 fe7d 	bl	8000b58 <__aeabi_d2iz>
 800de5e:	2200      	movs	r2, #0
 800de60:	4682      	mov	sl, r0
 800de62:	2300      	movs	r3, #0
 800de64:	4630      	mov	r0, r6
 800de66:	4639      	mov	r1, r7
 800de68:	f7f2 fe38 	bl	8000adc <__aeabi_dcmplt>
 800de6c:	b148      	cbz	r0, 800de82 <_dtoa_r+0x162>
 800de6e:	4650      	mov	r0, sl
 800de70:	f7f2 fb58 	bl	8000524 <__aeabi_i2d>
 800de74:	4632      	mov	r2, r6
 800de76:	463b      	mov	r3, r7
 800de78:	f7f2 fe26 	bl	8000ac8 <__aeabi_dcmpeq>
 800de7c:	b908      	cbnz	r0, 800de82 <_dtoa_r+0x162>
 800de7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800de82:	f1ba 0f16 	cmp.w	sl, #22
 800de86:	d859      	bhi.n	800df3c <_dtoa_r+0x21c>
 800de88:	4970      	ldr	r1, [pc, #448]	; (800e04c <_dtoa_r+0x32c>)
 800de8a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800de8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de92:	e9d1 0100 	ldrd	r0, r1, [r1]
 800de96:	f7f2 fe3f 	bl	8000b18 <__aeabi_dcmpgt>
 800de9a:	2800      	cmp	r0, #0
 800de9c:	d050      	beq.n	800df40 <_dtoa_r+0x220>
 800de9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dea2:	2300      	movs	r3, #0
 800dea4:	930f      	str	r3, [sp, #60]	; 0x3c
 800dea6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dea8:	1b5d      	subs	r5, r3, r5
 800deaa:	f1b5 0801 	subs.w	r8, r5, #1
 800deae:	bf49      	itett	mi
 800deb0:	f1c5 0301 	rsbmi	r3, r5, #1
 800deb4:	2300      	movpl	r3, #0
 800deb6:	9305      	strmi	r3, [sp, #20]
 800deb8:	f04f 0800 	movmi.w	r8, #0
 800debc:	bf58      	it	pl
 800debe:	9305      	strpl	r3, [sp, #20]
 800dec0:	f1ba 0f00 	cmp.w	sl, #0
 800dec4:	db3e      	blt.n	800df44 <_dtoa_r+0x224>
 800dec6:	2300      	movs	r3, #0
 800dec8:	44d0      	add	r8, sl
 800deca:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800dece:	9307      	str	r3, [sp, #28]
 800ded0:	9b06      	ldr	r3, [sp, #24]
 800ded2:	2b09      	cmp	r3, #9
 800ded4:	f200 8090 	bhi.w	800dff8 <_dtoa_r+0x2d8>
 800ded8:	2b05      	cmp	r3, #5
 800deda:	bfc4      	itt	gt
 800dedc:	3b04      	subgt	r3, #4
 800dede:	9306      	strgt	r3, [sp, #24]
 800dee0:	9b06      	ldr	r3, [sp, #24]
 800dee2:	f1a3 0302 	sub.w	r3, r3, #2
 800dee6:	bfcc      	ite	gt
 800dee8:	2500      	movgt	r5, #0
 800deea:	2501      	movle	r5, #1
 800deec:	2b03      	cmp	r3, #3
 800deee:	f200 808f 	bhi.w	800e010 <_dtoa_r+0x2f0>
 800def2:	e8df f003 	tbb	[pc, r3]
 800def6:	7f7d      	.short	0x7f7d
 800def8:	7131      	.short	0x7131
 800defa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800defe:	441d      	add	r5, r3
 800df00:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800df04:	2820      	cmp	r0, #32
 800df06:	dd13      	ble.n	800df30 <_dtoa_r+0x210>
 800df08:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800df0c:	9b00      	ldr	r3, [sp, #0]
 800df0e:	fa08 f800 	lsl.w	r8, r8, r0
 800df12:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800df16:	fa23 f000 	lsr.w	r0, r3, r0
 800df1a:	ea48 0000 	orr.w	r0, r8, r0
 800df1e:	f7f2 faf1 	bl	8000504 <__aeabi_ui2d>
 800df22:	2301      	movs	r3, #1
 800df24:	4682      	mov	sl, r0
 800df26:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800df2a:	3d01      	subs	r5, #1
 800df2c:	9313      	str	r3, [sp, #76]	; 0x4c
 800df2e:	e772      	b.n	800de16 <_dtoa_r+0xf6>
 800df30:	9b00      	ldr	r3, [sp, #0]
 800df32:	f1c0 0020 	rsb	r0, r0, #32
 800df36:	fa03 f000 	lsl.w	r0, r3, r0
 800df3a:	e7f0      	b.n	800df1e <_dtoa_r+0x1fe>
 800df3c:	2301      	movs	r3, #1
 800df3e:	e7b1      	b.n	800dea4 <_dtoa_r+0x184>
 800df40:	900f      	str	r0, [sp, #60]	; 0x3c
 800df42:	e7b0      	b.n	800dea6 <_dtoa_r+0x186>
 800df44:	9b05      	ldr	r3, [sp, #20]
 800df46:	eba3 030a 	sub.w	r3, r3, sl
 800df4a:	9305      	str	r3, [sp, #20]
 800df4c:	f1ca 0300 	rsb	r3, sl, #0
 800df50:	9307      	str	r3, [sp, #28]
 800df52:	2300      	movs	r3, #0
 800df54:	930e      	str	r3, [sp, #56]	; 0x38
 800df56:	e7bb      	b.n	800ded0 <_dtoa_r+0x1b0>
 800df58:	2301      	movs	r3, #1
 800df5a:	930a      	str	r3, [sp, #40]	; 0x28
 800df5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df5e:	2b00      	cmp	r3, #0
 800df60:	dd59      	ble.n	800e016 <_dtoa_r+0x2f6>
 800df62:	9302      	str	r3, [sp, #8]
 800df64:	4699      	mov	r9, r3
 800df66:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800df68:	2200      	movs	r2, #0
 800df6a:	6072      	str	r2, [r6, #4]
 800df6c:	2204      	movs	r2, #4
 800df6e:	f102 0014 	add.w	r0, r2, #20
 800df72:	4298      	cmp	r0, r3
 800df74:	6871      	ldr	r1, [r6, #4]
 800df76:	d953      	bls.n	800e020 <_dtoa_r+0x300>
 800df78:	4620      	mov	r0, r4
 800df7a:	f001 f9bb 	bl	800f2f4 <_Balloc>
 800df7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800df80:	6030      	str	r0, [r6, #0]
 800df82:	f1b9 0f0e 	cmp.w	r9, #14
 800df86:	f8d3 b000 	ldr.w	fp, [r3]
 800df8a:	f200 80e6 	bhi.w	800e15a <_dtoa_r+0x43a>
 800df8e:	2d00      	cmp	r5, #0
 800df90:	f000 80e3 	beq.w	800e15a <_dtoa_r+0x43a>
 800df94:	ed9d 7b00 	vldr	d7, [sp]
 800df98:	f1ba 0f00 	cmp.w	sl, #0
 800df9c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800dfa0:	dd74      	ble.n	800e08c <_dtoa_r+0x36c>
 800dfa2:	4a2a      	ldr	r2, [pc, #168]	; (800e04c <_dtoa_r+0x32c>)
 800dfa4:	f00a 030f 	and.w	r3, sl, #15
 800dfa8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dfac:	ed93 7b00 	vldr	d7, [r3]
 800dfb0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800dfb4:	06f0      	lsls	r0, r6, #27
 800dfb6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800dfba:	d565      	bpl.n	800e088 <_dtoa_r+0x368>
 800dfbc:	4b24      	ldr	r3, [pc, #144]	; (800e050 <_dtoa_r+0x330>)
 800dfbe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dfc2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dfc6:	f7f2 fc41 	bl	800084c <__aeabi_ddiv>
 800dfca:	e9cd 0100 	strd	r0, r1, [sp]
 800dfce:	f006 060f 	and.w	r6, r6, #15
 800dfd2:	2503      	movs	r5, #3
 800dfd4:	4f1e      	ldr	r7, [pc, #120]	; (800e050 <_dtoa_r+0x330>)
 800dfd6:	e04c      	b.n	800e072 <_dtoa_r+0x352>
 800dfd8:	2301      	movs	r3, #1
 800dfda:	930a      	str	r3, [sp, #40]	; 0x28
 800dfdc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dfde:	4453      	add	r3, sl
 800dfe0:	f103 0901 	add.w	r9, r3, #1
 800dfe4:	9302      	str	r3, [sp, #8]
 800dfe6:	464b      	mov	r3, r9
 800dfe8:	2b01      	cmp	r3, #1
 800dfea:	bfb8      	it	lt
 800dfec:	2301      	movlt	r3, #1
 800dfee:	e7ba      	b.n	800df66 <_dtoa_r+0x246>
 800dff0:	2300      	movs	r3, #0
 800dff2:	e7b2      	b.n	800df5a <_dtoa_r+0x23a>
 800dff4:	2300      	movs	r3, #0
 800dff6:	e7f0      	b.n	800dfda <_dtoa_r+0x2ba>
 800dff8:	2501      	movs	r5, #1
 800dffa:	2300      	movs	r3, #0
 800dffc:	9306      	str	r3, [sp, #24]
 800dffe:	950a      	str	r5, [sp, #40]	; 0x28
 800e000:	f04f 33ff 	mov.w	r3, #4294967295
 800e004:	9302      	str	r3, [sp, #8]
 800e006:	4699      	mov	r9, r3
 800e008:	2200      	movs	r2, #0
 800e00a:	2312      	movs	r3, #18
 800e00c:	920b      	str	r2, [sp, #44]	; 0x2c
 800e00e:	e7aa      	b.n	800df66 <_dtoa_r+0x246>
 800e010:	2301      	movs	r3, #1
 800e012:	930a      	str	r3, [sp, #40]	; 0x28
 800e014:	e7f4      	b.n	800e000 <_dtoa_r+0x2e0>
 800e016:	2301      	movs	r3, #1
 800e018:	9302      	str	r3, [sp, #8]
 800e01a:	4699      	mov	r9, r3
 800e01c:	461a      	mov	r2, r3
 800e01e:	e7f5      	b.n	800e00c <_dtoa_r+0x2ec>
 800e020:	3101      	adds	r1, #1
 800e022:	6071      	str	r1, [r6, #4]
 800e024:	0052      	lsls	r2, r2, #1
 800e026:	e7a2      	b.n	800df6e <_dtoa_r+0x24e>
 800e028:	636f4361 	.word	0x636f4361
 800e02c:	3fd287a7 	.word	0x3fd287a7
 800e030:	8b60c8b3 	.word	0x8b60c8b3
 800e034:	3fc68a28 	.word	0x3fc68a28
 800e038:	509f79fb 	.word	0x509f79fb
 800e03c:	3fd34413 	.word	0x3fd34413
 800e040:	7ff00000 	.word	0x7ff00000
 800e044:	08010829 	.word	0x08010829
 800e048:	3ff80000 	.word	0x3ff80000
 800e04c:	08010950 	.word	0x08010950
 800e050:	08010928 	.word	0x08010928
 800e054:	080108b1 	.word	0x080108b1
 800e058:	07f1      	lsls	r1, r6, #31
 800e05a:	d508      	bpl.n	800e06e <_dtoa_r+0x34e>
 800e05c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e060:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e064:	f7f2 fac8 	bl	80005f8 <__aeabi_dmul>
 800e068:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e06c:	3501      	adds	r5, #1
 800e06e:	1076      	asrs	r6, r6, #1
 800e070:	3708      	adds	r7, #8
 800e072:	2e00      	cmp	r6, #0
 800e074:	d1f0      	bne.n	800e058 <_dtoa_r+0x338>
 800e076:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e07a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e07e:	f7f2 fbe5 	bl	800084c <__aeabi_ddiv>
 800e082:	e9cd 0100 	strd	r0, r1, [sp]
 800e086:	e01a      	b.n	800e0be <_dtoa_r+0x39e>
 800e088:	2502      	movs	r5, #2
 800e08a:	e7a3      	b.n	800dfd4 <_dtoa_r+0x2b4>
 800e08c:	f000 80a0 	beq.w	800e1d0 <_dtoa_r+0x4b0>
 800e090:	f1ca 0600 	rsb	r6, sl, #0
 800e094:	4b9f      	ldr	r3, [pc, #636]	; (800e314 <_dtoa_r+0x5f4>)
 800e096:	4fa0      	ldr	r7, [pc, #640]	; (800e318 <_dtoa_r+0x5f8>)
 800e098:	f006 020f 	and.w	r2, r6, #15
 800e09c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e0a8:	f7f2 faa6 	bl	80005f8 <__aeabi_dmul>
 800e0ac:	e9cd 0100 	strd	r0, r1, [sp]
 800e0b0:	1136      	asrs	r6, r6, #4
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	2502      	movs	r5, #2
 800e0b6:	2e00      	cmp	r6, #0
 800e0b8:	d17f      	bne.n	800e1ba <_dtoa_r+0x49a>
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d1e1      	bne.n	800e082 <_dtoa_r+0x362>
 800e0be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	f000 8087 	beq.w	800e1d4 <_dtoa_r+0x4b4>
 800e0c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	4b93      	ldr	r3, [pc, #588]	; (800e31c <_dtoa_r+0x5fc>)
 800e0ce:	4630      	mov	r0, r6
 800e0d0:	4639      	mov	r1, r7
 800e0d2:	f7f2 fd03 	bl	8000adc <__aeabi_dcmplt>
 800e0d6:	2800      	cmp	r0, #0
 800e0d8:	d07c      	beq.n	800e1d4 <_dtoa_r+0x4b4>
 800e0da:	f1b9 0f00 	cmp.w	r9, #0
 800e0de:	d079      	beq.n	800e1d4 <_dtoa_r+0x4b4>
 800e0e0:	9b02      	ldr	r3, [sp, #8]
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	dd35      	ble.n	800e152 <_dtoa_r+0x432>
 800e0e6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e0ea:	9308      	str	r3, [sp, #32]
 800e0ec:	4639      	mov	r1, r7
 800e0ee:	2200      	movs	r2, #0
 800e0f0:	4b8b      	ldr	r3, [pc, #556]	; (800e320 <_dtoa_r+0x600>)
 800e0f2:	4630      	mov	r0, r6
 800e0f4:	f7f2 fa80 	bl	80005f8 <__aeabi_dmul>
 800e0f8:	e9cd 0100 	strd	r0, r1, [sp]
 800e0fc:	9f02      	ldr	r7, [sp, #8]
 800e0fe:	3501      	adds	r5, #1
 800e100:	4628      	mov	r0, r5
 800e102:	f7f2 fa0f 	bl	8000524 <__aeabi_i2d>
 800e106:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e10a:	f7f2 fa75 	bl	80005f8 <__aeabi_dmul>
 800e10e:	2200      	movs	r2, #0
 800e110:	4b84      	ldr	r3, [pc, #528]	; (800e324 <_dtoa_r+0x604>)
 800e112:	f7f2 f8bb 	bl	800028c <__adddf3>
 800e116:	4605      	mov	r5, r0
 800e118:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800e11c:	2f00      	cmp	r7, #0
 800e11e:	d15d      	bne.n	800e1dc <_dtoa_r+0x4bc>
 800e120:	2200      	movs	r2, #0
 800e122:	4b81      	ldr	r3, [pc, #516]	; (800e328 <_dtoa_r+0x608>)
 800e124:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e128:	f7f2 f8ae 	bl	8000288 <__aeabi_dsub>
 800e12c:	462a      	mov	r2, r5
 800e12e:	4633      	mov	r3, r6
 800e130:	e9cd 0100 	strd	r0, r1, [sp]
 800e134:	f7f2 fcf0 	bl	8000b18 <__aeabi_dcmpgt>
 800e138:	2800      	cmp	r0, #0
 800e13a:	f040 8288 	bne.w	800e64e <_dtoa_r+0x92e>
 800e13e:	462a      	mov	r2, r5
 800e140:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e144:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e148:	f7f2 fcc8 	bl	8000adc <__aeabi_dcmplt>
 800e14c:	2800      	cmp	r0, #0
 800e14e:	f040 827c 	bne.w	800e64a <_dtoa_r+0x92a>
 800e152:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e156:	e9cd 2300 	strd	r2, r3, [sp]
 800e15a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	f2c0 8150 	blt.w	800e402 <_dtoa_r+0x6e2>
 800e162:	f1ba 0f0e 	cmp.w	sl, #14
 800e166:	f300 814c 	bgt.w	800e402 <_dtoa_r+0x6e2>
 800e16a:	4b6a      	ldr	r3, [pc, #424]	; (800e314 <_dtoa_r+0x5f4>)
 800e16c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e170:	ed93 7b00 	vldr	d7, [r3]
 800e174:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e176:	2b00      	cmp	r3, #0
 800e178:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e17c:	f280 80d8 	bge.w	800e330 <_dtoa_r+0x610>
 800e180:	f1b9 0f00 	cmp.w	r9, #0
 800e184:	f300 80d4 	bgt.w	800e330 <_dtoa_r+0x610>
 800e188:	f040 825e 	bne.w	800e648 <_dtoa_r+0x928>
 800e18c:	2200      	movs	r2, #0
 800e18e:	4b66      	ldr	r3, [pc, #408]	; (800e328 <_dtoa_r+0x608>)
 800e190:	ec51 0b17 	vmov	r0, r1, d7
 800e194:	f7f2 fa30 	bl	80005f8 <__aeabi_dmul>
 800e198:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e19c:	f7f2 fcb2 	bl	8000b04 <__aeabi_dcmpge>
 800e1a0:	464f      	mov	r7, r9
 800e1a2:	464e      	mov	r6, r9
 800e1a4:	2800      	cmp	r0, #0
 800e1a6:	f040 8234 	bne.w	800e612 <_dtoa_r+0x8f2>
 800e1aa:	2331      	movs	r3, #49	; 0x31
 800e1ac:	f10b 0501 	add.w	r5, fp, #1
 800e1b0:	f88b 3000 	strb.w	r3, [fp]
 800e1b4:	f10a 0a01 	add.w	sl, sl, #1
 800e1b8:	e22f      	b.n	800e61a <_dtoa_r+0x8fa>
 800e1ba:	07f2      	lsls	r2, r6, #31
 800e1bc:	d505      	bpl.n	800e1ca <_dtoa_r+0x4aa>
 800e1be:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e1c2:	f7f2 fa19 	bl	80005f8 <__aeabi_dmul>
 800e1c6:	3501      	adds	r5, #1
 800e1c8:	2301      	movs	r3, #1
 800e1ca:	1076      	asrs	r6, r6, #1
 800e1cc:	3708      	adds	r7, #8
 800e1ce:	e772      	b.n	800e0b6 <_dtoa_r+0x396>
 800e1d0:	2502      	movs	r5, #2
 800e1d2:	e774      	b.n	800e0be <_dtoa_r+0x39e>
 800e1d4:	f8cd a020 	str.w	sl, [sp, #32]
 800e1d8:	464f      	mov	r7, r9
 800e1da:	e791      	b.n	800e100 <_dtoa_r+0x3e0>
 800e1dc:	4b4d      	ldr	r3, [pc, #308]	; (800e314 <_dtoa_r+0x5f4>)
 800e1de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e1e2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800e1e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d047      	beq.n	800e27c <_dtoa_r+0x55c>
 800e1ec:	4602      	mov	r2, r0
 800e1ee:	460b      	mov	r3, r1
 800e1f0:	2000      	movs	r0, #0
 800e1f2:	494e      	ldr	r1, [pc, #312]	; (800e32c <_dtoa_r+0x60c>)
 800e1f4:	f7f2 fb2a 	bl	800084c <__aeabi_ddiv>
 800e1f8:	462a      	mov	r2, r5
 800e1fa:	4633      	mov	r3, r6
 800e1fc:	f7f2 f844 	bl	8000288 <__aeabi_dsub>
 800e200:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e204:	465d      	mov	r5, fp
 800e206:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e20a:	f7f2 fca5 	bl	8000b58 <__aeabi_d2iz>
 800e20e:	4606      	mov	r6, r0
 800e210:	f7f2 f988 	bl	8000524 <__aeabi_i2d>
 800e214:	4602      	mov	r2, r0
 800e216:	460b      	mov	r3, r1
 800e218:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e21c:	f7f2 f834 	bl	8000288 <__aeabi_dsub>
 800e220:	3630      	adds	r6, #48	; 0x30
 800e222:	f805 6b01 	strb.w	r6, [r5], #1
 800e226:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e22a:	e9cd 0100 	strd	r0, r1, [sp]
 800e22e:	f7f2 fc55 	bl	8000adc <__aeabi_dcmplt>
 800e232:	2800      	cmp	r0, #0
 800e234:	d163      	bne.n	800e2fe <_dtoa_r+0x5de>
 800e236:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e23a:	2000      	movs	r0, #0
 800e23c:	4937      	ldr	r1, [pc, #220]	; (800e31c <_dtoa_r+0x5fc>)
 800e23e:	f7f2 f823 	bl	8000288 <__aeabi_dsub>
 800e242:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e246:	f7f2 fc49 	bl	8000adc <__aeabi_dcmplt>
 800e24a:	2800      	cmp	r0, #0
 800e24c:	f040 80b7 	bne.w	800e3be <_dtoa_r+0x69e>
 800e250:	eba5 030b 	sub.w	r3, r5, fp
 800e254:	429f      	cmp	r7, r3
 800e256:	f77f af7c 	ble.w	800e152 <_dtoa_r+0x432>
 800e25a:	2200      	movs	r2, #0
 800e25c:	4b30      	ldr	r3, [pc, #192]	; (800e320 <_dtoa_r+0x600>)
 800e25e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e262:	f7f2 f9c9 	bl	80005f8 <__aeabi_dmul>
 800e266:	2200      	movs	r2, #0
 800e268:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e26c:	4b2c      	ldr	r3, [pc, #176]	; (800e320 <_dtoa_r+0x600>)
 800e26e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e272:	f7f2 f9c1 	bl	80005f8 <__aeabi_dmul>
 800e276:	e9cd 0100 	strd	r0, r1, [sp]
 800e27a:	e7c4      	b.n	800e206 <_dtoa_r+0x4e6>
 800e27c:	462a      	mov	r2, r5
 800e27e:	4633      	mov	r3, r6
 800e280:	f7f2 f9ba 	bl	80005f8 <__aeabi_dmul>
 800e284:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e288:	eb0b 0507 	add.w	r5, fp, r7
 800e28c:	465e      	mov	r6, fp
 800e28e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e292:	f7f2 fc61 	bl	8000b58 <__aeabi_d2iz>
 800e296:	4607      	mov	r7, r0
 800e298:	f7f2 f944 	bl	8000524 <__aeabi_i2d>
 800e29c:	3730      	adds	r7, #48	; 0x30
 800e29e:	4602      	mov	r2, r0
 800e2a0:	460b      	mov	r3, r1
 800e2a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e2a6:	f7f1 ffef 	bl	8000288 <__aeabi_dsub>
 800e2aa:	f806 7b01 	strb.w	r7, [r6], #1
 800e2ae:	42ae      	cmp	r6, r5
 800e2b0:	e9cd 0100 	strd	r0, r1, [sp]
 800e2b4:	f04f 0200 	mov.w	r2, #0
 800e2b8:	d126      	bne.n	800e308 <_dtoa_r+0x5e8>
 800e2ba:	4b1c      	ldr	r3, [pc, #112]	; (800e32c <_dtoa_r+0x60c>)
 800e2bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e2c0:	f7f1 ffe4 	bl	800028c <__adddf3>
 800e2c4:	4602      	mov	r2, r0
 800e2c6:	460b      	mov	r3, r1
 800e2c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e2cc:	f7f2 fc24 	bl	8000b18 <__aeabi_dcmpgt>
 800e2d0:	2800      	cmp	r0, #0
 800e2d2:	d174      	bne.n	800e3be <_dtoa_r+0x69e>
 800e2d4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e2d8:	2000      	movs	r0, #0
 800e2da:	4914      	ldr	r1, [pc, #80]	; (800e32c <_dtoa_r+0x60c>)
 800e2dc:	f7f1 ffd4 	bl	8000288 <__aeabi_dsub>
 800e2e0:	4602      	mov	r2, r0
 800e2e2:	460b      	mov	r3, r1
 800e2e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e2e8:	f7f2 fbf8 	bl	8000adc <__aeabi_dcmplt>
 800e2ec:	2800      	cmp	r0, #0
 800e2ee:	f43f af30 	beq.w	800e152 <_dtoa_r+0x432>
 800e2f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e2f6:	2b30      	cmp	r3, #48	; 0x30
 800e2f8:	f105 32ff 	add.w	r2, r5, #4294967295
 800e2fc:	d002      	beq.n	800e304 <_dtoa_r+0x5e4>
 800e2fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e302:	e04a      	b.n	800e39a <_dtoa_r+0x67a>
 800e304:	4615      	mov	r5, r2
 800e306:	e7f4      	b.n	800e2f2 <_dtoa_r+0x5d2>
 800e308:	4b05      	ldr	r3, [pc, #20]	; (800e320 <_dtoa_r+0x600>)
 800e30a:	f7f2 f975 	bl	80005f8 <__aeabi_dmul>
 800e30e:	e9cd 0100 	strd	r0, r1, [sp]
 800e312:	e7bc      	b.n	800e28e <_dtoa_r+0x56e>
 800e314:	08010950 	.word	0x08010950
 800e318:	08010928 	.word	0x08010928
 800e31c:	3ff00000 	.word	0x3ff00000
 800e320:	40240000 	.word	0x40240000
 800e324:	401c0000 	.word	0x401c0000
 800e328:	40140000 	.word	0x40140000
 800e32c:	3fe00000 	.word	0x3fe00000
 800e330:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e334:	465d      	mov	r5, fp
 800e336:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e33a:	4630      	mov	r0, r6
 800e33c:	4639      	mov	r1, r7
 800e33e:	f7f2 fa85 	bl	800084c <__aeabi_ddiv>
 800e342:	f7f2 fc09 	bl	8000b58 <__aeabi_d2iz>
 800e346:	4680      	mov	r8, r0
 800e348:	f7f2 f8ec 	bl	8000524 <__aeabi_i2d>
 800e34c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e350:	f7f2 f952 	bl	80005f8 <__aeabi_dmul>
 800e354:	4602      	mov	r2, r0
 800e356:	460b      	mov	r3, r1
 800e358:	4630      	mov	r0, r6
 800e35a:	4639      	mov	r1, r7
 800e35c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800e360:	f7f1 ff92 	bl	8000288 <__aeabi_dsub>
 800e364:	f805 6b01 	strb.w	r6, [r5], #1
 800e368:	eba5 060b 	sub.w	r6, r5, fp
 800e36c:	45b1      	cmp	r9, r6
 800e36e:	4602      	mov	r2, r0
 800e370:	460b      	mov	r3, r1
 800e372:	d139      	bne.n	800e3e8 <_dtoa_r+0x6c8>
 800e374:	f7f1 ff8a 	bl	800028c <__adddf3>
 800e378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e37c:	4606      	mov	r6, r0
 800e37e:	460f      	mov	r7, r1
 800e380:	f7f2 fbca 	bl	8000b18 <__aeabi_dcmpgt>
 800e384:	b9c8      	cbnz	r0, 800e3ba <_dtoa_r+0x69a>
 800e386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e38a:	4630      	mov	r0, r6
 800e38c:	4639      	mov	r1, r7
 800e38e:	f7f2 fb9b 	bl	8000ac8 <__aeabi_dcmpeq>
 800e392:	b110      	cbz	r0, 800e39a <_dtoa_r+0x67a>
 800e394:	f018 0f01 	tst.w	r8, #1
 800e398:	d10f      	bne.n	800e3ba <_dtoa_r+0x69a>
 800e39a:	9904      	ldr	r1, [sp, #16]
 800e39c:	4620      	mov	r0, r4
 800e39e:	f000 ffdd 	bl	800f35c <_Bfree>
 800e3a2:	2300      	movs	r3, #0
 800e3a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e3a6:	702b      	strb	r3, [r5, #0]
 800e3a8:	f10a 0301 	add.w	r3, sl, #1
 800e3ac:	6013      	str	r3, [r2, #0]
 800e3ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	f000 8241 	beq.w	800e838 <_dtoa_r+0xb18>
 800e3b6:	601d      	str	r5, [r3, #0]
 800e3b8:	e23e      	b.n	800e838 <_dtoa_r+0xb18>
 800e3ba:	f8cd a020 	str.w	sl, [sp, #32]
 800e3be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e3c2:	2a39      	cmp	r2, #57	; 0x39
 800e3c4:	f105 33ff 	add.w	r3, r5, #4294967295
 800e3c8:	d108      	bne.n	800e3dc <_dtoa_r+0x6bc>
 800e3ca:	459b      	cmp	fp, r3
 800e3cc:	d10a      	bne.n	800e3e4 <_dtoa_r+0x6c4>
 800e3ce:	9b08      	ldr	r3, [sp, #32]
 800e3d0:	3301      	adds	r3, #1
 800e3d2:	9308      	str	r3, [sp, #32]
 800e3d4:	2330      	movs	r3, #48	; 0x30
 800e3d6:	f88b 3000 	strb.w	r3, [fp]
 800e3da:	465b      	mov	r3, fp
 800e3dc:	781a      	ldrb	r2, [r3, #0]
 800e3de:	3201      	adds	r2, #1
 800e3e0:	701a      	strb	r2, [r3, #0]
 800e3e2:	e78c      	b.n	800e2fe <_dtoa_r+0x5de>
 800e3e4:	461d      	mov	r5, r3
 800e3e6:	e7ea      	b.n	800e3be <_dtoa_r+0x69e>
 800e3e8:	2200      	movs	r2, #0
 800e3ea:	4b9b      	ldr	r3, [pc, #620]	; (800e658 <_dtoa_r+0x938>)
 800e3ec:	f7f2 f904 	bl	80005f8 <__aeabi_dmul>
 800e3f0:	2200      	movs	r2, #0
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	4606      	mov	r6, r0
 800e3f6:	460f      	mov	r7, r1
 800e3f8:	f7f2 fb66 	bl	8000ac8 <__aeabi_dcmpeq>
 800e3fc:	2800      	cmp	r0, #0
 800e3fe:	d09a      	beq.n	800e336 <_dtoa_r+0x616>
 800e400:	e7cb      	b.n	800e39a <_dtoa_r+0x67a>
 800e402:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e404:	2a00      	cmp	r2, #0
 800e406:	f000 808b 	beq.w	800e520 <_dtoa_r+0x800>
 800e40a:	9a06      	ldr	r2, [sp, #24]
 800e40c:	2a01      	cmp	r2, #1
 800e40e:	dc6e      	bgt.n	800e4ee <_dtoa_r+0x7ce>
 800e410:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e412:	2a00      	cmp	r2, #0
 800e414:	d067      	beq.n	800e4e6 <_dtoa_r+0x7c6>
 800e416:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e41a:	9f07      	ldr	r7, [sp, #28]
 800e41c:	9d05      	ldr	r5, [sp, #20]
 800e41e:	9a05      	ldr	r2, [sp, #20]
 800e420:	2101      	movs	r1, #1
 800e422:	441a      	add	r2, r3
 800e424:	4620      	mov	r0, r4
 800e426:	9205      	str	r2, [sp, #20]
 800e428:	4498      	add	r8, r3
 800e42a:	f001 f875 	bl	800f518 <__i2b>
 800e42e:	4606      	mov	r6, r0
 800e430:	2d00      	cmp	r5, #0
 800e432:	dd0c      	ble.n	800e44e <_dtoa_r+0x72e>
 800e434:	f1b8 0f00 	cmp.w	r8, #0
 800e438:	dd09      	ble.n	800e44e <_dtoa_r+0x72e>
 800e43a:	4545      	cmp	r5, r8
 800e43c:	9a05      	ldr	r2, [sp, #20]
 800e43e:	462b      	mov	r3, r5
 800e440:	bfa8      	it	ge
 800e442:	4643      	movge	r3, r8
 800e444:	1ad2      	subs	r2, r2, r3
 800e446:	9205      	str	r2, [sp, #20]
 800e448:	1aed      	subs	r5, r5, r3
 800e44a:	eba8 0803 	sub.w	r8, r8, r3
 800e44e:	9b07      	ldr	r3, [sp, #28]
 800e450:	b1eb      	cbz	r3, 800e48e <_dtoa_r+0x76e>
 800e452:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e454:	2b00      	cmp	r3, #0
 800e456:	d067      	beq.n	800e528 <_dtoa_r+0x808>
 800e458:	b18f      	cbz	r7, 800e47e <_dtoa_r+0x75e>
 800e45a:	4631      	mov	r1, r6
 800e45c:	463a      	mov	r2, r7
 800e45e:	4620      	mov	r0, r4
 800e460:	f001 f8fa 	bl	800f658 <__pow5mult>
 800e464:	9a04      	ldr	r2, [sp, #16]
 800e466:	4601      	mov	r1, r0
 800e468:	4606      	mov	r6, r0
 800e46a:	4620      	mov	r0, r4
 800e46c:	f001 f85d 	bl	800f52a <__multiply>
 800e470:	9904      	ldr	r1, [sp, #16]
 800e472:	9008      	str	r0, [sp, #32]
 800e474:	4620      	mov	r0, r4
 800e476:	f000 ff71 	bl	800f35c <_Bfree>
 800e47a:	9b08      	ldr	r3, [sp, #32]
 800e47c:	9304      	str	r3, [sp, #16]
 800e47e:	9b07      	ldr	r3, [sp, #28]
 800e480:	1bda      	subs	r2, r3, r7
 800e482:	d004      	beq.n	800e48e <_dtoa_r+0x76e>
 800e484:	9904      	ldr	r1, [sp, #16]
 800e486:	4620      	mov	r0, r4
 800e488:	f001 f8e6 	bl	800f658 <__pow5mult>
 800e48c:	9004      	str	r0, [sp, #16]
 800e48e:	2101      	movs	r1, #1
 800e490:	4620      	mov	r0, r4
 800e492:	f001 f841 	bl	800f518 <__i2b>
 800e496:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e498:	4607      	mov	r7, r0
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	f000 81d0 	beq.w	800e840 <_dtoa_r+0xb20>
 800e4a0:	461a      	mov	r2, r3
 800e4a2:	4601      	mov	r1, r0
 800e4a4:	4620      	mov	r0, r4
 800e4a6:	f001 f8d7 	bl	800f658 <__pow5mult>
 800e4aa:	9b06      	ldr	r3, [sp, #24]
 800e4ac:	2b01      	cmp	r3, #1
 800e4ae:	4607      	mov	r7, r0
 800e4b0:	dc40      	bgt.n	800e534 <_dtoa_r+0x814>
 800e4b2:	9b00      	ldr	r3, [sp, #0]
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d139      	bne.n	800e52c <_dtoa_r+0x80c>
 800e4b8:	9b01      	ldr	r3, [sp, #4]
 800e4ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d136      	bne.n	800e530 <_dtoa_r+0x810>
 800e4c2:	9b01      	ldr	r3, [sp, #4]
 800e4c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e4c8:	0d1b      	lsrs	r3, r3, #20
 800e4ca:	051b      	lsls	r3, r3, #20
 800e4cc:	b12b      	cbz	r3, 800e4da <_dtoa_r+0x7ba>
 800e4ce:	9b05      	ldr	r3, [sp, #20]
 800e4d0:	3301      	adds	r3, #1
 800e4d2:	9305      	str	r3, [sp, #20]
 800e4d4:	f108 0801 	add.w	r8, r8, #1
 800e4d8:	2301      	movs	r3, #1
 800e4da:	9307      	str	r3, [sp, #28]
 800e4dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d12a      	bne.n	800e538 <_dtoa_r+0x818>
 800e4e2:	2001      	movs	r0, #1
 800e4e4:	e030      	b.n	800e548 <_dtoa_r+0x828>
 800e4e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e4e8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e4ec:	e795      	b.n	800e41a <_dtoa_r+0x6fa>
 800e4ee:	9b07      	ldr	r3, [sp, #28]
 800e4f0:	f109 37ff 	add.w	r7, r9, #4294967295
 800e4f4:	42bb      	cmp	r3, r7
 800e4f6:	bfbf      	itttt	lt
 800e4f8:	9b07      	ldrlt	r3, [sp, #28]
 800e4fa:	9707      	strlt	r7, [sp, #28]
 800e4fc:	1afa      	sublt	r2, r7, r3
 800e4fe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e500:	bfbb      	ittet	lt
 800e502:	189b      	addlt	r3, r3, r2
 800e504:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e506:	1bdf      	subge	r7, r3, r7
 800e508:	2700      	movlt	r7, #0
 800e50a:	f1b9 0f00 	cmp.w	r9, #0
 800e50e:	bfb5      	itete	lt
 800e510:	9b05      	ldrlt	r3, [sp, #20]
 800e512:	9d05      	ldrge	r5, [sp, #20]
 800e514:	eba3 0509 	sublt.w	r5, r3, r9
 800e518:	464b      	movge	r3, r9
 800e51a:	bfb8      	it	lt
 800e51c:	2300      	movlt	r3, #0
 800e51e:	e77e      	b.n	800e41e <_dtoa_r+0x6fe>
 800e520:	9f07      	ldr	r7, [sp, #28]
 800e522:	9d05      	ldr	r5, [sp, #20]
 800e524:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800e526:	e783      	b.n	800e430 <_dtoa_r+0x710>
 800e528:	9a07      	ldr	r2, [sp, #28]
 800e52a:	e7ab      	b.n	800e484 <_dtoa_r+0x764>
 800e52c:	2300      	movs	r3, #0
 800e52e:	e7d4      	b.n	800e4da <_dtoa_r+0x7ba>
 800e530:	9b00      	ldr	r3, [sp, #0]
 800e532:	e7d2      	b.n	800e4da <_dtoa_r+0x7ba>
 800e534:	2300      	movs	r3, #0
 800e536:	9307      	str	r3, [sp, #28]
 800e538:	693b      	ldr	r3, [r7, #16]
 800e53a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800e53e:	6918      	ldr	r0, [r3, #16]
 800e540:	f000 ff9c 	bl	800f47c <__hi0bits>
 800e544:	f1c0 0020 	rsb	r0, r0, #32
 800e548:	4440      	add	r0, r8
 800e54a:	f010 001f 	ands.w	r0, r0, #31
 800e54e:	d047      	beq.n	800e5e0 <_dtoa_r+0x8c0>
 800e550:	f1c0 0320 	rsb	r3, r0, #32
 800e554:	2b04      	cmp	r3, #4
 800e556:	dd3b      	ble.n	800e5d0 <_dtoa_r+0x8b0>
 800e558:	9b05      	ldr	r3, [sp, #20]
 800e55a:	f1c0 001c 	rsb	r0, r0, #28
 800e55e:	4403      	add	r3, r0
 800e560:	9305      	str	r3, [sp, #20]
 800e562:	4405      	add	r5, r0
 800e564:	4480      	add	r8, r0
 800e566:	9b05      	ldr	r3, [sp, #20]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	dd05      	ble.n	800e578 <_dtoa_r+0x858>
 800e56c:	461a      	mov	r2, r3
 800e56e:	9904      	ldr	r1, [sp, #16]
 800e570:	4620      	mov	r0, r4
 800e572:	f001 f8bf 	bl	800f6f4 <__lshift>
 800e576:	9004      	str	r0, [sp, #16]
 800e578:	f1b8 0f00 	cmp.w	r8, #0
 800e57c:	dd05      	ble.n	800e58a <_dtoa_r+0x86a>
 800e57e:	4639      	mov	r1, r7
 800e580:	4642      	mov	r2, r8
 800e582:	4620      	mov	r0, r4
 800e584:	f001 f8b6 	bl	800f6f4 <__lshift>
 800e588:	4607      	mov	r7, r0
 800e58a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e58c:	b353      	cbz	r3, 800e5e4 <_dtoa_r+0x8c4>
 800e58e:	4639      	mov	r1, r7
 800e590:	9804      	ldr	r0, [sp, #16]
 800e592:	f001 f903 	bl	800f79c <__mcmp>
 800e596:	2800      	cmp	r0, #0
 800e598:	da24      	bge.n	800e5e4 <_dtoa_r+0x8c4>
 800e59a:	2300      	movs	r3, #0
 800e59c:	220a      	movs	r2, #10
 800e59e:	9904      	ldr	r1, [sp, #16]
 800e5a0:	4620      	mov	r0, r4
 800e5a2:	f000 fef2 	bl	800f38a <__multadd>
 800e5a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5a8:	9004      	str	r0, [sp, #16]
 800e5aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	f000 814d 	beq.w	800e84e <_dtoa_r+0xb2e>
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	4631      	mov	r1, r6
 800e5b8:	220a      	movs	r2, #10
 800e5ba:	4620      	mov	r0, r4
 800e5bc:	f000 fee5 	bl	800f38a <__multadd>
 800e5c0:	9b02      	ldr	r3, [sp, #8]
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	4606      	mov	r6, r0
 800e5c6:	dc4f      	bgt.n	800e668 <_dtoa_r+0x948>
 800e5c8:	9b06      	ldr	r3, [sp, #24]
 800e5ca:	2b02      	cmp	r3, #2
 800e5cc:	dd4c      	ble.n	800e668 <_dtoa_r+0x948>
 800e5ce:	e011      	b.n	800e5f4 <_dtoa_r+0x8d4>
 800e5d0:	d0c9      	beq.n	800e566 <_dtoa_r+0x846>
 800e5d2:	9a05      	ldr	r2, [sp, #20]
 800e5d4:	331c      	adds	r3, #28
 800e5d6:	441a      	add	r2, r3
 800e5d8:	9205      	str	r2, [sp, #20]
 800e5da:	441d      	add	r5, r3
 800e5dc:	4498      	add	r8, r3
 800e5de:	e7c2      	b.n	800e566 <_dtoa_r+0x846>
 800e5e0:	4603      	mov	r3, r0
 800e5e2:	e7f6      	b.n	800e5d2 <_dtoa_r+0x8b2>
 800e5e4:	f1b9 0f00 	cmp.w	r9, #0
 800e5e8:	dc38      	bgt.n	800e65c <_dtoa_r+0x93c>
 800e5ea:	9b06      	ldr	r3, [sp, #24]
 800e5ec:	2b02      	cmp	r3, #2
 800e5ee:	dd35      	ble.n	800e65c <_dtoa_r+0x93c>
 800e5f0:	f8cd 9008 	str.w	r9, [sp, #8]
 800e5f4:	9b02      	ldr	r3, [sp, #8]
 800e5f6:	b963      	cbnz	r3, 800e612 <_dtoa_r+0x8f2>
 800e5f8:	4639      	mov	r1, r7
 800e5fa:	2205      	movs	r2, #5
 800e5fc:	4620      	mov	r0, r4
 800e5fe:	f000 fec4 	bl	800f38a <__multadd>
 800e602:	4601      	mov	r1, r0
 800e604:	4607      	mov	r7, r0
 800e606:	9804      	ldr	r0, [sp, #16]
 800e608:	f001 f8c8 	bl	800f79c <__mcmp>
 800e60c:	2800      	cmp	r0, #0
 800e60e:	f73f adcc 	bgt.w	800e1aa <_dtoa_r+0x48a>
 800e612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e614:	465d      	mov	r5, fp
 800e616:	ea6f 0a03 	mvn.w	sl, r3
 800e61a:	f04f 0900 	mov.w	r9, #0
 800e61e:	4639      	mov	r1, r7
 800e620:	4620      	mov	r0, r4
 800e622:	f000 fe9b 	bl	800f35c <_Bfree>
 800e626:	2e00      	cmp	r6, #0
 800e628:	f43f aeb7 	beq.w	800e39a <_dtoa_r+0x67a>
 800e62c:	f1b9 0f00 	cmp.w	r9, #0
 800e630:	d005      	beq.n	800e63e <_dtoa_r+0x91e>
 800e632:	45b1      	cmp	r9, r6
 800e634:	d003      	beq.n	800e63e <_dtoa_r+0x91e>
 800e636:	4649      	mov	r1, r9
 800e638:	4620      	mov	r0, r4
 800e63a:	f000 fe8f 	bl	800f35c <_Bfree>
 800e63e:	4631      	mov	r1, r6
 800e640:	4620      	mov	r0, r4
 800e642:	f000 fe8b 	bl	800f35c <_Bfree>
 800e646:	e6a8      	b.n	800e39a <_dtoa_r+0x67a>
 800e648:	2700      	movs	r7, #0
 800e64a:	463e      	mov	r6, r7
 800e64c:	e7e1      	b.n	800e612 <_dtoa_r+0x8f2>
 800e64e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e652:	463e      	mov	r6, r7
 800e654:	e5a9      	b.n	800e1aa <_dtoa_r+0x48a>
 800e656:	bf00      	nop
 800e658:	40240000 	.word	0x40240000
 800e65c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e65e:	f8cd 9008 	str.w	r9, [sp, #8]
 800e662:	2b00      	cmp	r3, #0
 800e664:	f000 80fa 	beq.w	800e85c <_dtoa_r+0xb3c>
 800e668:	2d00      	cmp	r5, #0
 800e66a:	dd05      	ble.n	800e678 <_dtoa_r+0x958>
 800e66c:	4631      	mov	r1, r6
 800e66e:	462a      	mov	r2, r5
 800e670:	4620      	mov	r0, r4
 800e672:	f001 f83f 	bl	800f6f4 <__lshift>
 800e676:	4606      	mov	r6, r0
 800e678:	9b07      	ldr	r3, [sp, #28]
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d04c      	beq.n	800e718 <_dtoa_r+0x9f8>
 800e67e:	6871      	ldr	r1, [r6, #4]
 800e680:	4620      	mov	r0, r4
 800e682:	f000 fe37 	bl	800f2f4 <_Balloc>
 800e686:	6932      	ldr	r2, [r6, #16]
 800e688:	3202      	adds	r2, #2
 800e68a:	4605      	mov	r5, r0
 800e68c:	0092      	lsls	r2, r2, #2
 800e68e:	f106 010c 	add.w	r1, r6, #12
 800e692:	300c      	adds	r0, #12
 800e694:	f7fd fc52 	bl	800bf3c <memcpy>
 800e698:	2201      	movs	r2, #1
 800e69a:	4629      	mov	r1, r5
 800e69c:	4620      	mov	r0, r4
 800e69e:	f001 f829 	bl	800f6f4 <__lshift>
 800e6a2:	9b00      	ldr	r3, [sp, #0]
 800e6a4:	f8cd b014 	str.w	fp, [sp, #20]
 800e6a8:	f003 0301 	and.w	r3, r3, #1
 800e6ac:	46b1      	mov	r9, r6
 800e6ae:	9307      	str	r3, [sp, #28]
 800e6b0:	4606      	mov	r6, r0
 800e6b2:	4639      	mov	r1, r7
 800e6b4:	9804      	ldr	r0, [sp, #16]
 800e6b6:	f7ff faa5 	bl	800dc04 <quorem>
 800e6ba:	4649      	mov	r1, r9
 800e6bc:	4605      	mov	r5, r0
 800e6be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e6c2:	9804      	ldr	r0, [sp, #16]
 800e6c4:	f001 f86a 	bl	800f79c <__mcmp>
 800e6c8:	4632      	mov	r2, r6
 800e6ca:	9000      	str	r0, [sp, #0]
 800e6cc:	4639      	mov	r1, r7
 800e6ce:	4620      	mov	r0, r4
 800e6d0:	f001 f87e 	bl	800f7d0 <__mdiff>
 800e6d4:	68c3      	ldr	r3, [r0, #12]
 800e6d6:	4602      	mov	r2, r0
 800e6d8:	bb03      	cbnz	r3, 800e71c <_dtoa_r+0x9fc>
 800e6da:	4601      	mov	r1, r0
 800e6dc:	9008      	str	r0, [sp, #32]
 800e6de:	9804      	ldr	r0, [sp, #16]
 800e6e0:	f001 f85c 	bl	800f79c <__mcmp>
 800e6e4:	9a08      	ldr	r2, [sp, #32]
 800e6e6:	4603      	mov	r3, r0
 800e6e8:	4611      	mov	r1, r2
 800e6ea:	4620      	mov	r0, r4
 800e6ec:	9308      	str	r3, [sp, #32]
 800e6ee:	f000 fe35 	bl	800f35c <_Bfree>
 800e6f2:	9b08      	ldr	r3, [sp, #32]
 800e6f4:	b9a3      	cbnz	r3, 800e720 <_dtoa_r+0xa00>
 800e6f6:	9a06      	ldr	r2, [sp, #24]
 800e6f8:	b992      	cbnz	r2, 800e720 <_dtoa_r+0xa00>
 800e6fa:	9a07      	ldr	r2, [sp, #28]
 800e6fc:	b982      	cbnz	r2, 800e720 <_dtoa_r+0xa00>
 800e6fe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e702:	d029      	beq.n	800e758 <_dtoa_r+0xa38>
 800e704:	9b00      	ldr	r3, [sp, #0]
 800e706:	2b00      	cmp	r3, #0
 800e708:	dd01      	ble.n	800e70e <_dtoa_r+0x9ee>
 800e70a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800e70e:	9b05      	ldr	r3, [sp, #20]
 800e710:	1c5d      	adds	r5, r3, #1
 800e712:	f883 8000 	strb.w	r8, [r3]
 800e716:	e782      	b.n	800e61e <_dtoa_r+0x8fe>
 800e718:	4630      	mov	r0, r6
 800e71a:	e7c2      	b.n	800e6a2 <_dtoa_r+0x982>
 800e71c:	2301      	movs	r3, #1
 800e71e:	e7e3      	b.n	800e6e8 <_dtoa_r+0x9c8>
 800e720:	9a00      	ldr	r2, [sp, #0]
 800e722:	2a00      	cmp	r2, #0
 800e724:	db04      	blt.n	800e730 <_dtoa_r+0xa10>
 800e726:	d125      	bne.n	800e774 <_dtoa_r+0xa54>
 800e728:	9a06      	ldr	r2, [sp, #24]
 800e72a:	bb1a      	cbnz	r2, 800e774 <_dtoa_r+0xa54>
 800e72c:	9a07      	ldr	r2, [sp, #28]
 800e72e:	bb0a      	cbnz	r2, 800e774 <_dtoa_r+0xa54>
 800e730:	2b00      	cmp	r3, #0
 800e732:	ddec      	ble.n	800e70e <_dtoa_r+0x9ee>
 800e734:	2201      	movs	r2, #1
 800e736:	9904      	ldr	r1, [sp, #16]
 800e738:	4620      	mov	r0, r4
 800e73a:	f000 ffdb 	bl	800f6f4 <__lshift>
 800e73e:	4639      	mov	r1, r7
 800e740:	9004      	str	r0, [sp, #16]
 800e742:	f001 f82b 	bl	800f79c <__mcmp>
 800e746:	2800      	cmp	r0, #0
 800e748:	dc03      	bgt.n	800e752 <_dtoa_r+0xa32>
 800e74a:	d1e0      	bne.n	800e70e <_dtoa_r+0x9ee>
 800e74c:	f018 0f01 	tst.w	r8, #1
 800e750:	d0dd      	beq.n	800e70e <_dtoa_r+0x9ee>
 800e752:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e756:	d1d8      	bne.n	800e70a <_dtoa_r+0x9ea>
 800e758:	9b05      	ldr	r3, [sp, #20]
 800e75a:	9a05      	ldr	r2, [sp, #20]
 800e75c:	1c5d      	adds	r5, r3, #1
 800e75e:	2339      	movs	r3, #57	; 0x39
 800e760:	7013      	strb	r3, [r2, #0]
 800e762:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e766:	2b39      	cmp	r3, #57	; 0x39
 800e768:	f105 32ff 	add.w	r2, r5, #4294967295
 800e76c:	d04f      	beq.n	800e80e <_dtoa_r+0xaee>
 800e76e:	3301      	adds	r3, #1
 800e770:	7013      	strb	r3, [r2, #0]
 800e772:	e754      	b.n	800e61e <_dtoa_r+0x8fe>
 800e774:	9a05      	ldr	r2, [sp, #20]
 800e776:	2b00      	cmp	r3, #0
 800e778:	f102 0501 	add.w	r5, r2, #1
 800e77c:	dd06      	ble.n	800e78c <_dtoa_r+0xa6c>
 800e77e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e782:	d0e9      	beq.n	800e758 <_dtoa_r+0xa38>
 800e784:	f108 0801 	add.w	r8, r8, #1
 800e788:	9b05      	ldr	r3, [sp, #20]
 800e78a:	e7c2      	b.n	800e712 <_dtoa_r+0x9f2>
 800e78c:	9a02      	ldr	r2, [sp, #8]
 800e78e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800e792:	eba5 030b 	sub.w	r3, r5, fp
 800e796:	4293      	cmp	r3, r2
 800e798:	d021      	beq.n	800e7de <_dtoa_r+0xabe>
 800e79a:	2300      	movs	r3, #0
 800e79c:	220a      	movs	r2, #10
 800e79e:	9904      	ldr	r1, [sp, #16]
 800e7a0:	4620      	mov	r0, r4
 800e7a2:	f000 fdf2 	bl	800f38a <__multadd>
 800e7a6:	45b1      	cmp	r9, r6
 800e7a8:	9004      	str	r0, [sp, #16]
 800e7aa:	f04f 0300 	mov.w	r3, #0
 800e7ae:	f04f 020a 	mov.w	r2, #10
 800e7b2:	4649      	mov	r1, r9
 800e7b4:	4620      	mov	r0, r4
 800e7b6:	d105      	bne.n	800e7c4 <_dtoa_r+0xaa4>
 800e7b8:	f000 fde7 	bl	800f38a <__multadd>
 800e7bc:	4681      	mov	r9, r0
 800e7be:	4606      	mov	r6, r0
 800e7c0:	9505      	str	r5, [sp, #20]
 800e7c2:	e776      	b.n	800e6b2 <_dtoa_r+0x992>
 800e7c4:	f000 fde1 	bl	800f38a <__multadd>
 800e7c8:	4631      	mov	r1, r6
 800e7ca:	4681      	mov	r9, r0
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	220a      	movs	r2, #10
 800e7d0:	4620      	mov	r0, r4
 800e7d2:	f000 fdda 	bl	800f38a <__multadd>
 800e7d6:	4606      	mov	r6, r0
 800e7d8:	e7f2      	b.n	800e7c0 <_dtoa_r+0xaa0>
 800e7da:	f04f 0900 	mov.w	r9, #0
 800e7de:	2201      	movs	r2, #1
 800e7e0:	9904      	ldr	r1, [sp, #16]
 800e7e2:	4620      	mov	r0, r4
 800e7e4:	f000 ff86 	bl	800f6f4 <__lshift>
 800e7e8:	4639      	mov	r1, r7
 800e7ea:	9004      	str	r0, [sp, #16]
 800e7ec:	f000 ffd6 	bl	800f79c <__mcmp>
 800e7f0:	2800      	cmp	r0, #0
 800e7f2:	dcb6      	bgt.n	800e762 <_dtoa_r+0xa42>
 800e7f4:	d102      	bne.n	800e7fc <_dtoa_r+0xadc>
 800e7f6:	f018 0f01 	tst.w	r8, #1
 800e7fa:	d1b2      	bne.n	800e762 <_dtoa_r+0xa42>
 800e7fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e800:	2b30      	cmp	r3, #48	; 0x30
 800e802:	f105 32ff 	add.w	r2, r5, #4294967295
 800e806:	f47f af0a 	bne.w	800e61e <_dtoa_r+0x8fe>
 800e80a:	4615      	mov	r5, r2
 800e80c:	e7f6      	b.n	800e7fc <_dtoa_r+0xadc>
 800e80e:	4593      	cmp	fp, r2
 800e810:	d105      	bne.n	800e81e <_dtoa_r+0xafe>
 800e812:	2331      	movs	r3, #49	; 0x31
 800e814:	f10a 0a01 	add.w	sl, sl, #1
 800e818:	f88b 3000 	strb.w	r3, [fp]
 800e81c:	e6ff      	b.n	800e61e <_dtoa_r+0x8fe>
 800e81e:	4615      	mov	r5, r2
 800e820:	e79f      	b.n	800e762 <_dtoa_r+0xa42>
 800e822:	f8df b064 	ldr.w	fp, [pc, #100]	; 800e888 <_dtoa_r+0xb68>
 800e826:	e007      	b.n	800e838 <_dtoa_r+0xb18>
 800e828:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e82a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800e88c <_dtoa_r+0xb6c>
 800e82e:	b11b      	cbz	r3, 800e838 <_dtoa_r+0xb18>
 800e830:	f10b 0308 	add.w	r3, fp, #8
 800e834:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e836:	6013      	str	r3, [r2, #0]
 800e838:	4658      	mov	r0, fp
 800e83a:	b017      	add	sp, #92	; 0x5c
 800e83c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e840:	9b06      	ldr	r3, [sp, #24]
 800e842:	2b01      	cmp	r3, #1
 800e844:	f77f ae35 	ble.w	800e4b2 <_dtoa_r+0x792>
 800e848:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e84a:	9307      	str	r3, [sp, #28]
 800e84c:	e649      	b.n	800e4e2 <_dtoa_r+0x7c2>
 800e84e:	9b02      	ldr	r3, [sp, #8]
 800e850:	2b00      	cmp	r3, #0
 800e852:	dc03      	bgt.n	800e85c <_dtoa_r+0xb3c>
 800e854:	9b06      	ldr	r3, [sp, #24]
 800e856:	2b02      	cmp	r3, #2
 800e858:	f73f aecc 	bgt.w	800e5f4 <_dtoa_r+0x8d4>
 800e85c:	465d      	mov	r5, fp
 800e85e:	4639      	mov	r1, r7
 800e860:	9804      	ldr	r0, [sp, #16]
 800e862:	f7ff f9cf 	bl	800dc04 <quorem>
 800e866:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e86a:	f805 8b01 	strb.w	r8, [r5], #1
 800e86e:	9a02      	ldr	r2, [sp, #8]
 800e870:	eba5 030b 	sub.w	r3, r5, fp
 800e874:	429a      	cmp	r2, r3
 800e876:	ddb0      	ble.n	800e7da <_dtoa_r+0xaba>
 800e878:	2300      	movs	r3, #0
 800e87a:	220a      	movs	r2, #10
 800e87c:	9904      	ldr	r1, [sp, #16]
 800e87e:	4620      	mov	r0, r4
 800e880:	f000 fd83 	bl	800f38a <__multadd>
 800e884:	9004      	str	r0, [sp, #16]
 800e886:	e7ea      	b.n	800e85e <_dtoa_r+0xb3e>
 800e888:	08010828 	.word	0x08010828
 800e88c:	080108a8 	.word	0x080108a8

0800e890 <__sflush_r>:
 800e890:	898a      	ldrh	r2, [r1, #12]
 800e892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e896:	4605      	mov	r5, r0
 800e898:	0710      	lsls	r0, r2, #28
 800e89a:	460c      	mov	r4, r1
 800e89c:	d458      	bmi.n	800e950 <__sflush_r+0xc0>
 800e89e:	684b      	ldr	r3, [r1, #4]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	dc05      	bgt.n	800e8b0 <__sflush_r+0x20>
 800e8a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	dc02      	bgt.n	800e8b0 <__sflush_r+0x20>
 800e8aa:	2000      	movs	r0, #0
 800e8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e8b2:	2e00      	cmp	r6, #0
 800e8b4:	d0f9      	beq.n	800e8aa <__sflush_r+0x1a>
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e8bc:	682f      	ldr	r7, [r5, #0]
 800e8be:	6a21      	ldr	r1, [r4, #32]
 800e8c0:	602b      	str	r3, [r5, #0]
 800e8c2:	d032      	beq.n	800e92a <__sflush_r+0x9a>
 800e8c4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e8c6:	89a3      	ldrh	r3, [r4, #12]
 800e8c8:	075a      	lsls	r2, r3, #29
 800e8ca:	d505      	bpl.n	800e8d8 <__sflush_r+0x48>
 800e8cc:	6863      	ldr	r3, [r4, #4]
 800e8ce:	1ac0      	subs	r0, r0, r3
 800e8d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e8d2:	b10b      	cbz	r3, 800e8d8 <__sflush_r+0x48>
 800e8d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e8d6:	1ac0      	subs	r0, r0, r3
 800e8d8:	2300      	movs	r3, #0
 800e8da:	4602      	mov	r2, r0
 800e8dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e8de:	6a21      	ldr	r1, [r4, #32]
 800e8e0:	4628      	mov	r0, r5
 800e8e2:	47b0      	blx	r6
 800e8e4:	1c43      	adds	r3, r0, #1
 800e8e6:	89a3      	ldrh	r3, [r4, #12]
 800e8e8:	d106      	bne.n	800e8f8 <__sflush_r+0x68>
 800e8ea:	6829      	ldr	r1, [r5, #0]
 800e8ec:	291d      	cmp	r1, #29
 800e8ee:	d848      	bhi.n	800e982 <__sflush_r+0xf2>
 800e8f0:	4a29      	ldr	r2, [pc, #164]	; (800e998 <__sflush_r+0x108>)
 800e8f2:	40ca      	lsrs	r2, r1
 800e8f4:	07d6      	lsls	r6, r2, #31
 800e8f6:	d544      	bpl.n	800e982 <__sflush_r+0xf2>
 800e8f8:	2200      	movs	r2, #0
 800e8fa:	6062      	str	r2, [r4, #4]
 800e8fc:	04d9      	lsls	r1, r3, #19
 800e8fe:	6922      	ldr	r2, [r4, #16]
 800e900:	6022      	str	r2, [r4, #0]
 800e902:	d504      	bpl.n	800e90e <__sflush_r+0x7e>
 800e904:	1c42      	adds	r2, r0, #1
 800e906:	d101      	bne.n	800e90c <__sflush_r+0x7c>
 800e908:	682b      	ldr	r3, [r5, #0]
 800e90a:	b903      	cbnz	r3, 800e90e <__sflush_r+0x7e>
 800e90c:	6560      	str	r0, [r4, #84]	; 0x54
 800e90e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e910:	602f      	str	r7, [r5, #0]
 800e912:	2900      	cmp	r1, #0
 800e914:	d0c9      	beq.n	800e8aa <__sflush_r+0x1a>
 800e916:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e91a:	4299      	cmp	r1, r3
 800e91c:	d002      	beq.n	800e924 <__sflush_r+0x94>
 800e91e:	4628      	mov	r0, r5
 800e920:	f001 f8f6 	bl	800fb10 <_free_r>
 800e924:	2000      	movs	r0, #0
 800e926:	6360      	str	r0, [r4, #52]	; 0x34
 800e928:	e7c0      	b.n	800e8ac <__sflush_r+0x1c>
 800e92a:	2301      	movs	r3, #1
 800e92c:	4628      	mov	r0, r5
 800e92e:	47b0      	blx	r6
 800e930:	1c41      	adds	r1, r0, #1
 800e932:	d1c8      	bne.n	800e8c6 <__sflush_r+0x36>
 800e934:	682b      	ldr	r3, [r5, #0]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d0c5      	beq.n	800e8c6 <__sflush_r+0x36>
 800e93a:	2b1d      	cmp	r3, #29
 800e93c:	d001      	beq.n	800e942 <__sflush_r+0xb2>
 800e93e:	2b16      	cmp	r3, #22
 800e940:	d101      	bne.n	800e946 <__sflush_r+0xb6>
 800e942:	602f      	str	r7, [r5, #0]
 800e944:	e7b1      	b.n	800e8aa <__sflush_r+0x1a>
 800e946:	89a3      	ldrh	r3, [r4, #12]
 800e948:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e94c:	81a3      	strh	r3, [r4, #12]
 800e94e:	e7ad      	b.n	800e8ac <__sflush_r+0x1c>
 800e950:	690f      	ldr	r7, [r1, #16]
 800e952:	2f00      	cmp	r7, #0
 800e954:	d0a9      	beq.n	800e8aa <__sflush_r+0x1a>
 800e956:	0793      	lsls	r3, r2, #30
 800e958:	680e      	ldr	r6, [r1, #0]
 800e95a:	bf08      	it	eq
 800e95c:	694b      	ldreq	r3, [r1, #20]
 800e95e:	600f      	str	r7, [r1, #0]
 800e960:	bf18      	it	ne
 800e962:	2300      	movne	r3, #0
 800e964:	eba6 0807 	sub.w	r8, r6, r7
 800e968:	608b      	str	r3, [r1, #8]
 800e96a:	f1b8 0f00 	cmp.w	r8, #0
 800e96e:	dd9c      	ble.n	800e8aa <__sflush_r+0x1a>
 800e970:	4643      	mov	r3, r8
 800e972:	463a      	mov	r2, r7
 800e974:	6a21      	ldr	r1, [r4, #32]
 800e976:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e978:	4628      	mov	r0, r5
 800e97a:	47b0      	blx	r6
 800e97c:	2800      	cmp	r0, #0
 800e97e:	dc06      	bgt.n	800e98e <__sflush_r+0xfe>
 800e980:	89a3      	ldrh	r3, [r4, #12]
 800e982:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e986:	81a3      	strh	r3, [r4, #12]
 800e988:	f04f 30ff 	mov.w	r0, #4294967295
 800e98c:	e78e      	b.n	800e8ac <__sflush_r+0x1c>
 800e98e:	4407      	add	r7, r0
 800e990:	eba8 0800 	sub.w	r8, r8, r0
 800e994:	e7e9      	b.n	800e96a <__sflush_r+0xda>
 800e996:	bf00      	nop
 800e998:	20400001 	.word	0x20400001

0800e99c <_fflush_r>:
 800e99c:	b538      	push	{r3, r4, r5, lr}
 800e99e:	690b      	ldr	r3, [r1, #16]
 800e9a0:	4605      	mov	r5, r0
 800e9a2:	460c      	mov	r4, r1
 800e9a4:	b1db      	cbz	r3, 800e9de <_fflush_r+0x42>
 800e9a6:	b118      	cbz	r0, 800e9b0 <_fflush_r+0x14>
 800e9a8:	6983      	ldr	r3, [r0, #24]
 800e9aa:	b90b      	cbnz	r3, 800e9b0 <_fflush_r+0x14>
 800e9ac:	f000 f860 	bl	800ea70 <__sinit>
 800e9b0:	4b0c      	ldr	r3, [pc, #48]	; (800e9e4 <_fflush_r+0x48>)
 800e9b2:	429c      	cmp	r4, r3
 800e9b4:	d109      	bne.n	800e9ca <_fflush_r+0x2e>
 800e9b6:	686c      	ldr	r4, [r5, #4]
 800e9b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9bc:	b17b      	cbz	r3, 800e9de <_fflush_r+0x42>
 800e9be:	4621      	mov	r1, r4
 800e9c0:	4628      	mov	r0, r5
 800e9c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e9c6:	f7ff bf63 	b.w	800e890 <__sflush_r>
 800e9ca:	4b07      	ldr	r3, [pc, #28]	; (800e9e8 <_fflush_r+0x4c>)
 800e9cc:	429c      	cmp	r4, r3
 800e9ce:	d101      	bne.n	800e9d4 <_fflush_r+0x38>
 800e9d0:	68ac      	ldr	r4, [r5, #8]
 800e9d2:	e7f1      	b.n	800e9b8 <_fflush_r+0x1c>
 800e9d4:	4b05      	ldr	r3, [pc, #20]	; (800e9ec <_fflush_r+0x50>)
 800e9d6:	429c      	cmp	r4, r3
 800e9d8:	bf08      	it	eq
 800e9da:	68ec      	ldreq	r4, [r5, #12]
 800e9dc:	e7ec      	b.n	800e9b8 <_fflush_r+0x1c>
 800e9de:	2000      	movs	r0, #0
 800e9e0:	bd38      	pop	{r3, r4, r5, pc}
 800e9e2:	bf00      	nop
 800e9e4:	080108d8 	.word	0x080108d8
 800e9e8:	080108f8 	.word	0x080108f8
 800e9ec:	080108b8 	.word	0x080108b8

0800e9f0 <std>:
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	b510      	push	{r4, lr}
 800e9f4:	4604      	mov	r4, r0
 800e9f6:	e9c0 3300 	strd	r3, r3, [r0]
 800e9fa:	6083      	str	r3, [r0, #8]
 800e9fc:	8181      	strh	r1, [r0, #12]
 800e9fe:	6643      	str	r3, [r0, #100]	; 0x64
 800ea00:	81c2      	strh	r2, [r0, #14]
 800ea02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ea06:	6183      	str	r3, [r0, #24]
 800ea08:	4619      	mov	r1, r3
 800ea0a:	2208      	movs	r2, #8
 800ea0c:	305c      	adds	r0, #92	; 0x5c
 800ea0e:	f7fd faa0 	bl	800bf52 <memset>
 800ea12:	4b05      	ldr	r3, [pc, #20]	; (800ea28 <std+0x38>)
 800ea14:	6263      	str	r3, [r4, #36]	; 0x24
 800ea16:	4b05      	ldr	r3, [pc, #20]	; (800ea2c <std+0x3c>)
 800ea18:	62a3      	str	r3, [r4, #40]	; 0x28
 800ea1a:	4b05      	ldr	r3, [pc, #20]	; (800ea30 <std+0x40>)
 800ea1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ea1e:	4b05      	ldr	r3, [pc, #20]	; (800ea34 <std+0x44>)
 800ea20:	6224      	str	r4, [r4, #32]
 800ea22:	6323      	str	r3, [r4, #48]	; 0x30
 800ea24:	bd10      	pop	{r4, pc}
 800ea26:	bf00      	nop
 800ea28:	080101a5 	.word	0x080101a5
 800ea2c:	080101c7 	.word	0x080101c7
 800ea30:	080101ff 	.word	0x080101ff
 800ea34:	08010223 	.word	0x08010223

0800ea38 <_cleanup_r>:
 800ea38:	4901      	ldr	r1, [pc, #4]	; (800ea40 <_cleanup_r+0x8>)
 800ea3a:	f000 b885 	b.w	800eb48 <_fwalk_reent>
 800ea3e:	bf00      	nop
 800ea40:	0800e99d 	.word	0x0800e99d

0800ea44 <__sfmoreglue>:
 800ea44:	b570      	push	{r4, r5, r6, lr}
 800ea46:	1e4a      	subs	r2, r1, #1
 800ea48:	2568      	movs	r5, #104	; 0x68
 800ea4a:	4355      	muls	r5, r2
 800ea4c:	460e      	mov	r6, r1
 800ea4e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ea52:	f001 f8ab 	bl	800fbac <_malloc_r>
 800ea56:	4604      	mov	r4, r0
 800ea58:	b140      	cbz	r0, 800ea6c <__sfmoreglue+0x28>
 800ea5a:	2100      	movs	r1, #0
 800ea5c:	e9c0 1600 	strd	r1, r6, [r0]
 800ea60:	300c      	adds	r0, #12
 800ea62:	60a0      	str	r0, [r4, #8]
 800ea64:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ea68:	f7fd fa73 	bl	800bf52 <memset>
 800ea6c:	4620      	mov	r0, r4
 800ea6e:	bd70      	pop	{r4, r5, r6, pc}

0800ea70 <__sinit>:
 800ea70:	6983      	ldr	r3, [r0, #24]
 800ea72:	b510      	push	{r4, lr}
 800ea74:	4604      	mov	r4, r0
 800ea76:	bb33      	cbnz	r3, 800eac6 <__sinit+0x56>
 800ea78:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800ea7c:	6503      	str	r3, [r0, #80]	; 0x50
 800ea7e:	4b12      	ldr	r3, [pc, #72]	; (800eac8 <__sinit+0x58>)
 800ea80:	4a12      	ldr	r2, [pc, #72]	; (800eacc <__sinit+0x5c>)
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	6282      	str	r2, [r0, #40]	; 0x28
 800ea86:	4298      	cmp	r0, r3
 800ea88:	bf04      	itt	eq
 800ea8a:	2301      	moveq	r3, #1
 800ea8c:	6183      	streq	r3, [r0, #24]
 800ea8e:	f000 f81f 	bl	800ead0 <__sfp>
 800ea92:	6060      	str	r0, [r4, #4]
 800ea94:	4620      	mov	r0, r4
 800ea96:	f000 f81b 	bl	800ead0 <__sfp>
 800ea9a:	60a0      	str	r0, [r4, #8]
 800ea9c:	4620      	mov	r0, r4
 800ea9e:	f000 f817 	bl	800ead0 <__sfp>
 800eaa2:	2200      	movs	r2, #0
 800eaa4:	60e0      	str	r0, [r4, #12]
 800eaa6:	2104      	movs	r1, #4
 800eaa8:	6860      	ldr	r0, [r4, #4]
 800eaaa:	f7ff ffa1 	bl	800e9f0 <std>
 800eaae:	2201      	movs	r2, #1
 800eab0:	2109      	movs	r1, #9
 800eab2:	68a0      	ldr	r0, [r4, #8]
 800eab4:	f7ff ff9c 	bl	800e9f0 <std>
 800eab8:	2202      	movs	r2, #2
 800eaba:	2112      	movs	r1, #18
 800eabc:	68e0      	ldr	r0, [r4, #12]
 800eabe:	f7ff ff97 	bl	800e9f0 <std>
 800eac2:	2301      	movs	r3, #1
 800eac4:	61a3      	str	r3, [r4, #24]
 800eac6:	bd10      	pop	{r4, pc}
 800eac8:	08010814 	.word	0x08010814
 800eacc:	0800ea39 	.word	0x0800ea39

0800ead0 <__sfp>:
 800ead0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ead2:	4b1b      	ldr	r3, [pc, #108]	; (800eb40 <__sfp+0x70>)
 800ead4:	681e      	ldr	r6, [r3, #0]
 800ead6:	69b3      	ldr	r3, [r6, #24]
 800ead8:	4607      	mov	r7, r0
 800eada:	b913      	cbnz	r3, 800eae2 <__sfp+0x12>
 800eadc:	4630      	mov	r0, r6
 800eade:	f7ff ffc7 	bl	800ea70 <__sinit>
 800eae2:	3648      	adds	r6, #72	; 0x48
 800eae4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800eae8:	3b01      	subs	r3, #1
 800eaea:	d503      	bpl.n	800eaf4 <__sfp+0x24>
 800eaec:	6833      	ldr	r3, [r6, #0]
 800eaee:	b133      	cbz	r3, 800eafe <__sfp+0x2e>
 800eaf0:	6836      	ldr	r6, [r6, #0]
 800eaf2:	e7f7      	b.n	800eae4 <__sfp+0x14>
 800eaf4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800eaf8:	b16d      	cbz	r5, 800eb16 <__sfp+0x46>
 800eafa:	3468      	adds	r4, #104	; 0x68
 800eafc:	e7f4      	b.n	800eae8 <__sfp+0x18>
 800eafe:	2104      	movs	r1, #4
 800eb00:	4638      	mov	r0, r7
 800eb02:	f7ff ff9f 	bl	800ea44 <__sfmoreglue>
 800eb06:	6030      	str	r0, [r6, #0]
 800eb08:	2800      	cmp	r0, #0
 800eb0a:	d1f1      	bne.n	800eaf0 <__sfp+0x20>
 800eb0c:	230c      	movs	r3, #12
 800eb0e:	603b      	str	r3, [r7, #0]
 800eb10:	4604      	mov	r4, r0
 800eb12:	4620      	mov	r0, r4
 800eb14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb16:	4b0b      	ldr	r3, [pc, #44]	; (800eb44 <__sfp+0x74>)
 800eb18:	6665      	str	r5, [r4, #100]	; 0x64
 800eb1a:	e9c4 5500 	strd	r5, r5, [r4]
 800eb1e:	60a5      	str	r5, [r4, #8]
 800eb20:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800eb24:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800eb28:	2208      	movs	r2, #8
 800eb2a:	4629      	mov	r1, r5
 800eb2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800eb30:	f7fd fa0f 	bl	800bf52 <memset>
 800eb34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800eb38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800eb3c:	e7e9      	b.n	800eb12 <__sfp+0x42>
 800eb3e:	bf00      	nop
 800eb40:	08010814 	.word	0x08010814
 800eb44:	ffff0001 	.word	0xffff0001

0800eb48 <_fwalk_reent>:
 800eb48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb4c:	4680      	mov	r8, r0
 800eb4e:	4689      	mov	r9, r1
 800eb50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800eb54:	2600      	movs	r6, #0
 800eb56:	b914      	cbnz	r4, 800eb5e <_fwalk_reent+0x16>
 800eb58:	4630      	mov	r0, r6
 800eb5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb5e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800eb62:	3f01      	subs	r7, #1
 800eb64:	d501      	bpl.n	800eb6a <_fwalk_reent+0x22>
 800eb66:	6824      	ldr	r4, [r4, #0]
 800eb68:	e7f5      	b.n	800eb56 <_fwalk_reent+0xe>
 800eb6a:	89ab      	ldrh	r3, [r5, #12]
 800eb6c:	2b01      	cmp	r3, #1
 800eb6e:	d907      	bls.n	800eb80 <_fwalk_reent+0x38>
 800eb70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eb74:	3301      	adds	r3, #1
 800eb76:	d003      	beq.n	800eb80 <_fwalk_reent+0x38>
 800eb78:	4629      	mov	r1, r5
 800eb7a:	4640      	mov	r0, r8
 800eb7c:	47c8      	blx	r9
 800eb7e:	4306      	orrs	r6, r0
 800eb80:	3568      	adds	r5, #104	; 0x68
 800eb82:	e7ee      	b.n	800eb62 <_fwalk_reent+0x1a>

0800eb84 <rshift>:
 800eb84:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb86:	6906      	ldr	r6, [r0, #16]
 800eb88:	114b      	asrs	r3, r1, #5
 800eb8a:	429e      	cmp	r6, r3
 800eb8c:	f100 0414 	add.w	r4, r0, #20
 800eb90:	dd30      	ble.n	800ebf4 <rshift+0x70>
 800eb92:	f011 011f 	ands.w	r1, r1, #31
 800eb96:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800eb9a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800eb9e:	d108      	bne.n	800ebb2 <rshift+0x2e>
 800eba0:	4621      	mov	r1, r4
 800eba2:	42b2      	cmp	r2, r6
 800eba4:	460b      	mov	r3, r1
 800eba6:	d211      	bcs.n	800ebcc <rshift+0x48>
 800eba8:	f852 3b04 	ldr.w	r3, [r2], #4
 800ebac:	f841 3b04 	str.w	r3, [r1], #4
 800ebb0:	e7f7      	b.n	800eba2 <rshift+0x1e>
 800ebb2:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800ebb6:	f1c1 0c20 	rsb	ip, r1, #32
 800ebba:	40cd      	lsrs	r5, r1
 800ebbc:	3204      	adds	r2, #4
 800ebbe:	4623      	mov	r3, r4
 800ebc0:	42b2      	cmp	r2, r6
 800ebc2:	4617      	mov	r7, r2
 800ebc4:	d30c      	bcc.n	800ebe0 <rshift+0x5c>
 800ebc6:	601d      	str	r5, [r3, #0]
 800ebc8:	b105      	cbz	r5, 800ebcc <rshift+0x48>
 800ebca:	3304      	adds	r3, #4
 800ebcc:	1b1a      	subs	r2, r3, r4
 800ebce:	42a3      	cmp	r3, r4
 800ebd0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ebd4:	bf08      	it	eq
 800ebd6:	2300      	moveq	r3, #0
 800ebd8:	6102      	str	r2, [r0, #16]
 800ebda:	bf08      	it	eq
 800ebdc:	6143      	streq	r3, [r0, #20]
 800ebde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebe0:	683f      	ldr	r7, [r7, #0]
 800ebe2:	fa07 f70c 	lsl.w	r7, r7, ip
 800ebe6:	433d      	orrs	r5, r7
 800ebe8:	f843 5b04 	str.w	r5, [r3], #4
 800ebec:	f852 5b04 	ldr.w	r5, [r2], #4
 800ebf0:	40cd      	lsrs	r5, r1
 800ebf2:	e7e5      	b.n	800ebc0 <rshift+0x3c>
 800ebf4:	4623      	mov	r3, r4
 800ebf6:	e7e9      	b.n	800ebcc <rshift+0x48>

0800ebf8 <__hexdig_fun>:
 800ebf8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ebfc:	2b09      	cmp	r3, #9
 800ebfe:	d802      	bhi.n	800ec06 <__hexdig_fun+0xe>
 800ec00:	3820      	subs	r0, #32
 800ec02:	b2c0      	uxtb	r0, r0
 800ec04:	4770      	bx	lr
 800ec06:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ec0a:	2b05      	cmp	r3, #5
 800ec0c:	d801      	bhi.n	800ec12 <__hexdig_fun+0x1a>
 800ec0e:	3847      	subs	r0, #71	; 0x47
 800ec10:	e7f7      	b.n	800ec02 <__hexdig_fun+0xa>
 800ec12:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ec16:	2b05      	cmp	r3, #5
 800ec18:	d801      	bhi.n	800ec1e <__hexdig_fun+0x26>
 800ec1a:	3827      	subs	r0, #39	; 0x27
 800ec1c:	e7f1      	b.n	800ec02 <__hexdig_fun+0xa>
 800ec1e:	2000      	movs	r0, #0
 800ec20:	4770      	bx	lr

0800ec22 <__gethex>:
 800ec22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec26:	b08b      	sub	sp, #44	; 0x2c
 800ec28:	468a      	mov	sl, r1
 800ec2a:	9002      	str	r0, [sp, #8]
 800ec2c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ec2e:	9306      	str	r3, [sp, #24]
 800ec30:	4690      	mov	r8, r2
 800ec32:	f000 fad0 	bl	800f1d6 <__localeconv_l>
 800ec36:	6803      	ldr	r3, [r0, #0]
 800ec38:	9303      	str	r3, [sp, #12]
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	f7f1 fac8 	bl	80001d0 <strlen>
 800ec40:	9b03      	ldr	r3, [sp, #12]
 800ec42:	9001      	str	r0, [sp, #4]
 800ec44:	4403      	add	r3, r0
 800ec46:	f04f 0b00 	mov.w	fp, #0
 800ec4a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ec4e:	9307      	str	r3, [sp, #28]
 800ec50:	f8da 3000 	ldr.w	r3, [sl]
 800ec54:	3302      	adds	r3, #2
 800ec56:	461f      	mov	r7, r3
 800ec58:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ec5c:	2830      	cmp	r0, #48	; 0x30
 800ec5e:	d06c      	beq.n	800ed3a <__gethex+0x118>
 800ec60:	f7ff ffca 	bl	800ebf8 <__hexdig_fun>
 800ec64:	4604      	mov	r4, r0
 800ec66:	2800      	cmp	r0, #0
 800ec68:	d16a      	bne.n	800ed40 <__gethex+0x11e>
 800ec6a:	9a01      	ldr	r2, [sp, #4]
 800ec6c:	9903      	ldr	r1, [sp, #12]
 800ec6e:	4638      	mov	r0, r7
 800ec70:	f001 fadb 	bl	801022a <strncmp>
 800ec74:	2800      	cmp	r0, #0
 800ec76:	d166      	bne.n	800ed46 <__gethex+0x124>
 800ec78:	9b01      	ldr	r3, [sp, #4]
 800ec7a:	5cf8      	ldrb	r0, [r7, r3]
 800ec7c:	18fe      	adds	r6, r7, r3
 800ec7e:	f7ff ffbb 	bl	800ebf8 <__hexdig_fun>
 800ec82:	2800      	cmp	r0, #0
 800ec84:	d062      	beq.n	800ed4c <__gethex+0x12a>
 800ec86:	4633      	mov	r3, r6
 800ec88:	7818      	ldrb	r0, [r3, #0]
 800ec8a:	2830      	cmp	r0, #48	; 0x30
 800ec8c:	461f      	mov	r7, r3
 800ec8e:	f103 0301 	add.w	r3, r3, #1
 800ec92:	d0f9      	beq.n	800ec88 <__gethex+0x66>
 800ec94:	f7ff ffb0 	bl	800ebf8 <__hexdig_fun>
 800ec98:	fab0 f580 	clz	r5, r0
 800ec9c:	096d      	lsrs	r5, r5, #5
 800ec9e:	4634      	mov	r4, r6
 800eca0:	f04f 0b01 	mov.w	fp, #1
 800eca4:	463a      	mov	r2, r7
 800eca6:	4616      	mov	r6, r2
 800eca8:	3201      	adds	r2, #1
 800ecaa:	7830      	ldrb	r0, [r6, #0]
 800ecac:	f7ff ffa4 	bl	800ebf8 <__hexdig_fun>
 800ecb0:	2800      	cmp	r0, #0
 800ecb2:	d1f8      	bne.n	800eca6 <__gethex+0x84>
 800ecb4:	9a01      	ldr	r2, [sp, #4]
 800ecb6:	9903      	ldr	r1, [sp, #12]
 800ecb8:	4630      	mov	r0, r6
 800ecba:	f001 fab6 	bl	801022a <strncmp>
 800ecbe:	b950      	cbnz	r0, 800ecd6 <__gethex+0xb4>
 800ecc0:	b954      	cbnz	r4, 800ecd8 <__gethex+0xb6>
 800ecc2:	9b01      	ldr	r3, [sp, #4]
 800ecc4:	18f4      	adds	r4, r6, r3
 800ecc6:	4622      	mov	r2, r4
 800ecc8:	4616      	mov	r6, r2
 800ecca:	3201      	adds	r2, #1
 800eccc:	7830      	ldrb	r0, [r6, #0]
 800ecce:	f7ff ff93 	bl	800ebf8 <__hexdig_fun>
 800ecd2:	2800      	cmp	r0, #0
 800ecd4:	d1f8      	bne.n	800ecc8 <__gethex+0xa6>
 800ecd6:	b10c      	cbz	r4, 800ecdc <__gethex+0xba>
 800ecd8:	1ba4      	subs	r4, r4, r6
 800ecda:	00a4      	lsls	r4, r4, #2
 800ecdc:	7833      	ldrb	r3, [r6, #0]
 800ecde:	2b50      	cmp	r3, #80	; 0x50
 800ece0:	d001      	beq.n	800ece6 <__gethex+0xc4>
 800ece2:	2b70      	cmp	r3, #112	; 0x70
 800ece4:	d140      	bne.n	800ed68 <__gethex+0x146>
 800ece6:	7873      	ldrb	r3, [r6, #1]
 800ece8:	2b2b      	cmp	r3, #43	; 0x2b
 800ecea:	d031      	beq.n	800ed50 <__gethex+0x12e>
 800ecec:	2b2d      	cmp	r3, #45	; 0x2d
 800ecee:	d033      	beq.n	800ed58 <__gethex+0x136>
 800ecf0:	1c71      	adds	r1, r6, #1
 800ecf2:	f04f 0900 	mov.w	r9, #0
 800ecf6:	7808      	ldrb	r0, [r1, #0]
 800ecf8:	f7ff ff7e 	bl	800ebf8 <__hexdig_fun>
 800ecfc:	1e43      	subs	r3, r0, #1
 800ecfe:	b2db      	uxtb	r3, r3
 800ed00:	2b18      	cmp	r3, #24
 800ed02:	d831      	bhi.n	800ed68 <__gethex+0x146>
 800ed04:	f1a0 0210 	sub.w	r2, r0, #16
 800ed08:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ed0c:	f7ff ff74 	bl	800ebf8 <__hexdig_fun>
 800ed10:	1e43      	subs	r3, r0, #1
 800ed12:	b2db      	uxtb	r3, r3
 800ed14:	2b18      	cmp	r3, #24
 800ed16:	d922      	bls.n	800ed5e <__gethex+0x13c>
 800ed18:	f1b9 0f00 	cmp.w	r9, #0
 800ed1c:	d000      	beq.n	800ed20 <__gethex+0xfe>
 800ed1e:	4252      	negs	r2, r2
 800ed20:	4414      	add	r4, r2
 800ed22:	f8ca 1000 	str.w	r1, [sl]
 800ed26:	b30d      	cbz	r5, 800ed6c <__gethex+0x14a>
 800ed28:	f1bb 0f00 	cmp.w	fp, #0
 800ed2c:	bf0c      	ite	eq
 800ed2e:	2706      	moveq	r7, #6
 800ed30:	2700      	movne	r7, #0
 800ed32:	4638      	mov	r0, r7
 800ed34:	b00b      	add	sp, #44	; 0x2c
 800ed36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed3a:	f10b 0b01 	add.w	fp, fp, #1
 800ed3e:	e78a      	b.n	800ec56 <__gethex+0x34>
 800ed40:	2500      	movs	r5, #0
 800ed42:	462c      	mov	r4, r5
 800ed44:	e7ae      	b.n	800eca4 <__gethex+0x82>
 800ed46:	463e      	mov	r6, r7
 800ed48:	2501      	movs	r5, #1
 800ed4a:	e7c7      	b.n	800ecdc <__gethex+0xba>
 800ed4c:	4604      	mov	r4, r0
 800ed4e:	e7fb      	b.n	800ed48 <__gethex+0x126>
 800ed50:	f04f 0900 	mov.w	r9, #0
 800ed54:	1cb1      	adds	r1, r6, #2
 800ed56:	e7ce      	b.n	800ecf6 <__gethex+0xd4>
 800ed58:	f04f 0901 	mov.w	r9, #1
 800ed5c:	e7fa      	b.n	800ed54 <__gethex+0x132>
 800ed5e:	230a      	movs	r3, #10
 800ed60:	fb03 0202 	mla	r2, r3, r2, r0
 800ed64:	3a10      	subs	r2, #16
 800ed66:	e7cf      	b.n	800ed08 <__gethex+0xe6>
 800ed68:	4631      	mov	r1, r6
 800ed6a:	e7da      	b.n	800ed22 <__gethex+0x100>
 800ed6c:	1bf3      	subs	r3, r6, r7
 800ed6e:	3b01      	subs	r3, #1
 800ed70:	4629      	mov	r1, r5
 800ed72:	2b07      	cmp	r3, #7
 800ed74:	dc49      	bgt.n	800ee0a <__gethex+0x1e8>
 800ed76:	9802      	ldr	r0, [sp, #8]
 800ed78:	f000 fabc 	bl	800f2f4 <_Balloc>
 800ed7c:	9b01      	ldr	r3, [sp, #4]
 800ed7e:	f100 0914 	add.w	r9, r0, #20
 800ed82:	f04f 0b00 	mov.w	fp, #0
 800ed86:	f1c3 0301 	rsb	r3, r3, #1
 800ed8a:	4605      	mov	r5, r0
 800ed8c:	f8cd 9010 	str.w	r9, [sp, #16]
 800ed90:	46da      	mov	sl, fp
 800ed92:	9308      	str	r3, [sp, #32]
 800ed94:	42b7      	cmp	r7, r6
 800ed96:	d33b      	bcc.n	800ee10 <__gethex+0x1ee>
 800ed98:	9804      	ldr	r0, [sp, #16]
 800ed9a:	f840 ab04 	str.w	sl, [r0], #4
 800ed9e:	eba0 0009 	sub.w	r0, r0, r9
 800eda2:	1080      	asrs	r0, r0, #2
 800eda4:	6128      	str	r0, [r5, #16]
 800eda6:	0147      	lsls	r7, r0, #5
 800eda8:	4650      	mov	r0, sl
 800edaa:	f000 fb67 	bl	800f47c <__hi0bits>
 800edae:	f8d8 6000 	ldr.w	r6, [r8]
 800edb2:	1a3f      	subs	r7, r7, r0
 800edb4:	42b7      	cmp	r7, r6
 800edb6:	dd64      	ble.n	800ee82 <__gethex+0x260>
 800edb8:	1bbf      	subs	r7, r7, r6
 800edba:	4639      	mov	r1, r7
 800edbc:	4628      	mov	r0, r5
 800edbe:	f000 fe77 	bl	800fab0 <__any_on>
 800edc2:	4682      	mov	sl, r0
 800edc4:	b178      	cbz	r0, 800ede6 <__gethex+0x1c4>
 800edc6:	1e7b      	subs	r3, r7, #1
 800edc8:	1159      	asrs	r1, r3, #5
 800edca:	f003 021f 	and.w	r2, r3, #31
 800edce:	f04f 0a01 	mov.w	sl, #1
 800edd2:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800edd6:	fa0a f202 	lsl.w	r2, sl, r2
 800edda:	420a      	tst	r2, r1
 800eddc:	d003      	beq.n	800ede6 <__gethex+0x1c4>
 800edde:	4553      	cmp	r3, sl
 800ede0:	dc46      	bgt.n	800ee70 <__gethex+0x24e>
 800ede2:	f04f 0a02 	mov.w	sl, #2
 800ede6:	4639      	mov	r1, r7
 800ede8:	4628      	mov	r0, r5
 800edea:	f7ff fecb 	bl	800eb84 <rshift>
 800edee:	443c      	add	r4, r7
 800edf0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800edf4:	42a3      	cmp	r3, r4
 800edf6:	da52      	bge.n	800ee9e <__gethex+0x27c>
 800edf8:	4629      	mov	r1, r5
 800edfa:	9802      	ldr	r0, [sp, #8]
 800edfc:	f000 faae 	bl	800f35c <_Bfree>
 800ee00:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ee02:	2300      	movs	r3, #0
 800ee04:	6013      	str	r3, [r2, #0]
 800ee06:	27a3      	movs	r7, #163	; 0xa3
 800ee08:	e793      	b.n	800ed32 <__gethex+0x110>
 800ee0a:	3101      	adds	r1, #1
 800ee0c:	105b      	asrs	r3, r3, #1
 800ee0e:	e7b0      	b.n	800ed72 <__gethex+0x150>
 800ee10:	1e73      	subs	r3, r6, #1
 800ee12:	9305      	str	r3, [sp, #20]
 800ee14:	9a07      	ldr	r2, [sp, #28]
 800ee16:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ee1a:	4293      	cmp	r3, r2
 800ee1c:	d018      	beq.n	800ee50 <__gethex+0x22e>
 800ee1e:	f1bb 0f20 	cmp.w	fp, #32
 800ee22:	d107      	bne.n	800ee34 <__gethex+0x212>
 800ee24:	9b04      	ldr	r3, [sp, #16]
 800ee26:	f8c3 a000 	str.w	sl, [r3]
 800ee2a:	3304      	adds	r3, #4
 800ee2c:	f04f 0a00 	mov.w	sl, #0
 800ee30:	9304      	str	r3, [sp, #16]
 800ee32:	46d3      	mov	fp, sl
 800ee34:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ee38:	f7ff fede 	bl	800ebf8 <__hexdig_fun>
 800ee3c:	f000 000f 	and.w	r0, r0, #15
 800ee40:	fa00 f00b 	lsl.w	r0, r0, fp
 800ee44:	ea4a 0a00 	orr.w	sl, sl, r0
 800ee48:	f10b 0b04 	add.w	fp, fp, #4
 800ee4c:	9b05      	ldr	r3, [sp, #20]
 800ee4e:	e00d      	b.n	800ee6c <__gethex+0x24a>
 800ee50:	9b05      	ldr	r3, [sp, #20]
 800ee52:	9a08      	ldr	r2, [sp, #32]
 800ee54:	4413      	add	r3, r2
 800ee56:	42bb      	cmp	r3, r7
 800ee58:	d3e1      	bcc.n	800ee1e <__gethex+0x1fc>
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	9a01      	ldr	r2, [sp, #4]
 800ee5e:	9903      	ldr	r1, [sp, #12]
 800ee60:	9309      	str	r3, [sp, #36]	; 0x24
 800ee62:	f001 f9e2 	bl	801022a <strncmp>
 800ee66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee68:	2800      	cmp	r0, #0
 800ee6a:	d1d8      	bne.n	800ee1e <__gethex+0x1fc>
 800ee6c:	461e      	mov	r6, r3
 800ee6e:	e791      	b.n	800ed94 <__gethex+0x172>
 800ee70:	1eb9      	subs	r1, r7, #2
 800ee72:	4628      	mov	r0, r5
 800ee74:	f000 fe1c 	bl	800fab0 <__any_on>
 800ee78:	2800      	cmp	r0, #0
 800ee7a:	d0b2      	beq.n	800ede2 <__gethex+0x1c0>
 800ee7c:	f04f 0a03 	mov.w	sl, #3
 800ee80:	e7b1      	b.n	800ede6 <__gethex+0x1c4>
 800ee82:	da09      	bge.n	800ee98 <__gethex+0x276>
 800ee84:	1bf7      	subs	r7, r6, r7
 800ee86:	4629      	mov	r1, r5
 800ee88:	463a      	mov	r2, r7
 800ee8a:	9802      	ldr	r0, [sp, #8]
 800ee8c:	f000 fc32 	bl	800f6f4 <__lshift>
 800ee90:	1be4      	subs	r4, r4, r7
 800ee92:	4605      	mov	r5, r0
 800ee94:	f100 0914 	add.w	r9, r0, #20
 800ee98:	f04f 0a00 	mov.w	sl, #0
 800ee9c:	e7a8      	b.n	800edf0 <__gethex+0x1ce>
 800ee9e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800eea2:	42a0      	cmp	r0, r4
 800eea4:	dd6a      	ble.n	800ef7c <__gethex+0x35a>
 800eea6:	1b04      	subs	r4, r0, r4
 800eea8:	42a6      	cmp	r6, r4
 800eeaa:	dc2e      	bgt.n	800ef0a <__gethex+0x2e8>
 800eeac:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800eeb0:	2b02      	cmp	r3, #2
 800eeb2:	d022      	beq.n	800eefa <__gethex+0x2d8>
 800eeb4:	2b03      	cmp	r3, #3
 800eeb6:	d024      	beq.n	800ef02 <__gethex+0x2e0>
 800eeb8:	2b01      	cmp	r3, #1
 800eeba:	d115      	bne.n	800eee8 <__gethex+0x2c6>
 800eebc:	42a6      	cmp	r6, r4
 800eebe:	d113      	bne.n	800eee8 <__gethex+0x2c6>
 800eec0:	2e01      	cmp	r6, #1
 800eec2:	dc0b      	bgt.n	800eedc <__gethex+0x2ba>
 800eec4:	9a06      	ldr	r2, [sp, #24]
 800eec6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800eeca:	6013      	str	r3, [r2, #0]
 800eecc:	2301      	movs	r3, #1
 800eece:	612b      	str	r3, [r5, #16]
 800eed0:	f8c9 3000 	str.w	r3, [r9]
 800eed4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eed6:	2762      	movs	r7, #98	; 0x62
 800eed8:	601d      	str	r5, [r3, #0]
 800eeda:	e72a      	b.n	800ed32 <__gethex+0x110>
 800eedc:	1e71      	subs	r1, r6, #1
 800eede:	4628      	mov	r0, r5
 800eee0:	f000 fde6 	bl	800fab0 <__any_on>
 800eee4:	2800      	cmp	r0, #0
 800eee6:	d1ed      	bne.n	800eec4 <__gethex+0x2a2>
 800eee8:	4629      	mov	r1, r5
 800eeea:	9802      	ldr	r0, [sp, #8]
 800eeec:	f000 fa36 	bl	800f35c <_Bfree>
 800eef0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800eef2:	2300      	movs	r3, #0
 800eef4:	6013      	str	r3, [r2, #0]
 800eef6:	2750      	movs	r7, #80	; 0x50
 800eef8:	e71b      	b.n	800ed32 <__gethex+0x110>
 800eefa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d0e1      	beq.n	800eec4 <__gethex+0x2a2>
 800ef00:	e7f2      	b.n	800eee8 <__gethex+0x2c6>
 800ef02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d1dd      	bne.n	800eec4 <__gethex+0x2a2>
 800ef08:	e7ee      	b.n	800eee8 <__gethex+0x2c6>
 800ef0a:	1e67      	subs	r7, r4, #1
 800ef0c:	f1ba 0f00 	cmp.w	sl, #0
 800ef10:	d131      	bne.n	800ef76 <__gethex+0x354>
 800ef12:	b127      	cbz	r7, 800ef1e <__gethex+0x2fc>
 800ef14:	4639      	mov	r1, r7
 800ef16:	4628      	mov	r0, r5
 800ef18:	f000 fdca 	bl	800fab0 <__any_on>
 800ef1c:	4682      	mov	sl, r0
 800ef1e:	117a      	asrs	r2, r7, #5
 800ef20:	2301      	movs	r3, #1
 800ef22:	f007 071f 	and.w	r7, r7, #31
 800ef26:	fa03 f707 	lsl.w	r7, r3, r7
 800ef2a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800ef2e:	4621      	mov	r1, r4
 800ef30:	421f      	tst	r7, r3
 800ef32:	4628      	mov	r0, r5
 800ef34:	bf18      	it	ne
 800ef36:	f04a 0a02 	orrne.w	sl, sl, #2
 800ef3a:	1b36      	subs	r6, r6, r4
 800ef3c:	f7ff fe22 	bl	800eb84 <rshift>
 800ef40:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800ef44:	2702      	movs	r7, #2
 800ef46:	f1ba 0f00 	cmp.w	sl, #0
 800ef4a:	d048      	beq.n	800efde <__gethex+0x3bc>
 800ef4c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ef50:	2b02      	cmp	r3, #2
 800ef52:	d015      	beq.n	800ef80 <__gethex+0x35e>
 800ef54:	2b03      	cmp	r3, #3
 800ef56:	d017      	beq.n	800ef88 <__gethex+0x366>
 800ef58:	2b01      	cmp	r3, #1
 800ef5a:	d109      	bne.n	800ef70 <__gethex+0x34e>
 800ef5c:	f01a 0f02 	tst.w	sl, #2
 800ef60:	d006      	beq.n	800ef70 <__gethex+0x34e>
 800ef62:	f8d9 3000 	ldr.w	r3, [r9]
 800ef66:	ea4a 0a03 	orr.w	sl, sl, r3
 800ef6a:	f01a 0f01 	tst.w	sl, #1
 800ef6e:	d10e      	bne.n	800ef8e <__gethex+0x36c>
 800ef70:	f047 0710 	orr.w	r7, r7, #16
 800ef74:	e033      	b.n	800efde <__gethex+0x3bc>
 800ef76:	f04f 0a01 	mov.w	sl, #1
 800ef7a:	e7d0      	b.n	800ef1e <__gethex+0x2fc>
 800ef7c:	2701      	movs	r7, #1
 800ef7e:	e7e2      	b.n	800ef46 <__gethex+0x324>
 800ef80:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ef82:	f1c3 0301 	rsb	r3, r3, #1
 800ef86:	9315      	str	r3, [sp, #84]	; 0x54
 800ef88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d0f0      	beq.n	800ef70 <__gethex+0x34e>
 800ef8e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800ef92:	f105 0314 	add.w	r3, r5, #20
 800ef96:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800ef9a:	eb03 010a 	add.w	r1, r3, sl
 800ef9e:	f04f 0c00 	mov.w	ip, #0
 800efa2:	4618      	mov	r0, r3
 800efa4:	f853 2b04 	ldr.w	r2, [r3], #4
 800efa8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800efac:	d01c      	beq.n	800efe8 <__gethex+0x3c6>
 800efae:	3201      	adds	r2, #1
 800efb0:	6002      	str	r2, [r0, #0]
 800efb2:	2f02      	cmp	r7, #2
 800efb4:	f105 0314 	add.w	r3, r5, #20
 800efb8:	d138      	bne.n	800f02c <__gethex+0x40a>
 800efba:	f8d8 2000 	ldr.w	r2, [r8]
 800efbe:	3a01      	subs	r2, #1
 800efc0:	42b2      	cmp	r2, r6
 800efc2:	d10a      	bne.n	800efda <__gethex+0x3b8>
 800efc4:	1171      	asrs	r1, r6, #5
 800efc6:	2201      	movs	r2, #1
 800efc8:	f006 061f 	and.w	r6, r6, #31
 800efcc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800efd0:	fa02 f606 	lsl.w	r6, r2, r6
 800efd4:	421e      	tst	r6, r3
 800efd6:	bf18      	it	ne
 800efd8:	4617      	movne	r7, r2
 800efda:	f047 0720 	orr.w	r7, r7, #32
 800efde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800efe0:	601d      	str	r5, [r3, #0]
 800efe2:	9b06      	ldr	r3, [sp, #24]
 800efe4:	601c      	str	r4, [r3, #0]
 800efe6:	e6a4      	b.n	800ed32 <__gethex+0x110>
 800efe8:	4299      	cmp	r1, r3
 800efea:	f843 cc04 	str.w	ip, [r3, #-4]
 800efee:	d8d8      	bhi.n	800efa2 <__gethex+0x380>
 800eff0:	68ab      	ldr	r3, [r5, #8]
 800eff2:	4599      	cmp	r9, r3
 800eff4:	db12      	blt.n	800f01c <__gethex+0x3fa>
 800eff6:	6869      	ldr	r1, [r5, #4]
 800eff8:	9802      	ldr	r0, [sp, #8]
 800effa:	3101      	adds	r1, #1
 800effc:	f000 f97a 	bl	800f2f4 <_Balloc>
 800f000:	692a      	ldr	r2, [r5, #16]
 800f002:	3202      	adds	r2, #2
 800f004:	f105 010c 	add.w	r1, r5, #12
 800f008:	4683      	mov	fp, r0
 800f00a:	0092      	lsls	r2, r2, #2
 800f00c:	300c      	adds	r0, #12
 800f00e:	f7fc ff95 	bl	800bf3c <memcpy>
 800f012:	4629      	mov	r1, r5
 800f014:	9802      	ldr	r0, [sp, #8]
 800f016:	f000 f9a1 	bl	800f35c <_Bfree>
 800f01a:	465d      	mov	r5, fp
 800f01c:	692b      	ldr	r3, [r5, #16]
 800f01e:	1c5a      	adds	r2, r3, #1
 800f020:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800f024:	612a      	str	r2, [r5, #16]
 800f026:	2201      	movs	r2, #1
 800f028:	615a      	str	r2, [r3, #20]
 800f02a:	e7c2      	b.n	800efb2 <__gethex+0x390>
 800f02c:	692a      	ldr	r2, [r5, #16]
 800f02e:	454a      	cmp	r2, r9
 800f030:	dd0b      	ble.n	800f04a <__gethex+0x428>
 800f032:	2101      	movs	r1, #1
 800f034:	4628      	mov	r0, r5
 800f036:	f7ff fda5 	bl	800eb84 <rshift>
 800f03a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f03e:	3401      	adds	r4, #1
 800f040:	42a3      	cmp	r3, r4
 800f042:	f6ff aed9 	blt.w	800edf8 <__gethex+0x1d6>
 800f046:	2701      	movs	r7, #1
 800f048:	e7c7      	b.n	800efda <__gethex+0x3b8>
 800f04a:	f016 061f 	ands.w	r6, r6, #31
 800f04e:	d0fa      	beq.n	800f046 <__gethex+0x424>
 800f050:	449a      	add	sl, r3
 800f052:	f1c6 0620 	rsb	r6, r6, #32
 800f056:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800f05a:	f000 fa0f 	bl	800f47c <__hi0bits>
 800f05e:	42b0      	cmp	r0, r6
 800f060:	dbe7      	blt.n	800f032 <__gethex+0x410>
 800f062:	e7f0      	b.n	800f046 <__gethex+0x424>

0800f064 <L_shift>:
 800f064:	f1c2 0208 	rsb	r2, r2, #8
 800f068:	0092      	lsls	r2, r2, #2
 800f06a:	b570      	push	{r4, r5, r6, lr}
 800f06c:	f1c2 0620 	rsb	r6, r2, #32
 800f070:	6843      	ldr	r3, [r0, #4]
 800f072:	6804      	ldr	r4, [r0, #0]
 800f074:	fa03 f506 	lsl.w	r5, r3, r6
 800f078:	432c      	orrs	r4, r5
 800f07a:	40d3      	lsrs	r3, r2
 800f07c:	6004      	str	r4, [r0, #0]
 800f07e:	f840 3f04 	str.w	r3, [r0, #4]!
 800f082:	4288      	cmp	r0, r1
 800f084:	d3f4      	bcc.n	800f070 <L_shift+0xc>
 800f086:	bd70      	pop	{r4, r5, r6, pc}

0800f088 <__match>:
 800f088:	b530      	push	{r4, r5, lr}
 800f08a:	6803      	ldr	r3, [r0, #0]
 800f08c:	3301      	adds	r3, #1
 800f08e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f092:	b914      	cbnz	r4, 800f09a <__match+0x12>
 800f094:	6003      	str	r3, [r0, #0]
 800f096:	2001      	movs	r0, #1
 800f098:	bd30      	pop	{r4, r5, pc}
 800f09a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f09e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f0a2:	2d19      	cmp	r5, #25
 800f0a4:	bf98      	it	ls
 800f0a6:	3220      	addls	r2, #32
 800f0a8:	42a2      	cmp	r2, r4
 800f0aa:	d0f0      	beq.n	800f08e <__match+0x6>
 800f0ac:	2000      	movs	r0, #0
 800f0ae:	e7f3      	b.n	800f098 <__match+0x10>

0800f0b0 <__hexnan>:
 800f0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0b4:	680b      	ldr	r3, [r1, #0]
 800f0b6:	6801      	ldr	r1, [r0, #0]
 800f0b8:	115f      	asrs	r7, r3, #5
 800f0ba:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800f0be:	f013 031f 	ands.w	r3, r3, #31
 800f0c2:	b087      	sub	sp, #28
 800f0c4:	bf18      	it	ne
 800f0c6:	3704      	addne	r7, #4
 800f0c8:	2500      	movs	r5, #0
 800f0ca:	1f3e      	subs	r6, r7, #4
 800f0cc:	4682      	mov	sl, r0
 800f0ce:	4690      	mov	r8, r2
 800f0d0:	9301      	str	r3, [sp, #4]
 800f0d2:	f847 5c04 	str.w	r5, [r7, #-4]
 800f0d6:	46b1      	mov	r9, r6
 800f0d8:	4634      	mov	r4, r6
 800f0da:	9502      	str	r5, [sp, #8]
 800f0dc:	46ab      	mov	fp, r5
 800f0de:	784a      	ldrb	r2, [r1, #1]
 800f0e0:	1c4b      	adds	r3, r1, #1
 800f0e2:	9303      	str	r3, [sp, #12]
 800f0e4:	b342      	cbz	r2, 800f138 <__hexnan+0x88>
 800f0e6:	4610      	mov	r0, r2
 800f0e8:	9105      	str	r1, [sp, #20]
 800f0ea:	9204      	str	r2, [sp, #16]
 800f0ec:	f7ff fd84 	bl	800ebf8 <__hexdig_fun>
 800f0f0:	2800      	cmp	r0, #0
 800f0f2:	d143      	bne.n	800f17c <__hexnan+0xcc>
 800f0f4:	9a04      	ldr	r2, [sp, #16]
 800f0f6:	9905      	ldr	r1, [sp, #20]
 800f0f8:	2a20      	cmp	r2, #32
 800f0fa:	d818      	bhi.n	800f12e <__hexnan+0x7e>
 800f0fc:	9b02      	ldr	r3, [sp, #8]
 800f0fe:	459b      	cmp	fp, r3
 800f100:	dd13      	ble.n	800f12a <__hexnan+0x7a>
 800f102:	454c      	cmp	r4, r9
 800f104:	d206      	bcs.n	800f114 <__hexnan+0x64>
 800f106:	2d07      	cmp	r5, #7
 800f108:	dc04      	bgt.n	800f114 <__hexnan+0x64>
 800f10a:	462a      	mov	r2, r5
 800f10c:	4649      	mov	r1, r9
 800f10e:	4620      	mov	r0, r4
 800f110:	f7ff ffa8 	bl	800f064 <L_shift>
 800f114:	4544      	cmp	r4, r8
 800f116:	d944      	bls.n	800f1a2 <__hexnan+0xf2>
 800f118:	2300      	movs	r3, #0
 800f11a:	f1a4 0904 	sub.w	r9, r4, #4
 800f11e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f122:	f8cd b008 	str.w	fp, [sp, #8]
 800f126:	464c      	mov	r4, r9
 800f128:	461d      	mov	r5, r3
 800f12a:	9903      	ldr	r1, [sp, #12]
 800f12c:	e7d7      	b.n	800f0de <__hexnan+0x2e>
 800f12e:	2a29      	cmp	r2, #41	; 0x29
 800f130:	d14a      	bne.n	800f1c8 <__hexnan+0x118>
 800f132:	3102      	adds	r1, #2
 800f134:	f8ca 1000 	str.w	r1, [sl]
 800f138:	f1bb 0f00 	cmp.w	fp, #0
 800f13c:	d044      	beq.n	800f1c8 <__hexnan+0x118>
 800f13e:	454c      	cmp	r4, r9
 800f140:	d206      	bcs.n	800f150 <__hexnan+0xa0>
 800f142:	2d07      	cmp	r5, #7
 800f144:	dc04      	bgt.n	800f150 <__hexnan+0xa0>
 800f146:	462a      	mov	r2, r5
 800f148:	4649      	mov	r1, r9
 800f14a:	4620      	mov	r0, r4
 800f14c:	f7ff ff8a 	bl	800f064 <L_shift>
 800f150:	4544      	cmp	r4, r8
 800f152:	d928      	bls.n	800f1a6 <__hexnan+0xf6>
 800f154:	4643      	mov	r3, r8
 800f156:	f854 2b04 	ldr.w	r2, [r4], #4
 800f15a:	f843 2b04 	str.w	r2, [r3], #4
 800f15e:	42a6      	cmp	r6, r4
 800f160:	d2f9      	bcs.n	800f156 <__hexnan+0xa6>
 800f162:	2200      	movs	r2, #0
 800f164:	f843 2b04 	str.w	r2, [r3], #4
 800f168:	429e      	cmp	r6, r3
 800f16a:	d2fb      	bcs.n	800f164 <__hexnan+0xb4>
 800f16c:	6833      	ldr	r3, [r6, #0]
 800f16e:	b91b      	cbnz	r3, 800f178 <__hexnan+0xc8>
 800f170:	4546      	cmp	r6, r8
 800f172:	d127      	bne.n	800f1c4 <__hexnan+0x114>
 800f174:	2301      	movs	r3, #1
 800f176:	6033      	str	r3, [r6, #0]
 800f178:	2005      	movs	r0, #5
 800f17a:	e026      	b.n	800f1ca <__hexnan+0x11a>
 800f17c:	3501      	adds	r5, #1
 800f17e:	2d08      	cmp	r5, #8
 800f180:	f10b 0b01 	add.w	fp, fp, #1
 800f184:	dd06      	ble.n	800f194 <__hexnan+0xe4>
 800f186:	4544      	cmp	r4, r8
 800f188:	d9cf      	bls.n	800f12a <__hexnan+0x7a>
 800f18a:	2300      	movs	r3, #0
 800f18c:	f844 3c04 	str.w	r3, [r4, #-4]
 800f190:	2501      	movs	r5, #1
 800f192:	3c04      	subs	r4, #4
 800f194:	6822      	ldr	r2, [r4, #0]
 800f196:	f000 000f 	and.w	r0, r0, #15
 800f19a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f19e:	6020      	str	r0, [r4, #0]
 800f1a0:	e7c3      	b.n	800f12a <__hexnan+0x7a>
 800f1a2:	2508      	movs	r5, #8
 800f1a4:	e7c1      	b.n	800f12a <__hexnan+0x7a>
 800f1a6:	9b01      	ldr	r3, [sp, #4]
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d0df      	beq.n	800f16c <__hexnan+0xbc>
 800f1ac:	f04f 32ff 	mov.w	r2, #4294967295
 800f1b0:	f1c3 0320 	rsb	r3, r3, #32
 800f1b4:	fa22 f303 	lsr.w	r3, r2, r3
 800f1b8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800f1bc:	401a      	ands	r2, r3
 800f1be:	f847 2c04 	str.w	r2, [r7, #-4]
 800f1c2:	e7d3      	b.n	800f16c <__hexnan+0xbc>
 800f1c4:	3e04      	subs	r6, #4
 800f1c6:	e7d1      	b.n	800f16c <__hexnan+0xbc>
 800f1c8:	2004      	movs	r0, #4
 800f1ca:	b007      	add	sp, #28
 800f1cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f1d0 <__locale_ctype_ptr_l>:
 800f1d0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800f1d4:	4770      	bx	lr

0800f1d6 <__localeconv_l>:
 800f1d6:	30f0      	adds	r0, #240	; 0xf0
 800f1d8:	4770      	bx	lr
	...

0800f1dc <_localeconv_r>:
 800f1dc:	4b04      	ldr	r3, [pc, #16]	; (800f1f0 <_localeconv_r+0x14>)
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	6a18      	ldr	r0, [r3, #32]
 800f1e2:	4b04      	ldr	r3, [pc, #16]	; (800f1f4 <_localeconv_r+0x18>)
 800f1e4:	2800      	cmp	r0, #0
 800f1e6:	bf08      	it	eq
 800f1e8:	4618      	moveq	r0, r3
 800f1ea:	30f0      	adds	r0, #240	; 0xf0
 800f1ec:	4770      	bx	lr
 800f1ee:	bf00      	nop
 800f1f0:	20000040 	.word	0x20000040
 800f1f4:	200000a4 	.word	0x200000a4

0800f1f8 <__swhatbuf_r>:
 800f1f8:	b570      	push	{r4, r5, r6, lr}
 800f1fa:	460e      	mov	r6, r1
 800f1fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f200:	2900      	cmp	r1, #0
 800f202:	b096      	sub	sp, #88	; 0x58
 800f204:	4614      	mov	r4, r2
 800f206:	461d      	mov	r5, r3
 800f208:	da07      	bge.n	800f21a <__swhatbuf_r+0x22>
 800f20a:	2300      	movs	r3, #0
 800f20c:	602b      	str	r3, [r5, #0]
 800f20e:	89b3      	ldrh	r3, [r6, #12]
 800f210:	061a      	lsls	r2, r3, #24
 800f212:	d410      	bmi.n	800f236 <__swhatbuf_r+0x3e>
 800f214:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f218:	e00e      	b.n	800f238 <__swhatbuf_r+0x40>
 800f21a:	466a      	mov	r2, sp
 800f21c:	f001 f846 	bl	80102ac <_fstat_r>
 800f220:	2800      	cmp	r0, #0
 800f222:	dbf2      	blt.n	800f20a <__swhatbuf_r+0x12>
 800f224:	9a01      	ldr	r2, [sp, #4]
 800f226:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f22a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f22e:	425a      	negs	r2, r3
 800f230:	415a      	adcs	r2, r3
 800f232:	602a      	str	r2, [r5, #0]
 800f234:	e7ee      	b.n	800f214 <__swhatbuf_r+0x1c>
 800f236:	2340      	movs	r3, #64	; 0x40
 800f238:	2000      	movs	r0, #0
 800f23a:	6023      	str	r3, [r4, #0]
 800f23c:	b016      	add	sp, #88	; 0x58
 800f23e:	bd70      	pop	{r4, r5, r6, pc}

0800f240 <__smakebuf_r>:
 800f240:	898b      	ldrh	r3, [r1, #12]
 800f242:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f244:	079d      	lsls	r5, r3, #30
 800f246:	4606      	mov	r6, r0
 800f248:	460c      	mov	r4, r1
 800f24a:	d507      	bpl.n	800f25c <__smakebuf_r+0x1c>
 800f24c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f250:	6023      	str	r3, [r4, #0]
 800f252:	6123      	str	r3, [r4, #16]
 800f254:	2301      	movs	r3, #1
 800f256:	6163      	str	r3, [r4, #20]
 800f258:	b002      	add	sp, #8
 800f25a:	bd70      	pop	{r4, r5, r6, pc}
 800f25c:	ab01      	add	r3, sp, #4
 800f25e:	466a      	mov	r2, sp
 800f260:	f7ff ffca 	bl	800f1f8 <__swhatbuf_r>
 800f264:	9900      	ldr	r1, [sp, #0]
 800f266:	4605      	mov	r5, r0
 800f268:	4630      	mov	r0, r6
 800f26a:	f000 fc9f 	bl	800fbac <_malloc_r>
 800f26e:	b948      	cbnz	r0, 800f284 <__smakebuf_r+0x44>
 800f270:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f274:	059a      	lsls	r2, r3, #22
 800f276:	d4ef      	bmi.n	800f258 <__smakebuf_r+0x18>
 800f278:	f023 0303 	bic.w	r3, r3, #3
 800f27c:	f043 0302 	orr.w	r3, r3, #2
 800f280:	81a3      	strh	r3, [r4, #12]
 800f282:	e7e3      	b.n	800f24c <__smakebuf_r+0xc>
 800f284:	4b0d      	ldr	r3, [pc, #52]	; (800f2bc <__smakebuf_r+0x7c>)
 800f286:	62b3      	str	r3, [r6, #40]	; 0x28
 800f288:	89a3      	ldrh	r3, [r4, #12]
 800f28a:	6020      	str	r0, [r4, #0]
 800f28c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f290:	81a3      	strh	r3, [r4, #12]
 800f292:	9b00      	ldr	r3, [sp, #0]
 800f294:	6163      	str	r3, [r4, #20]
 800f296:	9b01      	ldr	r3, [sp, #4]
 800f298:	6120      	str	r0, [r4, #16]
 800f29a:	b15b      	cbz	r3, 800f2b4 <__smakebuf_r+0x74>
 800f29c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f2a0:	4630      	mov	r0, r6
 800f2a2:	f001 f815 	bl	80102d0 <_isatty_r>
 800f2a6:	b128      	cbz	r0, 800f2b4 <__smakebuf_r+0x74>
 800f2a8:	89a3      	ldrh	r3, [r4, #12]
 800f2aa:	f023 0303 	bic.w	r3, r3, #3
 800f2ae:	f043 0301 	orr.w	r3, r3, #1
 800f2b2:	81a3      	strh	r3, [r4, #12]
 800f2b4:	89a3      	ldrh	r3, [r4, #12]
 800f2b6:	431d      	orrs	r5, r3
 800f2b8:	81a5      	strh	r5, [r4, #12]
 800f2ba:	e7cd      	b.n	800f258 <__smakebuf_r+0x18>
 800f2bc:	0800ea39 	.word	0x0800ea39

0800f2c0 <malloc>:
 800f2c0:	4b02      	ldr	r3, [pc, #8]	; (800f2cc <malloc+0xc>)
 800f2c2:	4601      	mov	r1, r0
 800f2c4:	6818      	ldr	r0, [r3, #0]
 800f2c6:	f000 bc71 	b.w	800fbac <_malloc_r>
 800f2ca:	bf00      	nop
 800f2cc:	20000040 	.word	0x20000040

0800f2d0 <__ascii_mbtowc>:
 800f2d0:	b082      	sub	sp, #8
 800f2d2:	b901      	cbnz	r1, 800f2d6 <__ascii_mbtowc+0x6>
 800f2d4:	a901      	add	r1, sp, #4
 800f2d6:	b142      	cbz	r2, 800f2ea <__ascii_mbtowc+0x1a>
 800f2d8:	b14b      	cbz	r3, 800f2ee <__ascii_mbtowc+0x1e>
 800f2da:	7813      	ldrb	r3, [r2, #0]
 800f2dc:	600b      	str	r3, [r1, #0]
 800f2de:	7812      	ldrb	r2, [r2, #0]
 800f2e0:	1c10      	adds	r0, r2, #0
 800f2e2:	bf18      	it	ne
 800f2e4:	2001      	movne	r0, #1
 800f2e6:	b002      	add	sp, #8
 800f2e8:	4770      	bx	lr
 800f2ea:	4610      	mov	r0, r2
 800f2ec:	e7fb      	b.n	800f2e6 <__ascii_mbtowc+0x16>
 800f2ee:	f06f 0001 	mvn.w	r0, #1
 800f2f2:	e7f8      	b.n	800f2e6 <__ascii_mbtowc+0x16>

0800f2f4 <_Balloc>:
 800f2f4:	b570      	push	{r4, r5, r6, lr}
 800f2f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f2f8:	4604      	mov	r4, r0
 800f2fa:	460e      	mov	r6, r1
 800f2fc:	b93d      	cbnz	r5, 800f30e <_Balloc+0x1a>
 800f2fe:	2010      	movs	r0, #16
 800f300:	f7ff ffde 	bl	800f2c0 <malloc>
 800f304:	6260      	str	r0, [r4, #36]	; 0x24
 800f306:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f30a:	6005      	str	r5, [r0, #0]
 800f30c:	60c5      	str	r5, [r0, #12]
 800f30e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f310:	68eb      	ldr	r3, [r5, #12]
 800f312:	b183      	cbz	r3, 800f336 <_Balloc+0x42>
 800f314:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f316:	68db      	ldr	r3, [r3, #12]
 800f318:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f31c:	b9b8      	cbnz	r0, 800f34e <_Balloc+0x5a>
 800f31e:	2101      	movs	r1, #1
 800f320:	fa01 f506 	lsl.w	r5, r1, r6
 800f324:	1d6a      	adds	r2, r5, #5
 800f326:	0092      	lsls	r2, r2, #2
 800f328:	4620      	mov	r0, r4
 800f32a:	f000 fbe2 	bl	800faf2 <_calloc_r>
 800f32e:	b160      	cbz	r0, 800f34a <_Balloc+0x56>
 800f330:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800f334:	e00e      	b.n	800f354 <_Balloc+0x60>
 800f336:	2221      	movs	r2, #33	; 0x21
 800f338:	2104      	movs	r1, #4
 800f33a:	4620      	mov	r0, r4
 800f33c:	f000 fbd9 	bl	800faf2 <_calloc_r>
 800f340:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f342:	60e8      	str	r0, [r5, #12]
 800f344:	68db      	ldr	r3, [r3, #12]
 800f346:	2b00      	cmp	r3, #0
 800f348:	d1e4      	bne.n	800f314 <_Balloc+0x20>
 800f34a:	2000      	movs	r0, #0
 800f34c:	bd70      	pop	{r4, r5, r6, pc}
 800f34e:	6802      	ldr	r2, [r0, #0]
 800f350:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800f354:	2300      	movs	r3, #0
 800f356:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f35a:	e7f7      	b.n	800f34c <_Balloc+0x58>

0800f35c <_Bfree>:
 800f35c:	b570      	push	{r4, r5, r6, lr}
 800f35e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f360:	4606      	mov	r6, r0
 800f362:	460d      	mov	r5, r1
 800f364:	b93c      	cbnz	r4, 800f376 <_Bfree+0x1a>
 800f366:	2010      	movs	r0, #16
 800f368:	f7ff ffaa 	bl	800f2c0 <malloc>
 800f36c:	6270      	str	r0, [r6, #36]	; 0x24
 800f36e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f372:	6004      	str	r4, [r0, #0]
 800f374:	60c4      	str	r4, [r0, #12]
 800f376:	b13d      	cbz	r5, 800f388 <_Bfree+0x2c>
 800f378:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f37a:	686a      	ldr	r2, [r5, #4]
 800f37c:	68db      	ldr	r3, [r3, #12]
 800f37e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f382:	6029      	str	r1, [r5, #0]
 800f384:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800f388:	bd70      	pop	{r4, r5, r6, pc}

0800f38a <__multadd>:
 800f38a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f38e:	690d      	ldr	r5, [r1, #16]
 800f390:	461f      	mov	r7, r3
 800f392:	4606      	mov	r6, r0
 800f394:	460c      	mov	r4, r1
 800f396:	f101 0c14 	add.w	ip, r1, #20
 800f39a:	2300      	movs	r3, #0
 800f39c:	f8dc 0000 	ldr.w	r0, [ip]
 800f3a0:	b281      	uxth	r1, r0
 800f3a2:	fb02 7101 	mla	r1, r2, r1, r7
 800f3a6:	0c0f      	lsrs	r7, r1, #16
 800f3a8:	0c00      	lsrs	r0, r0, #16
 800f3aa:	fb02 7000 	mla	r0, r2, r0, r7
 800f3ae:	b289      	uxth	r1, r1
 800f3b0:	3301      	adds	r3, #1
 800f3b2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800f3b6:	429d      	cmp	r5, r3
 800f3b8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800f3bc:	f84c 1b04 	str.w	r1, [ip], #4
 800f3c0:	dcec      	bgt.n	800f39c <__multadd+0x12>
 800f3c2:	b1d7      	cbz	r7, 800f3fa <__multadd+0x70>
 800f3c4:	68a3      	ldr	r3, [r4, #8]
 800f3c6:	42ab      	cmp	r3, r5
 800f3c8:	dc12      	bgt.n	800f3f0 <__multadd+0x66>
 800f3ca:	6861      	ldr	r1, [r4, #4]
 800f3cc:	4630      	mov	r0, r6
 800f3ce:	3101      	adds	r1, #1
 800f3d0:	f7ff ff90 	bl	800f2f4 <_Balloc>
 800f3d4:	6922      	ldr	r2, [r4, #16]
 800f3d6:	3202      	adds	r2, #2
 800f3d8:	f104 010c 	add.w	r1, r4, #12
 800f3dc:	4680      	mov	r8, r0
 800f3de:	0092      	lsls	r2, r2, #2
 800f3e0:	300c      	adds	r0, #12
 800f3e2:	f7fc fdab 	bl	800bf3c <memcpy>
 800f3e6:	4621      	mov	r1, r4
 800f3e8:	4630      	mov	r0, r6
 800f3ea:	f7ff ffb7 	bl	800f35c <_Bfree>
 800f3ee:	4644      	mov	r4, r8
 800f3f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f3f4:	3501      	adds	r5, #1
 800f3f6:	615f      	str	r7, [r3, #20]
 800f3f8:	6125      	str	r5, [r4, #16]
 800f3fa:	4620      	mov	r0, r4
 800f3fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f400 <__s2b>:
 800f400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f404:	460c      	mov	r4, r1
 800f406:	4615      	mov	r5, r2
 800f408:	461f      	mov	r7, r3
 800f40a:	2209      	movs	r2, #9
 800f40c:	3308      	adds	r3, #8
 800f40e:	4606      	mov	r6, r0
 800f410:	fb93 f3f2 	sdiv	r3, r3, r2
 800f414:	2100      	movs	r1, #0
 800f416:	2201      	movs	r2, #1
 800f418:	429a      	cmp	r2, r3
 800f41a:	db20      	blt.n	800f45e <__s2b+0x5e>
 800f41c:	4630      	mov	r0, r6
 800f41e:	f7ff ff69 	bl	800f2f4 <_Balloc>
 800f422:	9b08      	ldr	r3, [sp, #32]
 800f424:	6143      	str	r3, [r0, #20]
 800f426:	2d09      	cmp	r5, #9
 800f428:	f04f 0301 	mov.w	r3, #1
 800f42c:	6103      	str	r3, [r0, #16]
 800f42e:	dd19      	ble.n	800f464 <__s2b+0x64>
 800f430:	f104 0809 	add.w	r8, r4, #9
 800f434:	46c1      	mov	r9, r8
 800f436:	442c      	add	r4, r5
 800f438:	f819 3b01 	ldrb.w	r3, [r9], #1
 800f43c:	4601      	mov	r1, r0
 800f43e:	3b30      	subs	r3, #48	; 0x30
 800f440:	220a      	movs	r2, #10
 800f442:	4630      	mov	r0, r6
 800f444:	f7ff ffa1 	bl	800f38a <__multadd>
 800f448:	45a1      	cmp	r9, r4
 800f44a:	d1f5      	bne.n	800f438 <__s2b+0x38>
 800f44c:	eb08 0405 	add.w	r4, r8, r5
 800f450:	3c08      	subs	r4, #8
 800f452:	1b2d      	subs	r5, r5, r4
 800f454:	1963      	adds	r3, r4, r5
 800f456:	42bb      	cmp	r3, r7
 800f458:	db07      	blt.n	800f46a <__s2b+0x6a>
 800f45a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f45e:	0052      	lsls	r2, r2, #1
 800f460:	3101      	adds	r1, #1
 800f462:	e7d9      	b.n	800f418 <__s2b+0x18>
 800f464:	340a      	adds	r4, #10
 800f466:	2509      	movs	r5, #9
 800f468:	e7f3      	b.n	800f452 <__s2b+0x52>
 800f46a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f46e:	4601      	mov	r1, r0
 800f470:	3b30      	subs	r3, #48	; 0x30
 800f472:	220a      	movs	r2, #10
 800f474:	4630      	mov	r0, r6
 800f476:	f7ff ff88 	bl	800f38a <__multadd>
 800f47a:	e7eb      	b.n	800f454 <__s2b+0x54>

0800f47c <__hi0bits>:
 800f47c:	0c02      	lsrs	r2, r0, #16
 800f47e:	0412      	lsls	r2, r2, #16
 800f480:	4603      	mov	r3, r0
 800f482:	b9b2      	cbnz	r2, 800f4b2 <__hi0bits+0x36>
 800f484:	0403      	lsls	r3, r0, #16
 800f486:	2010      	movs	r0, #16
 800f488:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f48c:	bf04      	itt	eq
 800f48e:	021b      	lsleq	r3, r3, #8
 800f490:	3008      	addeq	r0, #8
 800f492:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f496:	bf04      	itt	eq
 800f498:	011b      	lsleq	r3, r3, #4
 800f49a:	3004      	addeq	r0, #4
 800f49c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f4a0:	bf04      	itt	eq
 800f4a2:	009b      	lsleq	r3, r3, #2
 800f4a4:	3002      	addeq	r0, #2
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	db06      	blt.n	800f4b8 <__hi0bits+0x3c>
 800f4aa:	005b      	lsls	r3, r3, #1
 800f4ac:	d503      	bpl.n	800f4b6 <__hi0bits+0x3a>
 800f4ae:	3001      	adds	r0, #1
 800f4b0:	4770      	bx	lr
 800f4b2:	2000      	movs	r0, #0
 800f4b4:	e7e8      	b.n	800f488 <__hi0bits+0xc>
 800f4b6:	2020      	movs	r0, #32
 800f4b8:	4770      	bx	lr

0800f4ba <__lo0bits>:
 800f4ba:	6803      	ldr	r3, [r0, #0]
 800f4bc:	f013 0207 	ands.w	r2, r3, #7
 800f4c0:	4601      	mov	r1, r0
 800f4c2:	d00b      	beq.n	800f4dc <__lo0bits+0x22>
 800f4c4:	07da      	lsls	r2, r3, #31
 800f4c6:	d423      	bmi.n	800f510 <__lo0bits+0x56>
 800f4c8:	0798      	lsls	r0, r3, #30
 800f4ca:	bf49      	itett	mi
 800f4cc:	085b      	lsrmi	r3, r3, #1
 800f4ce:	089b      	lsrpl	r3, r3, #2
 800f4d0:	2001      	movmi	r0, #1
 800f4d2:	600b      	strmi	r3, [r1, #0]
 800f4d4:	bf5c      	itt	pl
 800f4d6:	600b      	strpl	r3, [r1, #0]
 800f4d8:	2002      	movpl	r0, #2
 800f4da:	4770      	bx	lr
 800f4dc:	b298      	uxth	r0, r3
 800f4de:	b9a8      	cbnz	r0, 800f50c <__lo0bits+0x52>
 800f4e0:	0c1b      	lsrs	r3, r3, #16
 800f4e2:	2010      	movs	r0, #16
 800f4e4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f4e8:	bf04      	itt	eq
 800f4ea:	0a1b      	lsreq	r3, r3, #8
 800f4ec:	3008      	addeq	r0, #8
 800f4ee:	071a      	lsls	r2, r3, #28
 800f4f0:	bf04      	itt	eq
 800f4f2:	091b      	lsreq	r3, r3, #4
 800f4f4:	3004      	addeq	r0, #4
 800f4f6:	079a      	lsls	r2, r3, #30
 800f4f8:	bf04      	itt	eq
 800f4fa:	089b      	lsreq	r3, r3, #2
 800f4fc:	3002      	addeq	r0, #2
 800f4fe:	07da      	lsls	r2, r3, #31
 800f500:	d402      	bmi.n	800f508 <__lo0bits+0x4e>
 800f502:	085b      	lsrs	r3, r3, #1
 800f504:	d006      	beq.n	800f514 <__lo0bits+0x5a>
 800f506:	3001      	adds	r0, #1
 800f508:	600b      	str	r3, [r1, #0]
 800f50a:	4770      	bx	lr
 800f50c:	4610      	mov	r0, r2
 800f50e:	e7e9      	b.n	800f4e4 <__lo0bits+0x2a>
 800f510:	2000      	movs	r0, #0
 800f512:	4770      	bx	lr
 800f514:	2020      	movs	r0, #32
 800f516:	4770      	bx	lr

0800f518 <__i2b>:
 800f518:	b510      	push	{r4, lr}
 800f51a:	460c      	mov	r4, r1
 800f51c:	2101      	movs	r1, #1
 800f51e:	f7ff fee9 	bl	800f2f4 <_Balloc>
 800f522:	2201      	movs	r2, #1
 800f524:	6144      	str	r4, [r0, #20]
 800f526:	6102      	str	r2, [r0, #16]
 800f528:	bd10      	pop	{r4, pc}

0800f52a <__multiply>:
 800f52a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f52e:	4614      	mov	r4, r2
 800f530:	690a      	ldr	r2, [r1, #16]
 800f532:	6923      	ldr	r3, [r4, #16]
 800f534:	429a      	cmp	r2, r3
 800f536:	bfb8      	it	lt
 800f538:	460b      	movlt	r3, r1
 800f53a:	4688      	mov	r8, r1
 800f53c:	bfbc      	itt	lt
 800f53e:	46a0      	movlt	r8, r4
 800f540:	461c      	movlt	r4, r3
 800f542:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f546:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f54a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f54e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f552:	eb07 0609 	add.w	r6, r7, r9
 800f556:	42b3      	cmp	r3, r6
 800f558:	bfb8      	it	lt
 800f55a:	3101      	addlt	r1, #1
 800f55c:	f7ff feca 	bl	800f2f4 <_Balloc>
 800f560:	f100 0514 	add.w	r5, r0, #20
 800f564:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800f568:	462b      	mov	r3, r5
 800f56a:	2200      	movs	r2, #0
 800f56c:	4573      	cmp	r3, lr
 800f56e:	d316      	bcc.n	800f59e <__multiply+0x74>
 800f570:	f104 0214 	add.w	r2, r4, #20
 800f574:	f108 0114 	add.w	r1, r8, #20
 800f578:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800f57c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800f580:	9300      	str	r3, [sp, #0]
 800f582:	9b00      	ldr	r3, [sp, #0]
 800f584:	9201      	str	r2, [sp, #4]
 800f586:	4293      	cmp	r3, r2
 800f588:	d80c      	bhi.n	800f5a4 <__multiply+0x7a>
 800f58a:	2e00      	cmp	r6, #0
 800f58c:	dd03      	ble.n	800f596 <__multiply+0x6c>
 800f58e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f592:	2b00      	cmp	r3, #0
 800f594:	d05d      	beq.n	800f652 <__multiply+0x128>
 800f596:	6106      	str	r6, [r0, #16]
 800f598:	b003      	add	sp, #12
 800f59a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f59e:	f843 2b04 	str.w	r2, [r3], #4
 800f5a2:	e7e3      	b.n	800f56c <__multiply+0x42>
 800f5a4:	f8b2 b000 	ldrh.w	fp, [r2]
 800f5a8:	f1bb 0f00 	cmp.w	fp, #0
 800f5ac:	d023      	beq.n	800f5f6 <__multiply+0xcc>
 800f5ae:	4689      	mov	r9, r1
 800f5b0:	46ac      	mov	ip, r5
 800f5b2:	f04f 0800 	mov.w	r8, #0
 800f5b6:	f859 4b04 	ldr.w	r4, [r9], #4
 800f5ba:	f8dc a000 	ldr.w	sl, [ip]
 800f5be:	b2a3      	uxth	r3, r4
 800f5c0:	fa1f fa8a 	uxth.w	sl, sl
 800f5c4:	fb0b a303 	mla	r3, fp, r3, sl
 800f5c8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f5cc:	f8dc 4000 	ldr.w	r4, [ip]
 800f5d0:	4443      	add	r3, r8
 800f5d2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f5d6:	fb0b 840a 	mla	r4, fp, sl, r8
 800f5da:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800f5de:	46e2      	mov	sl, ip
 800f5e0:	b29b      	uxth	r3, r3
 800f5e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f5e6:	454f      	cmp	r7, r9
 800f5e8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f5ec:	f84a 3b04 	str.w	r3, [sl], #4
 800f5f0:	d82b      	bhi.n	800f64a <__multiply+0x120>
 800f5f2:	f8cc 8004 	str.w	r8, [ip, #4]
 800f5f6:	9b01      	ldr	r3, [sp, #4]
 800f5f8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800f5fc:	3204      	adds	r2, #4
 800f5fe:	f1ba 0f00 	cmp.w	sl, #0
 800f602:	d020      	beq.n	800f646 <__multiply+0x11c>
 800f604:	682b      	ldr	r3, [r5, #0]
 800f606:	4689      	mov	r9, r1
 800f608:	46a8      	mov	r8, r5
 800f60a:	f04f 0b00 	mov.w	fp, #0
 800f60e:	f8b9 c000 	ldrh.w	ip, [r9]
 800f612:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800f616:	fb0a 440c 	mla	r4, sl, ip, r4
 800f61a:	445c      	add	r4, fp
 800f61c:	46c4      	mov	ip, r8
 800f61e:	b29b      	uxth	r3, r3
 800f620:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f624:	f84c 3b04 	str.w	r3, [ip], #4
 800f628:	f859 3b04 	ldr.w	r3, [r9], #4
 800f62c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800f630:	0c1b      	lsrs	r3, r3, #16
 800f632:	fb0a b303 	mla	r3, sl, r3, fp
 800f636:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800f63a:	454f      	cmp	r7, r9
 800f63c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800f640:	d805      	bhi.n	800f64e <__multiply+0x124>
 800f642:	f8c8 3004 	str.w	r3, [r8, #4]
 800f646:	3504      	adds	r5, #4
 800f648:	e79b      	b.n	800f582 <__multiply+0x58>
 800f64a:	46d4      	mov	ip, sl
 800f64c:	e7b3      	b.n	800f5b6 <__multiply+0x8c>
 800f64e:	46e0      	mov	r8, ip
 800f650:	e7dd      	b.n	800f60e <__multiply+0xe4>
 800f652:	3e01      	subs	r6, #1
 800f654:	e799      	b.n	800f58a <__multiply+0x60>
	...

0800f658 <__pow5mult>:
 800f658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f65c:	4615      	mov	r5, r2
 800f65e:	f012 0203 	ands.w	r2, r2, #3
 800f662:	4606      	mov	r6, r0
 800f664:	460f      	mov	r7, r1
 800f666:	d007      	beq.n	800f678 <__pow5mult+0x20>
 800f668:	3a01      	subs	r2, #1
 800f66a:	4c21      	ldr	r4, [pc, #132]	; (800f6f0 <__pow5mult+0x98>)
 800f66c:	2300      	movs	r3, #0
 800f66e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f672:	f7ff fe8a 	bl	800f38a <__multadd>
 800f676:	4607      	mov	r7, r0
 800f678:	10ad      	asrs	r5, r5, #2
 800f67a:	d035      	beq.n	800f6e8 <__pow5mult+0x90>
 800f67c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f67e:	b93c      	cbnz	r4, 800f690 <__pow5mult+0x38>
 800f680:	2010      	movs	r0, #16
 800f682:	f7ff fe1d 	bl	800f2c0 <malloc>
 800f686:	6270      	str	r0, [r6, #36]	; 0x24
 800f688:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f68c:	6004      	str	r4, [r0, #0]
 800f68e:	60c4      	str	r4, [r0, #12]
 800f690:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f694:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f698:	b94c      	cbnz	r4, 800f6ae <__pow5mult+0x56>
 800f69a:	f240 2171 	movw	r1, #625	; 0x271
 800f69e:	4630      	mov	r0, r6
 800f6a0:	f7ff ff3a 	bl	800f518 <__i2b>
 800f6a4:	2300      	movs	r3, #0
 800f6a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800f6aa:	4604      	mov	r4, r0
 800f6ac:	6003      	str	r3, [r0, #0]
 800f6ae:	f04f 0800 	mov.w	r8, #0
 800f6b2:	07eb      	lsls	r3, r5, #31
 800f6b4:	d50a      	bpl.n	800f6cc <__pow5mult+0x74>
 800f6b6:	4639      	mov	r1, r7
 800f6b8:	4622      	mov	r2, r4
 800f6ba:	4630      	mov	r0, r6
 800f6bc:	f7ff ff35 	bl	800f52a <__multiply>
 800f6c0:	4639      	mov	r1, r7
 800f6c2:	4681      	mov	r9, r0
 800f6c4:	4630      	mov	r0, r6
 800f6c6:	f7ff fe49 	bl	800f35c <_Bfree>
 800f6ca:	464f      	mov	r7, r9
 800f6cc:	106d      	asrs	r5, r5, #1
 800f6ce:	d00b      	beq.n	800f6e8 <__pow5mult+0x90>
 800f6d0:	6820      	ldr	r0, [r4, #0]
 800f6d2:	b938      	cbnz	r0, 800f6e4 <__pow5mult+0x8c>
 800f6d4:	4622      	mov	r2, r4
 800f6d6:	4621      	mov	r1, r4
 800f6d8:	4630      	mov	r0, r6
 800f6da:	f7ff ff26 	bl	800f52a <__multiply>
 800f6de:	6020      	str	r0, [r4, #0]
 800f6e0:	f8c0 8000 	str.w	r8, [r0]
 800f6e4:	4604      	mov	r4, r0
 800f6e6:	e7e4      	b.n	800f6b2 <__pow5mult+0x5a>
 800f6e8:	4638      	mov	r0, r7
 800f6ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6ee:	bf00      	nop
 800f6f0:	08010a18 	.word	0x08010a18

0800f6f4 <__lshift>:
 800f6f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6f8:	460c      	mov	r4, r1
 800f6fa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f6fe:	6923      	ldr	r3, [r4, #16]
 800f700:	6849      	ldr	r1, [r1, #4]
 800f702:	eb0a 0903 	add.w	r9, sl, r3
 800f706:	68a3      	ldr	r3, [r4, #8]
 800f708:	4607      	mov	r7, r0
 800f70a:	4616      	mov	r6, r2
 800f70c:	f109 0501 	add.w	r5, r9, #1
 800f710:	42ab      	cmp	r3, r5
 800f712:	db32      	blt.n	800f77a <__lshift+0x86>
 800f714:	4638      	mov	r0, r7
 800f716:	f7ff fded 	bl	800f2f4 <_Balloc>
 800f71a:	2300      	movs	r3, #0
 800f71c:	4680      	mov	r8, r0
 800f71e:	f100 0114 	add.w	r1, r0, #20
 800f722:	461a      	mov	r2, r3
 800f724:	4553      	cmp	r3, sl
 800f726:	db2b      	blt.n	800f780 <__lshift+0x8c>
 800f728:	6920      	ldr	r0, [r4, #16]
 800f72a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f72e:	f104 0314 	add.w	r3, r4, #20
 800f732:	f016 021f 	ands.w	r2, r6, #31
 800f736:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f73a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f73e:	d025      	beq.n	800f78c <__lshift+0x98>
 800f740:	f1c2 0e20 	rsb	lr, r2, #32
 800f744:	2000      	movs	r0, #0
 800f746:	681e      	ldr	r6, [r3, #0]
 800f748:	468a      	mov	sl, r1
 800f74a:	4096      	lsls	r6, r2
 800f74c:	4330      	orrs	r0, r6
 800f74e:	f84a 0b04 	str.w	r0, [sl], #4
 800f752:	f853 0b04 	ldr.w	r0, [r3], #4
 800f756:	459c      	cmp	ip, r3
 800f758:	fa20 f00e 	lsr.w	r0, r0, lr
 800f75c:	d814      	bhi.n	800f788 <__lshift+0x94>
 800f75e:	6048      	str	r0, [r1, #4]
 800f760:	b108      	cbz	r0, 800f766 <__lshift+0x72>
 800f762:	f109 0502 	add.w	r5, r9, #2
 800f766:	3d01      	subs	r5, #1
 800f768:	4638      	mov	r0, r7
 800f76a:	f8c8 5010 	str.w	r5, [r8, #16]
 800f76e:	4621      	mov	r1, r4
 800f770:	f7ff fdf4 	bl	800f35c <_Bfree>
 800f774:	4640      	mov	r0, r8
 800f776:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f77a:	3101      	adds	r1, #1
 800f77c:	005b      	lsls	r3, r3, #1
 800f77e:	e7c7      	b.n	800f710 <__lshift+0x1c>
 800f780:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800f784:	3301      	adds	r3, #1
 800f786:	e7cd      	b.n	800f724 <__lshift+0x30>
 800f788:	4651      	mov	r1, sl
 800f78a:	e7dc      	b.n	800f746 <__lshift+0x52>
 800f78c:	3904      	subs	r1, #4
 800f78e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f792:	f841 2f04 	str.w	r2, [r1, #4]!
 800f796:	459c      	cmp	ip, r3
 800f798:	d8f9      	bhi.n	800f78e <__lshift+0x9a>
 800f79a:	e7e4      	b.n	800f766 <__lshift+0x72>

0800f79c <__mcmp>:
 800f79c:	6903      	ldr	r3, [r0, #16]
 800f79e:	690a      	ldr	r2, [r1, #16]
 800f7a0:	1a9b      	subs	r3, r3, r2
 800f7a2:	b530      	push	{r4, r5, lr}
 800f7a4:	d10c      	bne.n	800f7c0 <__mcmp+0x24>
 800f7a6:	0092      	lsls	r2, r2, #2
 800f7a8:	3014      	adds	r0, #20
 800f7aa:	3114      	adds	r1, #20
 800f7ac:	1884      	adds	r4, r0, r2
 800f7ae:	4411      	add	r1, r2
 800f7b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f7b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f7b8:	4295      	cmp	r5, r2
 800f7ba:	d003      	beq.n	800f7c4 <__mcmp+0x28>
 800f7bc:	d305      	bcc.n	800f7ca <__mcmp+0x2e>
 800f7be:	2301      	movs	r3, #1
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	bd30      	pop	{r4, r5, pc}
 800f7c4:	42a0      	cmp	r0, r4
 800f7c6:	d3f3      	bcc.n	800f7b0 <__mcmp+0x14>
 800f7c8:	e7fa      	b.n	800f7c0 <__mcmp+0x24>
 800f7ca:	f04f 33ff 	mov.w	r3, #4294967295
 800f7ce:	e7f7      	b.n	800f7c0 <__mcmp+0x24>

0800f7d0 <__mdiff>:
 800f7d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7d4:	460d      	mov	r5, r1
 800f7d6:	4607      	mov	r7, r0
 800f7d8:	4611      	mov	r1, r2
 800f7da:	4628      	mov	r0, r5
 800f7dc:	4614      	mov	r4, r2
 800f7de:	f7ff ffdd 	bl	800f79c <__mcmp>
 800f7e2:	1e06      	subs	r6, r0, #0
 800f7e4:	d108      	bne.n	800f7f8 <__mdiff+0x28>
 800f7e6:	4631      	mov	r1, r6
 800f7e8:	4638      	mov	r0, r7
 800f7ea:	f7ff fd83 	bl	800f2f4 <_Balloc>
 800f7ee:	2301      	movs	r3, #1
 800f7f0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800f7f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f7f8:	bfa4      	itt	ge
 800f7fa:	4623      	movge	r3, r4
 800f7fc:	462c      	movge	r4, r5
 800f7fe:	4638      	mov	r0, r7
 800f800:	6861      	ldr	r1, [r4, #4]
 800f802:	bfa6      	itte	ge
 800f804:	461d      	movge	r5, r3
 800f806:	2600      	movge	r6, #0
 800f808:	2601      	movlt	r6, #1
 800f80a:	f7ff fd73 	bl	800f2f4 <_Balloc>
 800f80e:	692b      	ldr	r3, [r5, #16]
 800f810:	60c6      	str	r6, [r0, #12]
 800f812:	6926      	ldr	r6, [r4, #16]
 800f814:	f105 0914 	add.w	r9, r5, #20
 800f818:	f104 0214 	add.w	r2, r4, #20
 800f81c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800f820:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800f824:	f100 0514 	add.w	r5, r0, #20
 800f828:	f04f 0e00 	mov.w	lr, #0
 800f82c:	f852 ab04 	ldr.w	sl, [r2], #4
 800f830:	f859 4b04 	ldr.w	r4, [r9], #4
 800f834:	fa1e f18a 	uxtah	r1, lr, sl
 800f838:	b2a3      	uxth	r3, r4
 800f83a:	1ac9      	subs	r1, r1, r3
 800f83c:	0c23      	lsrs	r3, r4, #16
 800f83e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800f842:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f846:	b289      	uxth	r1, r1
 800f848:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800f84c:	45c8      	cmp	r8, r9
 800f84e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800f852:	4694      	mov	ip, r2
 800f854:	f845 3b04 	str.w	r3, [r5], #4
 800f858:	d8e8      	bhi.n	800f82c <__mdiff+0x5c>
 800f85a:	45bc      	cmp	ip, r7
 800f85c:	d304      	bcc.n	800f868 <__mdiff+0x98>
 800f85e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800f862:	b183      	cbz	r3, 800f886 <__mdiff+0xb6>
 800f864:	6106      	str	r6, [r0, #16]
 800f866:	e7c5      	b.n	800f7f4 <__mdiff+0x24>
 800f868:	f85c 1b04 	ldr.w	r1, [ip], #4
 800f86c:	fa1e f381 	uxtah	r3, lr, r1
 800f870:	141a      	asrs	r2, r3, #16
 800f872:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f876:	b29b      	uxth	r3, r3
 800f878:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f87c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800f880:	f845 3b04 	str.w	r3, [r5], #4
 800f884:	e7e9      	b.n	800f85a <__mdiff+0x8a>
 800f886:	3e01      	subs	r6, #1
 800f888:	e7e9      	b.n	800f85e <__mdiff+0x8e>
	...

0800f88c <__ulp>:
 800f88c:	4b12      	ldr	r3, [pc, #72]	; (800f8d8 <__ulp+0x4c>)
 800f88e:	ee10 2a90 	vmov	r2, s1
 800f892:	401a      	ands	r2, r3
 800f894:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800f898:	2b00      	cmp	r3, #0
 800f89a:	dd04      	ble.n	800f8a6 <__ulp+0x1a>
 800f89c:	2000      	movs	r0, #0
 800f89e:	4619      	mov	r1, r3
 800f8a0:	ec41 0b10 	vmov	d0, r0, r1
 800f8a4:	4770      	bx	lr
 800f8a6:	425b      	negs	r3, r3
 800f8a8:	151b      	asrs	r3, r3, #20
 800f8aa:	2b13      	cmp	r3, #19
 800f8ac:	f04f 0000 	mov.w	r0, #0
 800f8b0:	f04f 0100 	mov.w	r1, #0
 800f8b4:	dc04      	bgt.n	800f8c0 <__ulp+0x34>
 800f8b6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800f8ba:	fa42 f103 	asr.w	r1, r2, r3
 800f8be:	e7ef      	b.n	800f8a0 <__ulp+0x14>
 800f8c0:	3b14      	subs	r3, #20
 800f8c2:	2b1e      	cmp	r3, #30
 800f8c4:	f04f 0201 	mov.w	r2, #1
 800f8c8:	bfda      	itte	le
 800f8ca:	f1c3 031f 	rsble	r3, r3, #31
 800f8ce:	fa02 f303 	lslle.w	r3, r2, r3
 800f8d2:	4613      	movgt	r3, r2
 800f8d4:	4618      	mov	r0, r3
 800f8d6:	e7e3      	b.n	800f8a0 <__ulp+0x14>
 800f8d8:	7ff00000 	.word	0x7ff00000

0800f8dc <__b2d>:
 800f8dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8de:	6905      	ldr	r5, [r0, #16]
 800f8e0:	f100 0714 	add.w	r7, r0, #20
 800f8e4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f8e8:	1f2e      	subs	r6, r5, #4
 800f8ea:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f8ee:	4620      	mov	r0, r4
 800f8f0:	f7ff fdc4 	bl	800f47c <__hi0bits>
 800f8f4:	f1c0 0320 	rsb	r3, r0, #32
 800f8f8:	280a      	cmp	r0, #10
 800f8fa:	600b      	str	r3, [r1, #0]
 800f8fc:	f8df c074 	ldr.w	ip, [pc, #116]	; 800f974 <__b2d+0x98>
 800f900:	dc14      	bgt.n	800f92c <__b2d+0x50>
 800f902:	f1c0 0e0b 	rsb	lr, r0, #11
 800f906:	fa24 f10e 	lsr.w	r1, r4, lr
 800f90a:	42b7      	cmp	r7, r6
 800f90c:	ea41 030c 	orr.w	r3, r1, ip
 800f910:	bf34      	ite	cc
 800f912:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f916:	2100      	movcs	r1, #0
 800f918:	3015      	adds	r0, #21
 800f91a:	fa04 f000 	lsl.w	r0, r4, r0
 800f91e:	fa21 f10e 	lsr.w	r1, r1, lr
 800f922:	ea40 0201 	orr.w	r2, r0, r1
 800f926:	ec43 2b10 	vmov	d0, r2, r3
 800f92a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f92c:	42b7      	cmp	r7, r6
 800f92e:	bf3a      	itte	cc
 800f930:	f1a5 0608 	subcc.w	r6, r5, #8
 800f934:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f938:	2100      	movcs	r1, #0
 800f93a:	380b      	subs	r0, #11
 800f93c:	d015      	beq.n	800f96a <__b2d+0x8e>
 800f93e:	4084      	lsls	r4, r0
 800f940:	f1c0 0520 	rsb	r5, r0, #32
 800f944:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800f948:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800f94c:	42be      	cmp	r6, r7
 800f94e:	fa21 fc05 	lsr.w	ip, r1, r5
 800f952:	ea44 030c 	orr.w	r3, r4, ip
 800f956:	bf8c      	ite	hi
 800f958:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f95c:	2400      	movls	r4, #0
 800f95e:	fa01 f000 	lsl.w	r0, r1, r0
 800f962:	40ec      	lsrs	r4, r5
 800f964:	ea40 0204 	orr.w	r2, r0, r4
 800f968:	e7dd      	b.n	800f926 <__b2d+0x4a>
 800f96a:	ea44 030c 	orr.w	r3, r4, ip
 800f96e:	460a      	mov	r2, r1
 800f970:	e7d9      	b.n	800f926 <__b2d+0x4a>
 800f972:	bf00      	nop
 800f974:	3ff00000 	.word	0x3ff00000

0800f978 <__d2b>:
 800f978:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f97c:	460e      	mov	r6, r1
 800f97e:	2101      	movs	r1, #1
 800f980:	ec59 8b10 	vmov	r8, r9, d0
 800f984:	4615      	mov	r5, r2
 800f986:	f7ff fcb5 	bl	800f2f4 <_Balloc>
 800f98a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800f98e:	4607      	mov	r7, r0
 800f990:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f994:	bb34      	cbnz	r4, 800f9e4 <__d2b+0x6c>
 800f996:	9301      	str	r3, [sp, #4]
 800f998:	f1b8 0300 	subs.w	r3, r8, #0
 800f99c:	d027      	beq.n	800f9ee <__d2b+0x76>
 800f99e:	a802      	add	r0, sp, #8
 800f9a0:	f840 3d08 	str.w	r3, [r0, #-8]!
 800f9a4:	f7ff fd89 	bl	800f4ba <__lo0bits>
 800f9a8:	9900      	ldr	r1, [sp, #0]
 800f9aa:	b1f0      	cbz	r0, 800f9ea <__d2b+0x72>
 800f9ac:	9a01      	ldr	r2, [sp, #4]
 800f9ae:	f1c0 0320 	rsb	r3, r0, #32
 800f9b2:	fa02 f303 	lsl.w	r3, r2, r3
 800f9b6:	430b      	orrs	r3, r1
 800f9b8:	40c2      	lsrs	r2, r0
 800f9ba:	617b      	str	r3, [r7, #20]
 800f9bc:	9201      	str	r2, [sp, #4]
 800f9be:	9b01      	ldr	r3, [sp, #4]
 800f9c0:	61bb      	str	r3, [r7, #24]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	bf14      	ite	ne
 800f9c6:	2102      	movne	r1, #2
 800f9c8:	2101      	moveq	r1, #1
 800f9ca:	6139      	str	r1, [r7, #16]
 800f9cc:	b1c4      	cbz	r4, 800fa00 <__d2b+0x88>
 800f9ce:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800f9d2:	4404      	add	r4, r0
 800f9d4:	6034      	str	r4, [r6, #0]
 800f9d6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f9da:	6028      	str	r0, [r5, #0]
 800f9dc:	4638      	mov	r0, r7
 800f9de:	b003      	add	sp, #12
 800f9e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f9e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f9e8:	e7d5      	b.n	800f996 <__d2b+0x1e>
 800f9ea:	6179      	str	r1, [r7, #20]
 800f9ec:	e7e7      	b.n	800f9be <__d2b+0x46>
 800f9ee:	a801      	add	r0, sp, #4
 800f9f0:	f7ff fd63 	bl	800f4ba <__lo0bits>
 800f9f4:	9b01      	ldr	r3, [sp, #4]
 800f9f6:	617b      	str	r3, [r7, #20]
 800f9f8:	2101      	movs	r1, #1
 800f9fa:	6139      	str	r1, [r7, #16]
 800f9fc:	3020      	adds	r0, #32
 800f9fe:	e7e5      	b.n	800f9cc <__d2b+0x54>
 800fa00:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800fa04:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fa08:	6030      	str	r0, [r6, #0]
 800fa0a:	6918      	ldr	r0, [r3, #16]
 800fa0c:	f7ff fd36 	bl	800f47c <__hi0bits>
 800fa10:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800fa14:	e7e1      	b.n	800f9da <__d2b+0x62>

0800fa16 <__ratio>:
 800fa16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa1a:	4688      	mov	r8, r1
 800fa1c:	4669      	mov	r1, sp
 800fa1e:	4681      	mov	r9, r0
 800fa20:	f7ff ff5c 	bl	800f8dc <__b2d>
 800fa24:	a901      	add	r1, sp, #4
 800fa26:	4640      	mov	r0, r8
 800fa28:	ec57 6b10 	vmov	r6, r7, d0
 800fa2c:	f7ff ff56 	bl	800f8dc <__b2d>
 800fa30:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fa34:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800fa38:	eba3 0c02 	sub.w	ip, r3, r2
 800fa3c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fa40:	1a9b      	subs	r3, r3, r2
 800fa42:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800fa46:	ec5b ab10 	vmov	sl, fp, d0
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	bfce      	itee	gt
 800fa4e:	463a      	movgt	r2, r7
 800fa50:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fa54:	465a      	movle	r2, fp
 800fa56:	4659      	mov	r1, fp
 800fa58:	463d      	mov	r5, r7
 800fa5a:	bfd4      	ite	le
 800fa5c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800fa60:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800fa64:	4630      	mov	r0, r6
 800fa66:	ee10 2a10 	vmov	r2, s0
 800fa6a:	460b      	mov	r3, r1
 800fa6c:	4629      	mov	r1, r5
 800fa6e:	f7f0 feed 	bl	800084c <__aeabi_ddiv>
 800fa72:	ec41 0b10 	vmov	d0, r0, r1
 800fa76:	b003      	add	sp, #12
 800fa78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fa7c <__copybits>:
 800fa7c:	3901      	subs	r1, #1
 800fa7e:	b510      	push	{r4, lr}
 800fa80:	1149      	asrs	r1, r1, #5
 800fa82:	6914      	ldr	r4, [r2, #16]
 800fa84:	3101      	adds	r1, #1
 800fa86:	f102 0314 	add.w	r3, r2, #20
 800fa8a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fa8e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fa92:	42a3      	cmp	r3, r4
 800fa94:	4602      	mov	r2, r0
 800fa96:	d303      	bcc.n	800faa0 <__copybits+0x24>
 800fa98:	2300      	movs	r3, #0
 800fa9a:	428a      	cmp	r2, r1
 800fa9c:	d305      	bcc.n	800faaa <__copybits+0x2e>
 800fa9e:	bd10      	pop	{r4, pc}
 800faa0:	f853 2b04 	ldr.w	r2, [r3], #4
 800faa4:	f840 2b04 	str.w	r2, [r0], #4
 800faa8:	e7f3      	b.n	800fa92 <__copybits+0x16>
 800faaa:	f842 3b04 	str.w	r3, [r2], #4
 800faae:	e7f4      	b.n	800fa9a <__copybits+0x1e>

0800fab0 <__any_on>:
 800fab0:	f100 0214 	add.w	r2, r0, #20
 800fab4:	6900      	ldr	r0, [r0, #16]
 800fab6:	114b      	asrs	r3, r1, #5
 800fab8:	4298      	cmp	r0, r3
 800faba:	b510      	push	{r4, lr}
 800fabc:	db11      	blt.n	800fae2 <__any_on+0x32>
 800fabe:	dd0a      	ble.n	800fad6 <__any_on+0x26>
 800fac0:	f011 011f 	ands.w	r1, r1, #31
 800fac4:	d007      	beq.n	800fad6 <__any_on+0x26>
 800fac6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800faca:	fa24 f001 	lsr.w	r0, r4, r1
 800face:	fa00 f101 	lsl.w	r1, r0, r1
 800fad2:	428c      	cmp	r4, r1
 800fad4:	d10b      	bne.n	800faee <__any_on+0x3e>
 800fad6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fada:	4293      	cmp	r3, r2
 800fadc:	d803      	bhi.n	800fae6 <__any_on+0x36>
 800fade:	2000      	movs	r0, #0
 800fae0:	bd10      	pop	{r4, pc}
 800fae2:	4603      	mov	r3, r0
 800fae4:	e7f7      	b.n	800fad6 <__any_on+0x26>
 800fae6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800faea:	2900      	cmp	r1, #0
 800faec:	d0f5      	beq.n	800fada <__any_on+0x2a>
 800faee:	2001      	movs	r0, #1
 800faf0:	e7f6      	b.n	800fae0 <__any_on+0x30>

0800faf2 <_calloc_r>:
 800faf2:	b538      	push	{r3, r4, r5, lr}
 800faf4:	fb02 f401 	mul.w	r4, r2, r1
 800faf8:	4621      	mov	r1, r4
 800fafa:	f000 f857 	bl	800fbac <_malloc_r>
 800fafe:	4605      	mov	r5, r0
 800fb00:	b118      	cbz	r0, 800fb0a <_calloc_r+0x18>
 800fb02:	4622      	mov	r2, r4
 800fb04:	2100      	movs	r1, #0
 800fb06:	f7fc fa24 	bl	800bf52 <memset>
 800fb0a:	4628      	mov	r0, r5
 800fb0c:	bd38      	pop	{r3, r4, r5, pc}
	...

0800fb10 <_free_r>:
 800fb10:	b538      	push	{r3, r4, r5, lr}
 800fb12:	4605      	mov	r5, r0
 800fb14:	2900      	cmp	r1, #0
 800fb16:	d045      	beq.n	800fba4 <_free_r+0x94>
 800fb18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fb1c:	1f0c      	subs	r4, r1, #4
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	bfb8      	it	lt
 800fb22:	18e4      	addlt	r4, r4, r3
 800fb24:	f000 fc0f 	bl	8010346 <__malloc_lock>
 800fb28:	4a1f      	ldr	r2, [pc, #124]	; (800fba8 <_free_r+0x98>)
 800fb2a:	6813      	ldr	r3, [r2, #0]
 800fb2c:	4610      	mov	r0, r2
 800fb2e:	b933      	cbnz	r3, 800fb3e <_free_r+0x2e>
 800fb30:	6063      	str	r3, [r4, #4]
 800fb32:	6014      	str	r4, [r2, #0]
 800fb34:	4628      	mov	r0, r5
 800fb36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb3a:	f000 bc05 	b.w	8010348 <__malloc_unlock>
 800fb3e:	42a3      	cmp	r3, r4
 800fb40:	d90c      	bls.n	800fb5c <_free_r+0x4c>
 800fb42:	6821      	ldr	r1, [r4, #0]
 800fb44:	1862      	adds	r2, r4, r1
 800fb46:	4293      	cmp	r3, r2
 800fb48:	bf04      	itt	eq
 800fb4a:	681a      	ldreq	r2, [r3, #0]
 800fb4c:	685b      	ldreq	r3, [r3, #4]
 800fb4e:	6063      	str	r3, [r4, #4]
 800fb50:	bf04      	itt	eq
 800fb52:	1852      	addeq	r2, r2, r1
 800fb54:	6022      	streq	r2, [r4, #0]
 800fb56:	6004      	str	r4, [r0, #0]
 800fb58:	e7ec      	b.n	800fb34 <_free_r+0x24>
 800fb5a:	4613      	mov	r3, r2
 800fb5c:	685a      	ldr	r2, [r3, #4]
 800fb5e:	b10a      	cbz	r2, 800fb64 <_free_r+0x54>
 800fb60:	42a2      	cmp	r2, r4
 800fb62:	d9fa      	bls.n	800fb5a <_free_r+0x4a>
 800fb64:	6819      	ldr	r1, [r3, #0]
 800fb66:	1858      	adds	r0, r3, r1
 800fb68:	42a0      	cmp	r0, r4
 800fb6a:	d10b      	bne.n	800fb84 <_free_r+0x74>
 800fb6c:	6820      	ldr	r0, [r4, #0]
 800fb6e:	4401      	add	r1, r0
 800fb70:	1858      	adds	r0, r3, r1
 800fb72:	4282      	cmp	r2, r0
 800fb74:	6019      	str	r1, [r3, #0]
 800fb76:	d1dd      	bne.n	800fb34 <_free_r+0x24>
 800fb78:	6810      	ldr	r0, [r2, #0]
 800fb7a:	6852      	ldr	r2, [r2, #4]
 800fb7c:	605a      	str	r2, [r3, #4]
 800fb7e:	4401      	add	r1, r0
 800fb80:	6019      	str	r1, [r3, #0]
 800fb82:	e7d7      	b.n	800fb34 <_free_r+0x24>
 800fb84:	d902      	bls.n	800fb8c <_free_r+0x7c>
 800fb86:	230c      	movs	r3, #12
 800fb88:	602b      	str	r3, [r5, #0]
 800fb8a:	e7d3      	b.n	800fb34 <_free_r+0x24>
 800fb8c:	6820      	ldr	r0, [r4, #0]
 800fb8e:	1821      	adds	r1, r4, r0
 800fb90:	428a      	cmp	r2, r1
 800fb92:	bf04      	itt	eq
 800fb94:	6811      	ldreq	r1, [r2, #0]
 800fb96:	6852      	ldreq	r2, [r2, #4]
 800fb98:	6062      	str	r2, [r4, #4]
 800fb9a:	bf04      	itt	eq
 800fb9c:	1809      	addeq	r1, r1, r0
 800fb9e:	6021      	streq	r1, [r4, #0]
 800fba0:	605c      	str	r4, [r3, #4]
 800fba2:	e7c7      	b.n	800fb34 <_free_r+0x24>
 800fba4:	bd38      	pop	{r3, r4, r5, pc}
 800fba6:	bf00      	nop
 800fba8:	2001ebf4 	.word	0x2001ebf4

0800fbac <_malloc_r>:
 800fbac:	b570      	push	{r4, r5, r6, lr}
 800fbae:	1ccd      	adds	r5, r1, #3
 800fbb0:	f025 0503 	bic.w	r5, r5, #3
 800fbb4:	3508      	adds	r5, #8
 800fbb6:	2d0c      	cmp	r5, #12
 800fbb8:	bf38      	it	cc
 800fbba:	250c      	movcc	r5, #12
 800fbbc:	2d00      	cmp	r5, #0
 800fbbe:	4606      	mov	r6, r0
 800fbc0:	db01      	blt.n	800fbc6 <_malloc_r+0x1a>
 800fbc2:	42a9      	cmp	r1, r5
 800fbc4:	d903      	bls.n	800fbce <_malloc_r+0x22>
 800fbc6:	230c      	movs	r3, #12
 800fbc8:	6033      	str	r3, [r6, #0]
 800fbca:	2000      	movs	r0, #0
 800fbcc:	bd70      	pop	{r4, r5, r6, pc}
 800fbce:	f000 fbba 	bl	8010346 <__malloc_lock>
 800fbd2:	4a21      	ldr	r2, [pc, #132]	; (800fc58 <_malloc_r+0xac>)
 800fbd4:	6814      	ldr	r4, [r2, #0]
 800fbd6:	4621      	mov	r1, r4
 800fbd8:	b991      	cbnz	r1, 800fc00 <_malloc_r+0x54>
 800fbda:	4c20      	ldr	r4, [pc, #128]	; (800fc5c <_malloc_r+0xb0>)
 800fbdc:	6823      	ldr	r3, [r4, #0]
 800fbde:	b91b      	cbnz	r3, 800fbe8 <_malloc_r+0x3c>
 800fbe0:	4630      	mov	r0, r6
 800fbe2:	f000 facf 	bl	8010184 <_sbrk_r>
 800fbe6:	6020      	str	r0, [r4, #0]
 800fbe8:	4629      	mov	r1, r5
 800fbea:	4630      	mov	r0, r6
 800fbec:	f000 faca 	bl	8010184 <_sbrk_r>
 800fbf0:	1c43      	adds	r3, r0, #1
 800fbf2:	d124      	bne.n	800fc3e <_malloc_r+0x92>
 800fbf4:	230c      	movs	r3, #12
 800fbf6:	6033      	str	r3, [r6, #0]
 800fbf8:	4630      	mov	r0, r6
 800fbfa:	f000 fba5 	bl	8010348 <__malloc_unlock>
 800fbfe:	e7e4      	b.n	800fbca <_malloc_r+0x1e>
 800fc00:	680b      	ldr	r3, [r1, #0]
 800fc02:	1b5b      	subs	r3, r3, r5
 800fc04:	d418      	bmi.n	800fc38 <_malloc_r+0x8c>
 800fc06:	2b0b      	cmp	r3, #11
 800fc08:	d90f      	bls.n	800fc2a <_malloc_r+0x7e>
 800fc0a:	600b      	str	r3, [r1, #0]
 800fc0c:	50cd      	str	r5, [r1, r3]
 800fc0e:	18cc      	adds	r4, r1, r3
 800fc10:	4630      	mov	r0, r6
 800fc12:	f000 fb99 	bl	8010348 <__malloc_unlock>
 800fc16:	f104 000b 	add.w	r0, r4, #11
 800fc1a:	1d23      	adds	r3, r4, #4
 800fc1c:	f020 0007 	bic.w	r0, r0, #7
 800fc20:	1ac3      	subs	r3, r0, r3
 800fc22:	d0d3      	beq.n	800fbcc <_malloc_r+0x20>
 800fc24:	425a      	negs	r2, r3
 800fc26:	50e2      	str	r2, [r4, r3]
 800fc28:	e7d0      	b.n	800fbcc <_malloc_r+0x20>
 800fc2a:	428c      	cmp	r4, r1
 800fc2c:	684b      	ldr	r3, [r1, #4]
 800fc2e:	bf16      	itet	ne
 800fc30:	6063      	strne	r3, [r4, #4]
 800fc32:	6013      	streq	r3, [r2, #0]
 800fc34:	460c      	movne	r4, r1
 800fc36:	e7eb      	b.n	800fc10 <_malloc_r+0x64>
 800fc38:	460c      	mov	r4, r1
 800fc3a:	6849      	ldr	r1, [r1, #4]
 800fc3c:	e7cc      	b.n	800fbd8 <_malloc_r+0x2c>
 800fc3e:	1cc4      	adds	r4, r0, #3
 800fc40:	f024 0403 	bic.w	r4, r4, #3
 800fc44:	42a0      	cmp	r0, r4
 800fc46:	d005      	beq.n	800fc54 <_malloc_r+0xa8>
 800fc48:	1a21      	subs	r1, r4, r0
 800fc4a:	4630      	mov	r0, r6
 800fc4c:	f000 fa9a 	bl	8010184 <_sbrk_r>
 800fc50:	3001      	adds	r0, #1
 800fc52:	d0cf      	beq.n	800fbf4 <_malloc_r+0x48>
 800fc54:	6025      	str	r5, [r4, #0]
 800fc56:	e7db      	b.n	800fc10 <_malloc_r+0x64>
 800fc58:	2001ebf4 	.word	0x2001ebf4
 800fc5c:	2001ebf8 	.word	0x2001ebf8

0800fc60 <__ssputs_r>:
 800fc60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc64:	688e      	ldr	r6, [r1, #8]
 800fc66:	429e      	cmp	r6, r3
 800fc68:	4682      	mov	sl, r0
 800fc6a:	460c      	mov	r4, r1
 800fc6c:	4690      	mov	r8, r2
 800fc6e:	4699      	mov	r9, r3
 800fc70:	d837      	bhi.n	800fce2 <__ssputs_r+0x82>
 800fc72:	898a      	ldrh	r2, [r1, #12]
 800fc74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fc78:	d031      	beq.n	800fcde <__ssputs_r+0x7e>
 800fc7a:	6825      	ldr	r5, [r4, #0]
 800fc7c:	6909      	ldr	r1, [r1, #16]
 800fc7e:	1a6f      	subs	r7, r5, r1
 800fc80:	6965      	ldr	r5, [r4, #20]
 800fc82:	2302      	movs	r3, #2
 800fc84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fc88:	fb95 f5f3 	sdiv	r5, r5, r3
 800fc8c:	f109 0301 	add.w	r3, r9, #1
 800fc90:	443b      	add	r3, r7
 800fc92:	429d      	cmp	r5, r3
 800fc94:	bf38      	it	cc
 800fc96:	461d      	movcc	r5, r3
 800fc98:	0553      	lsls	r3, r2, #21
 800fc9a:	d530      	bpl.n	800fcfe <__ssputs_r+0x9e>
 800fc9c:	4629      	mov	r1, r5
 800fc9e:	f7ff ff85 	bl	800fbac <_malloc_r>
 800fca2:	4606      	mov	r6, r0
 800fca4:	b950      	cbnz	r0, 800fcbc <__ssputs_r+0x5c>
 800fca6:	230c      	movs	r3, #12
 800fca8:	f8ca 3000 	str.w	r3, [sl]
 800fcac:	89a3      	ldrh	r3, [r4, #12]
 800fcae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fcb2:	81a3      	strh	r3, [r4, #12]
 800fcb4:	f04f 30ff 	mov.w	r0, #4294967295
 800fcb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcbc:	463a      	mov	r2, r7
 800fcbe:	6921      	ldr	r1, [r4, #16]
 800fcc0:	f7fc f93c 	bl	800bf3c <memcpy>
 800fcc4:	89a3      	ldrh	r3, [r4, #12]
 800fcc6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fcca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fcce:	81a3      	strh	r3, [r4, #12]
 800fcd0:	6126      	str	r6, [r4, #16]
 800fcd2:	6165      	str	r5, [r4, #20]
 800fcd4:	443e      	add	r6, r7
 800fcd6:	1bed      	subs	r5, r5, r7
 800fcd8:	6026      	str	r6, [r4, #0]
 800fcda:	60a5      	str	r5, [r4, #8]
 800fcdc:	464e      	mov	r6, r9
 800fcde:	454e      	cmp	r6, r9
 800fce0:	d900      	bls.n	800fce4 <__ssputs_r+0x84>
 800fce2:	464e      	mov	r6, r9
 800fce4:	4632      	mov	r2, r6
 800fce6:	4641      	mov	r1, r8
 800fce8:	6820      	ldr	r0, [r4, #0]
 800fcea:	f000 fb13 	bl	8010314 <memmove>
 800fcee:	68a3      	ldr	r3, [r4, #8]
 800fcf0:	1b9b      	subs	r3, r3, r6
 800fcf2:	60a3      	str	r3, [r4, #8]
 800fcf4:	6823      	ldr	r3, [r4, #0]
 800fcf6:	441e      	add	r6, r3
 800fcf8:	6026      	str	r6, [r4, #0]
 800fcfa:	2000      	movs	r0, #0
 800fcfc:	e7dc      	b.n	800fcb8 <__ssputs_r+0x58>
 800fcfe:	462a      	mov	r2, r5
 800fd00:	f000 fb23 	bl	801034a <_realloc_r>
 800fd04:	4606      	mov	r6, r0
 800fd06:	2800      	cmp	r0, #0
 800fd08:	d1e2      	bne.n	800fcd0 <__ssputs_r+0x70>
 800fd0a:	6921      	ldr	r1, [r4, #16]
 800fd0c:	4650      	mov	r0, sl
 800fd0e:	f7ff feff 	bl	800fb10 <_free_r>
 800fd12:	e7c8      	b.n	800fca6 <__ssputs_r+0x46>

0800fd14 <_svfiprintf_r>:
 800fd14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd18:	461d      	mov	r5, r3
 800fd1a:	898b      	ldrh	r3, [r1, #12]
 800fd1c:	061f      	lsls	r7, r3, #24
 800fd1e:	b09d      	sub	sp, #116	; 0x74
 800fd20:	4680      	mov	r8, r0
 800fd22:	460c      	mov	r4, r1
 800fd24:	4616      	mov	r6, r2
 800fd26:	d50f      	bpl.n	800fd48 <_svfiprintf_r+0x34>
 800fd28:	690b      	ldr	r3, [r1, #16]
 800fd2a:	b96b      	cbnz	r3, 800fd48 <_svfiprintf_r+0x34>
 800fd2c:	2140      	movs	r1, #64	; 0x40
 800fd2e:	f7ff ff3d 	bl	800fbac <_malloc_r>
 800fd32:	6020      	str	r0, [r4, #0]
 800fd34:	6120      	str	r0, [r4, #16]
 800fd36:	b928      	cbnz	r0, 800fd44 <_svfiprintf_r+0x30>
 800fd38:	230c      	movs	r3, #12
 800fd3a:	f8c8 3000 	str.w	r3, [r8]
 800fd3e:	f04f 30ff 	mov.w	r0, #4294967295
 800fd42:	e0c8      	b.n	800fed6 <_svfiprintf_r+0x1c2>
 800fd44:	2340      	movs	r3, #64	; 0x40
 800fd46:	6163      	str	r3, [r4, #20]
 800fd48:	2300      	movs	r3, #0
 800fd4a:	9309      	str	r3, [sp, #36]	; 0x24
 800fd4c:	2320      	movs	r3, #32
 800fd4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fd52:	2330      	movs	r3, #48	; 0x30
 800fd54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fd58:	9503      	str	r5, [sp, #12]
 800fd5a:	f04f 0b01 	mov.w	fp, #1
 800fd5e:	4637      	mov	r7, r6
 800fd60:	463d      	mov	r5, r7
 800fd62:	f815 3b01 	ldrb.w	r3, [r5], #1
 800fd66:	b10b      	cbz	r3, 800fd6c <_svfiprintf_r+0x58>
 800fd68:	2b25      	cmp	r3, #37	; 0x25
 800fd6a:	d13e      	bne.n	800fdea <_svfiprintf_r+0xd6>
 800fd6c:	ebb7 0a06 	subs.w	sl, r7, r6
 800fd70:	d00b      	beq.n	800fd8a <_svfiprintf_r+0x76>
 800fd72:	4653      	mov	r3, sl
 800fd74:	4632      	mov	r2, r6
 800fd76:	4621      	mov	r1, r4
 800fd78:	4640      	mov	r0, r8
 800fd7a:	f7ff ff71 	bl	800fc60 <__ssputs_r>
 800fd7e:	3001      	adds	r0, #1
 800fd80:	f000 80a4 	beq.w	800fecc <_svfiprintf_r+0x1b8>
 800fd84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd86:	4453      	add	r3, sl
 800fd88:	9309      	str	r3, [sp, #36]	; 0x24
 800fd8a:	783b      	ldrb	r3, [r7, #0]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	f000 809d 	beq.w	800fecc <_svfiprintf_r+0x1b8>
 800fd92:	2300      	movs	r3, #0
 800fd94:	f04f 32ff 	mov.w	r2, #4294967295
 800fd98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fd9c:	9304      	str	r3, [sp, #16]
 800fd9e:	9307      	str	r3, [sp, #28]
 800fda0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fda4:	931a      	str	r3, [sp, #104]	; 0x68
 800fda6:	462f      	mov	r7, r5
 800fda8:	2205      	movs	r2, #5
 800fdaa:	f817 1b01 	ldrb.w	r1, [r7], #1
 800fdae:	4850      	ldr	r0, [pc, #320]	; (800fef0 <_svfiprintf_r+0x1dc>)
 800fdb0:	f7f0 fa16 	bl	80001e0 <memchr>
 800fdb4:	9b04      	ldr	r3, [sp, #16]
 800fdb6:	b9d0      	cbnz	r0, 800fdee <_svfiprintf_r+0xda>
 800fdb8:	06d9      	lsls	r1, r3, #27
 800fdba:	bf44      	itt	mi
 800fdbc:	2220      	movmi	r2, #32
 800fdbe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800fdc2:	071a      	lsls	r2, r3, #28
 800fdc4:	bf44      	itt	mi
 800fdc6:	222b      	movmi	r2, #43	; 0x2b
 800fdc8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800fdcc:	782a      	ldrb	r2, [r5, #0]
 800fdce:	2a2a      	cmp	r2, #42	; 0x2a
 800fdd0:	d015      	beq.n	800fdfe <_svfiprintf_r+0xea>
 800fdd2:	9a07      	ldr	r2, [sp, #28]
 800fdd4:	462f      	mov	r7, r5
 800fdd6:	2000      	movs	r0, #0
 800fdd8:	250a      	movs	r5, #10
 800fdda:	4639      	mov	r1, r7
 800fddc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fde0:	3b30      	subs	r3, #48	; 0x30
 800fde2:	2b09      	cmp	r3, #9
 800fde4:	d94d      	bls.n	800fe82 <_svfiprintf_r+0x16e>
 800fde6:	b1b8      	cbz	r0, 800fe18 <_svfiprintf_r+0x104>
 800fde8:	e00f      	b.n	800fe0a <_svfiprintf_r+0xf6>
 800fdea:	462f      	mov	r7, r5
 800fdec:	e7b8      	b.n	800fd60 <_svfiprintf_r+0x4c>
 800fdee:	4a40      	ldr	r2, [pc, #256]	; (800fef0 <_svfiprintf_r+0x1dc>)
 800fdf0:	1a80      	subs	r0, r0, r2
 800fdf2:	fa0b f000 	lsl.w	r0, fp, r0
 800fdf6:	4318      	orrs	r0, r3
 800fdf8:	9004      	str	r0, [sp, #16]
 800fdfa:	463d      	mov	r5, r7
 800fdfc:	e7d3      	b.n	800fda6 <_svfiprintf_r+0x92>
 800fdfe:	9a03      	ldr	r2, [sp, #12]
 800fe00:	1d11      	adds	r1, r2, #4
 800fe02:	6812      	ldr	r2, [r2, #0]
 800fe04:	9103      	str	r1, [sp, #12]
 800fe06:	2a00      	cmp	r2, #0
 800fe08:	db01      	blt.n	800fe0e <_svfiprintf_r+0xfa>
 800fe0a:	9207      	str	r2, [sp, #28]
 800fe0c:	e004      	b.n	800fe18 <_svfiprintf_r+0x104>
 800fe0e:	4252      	negs	r2, r2
 800fe10:	f043 0302 	orr.w	r3, r3, #2
 800fe14:	9207      	str	r2, [sp, #28]
 800fe16:	9304      	str	r3, [sp, #16]
 800fe18:	783b      	ldrb	r3, [r7, #0]
 800fe1a:	2b2e      	cmp	r3, #46	; 0x2e
 800fe1c:	d10c      	bne.n	800fe38 <_svfiprintf_r+0x124>
 800fe1e:	787b      	ldrb	r3, [r7, #1]
 800fe20:	2b2a      	cmp	r3, #42	; 0x2a
 800fe22:	d133      	bne.n	800fe8c <_svfiprintf_r+0x178>
 800fe24:	9b03      	ldr	r3, [sp, #12]
 800fe26:	1d1a      	adds	r2, r3, #4
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	9203      	str	r2, [sp, #12]
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	bfb8      	it	lt
 800fe30:	f04f 33ff 	movlt.w	r3, #4294967295
 800fe34:	3702      	adds	r7, #2
 800fe36:	9305      	str	r3, [sp, #20]
 800fe38:	4d2e      	ldr	r5, [pc, #184]	; (800fef4 <_svfiprintf_r+0x1e0>)
 800fe3a:	7839      	ldrb	r1, [r7, #0]
 800fe3c:	2203      	movs	r2, #3
 800fe3e:	4628      	mov	r0, r5
 800fe40:	f7f0 f9ce 	bl	80001e0 <memchr>
 800fe44:	b138      	cbz	r0, 800fe56 <_svfiprintf_r+0x142>
 800fe46:	2340      	movs	r3, #64	; 0x40
 800fe48:	1b40      	subs	r0, r0, r5
 800fe4a:	fa03 f000 	lsl.w	r0, r3, r0
 800fe4e:	9b04      	ldr	r3, [sp, #16]
 800fe50:	4303      	orrs	r3, r0
 800fe52:	3701      	adds	r7, #1
 800fe54:	9304      	str	r3, [sp, #16]
 800fe56:	7839      	ldrb	r1, [r7, #0]
 800fe58:	4827      	ldr	r0, [pc, #156]	; (800fef8 <_svfiprintf_r+0x1e4>)
 800fe5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fe5e:	2206      	movs	r2, #6
 800fe60:	1c7e      	adds	r6, r7, #1
 800fe62:	f7f0 f9bd 	bl	80001e0 <memchr>
 800fe66:	2800      	cmp	r0, #0
 800fe68:	d038      	beq.n	800fedc <_svfiprintf_r+0x1c8>
 800fe6a:	4b24      	ldr	r3, [pc, #144]	; (800fefc <_svfiprintf_r+0x1e8>)
 800fe6c:	bb13      	cbnz	r3, 800feb4 <_svfiprintf_r+0x1a0>
 800fe6e:	9b03      	ldr	r3, [sp, #12]
 800fe70:	3307      	adds	r3, #7
 800fe72:	f023 0307 	bic.w	r3, r3, #7
 800fe76:	3308      	adds	r3, #8
 800fe78:	9303      	str	r3, [sp, #12]
 800fe7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe7c:	444b      	add	r3, r9
 800fe7e:	9309      	str	r3, [sp, #36]	; 0x24
 800fe80:	e76d      	b.n	800fd5e <_svfiprintf_r+0x4a>
 800fe82:	fb05 3202 	mla	r2, r5, r2, r3
 800fe86:	2001      	movs	r0, #1
 800fe88:	460f      	mov	r7, r1
 800fe8a:	e7a6      	b.n	800fdda <_svfiprintf_r+0xc6>
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	3701      	adds	r7, #1
 800fe90:	9305      	str	r3, [sp, #20]
 800fe92:	4619      	mov	r1, r3
 800fe94:	250a      	movs	r5, #10
 800fe96:	4638      	mov	r0, r7
 800fe98:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fe9c:	3a30      	subs	r2, #48	; 0x30
 800fe9e:	2a09      	cmp	r2, #9
 800fea0:	d903      	bls.n	800feaa <_svfiprintf_r+0x196>
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d0c8      	beq.n	800fe38 <_svfiprintf_r+0x124>
 800fea6:	9105      	str	r1, [sp, #20]
 800fea8:	e7c6      	b.n	800fe38 <_svfiprintf_r+0x124>
 800feaa:	fb05 2101 	mla	r1, r5, r1, r2
 800feae:	2301      	movs	r3, #1
 800feb0:	4607      	mov	r7, r0
 800feb2:	e7f0      	b.n	800fe96 <_svfiprintf_r+0x182>
 800feb4:	ab03      	add	r3, sp, #12
 800feb6:	9300      	str	r3, [sp, #0]
 800feb8:	4622      	mov	r2, r4
 800feba:	4b11      	ldr	r3, [pc, #68]	; (800ff00 <_svfiprintf_r+0x1ec>)
 800febc:	a904      	add	r1, sp, #16
 800febe:	4640      	mov	r0, r8
 800fec0:	f7fc f8e4 	bl	800c08c <_printf_float>
 800fec4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800fec8:	4681      	mov	r9, r0
 800feca:	d1d6      	bne.n	800fe7a <_svfiprintf_r+0x166>
 800fecc:	89a3      	ldrh	r3, [r4, #12]
 800fece:	065b      	lsls	r3, r3, #25
 800fed0:	f53f af35 	bmi.w	800fd3e <_svfiprintf_r+0x2a>
 800fed4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fed6:	b01d      	add	sp, #116	; 0x74
 800fed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fedc:	ab03      	add	r3, sp, #12
 800fede:	9300      	str	r3, [sp, #0]
 800fee0:	4622      	mov	r2, r4
 800fee2:	4b07      	ldr	r3, [pc, #28]	; (800ff00 <_svfiprintf_r+0x1ec>)
 800fee4:	a904      	add	r1, sp, #16
 800fee6:	4640      	mov	r0, r8
 800fee8:	f7fc fb86 	bl	800c5f8 <_printf_i>
 800feec:	e7ea      	b.n	800fec4 <_svfiprintf_r+0x1b0>
 800feee:	bf00      	nop
 800fef0:	08010a24 	.word	0x08010a24
 800fef4:	08010a2a 	.word	0x08010a2a
 800fef8:	08010a2e 	.word	0x08010a2e
 800fefc:	0800c08d 	.word	0x0800c08d
 800ff00:	0800fc61 	.word	0x0800fc61

0800ff04 <__sfputc_r>:
 800ff04:	6893      	ldr	r3, [r2, #8]
 800ff06:	3b01      	subs	r3, #1
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	b410      	push	{r4}
 800ff0c:	6093      	str	r3, [r2, #8]
 800ff0e:	da08      	bge.n	800ff22 <__sfputc_r+0x1e>
 800ff10:	6994      	ldr	r4, [r2, #24]
 800ff12:	42a3      	cmp	r3, r4
 800ff14:	db01      	blt.n	800ff1a <__sfputc_r+0x16>
 800ff16:	290a      	cmp	r1, #10
 800ff18:	d103      	bne.n	800ff22 <__sfputc_r+0x1e>
 800ff1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff1e:	f7fd bdb1 	b.w	800da84 <__swbuf_r>
 800ff22:	6813      	ldr	r3, [r2, #0]
 800ff24:	1c58      	adds	r0, r3, #1
 800ff26:	6010      	str	r0, [r2, #0]
 800ff28:	7019      	strb	r1, [r3, #0]
 800ff2a:	4608      	mov	r0, r1
 800ff2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff30:	4770      	bx	lr

0800ff32 <__sfputs_r>:
 800ff32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff34:	4606      	mov	r6, r0
 800ff36:	460f      	mov	r7, r1
 800ff38:	4614      	mov	r4, r2
 800ff3a:	18d5      	adds	r5, r2, r3
 800ff3c:	42ac      	cmp	r4, r5
 800ff3e:	d101      	bne.n	800ff44 <__sfputs_r+0x12>
 800ff40:	2000      	movs	r0, #0
 800ff42:	e007      	b.n	800ff54 <__sfputs_r+0x22>
 800ff44:	463a      	mov	r2, r7
 800ff46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff4a:	4630      	mov	r0, r6
 800ff4c:	f7ff ffda 	bl	800ff04 <__sfputc_r>
 800ff50:	1c43      	adds	r3, r0, #1
 800ff52:	d1f3      	bne.n	800ff3c <__sfputs_r+0xa>
 800ff54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ff58 <_vfiprintf_r>:
 800ff58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff5c:	460c      	mov	r4, r1
 800ff5e:	b09d      	sub	sp, #116	; 0x74
 800ff60:	4617      	mov	r7, r2
 800ff62:	461d      	mov	r5, r3
 800ff64:	4606      	mov	r6, r0
 800ff66:	b118      	cbz	r0, 800ff70 <_vfiprintf_r+0x18>
 800ff68:	6983      	ldr	r3, [r0, #24]
 800ff6a:	b90b      	cbnz	r3, 800ff70 <_vfiprintf_r+0x18>
 800ff6c:	f7fe fd80 	bl	800ea70 <__sinit>
 800ff70:	4b7c      	ldr	r3, [pc, #496]	; (8010164 <_vfiprintf_r+0x20c>)
 800ff72:	429c      	cmp	r4, r3
 800ff74:	d158      	bne.n	8010028 <_vfiprintf_r+0xd0>
 800ff76:	6874      	ldr	r4, [r6, #4]
 800ff78:	89a3      	ldrh	r3, [r4, #12]
 800ff7a:	0718      	lsls	r0, r3, #28
 800ff7c:	d55e      	bpl.n	801003c <_vfiprintf_r+0xe4>
 800ff7e:	6923      	ldr	r3, [r4, #16]
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d05b      	beq.n	801003c <_vfiprintf_r+0xe4>
 800ff84:	2300      	movs	r3, #0
 800ff86:	9309      	str	r3, [sp, #36]	; 0x24
 800ff88:	2320      	movs	r3, #32
 800ff8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ff8e:	2330      	movs	r3, #48	; 0x30
 800ff90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ff94:	9503      	str	r5, [sp, #12]
 800ff96:	f04f 0b01 	mov.w	fp, #1
 800ff9a:	46b8      	mov	r8, r7
 800ff9c:	4645      	mov	r5, r8
 800ff9e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ffa2:	b10b      	cbz	r3, 800ffa8 <_vfiprintf_r+0x50>
 800ffa4:	2b25      	cmp	r3, #37	; 0x25
 800ffa6:	d154      	bne.n	8010052 <_vfiprintf_r+0xfa>
 800ffa8:	ebb8 0a07 	subs.w	sl, r8, r7
 800ffac:	d00b      	beq.n	800ffc6 <_vfiprintf_r+0x6e>
 800ffae:	4653      	mov	r3, sl
 800ffb0:	463a      	mov	r2, r7
 800ffb2:	4621      	mov	r1, r4
 800ffb4:	4630      	mov	r0, r6
 800ffb6:	f7ff ffbc 	bl	800ff32 <__sfputs_r>
 800ffba:	3001      	adds	r0, #1
 800ffbc:	f000 80c2 	beq.w	8010144 <_vfiprintf_r+0x1ec>
 800ffc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ffc2:	4453      	add	r3, sl
 800ffc4:	9309      	str	r3, [sp, #36]	; 0x24
 800ffc6:	f898 3000 	ldrb.w	r3, [r8]
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	f000 80ba 	beq.w	8010144 <_vfiprintf_r+0x1ec>
 800ffd0:	2300      	movs	r3, #0
 800ffd2:	f04f 32ff 	mov.w	r2, #4294967295
 800ffd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ffda:	9304      	str	r3, [sp, #16]
 800ffdc:	9307      	str	r3, [sp, #28]
 800ffde:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ffe2:	931a      	str	r3, [sp, #104]	; 0x68
 800ffe4:	46a8      	mov	r8, r5
 800ffe6:	2205      	movs	r2, #5
 800ffe8:	f818 1b01 	ldrb.w	r1, [r8], #1
 800ffec:	485e      	ldr	r0, [pc, #376]	; (8010168 <_vfiprintf_r+0x210>)
 800ffee:	f7f0 f8f7 	bl	80001e0 <memchr>
 800fff2:	9b04      	ldr	r3, [sp, #16]
 800fff4:	bb78      	cbnz	r0, 8010056 <_vfiprintf_r+0xfe>
 800fff6:	06d9      	lsls	r1, r3, #27
 800fff8:	bf44      	itt	mi
 800fffa:	2220      	movmi	r2, #32
 800fffc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010000:	071a      	lsls	r2, r3, #28
 8010002:	bf44      	itt	mi
 8010004:	222b      	movmi	r2, #43	; 0x2b
 8010006:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801000a:	782a      	ldrb	r2, [r5, #0]
 801000c:	2a2a      	cmp	r2, #42	; 0x2a
 801000e:	d02a      	beq.n	8010066 <_vfiprintf_r+0x10e>
 8010010:	9a07      	ldr	r2, [sp, #28]
 8010012:	46a8      	mov	r8, r5
 8010014:	2000      	movs	r0, #0
 8010016:	250a      	movs	r5, #10
 8010018:	4641      	mov	r1, r8
 801001a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801001e:	3b30      	subs	r3, #48	; 0x30
 8010020:	2b09      	cmp	r3, #9
 8010022:	d969      	bls.n	80100f8 <_vfiprintf_r+0x1a0>
 8010024:	b360      	cbz	r0, 8010080 <_vfiprintf_r+0x128>
 8010026:	e024      	b.n	8010072 <_vfiprintf_r+0x11a>
 8010028:	4b50      	ldr	r3, [pc, #320]	; (801016c <_vfiprintf_r+0x214>)
 801002a:	429c      	cmp	r4, r3
 801002c:	d101      	bne.n	8010032 <_vfiprintf_r+0xda>
 801002e:	68b4      	ldr	r4, [r6, #8]
 8010030:	e7a2      	b.n	800ff78 <_vfiprintf_r+0x20>
 8010032:	4b4f      	ldr	r3, [pc, #316]	; (8010170 <_vfiprintf_r+0x218>)
 8010034:	429c      	cmp	r4, r3
 8010036:	bf08      	it	eq
 8010038:	68f4      	ldreq	r4, [r6, #12]
 801003a:	e79d      	b.n	800ff78 <_vfiprintf_r+0x20>
 801003c:	4621      	mov	r1, r4
 801003e:	4630      	mov	r0, r6
 8010040:	f7fd fd72 	bl	800db28 <__swsetup_r>
 8010044:	2800      	cmp	r0, #0
 8010046:	d09d      	beq.n	800ff84 <_vfiprintf_r+0x2c>
 8010048:	f04f 30ff 	mov.w	r0, #4294967295
 801004c:	b01d      	add	sp, #116	; 0x74
 801004e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010052:	46a8      	mov	r8, r5
 8010054:	e7a2      	b.n	800ff9c <_vfiprintf_r+0x44>
 8010056:	4a44      	ldr	r2, [pc, #272]	; (8010168 <_vfiprintf_r+0x210>)
 8010058:	1a80      	subs	r0, r0, r2
 801005a:	fa0b f000 	lsl.w	r0, fp, r0
 801005e:	4318      	orrs	r0, r3
 8010060:	9004      	str	r0, [sp, #16]
 8010062:	4645      	mov	r5, r8
 8010064:	e7be      	b.n	800ffe4 <_vfiprintf_r+0x8c>
 8010066:	9a03      	ldr	r2, [sp, #12]
 8010068:	1d11      	adds	r1, r2, #4
 801006a:	6812      	ldr	r2, [r2, #0]
 801006c:	9103      	str	r1, [sp, #12]
 801006e:	2a00      	cmp	r2, #0
 8010070:	db01      	blt.n	8010076 <_vfiprintf_r+0x11e>
 8010072:	9207      	str	r2, [sp, #28]
 8010074:	e004      	b.n	8010080 <_vfiprintf_r+0x128>
 8010076:	4252      	negs	r2, r2
 8010078:	f043 0302 	orr.w	r3, r3, #2
 801007c:	9207      	str	r2, [sp, #28]
 801007e:	9304      	str	r3, [sp, #16]
 8010080:	f898 3000 	ldrb.w	r3, [r8]
 8010084:	2b2e      	cmp	r3, #46	; 0x2e
 8010086:	d10e      	bne.n	80100a6 <_vfiprintf_r+0x14e>
 8010088:	f898 3001 	ldrb.w	r3, [r8, #1]
 801008c:	2b2a      	cmp	r3, #42	; 0x2a
 801008e:	d138      	bne.n	8010102 <_vfiprintf_r+0x1aa>
 8010090:	9b03      	ldr	r3, [sp, #12]
 8010092:	1d1a      	adds	r2, r3, #4
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	9203      	str	r2, [sp, #12]
 8010098:	2b00      	cmp	r3, #0
 801009a:	bfb8      	it	lt
 801009c:	f04f 33ff 	movlt.w	r3, #4294967295
 80100a0:	f108 0802 	add.w	r8, r8, #2
 80100a4:	9305      	str	r3, [sp, #20]
 80100a6:	4d33      	ldr	r5, [pc, #204]	; (8010174 <_vfiprintf_r+0x21c>)
 80100a8:	f898 1000 	ldrb.w	r1, [r8]
 80100ac:	2203      	movs	r2, #3
 80100ae:	4628      	mov	r0, r5
 80100b0:	f7f0 f896 	bl	80001e0 <memchr>
 80100b4:	b140      	cbz	r0, 80100c8 <_vfiprintf_r+0x170>
 80100b6:	2340      	movs	r3, #64	; 0x40
 80100b8:	1b40      	subs	r0, r0, r5
 80100ba:	fa03 f000 	lsl.w	r0, r3, r0
 80100be:	9b04      	ldr	r3, [sp, #16]
 80100c0:	4303      	orrs	r3, r0
 80100c2:	f108 0801 	add.w	r8, r8, #1
 80100c6:	9304      	str	r3, [sp, #16]
 80100c8:	f898 1000 	ldrb.w	r1, [r8]
 80100cc:	482a      	ldr	r0, [pc, #168]	; (8010178 <_vfiprintf_r+0x220>)
 80100ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80100d2:	2206      	movs	r2, #6
 80100d4:	f108 0701 	add.w	r7, r8, #1
 80100d8:	f7f0 f882 	bl	80001e0 <memchr>
 80100dc:	2800      	cmp	r0, #0
 80100de:	d037      	beq.n	8010150 <_vfiprintf_r+0x1f8>
 80100e0:	4b26      	ldr	r3, [pc, #152]	; (801017c <_vfiprintf_r+0x224>)
 80100e2:	bb1b      	cbnz	r3, 801012c <_vfiprintf_r+0x1d4>
 80100e4:	9b03      	ldr	r3, [sp, #12]
 80100e6:	3307      	adds	r3, #7
 80100e8:	f023 0307 	bic.w	r3, r3, #7
 80100ec:	3308      	adds	r3, #8
 80100ee:	9303      	str	r3, [sp, #12]
 80100f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100f2:	444b      	add	r3, r9
 80100f4:	9309      	str	r3, [sp, #36]	; 0x24
 80100f6:	e750      	b.n	800ff9a <_vfiprintf_r+0x42>
 80100f8:	fb05 3202 	mla	r2, r5, r2, r3
 80100fc:	2001      	movs	r0, #1
 80100fe:	4688      	mov	r8, r1
 8010100:	e78a      	b.n	8010018 <_vfiprintf_r+0xc0>
 8010102:	2300      	movs	r3, #0
 8010104:	f108 0801 	add.w	r8, r8, #1
 8010108:	9305      	str	r3, [sp, #20]
 801010a:	4619      	mov	r1, r3
 801010c:	250a      	movs	r5, #10
 801010e:	4640      	mov	r0, r8
 8010110:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010114:	3a30      	subs	r2, #48	; 0x30
 8010116:	2a09      	cmp	r2, #9
 8010118:	d903      	bls.n	8010122 <_vfiprintf_r+0x1ca>
 801011a:	2b00      	cmp	r3, #0
 801011c:	d0c3      	beq.n	80100a6 <_vfiprintf_r+0x14e>
 801011e:	9105      	str	r1, [sp, #20]
 8010120:	e7c1      	b.n	80100a6 <_vfiprintf_r+0x14e>
 8010122:	fb05 2101 	mla	r1, r5, r1, r2
 8010126:	2301      	movs	r3, #1
 8010128:	4680      	mov	r8, r0
 801012a:	e7f0      	b.n	801010e <_vfiprintf_r+0x1b6>
 801012c:	ab03      	add	r3, sp, #12
 801012e:	9300      	str	r3, [sp, #0]
 8010130:	4622      	mov	r2, r4
 8010132:	4b13      	ldr	r3, [pc, #76]	; (8010180 <_vfiprintf_r+0x228>)
 8010134:	a904      	add	r1, sp, #16
 8010136:	4630      	mov	r0, r6
 8010138:	f7fb ffa8 	bl	800c08c <_printf_float>
 801013c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010140:	4681      	mov	r9, r0
 8010142:	d1d5      	bne.n	80100f0 <_vfiprintf_r+0x198>
 8010144:	89a3      	ldrh	r3, [r4, #12]
 8010146:	065b      	lsls	r3, r3, #25
 8010148:	f53f af7e 	bmi.w	8010048 <_vfiprintf_r+0xf0>
 801014c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801014e:	e77d      	b.n	801004c <_vfiprintf_r+0xf4>
 8010150:	ab03      	add	r3, sp, #12
 8010152:	9300      	str	r3, [sp, #0]
 8010154:	4622      	mov	r2, r4
 8010156:	4b0a      	ldr	r3, [pc, #40]	; (8010180 <_vfiprintf_r+0x228>)
 8010158:	a904      	add	r1, sp, #16
 801015a:	4630      	mov	r0, r6
 801015c:	f7fc fa4c 	bl	800c5f8 <_printf_i>
 8010160:	e7ec      	b.n	801013c <_vfiprintf_r+0x1e4>
 8010162:	bf00      	nop
 8010164:	080108d8 	.word	0x080108d8
 8010168:	08010a24 	.word	0x08010a24
 801016c:	080108f8 	.word	0x080108f8
 8010170:	080108b8 	.word	0x080108b8
 8010174:	08010a2a 	.word	0x08010a2a
 8010178:	08010a2e 	.word	0x08010a2e
 801017c:	0800c08d 	.word	0x0800c08d
 8010180:	0800ff33 	.word	0x0800ff33

08010184 <_sbrk_r>:
 8010184:	b538      	push	{r3, r4, r5, lr}
 8010186:	4c06      	ldr	r4, [pc, #24]	; (80101a0 <_sbrk_r+0x1c>)
 8010188:	2300      	movs	r3, #0
 801018a:	4605      	mov	r5, r0
 801018c:	4608      	mov	r0, r1
 801018e:	6023      	str	r3, [r4, #0]
 8010190:	f7f6 fda6 	bl	8006ce0 <_sbrk>
 8010194:	1c43      	adds	r3, r0, #1
 8010196:	d102      	bne.n	801019e <_sbrk_r+0x1a>
 8010198:	6823      	ldr	r3, [r4, #0]
 801019a:	b103      	cbz	r3, 801019e <_sbrk_r+0x1a>
 801019c:	602b      	str	r3, [r5, #0]
 801019e:	bd38      	pop	{r3, r4, r5, pc}
 80101a0:	2001f140 	.word	0x2001f140

080101a4 <__sread>:
 80101a4:	b510      	push	{r4, lr}
 80101a6:	460c      	mov	r4, r1
 80101a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101ac:	f000 f8f4 	bl	8010398 <_read_r>
 80101b0:	2800      	cmp	r0, #0
 80101b2:	bfab      	itete	ge
 80101b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80101b6:	89a3      	ldrhlt	r3, [r4, #12]
 80101b8:	181b      	addge	r3, r3, r0
 80101ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80101be:	bfac      	ite	ge
 80101c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80101c2:	81a3      	strhlt	r3, [r4, #12]
 80101c4:	bd10      	pop	{r4, pc}

080101c6 <__swrite>:
 80101c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101ca:	461f      	mov	r7, r3
 80101cc:	898b      	ldrh	r3, [r1, #12]
 80101ce:	05db      	lsls	r3, r3, #23
 80101d0:	4605      	mov	r5, r0
 80101d2:	460c      	mov	r4, r1
 80101d4:	4616      	mov	r6, r2
 80101d6:	d505      	bpl.n	80101e4 <__swrite+0x1e>
 80101d8:	2302      	movs	r3, #2
 80101da:	2200      	movs	r2, #0
 80101dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101e0:	f000 f886 	bl	80102f0 <_lseek_r>
 80101e4:	89a3      	ldrh	r3, [r4, #12]
 80101e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80101ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80101ee:	81a3      	strh	r3, [r4, #12]
 80101f0:	4632      	mov	r2, r6
 80101f2:	463b      	mov	r3, r7
 80101f4:	4628      	mov	r0, r5
 80101f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80101fa:	f000 b835 	b.w	8010268 <_write_r>

080101fe <__sseek>:
 80101fe:	b510      	push	{r4, lr}
 8010200:	460c      	mov	r4, r1
 8010202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010206:	f000 f873 	bl	80102f0 <_lseek_r>
 801020a:	1c43      	adds	r3, r0, #1
 801020c:	89a3      	ldrh	r3, [r4, #12]
 801020e:	bf15      	itete	ne
 8010210:	6560      	strne	r0, [r4, #84]	; 0x54
 8010212:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010216:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801021a:	81a3      	strheq	r3, [r4, #12]
 801021c:	bf18      	it	ne
 801021e:	81a3      	strhne	r3, [r4, #12]
 8010220:	bd10      	pop	{r4, pc}

08010222 <__sclose>:
 8010222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010226:	f000 b831 	b.w	801028c <_close_r>

0801022a <strncmp>:
 801022a:	b510      	push	{r4, lr}
 801022c:	b16a      	cbz	r2, 801024a <strncmp+0x20>
 801022e:	3901      	subs	r1, #1
 8010230:	1884      	adds	r4, r0, r2
 8010232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010236:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801023a:	4293      	cmp	r3, r2
 801023c:	d103      	bne.n	8010246 <strncmp+0x1c>
 801023e:	42a0      	cmp	r0, r4
 8010240:	d001      	beq.n	8010246 <strncmp+0x1c>
 8010242:	2b00      	cmp	r3, #0
 8010244:	d1f5      	bne.n	8010232 <strncmp+0x8>
 8010246:	1a98      	subs	r0, r3, r2
 8010248:	bd10      	pop	{r4, pc}
 801024a:	4610      	mov	r0, r2
 801024c:	e7fc      	b.n	8010248 <strncmp+0x1e>

0801024e <__ascii_wctomb>:
 801024e:	b149      	cbz	r1, 8010264 <__ascii_wctomb+0x16>
 8010250:	2aff      	cmp	r2, #255	; 0xff
 8010252:	bf85      	ittet	hi
 8010254:	238a      	movhi	r3, #138	; 0x8a
 8010256:	6003      	strhi	r3, [r0, #0]
 8010258:	700a      	strbls	r2, [r1, #0]
 801025a:	f04f 30ff 	movhi.w	r0, #4294967295
 801025e:	bf98      	it	ls
 8010260:	2001      	movls	r0, #1
 8010262:	4770      	bx	lr
 8010264:	4608      	mov	r0, r1
 8010266:	4770      	bx	lr

08010268 <_write_r>:
 8010268:	b538      	push	{r3, r4, r5, lr}
 801026a:	4c07      	ldr	r4, [pc, #28]	; (8010288 <_write_r+0x20>)
 801026c:	4605      	mov	r5, r0
 801026e:	4608      	mov	r0, r1
 8010270:	4611      	mov	r1, r2
 8010272:	2200      	movs	r2, #0
 8010274:	6022      	str	r2, [r4, #0]
 8010276:	461a      	mov	r2, r3
 8010278:	f7f6 fce1 	bl	8006c3e <_write>
 801027c:	1c43      	adds	r3, r0, #1
 801027e:	d102      	bne.n	8010286 <_write_r+0x1e>
 8010280:	6823      	ldr	r3, [r4, #0]
 8010282:	b103      	cbz	r3, 8010286 <_write_r+0x1e>
 8010284:	602b      	str	r3, [r5, #0]
 8010286:	bd38      	pop	{r3, r4, r5, pc}
 8010288:	2001f140 	.word	0x2001f140

0801028c <_close_r>:
 801028c:	b538      	push	{r3, r4, r5, lr}
 801028e:	4c06      	ldr	r4, [pc, #24]	; (80102a8 <_close_r+0x1c>)
 8010290:	2300      	movs	r3, #0
 8010292:	4605      	mov	r5, r0
 8010294:	4608      	mov	r0, r1
 8010296:	6023      	str	r3, [r4, #0]
 8010298:	f7f6 fced 	bl	8006c76 <_close>
 801029c:	1c43      	adds	r3, r0, #1
 801029e:	d102      	bne.n	80102a6 <_close_r+0x1a>
 80102a0:	6823      	ldr	r3, [r4, #0]
 80102a2:	b103      	cbz	r3, 80102a6 <_close_r+0x1a>
 80102a4:	602b      	str	r3, [r5, #0]
 80102a6:	bd38      	pop	{r3, r4, r5, pc}
 80102a8:	2001f140 	.word	0x2001f140

080102ac <_fstat_r>:
 80102ac:	b538      	push	{r3, r4, r5, lr}
 80102ae:	4c07      	ldr	r4, [pc, #28]	; (80102cc <_fstat_r+0x20>)
 80102b0:	2300      	movs	r3, #0
 80102b2:	4605      	mov	r5, r0
 80102b4:	4608      	mov	r0, r1
 80102b6:	4611      	mov	r1, r2
 80102b8:	6023      	str	r3, [r4, #0]
 80102ba:	f7f6 fce8 	bl	8006c8e <_fstat>
 80102be:	1c43      	adds	r3, r0, #1
 80102c0:	d102      	bne.n	80102c8 <_fstat_r+0x1c>
 80102c2:	6823      	ldr	r3, [r4, #0]
 80102c4:	b103      	cbz	r3, 80102c8 <_fstat_r+0x1c>
 80102c6:	602b      	str	r3, [r5, #0]
 80102c8:	bd38      	pop	{r3, r4, r5, pc}
 80102ca:	bf00      	nop
 80102cc:	2001f140 	.word	0x2001f140

080102d0 <_isatty_r>:
 80102d0:	b538      	push	{r3, r4, r5, lr}
 80102d2:	4c06      	ldr	r4, [pc, #24]	; (80102ec <_isatty_r+0x1c>)
 80102d4:	2300      	movs	r3, #0
 80102d6:	4605      	mov	r5, r0
 80102d8:	4608      	mov	r0, r1
 80102da:	6023      	str	r3, [r4, #0]
 80102dc:	f7f6 fce7 	bl	8006cae <_isatty>
 80102e0:	1c43      	adds	r3, r0, #1
 80102e2:	d102      	bne.n	80102ea <_isatty_r+0x1a>
 80102e4:	6823      	ldr	r3, [r4, #0]
 80102e6:	b103      	cbz	r3, 80102ea <_isatty_r+0x1a>
 80102e8:	602b      	str	r3, [r5, #0]
 80102ea:	bd38      	pop	{r3, r4, r5, pc}
 80102ec:	2001f140 	.word	0x2001f140

080102f0 <_lseek_r>:
 80102f0:	b538      	push	{r3, r4, r5, lr}
 80102f2:	4c07      	ldr	r4, [pc, #28]	; (8010310 <_lseek_r+0x20>)
 80102f4:	4605      	mov	r5, r0
 80102f6:	4608      	mov	r0, r1
 80102f8:	4611      	mov	r1, r2
 80102fa:	2200      	movs	r2, #0
 80102fc:	6022      	str	r2, [r4, #0]
 80102fe:	461a      	mov	r2, r3
 8010300:	f7f6 fce0 	bl	8006cc4 <_lseek>
 8010304:	1c43      	adds	r3, r0, #1
 8010306:	d102      	bne.n	801030e <_lseek_r+0x1e>
 8010308:	6823      	ldr	r3, [r4, #0]
 801030a:	b103      	cbz	r3, 801030e <_lseek_r+0x1e>
 801030c:	602b      	str	r3, [r5, #0]
 801030e:	bd38      	pop	{r3, r4, r5, pc}
 8010310:	2001f140 	.word	0x2001f140

08010314 <memmove>:
 8010314:	4288      	cmp	r0, r1
 8010316:	b510      	push	{r4, lr}
 8010318:	eb01 0302 	add.w	r3, r1, r2
 801031c:	d807      	bhi.n	801032e <memmove+0x1a>
 801031e:	1e42      	subs	r2, r0, #1
 8010320:	4299      	cmp	r1, r3
 8010322:	d00a      	beq.n	801033a <memmove+0x26>
 8010324:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010328:	f802 4f01 	strb.w	r4, [r2, #1]!
 801032c:	e7f8      	b.n	8010320 <memmove+0xc>
 801032e:	4283      	cmp	r3, r0
 8010330:	d9f5      	bls.n	801031e <memmove+0xa>
 8010332:	1881      	adds	r1, r0, r2
 8010334:	1ad2      	subs	r2, r2, r3
 8010336:	42d3      	cmn	r3, r2
 8010338:	d100      	bne.n	801033c <memmove+0x28>
 801033a:	bd10      	pop	{r4, pc}
 801033c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010340:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8010344:	e7f7      	b.n	8010336 <memmove+0x22>

08010346 <__malloc_lock>:
 8010346:	4770      	bx	lr

08010348 <__malloc_unlock>:
 8010348:	4770      	bx	lr

0801034a <_realloc_r>:
 801034a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801034c:	4607      	mov	r7, r0
 801034e:	4614      	mov	r4, r2
 8010350:	460e      	mov	r6, r1
 8010352:	b921      	cbnz	r1, 801035e <_realloc_r+0x14>
 8010354:	4611      	mov	r1, r2
 8010356:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801035a:	f7ff bc27 	b.w	800fbac <_malloc_r>
 801035e:	b922      	cbnz	r2, 801036a <_realloc_r+0x20>
 8010360:	f7ff fbd6 	bl	800fb10 <_free_r>
 8010364:	4625      	mov	r5, r4
 8010366:	4628      	mov	r0, r5
 8010368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801036a:	f000 f827 	bl	80103bc <_malloc_usable_size_r>
 801036e:	42a0      	cmp	r0, r4
 8010370:	d20f      	bcs.n	8010392 <_realloc_r+0x48>
 8010372:	4621      	mov	r1, r4
 8010374:	4638      	mov	r0, r7
 8010376:	f7ff fc19 	bl	800fbac <_malloc_r>
 801037a:	4605      	mov	r5, r0
 801037c:	2800      	cmp	r0, #0
 801037e:	d0f2      	beq.n	8010366 <_realloc_r+0x1c>
 8010380:	4631      	mov	r1, r6
 8010382:	4622      	mov	r2, r4
 8010384:	f7fb fdda 	bl	800bf3c <memcpy>
 8010388:	4631      	mov	r1, r6
 801038a:	4638      	mov	r0, r7
 801038c:	f7ff fbc0 	bl	800fb10 <_free_r>
 8010390:	e7e9      	b.n	8010366 <_realloc_r+0x1c>
 8010392:	4635      	mov	r5, r6
 8010394:	e7e7      	b.n	8010366 <_realloc_r+0x1c>
	...

08010398 <_read_r>:
 8010398:	b538      	push	{r3, r4, r5, lr}
 801039a:	4c07      	ldr	r4, [pc, #28]	; (80103b8 <_read_r+0x20>)
 801039c:	4605      	mov	r5, r0
 801039e:	4608      	mov	r0, r1
 80103a0:	4611      	mov	r1, r2
 80103a2:	2200      	movs	r2, #0
 80103a4:	6022      	str	r2, [r4, #0]
 80103a6:	461a      	mov	r2, r3
 80103a8:	f7f6 fc2c 	bl	8006c04 <_read>
 80103ac:	1c43      	adds	r3, r0, #1
 80103ae:	d102      	bne.n	80103b6 <_read_r+0x1e>
 80103b0:	6823      	ldr	r3, [r4, #0]
 80103b2:	b103      	cbz	r3, 80103b6 <_read_r+0x1e>
 80103b4:	602b      	str	r3, [r5, #0]
 80103b6:	bd38      	pop	{r3, r4, r5, pc}
 80103b8:	2001f140 	.word	0x2001f140

080103bc <_malloc_usable_size_r>:
 80103bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80103c0:	1f18      	subs	r0, r3, #4
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	bfbc      	itt	lt
 80103c6:	580b      	ldrlt	r3, [r1, r0]
 80103c8:	18c0      	addlt	r0, r0, r3
 80103ca:	4770      	bx	lr

080103cc <_init>:
 80103cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103ce:	bf00      	nop
 80103d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80103d2:	bc08      	pop	{r3}
 80103d4:	469e      	mov	lr, r3
 80103d6:	4770      	bx	lr

080103d8 <_fini>:
 80103d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103da:	bf00      	nop
 80103dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80103de:	bc08      	pop	{r3}
 80103e0:	469e      	mov	lr, r3
 80103e2:	4770      	bx	lr
