// Seed: 750708392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd13
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout reg id_12;
  output wire id_11;
  input wire id_10;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_20,
      id_8,
      id_21,
      id_8
  );
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  input wire id_1;
  logic [7:0] id_26;
  assign id_7 = id_26;
  always @* id_12 <= 1;
  parameter id_27 = 1;
  assign id_5 = id_1;
  assign id_26[id_2] = -1;
endmodule
