<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>XDPP1100 Firmware: clk_ctrl_drv.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_infineon.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">XDPP1100 Firmware
   </div>
   <div id="projectbrief">The firmware documentation for the XDPP1100 device family.</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('clk__ctrl__drv_8c.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">clk_ctrl_drv.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="clk__ctrl__drv_8h.html">clk_ctrl_drv.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &quot;<a class="el" href="fw__bool_8h.html">fw_bool.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="log__app_8h.html">log_app.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cmsis__os_8h.html">cmsis_os.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="fw__config_8h.html">fw_config.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="shasta_8h.html">shasta.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="system__shasta_8h.html">system_shasta.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="hal__api_8h.html">hal_api.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="shasta__hal__scu_8h.html">shasta_hal_scu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="shasta__hal__cgu_8h.html">shasta_hal_cgu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="shasta__hal__rgu_8h.html">shasta_hal_rgu.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aad5cd03528cfe1afdfda3c8de256fd72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#aad5cd03528cfe1afdfda3c8de256fd72">ClkControl_EnableClockGate</a> (<a class="el" href="clk__ctrl__drv_8h.html#a29c4688effd0b1fcea984e97a131513d">CLOCK_TYPE</a> Type)</td></tr>
<tr class="separator:aad5cd03528cfe1afdfda3c8de256fd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae3df1dd5846b48cc40ccab3168b8be"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#adae3df1dd5846b48cc40ccab3168b8be">ClkControl_DisableClockGate</a> (<a class="el" href="clk__ctrl__drv_8h.html#a29c4688effd0b1fcea984e97a131513d">CLOCK_TYPE</a> Type)</td></tr>
<tr class="separator:adae3df1dd5846b48cc40ccab3168b8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad186396ae84e0ca372f5d1e8f0a49d12"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#ad186396ae84e0ca372f5d1e8f0a49d12">ClkControl_EnableClockAll</a> (void)</td></tr>
<tr class="separator:ad186396ae84e0ca372f5d1e8f0a49d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc4e1c3f6d87938fcdc72c99217606f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a0cc4e1c3f6d87938fcdc72c99217606f">ClkControl_DisableClockAll</a> (void)</td></tr>
<tr class="separator:a0cc4e1c3f6d87938fcdc72c99217606f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd92bf7afd739eedd039625675c7847"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#aefd92bf7afd739eedd039625675c7847">ClkControl_SetSEMsk</a> (<a class="el" href="clk__ctrl__drv_8h.html#a29c4688effd0b1fcea984e97a131513d">CLOCK_TYPE</a> Type)</td></tr>
<tr class="separator:aefd92bf7afd739eedd039625675c7847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d949e82d8f181e71c20b19abfd333b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a55d949e82d8f181e71c20b19abfd333b">ClkControl_RstSEMsk</a> (<a class="el" href="clk__ctrl__drv_8h.html#a29c4688effd0b1fcea984e97a131513d">CLOCK_TYPE</a> Type)</td></tr>
<tr class="separator:a55d949e82d8f181e71c20b19abfd333b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29526e4a629279055283848cdfc735b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#ab29526e4a629279055283848cdfc735b">ClkControl_SetSEMskAll</a> (void)</td></tr>
<tr class="separator:ab29526e4a629279055283848cdfc735b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea6e056109699bf4509480ac286629f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a4ea6e056109699bf4509480ac286629f">ClkControl_RstSEMskAll</a> (void)</td></tr>
<tr class="separator:a4ea6e056109699bf4509480ac286629f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86abd2e4d8a56f5a49f9cfb9f76af18a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a86abd2e4d8a56f5a49f9cfb9f76af18a">ClkControl_SetDSEMsk</a> (<a class="el" href="clk__ctrl__drv_8h.html#a29c4688effd0b1fcea984e97a131513d">CLOCK_TYPE</a> Type)</td></tr>
<tr class="separator:a86abd2e4d8a56f5a49f9cfb9f76af18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c501b43e8deebbe895070a34f2035c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a3c501b43e8deebbe895070a34f2035c8">ClkControl_RstDSEMsk</a> (<a class="el" href="clk__ctrl__drv_8h.html#a29c4688effd0b1fcea984e97a131513d">CLOCK_TYPE</a> Type)</td></tr>
<tr class="separator:a3c501b43e8deebbe895070a34f2035c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394c3ae4aa28488927e1f0a0e337769f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a394c3ae4aa28488927e1f0a0e337769f">ClkControl_SetHoscGate</a> (uint32_t Kill)</td></tr>
<tr class="separator:a394c3ae4aa28488927e1f0a0e337769f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb825000fc55ff63619e689c690a81bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#aeb825000fc55ff63619e689c690a81bf">ClkControl_SetAlphaClk</a> (uint8_t Div)</td></tr>
<tr class="separator:aeb825000fc55ff63619e689c690a81bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d8595f41c1ecea7f4a59d0e6acf3ee2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a1d8595f41c1ecea7f4a59d0e6acf3ee2">ClkControl_SetCPUClk</a> (uint8_t Div)</td></tr>
<tr class="separator:a1d8595f41c1ecea7f4a59d0e6acf3ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a820606cb794fc9c48eb7d0889a08e9c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a820606cb794fc9c48eb7d0889a08e9c8">ClkControl_SetOTPKrnClk</a> (uint8_t Div)</td></tr>
<tr class="separator:a820606cb794fc9c48eb7d0889a08e9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c36aa8a53a2f97c58c52c0e224467b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a29c36aa8a53a2f97c58c52c0e224467b">ClkControl_SetPMBKrnClk</a> (uint8_t Div)</td></tr>
<tr class="separator:a29c36aa8a53a2f97c58c52c0e224467b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c6e7c52e48d6613cfef38aa0d8e83e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a93c6e7c52e48d6613cfef38aa0d8e83e">ClkControl_SetWDTKrnClk</a> (uint8_t Div)</td></tr>
<tr class="separator:a93c6e7c52e48d6613cfef38aa0d8e83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8bbe7873cf345e4a9be7946eaa7bc0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a8f8bbe7873cf345e4a9be7946eaa7bc0">ClkControl_SetDtimer3KrnClk</a> (uint8_t Div)</td></tr>
<tr class="separator:a8f8bbe7873cf345e4a9be7946eaa7bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb6d7d0f9cf9b6e44939783032a5de20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#aeb6d7d0f9cf9b6e44939783032a5de20">ClkControl_SetDtimer2KrnClk</a> (uint8_t Div)</td></tr>
<tr class="separator:aeb6d7d0f9cf9b6e44939783032a5de20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada675d399d47eb2bfab8a001e4fddb55"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#ada675d399d47eb2bfab8a001e4fddb55">ClkControl_SetDtimer1KrnClk</a> (uint8_t Div)</td></tr>
<tr class="separator:ada675d399d47eb2bfab8a001e4fddb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2a401f2adb612238630d382e2ac816"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a3e2a401f2adb612238630d382e2ac816">ClkControl_CoreClockMin</a> (void)</td></tr>
<tr class="separator:a3e2a401f2adb612238630d382e2ac816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe13acbf84e47cb5d14a1f1c906feb10"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#afe13acbf84e47cb5d14a1f1c906feb10">ClkControl_RdRSTSR</a> (void)</td></tr>
<tr class="separator:afe13acbf84e47cb5d14a1f1c906feb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f05365cca31296afcb443fa964f62c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#ac8f05365cca31296afcb443fa964f62c">ClkControl_RdBitRSTSR</a> (<a class="el" href="clk__ctrl__drv_8h.html#a51e3caedede4a9e10bbf9afc2abe6b6e">CLOCK_RSTSR_TYPE</a> Bit)</td></tr>
<tr class="separator:ac8f05365cca31296afcb443fa964f62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad478d2f0436ef29afee87c7caf90c31"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#aad478d2f0436ef29afee87c7caf90c31">ClkControl_SetSWRST_CTRL</a> (uint8_t Enable)</td></tr>
<tr class="separator:aad478d2f0436ef29afee87c7caf90c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaecb89b6257d4fc54bbdb380382fe5b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#aaaecb89b6257d4fc54bbdb380382fe5b">ClkControl_SetRSTMODS</a> (<a class="el" href="clk__ctrl__drv_8h.html#a32cda865834b5d64e9834293801a5914">CLOCK_RSTMODS_TYPE</a> Type)</td></tr>
<tr class="separator:aaaecb89b6257d4fc54bbdb380382fe5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f63d85918851a7dc84b7fdaf512695"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a78f63d85918851a7dc84b7fdaf512695">ClkControl_ClrRSTMODS</a> (<a class="el" href="clk__ctrl__drv_8h.html#a32cda865834b5d64e9834293801a5914">CLOCK_RSTMODS_TYPE</a> Type)</td></tr>
<tr class="separator:a78f63d85918851a7dc84b7fdaf512695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a54a89b49c2aad17e4b0f51bb30f266"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a9a54a89b49c2aad17e4b0f51bb30f266">ClkControl_SetSWReset</a> (void)</td></tr>
<tr class="separator:a9a54a89b49c2aad17e4b0f51bb30f266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fcdedfa37b45bb0d66fe377170baeba"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a0fcdedfa37b45bb0d66fe377170baeba">ClkControl_SetSW_PWDN_CTRL</a> (uint8_t Enable)</td></tr>
<tr class="separator:a0fcdedfa37b45bb0d66fe377170baeba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0116ffd6f718fab7bc87b20d38ba9ba9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a0116ffd6f718fab7bc87b20d38ba9ba9">ClkControl_SetSW_PWDN_REQ</a> (uint8_t Request)</td></tr>
<tr class="separator:a0116ffd6f718fab7bc87b20d38ba9ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89b82868922712f768960319d0d4fce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#ab89b82868922712f768960319d0d4fce">ClkControl_SetSWPowerDown</a> (void)</td></tr>
<tr class="separator:ab89b82868922712f768960319d0d4fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3c93181ca950c5f5e3a32b76c3be34"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a6c3c93181ca950c5f5e3a32b76c3be34">ClkControl_SetModuleWKUP</a> (<a class="el" href="clk__ctrl__drv_8h.html#a7a6636a5c953a7275f7b070f6a3a39eb">CLOCK_WKUP_TYPE</a> Type)</td></tr>
<tr class="separator:a6c3c93181ca950c5f5e3a32b76c3be34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d13dddbbd4bfbd2b43312d6767dd7d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a18d13dddbbd4bfbd2b43312d6767dd7d">ClkControl_RstModuleWKUP</a> (<a class="el" href="clk__ctrl__drv_8h.html#a7a6636a5c953a7275f7b070f6a3a39eb">CLOCK_WKUP_TYPE</a> Type)</td></tr>
<tr class="separator:a18d13dddbbd4bfbd2b43312d6767dd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c9dfc76f3e1b29af99974e70169b39"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#a50c9dfc76f3e1b29af99974e70169b39">ClkControl_SetEssentialWKUP</a> (void)</td></tr>
<tr class="separator:a50c9dfc76f3e1b29af99974e70169b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb03a6d922be98ee393df5c7c4d7a81f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#acb03a6d922be98ee393df5c7c4d7a81f">ClkControl_RstEssentialWKUP</a> (void)</td></tr>
<tr class="separator:acb03a6d922be98ee393df5c7c4d7a81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3225f62c1b6a66e271ba379477ab35d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__ctrl__drv_8c.html#aa3225f62c1b6a66e271ba379477ab35d">ClkControl_SystemClkInit</a> (void)</td></tr>
<tr class="separator:aa3225f62c1b6a66e271ba379477ab35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a78f63d85918851a7dc84b7fdaf512695"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_ClrRSTMODS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="clk__ctrl__drv_8h.html#a32cda865834b5d64e9834293801a5914">CLOCK_RSTMODS_TYPE</a>&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function provides the facility to individually clear the reset to modules.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Type</td><td>specifies individual module for reset clear. Legal values for Type are as follows: GPIO1RST = 15u GPIO0RST = 14u WDTIFRST = 13u DTIMER3RST = 12u DTIMER2RST = 11u DTIMER1RST = 10u BIFPERUARTRST = 9u BIFPERI2CRST = 8u BIFPERSSPRST = 7u BIFPERPMBUSRST = 6u BIFPERSVIDRST = 5u BIFREGRST = 4u CNFGOTP1WRST = 3u DMARST = 2u SWRST = 1u</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a3e2a401f2adb612238630d382e2ac816"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_CoreClockMin </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the CPU clock and OTP1&amp;2 clock to constant 25MHz (current min power). Set the watchdog timer clock to the same value as the CPU clock. Set the alpha clock to constant 100MHz (hosc_clk/1).</p>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a0cc4e1c3f6d87938fcdc72c99217606f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_DisableClockAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables clock gate for all clock domain independent of CPU power state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="adae3df1dd5846b48cc40ccab3168b8be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_DisableClockGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="clk__ctrl__drv_8h.html#a29c4688effd0b1fcea984e97a131513d">CLOCK_TYPE</a>&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables clock gate for the specified Type clock domain independent of CPU power state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Type</td><td>is clock domian as specified in <a class="el" href="clk__ctrl__drv_8h.html">clk_ctrl_drv.h</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="ad186396ae84e0ca372f5d1e8f0a49d12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_EnableClockAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables clock gate for all clock domain independent of CPU power state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="aad5cd03528cfe1afdfda3c8de256fd72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_EnableClockGate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="clk__ctrl__drv_8h.html#a29c4688effd0b1fcea984e97a131513d">CLOCK_TYPE</a>&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables clock gate for the specified Type clock domain independent of CPU power state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Type</td><td>is clock domian as specified in <a class="el" href="clk__ctrl__drv_8h.html">clk_ctrl_drv.h</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="ac8f05365cca31296afcb443fa964f62c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ClkControl_RdBitRSTSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="clk__ctrl__drv_8h.html#a51e3caedede4a9e10bbf9afc2abe6b6e">CLOCK_RSTSR_TYPE</a>&#160;</td>
          <td class="paramname"><em>Bit</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read Reset Status Register RSTSR bits. 0 = last reset was not the bit conditioned reset. 1 = last reset was the bit conditioned reset.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Bit</td><td>specifies register bit read. Legal values for bits and condition are as follows: WDT_RST = 4u SW_RST = 3u SYSRESETQ = 2u HW_PWDN = 1u SW_PWDN = 0u</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="afe13acbf84e47cb5d14a1f1c906feb10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ClkControl_RdRSTSR </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read Reset Status Register RSTSR. The reset flag bits are shown as follows: WDTRST 31 SWRST 23 SYSRESETQ 15 HW_PWDN 7 SW_PWDN 0</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a3c501b43e8deebbe895070a34f2035c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_RstDSEMsk </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="clk__ctrl__drv_8h.html#a29c4688effd0b1fcea984e97a131513d">CLOCK_TYPE</a>&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables clock gate for the specified Type clock domain when CortexM0 enters deep sleep state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Type</td><td>is clock domian as specified in <a class="el" href="clk__ctrl__drv_8h.html">clk_ctrl_drv.h</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="acb03a6d922be98ee393df5c7c4d7a81f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_RstEssentialWKUP </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function provides the facility to disable essential module wakeup. Modules set for wakeup enable are as follows: GPIO1_WKUP GPIO0_WKUP PMBUS_WKUP AUX_EXTWKUP SVID1_WKUP SVID0_WKUP</p>
<dl class="section note"><dt>Note</dt><dd>Bits DBGPORT and SET_REMAP are left unchanged. </dd></dl>

</div>
</div>
<a class="anchor" id="a18d13dddbbd4bfbd2b43312d6767dd7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_RstModuleWKUP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="clk__ctrl__drv_8h.html#a7a6636a5c953a7275f7b070f6a3a39eb">CLOCK_WKUP_TYPE</a>&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function provides the facility to individually disable module wakeup.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Type</td><td>specifies individual module for wakeup disable. Legal values for Type are as follows: GPIO1_WKUP = 23u GPIO0_WKUP = 22u PMBUS_WKUP = 21u EXTWKUP = 20u SVID1_WKUP = 19u SVID0_WKUP = 18u DTIMER11_KRN_CLK = 17u DTIMER12_KRN_CLK = 16u DTIMER21_KRN_CLK = 15u DTIMER22_KRN_CLK = 14u DTIMER31_KRN_CLK = 13u DTIMER32_KRN_CLK = 12u USR_CNFG7 = 11u USR_CNFG6 = 10u USR_CNFG5 = 9u USR_CNFG4 = 8u USR_CNFG3 = 7u USR_CNFG2 = 6u USR_CNFG1 = 5u USR_CNFG0 = 4u EN_EXTWKUP = 3u DS_DBGPORT = 2u SET_REMAP = 1u</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a55d949e82d8f181e71c20b19abfd333b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_RstSEMsk </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="clk__ctrl__drv_8h.html#a29c4688effd0b1fcea984e97a131513d">CLOCK_TYPE</a>&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables clock gate for the specified Type clock domain when CortexM0 enters sleep state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Type</td><td>is clock domian as specified in <a class="el" href="clk__ctrl__drv_8h.html">clk_ctrl_drv.h</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a4ea6e056109699bf4509480ac286629f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_RstSEMskAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables clock gate for all clock domain when CortexM0 enters sleep state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Type</td><td>is clock domian as specified in <a class="el" href="clk__ctrl__drv_8h.html">clk_ctrl_drv.h</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="aeb825000fc55ff63619e689c690a81bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetAlphaClk </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divides primary input clock source HOSC_CLK to obtain ALPHA_CLK</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Div</td><td>is the ALPHA_CLK divisor. Legal Div values are natural numbers 1,2,3,...</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a1d8595f41c1ecea7f4a59d0e6acf3ee2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetCPUClk </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divides clock source ALPHA_CLK by Div to obtain CPU_CLK</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Div</td><td>is the ALPHA_CLK divisor. Legal Div values are natural numbers 1,2,3,...</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a86abd2e4d8a56f5a49f9cfb9f76af18a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetDSEMsk </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="clk__ctrl__drv_8h.html#a29c4688effd0b1fcea984e97a131513d">CLOCK_TYPE</a>&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables clock gate for the specified Type clock domain when CortexM0 enters deep sleep state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Type</td><td>is clock domian as specified in <a class="el" href="clk__ctrl__drv_8h.html">clk_ctrl_drv.h</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="ada675d399d47eb2bfab8a001e4fddb55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetDtimer1KrnClk </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divides clock source ALPHA_CLK by Div to obtain DTIMER1_KERNEL_CLK</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Div</td><td>is the ALPHA_CLK divisor. Legal Div values are natural numbers 1,2,3,...</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="aeb6d7d0f9cf9b6e44939783032a5de20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetDtimer2KrnClk </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divides clock source ALPHA_CLK by Div to obtain DTIMER2_KERNEL_CLK</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Div</td><td>is the ALPHA_CLK divisor. Legal Div values are natural numbers 1,2,3,...</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a8f8bbe7873cf345e4a9be7946eaa7bc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetDtimer3KrnClk </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divides clock source ALPHA_CLK by Div to obtain DTIMER3_KERNEL_CLK</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Div</td><td>is the ALPHA_CLK divisor. Legal Div values are natural numbers 1,2,3,...</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a50c9dfc76f3e1b29af99974e70169b39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetEssentialWKUP </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function provides the facility to enable essential module wakeup. Modules set for wakeup enable are as follows: GPIO1_WKUP GPIO0_WKUP PMBUS_WKUP AUX_EXTWKUP SVID1_WKUP SVID0_WKUP</p>
<dl class="section note"><dt>Note</dt><dd>Bits DBGPORT and SET_REMAP are left unchanged. </dd></dl>

</div>
</div>
<a class="anchor" id="a394c3ae4aa28488927e1f0a0e337769f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetHoscGate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Kill</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables clock gate for the primary input clock source HOSC_CLK, by SW</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Kill</td><td>is the gating switch. 1 = can be gated, 0 = cannot be gated.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Be careful, as this is the primary input clock! The primary clock gating is performed if this bit is set and the HOSC_CLK bit of the CLK_EN_CTRL register is also set. Or if this bit is set and one of the sleep mask bit-0 are set when executing the WFI/WFE instruction. Be aware to enable an external wakeup source before executing primary clock gating procedure (i.e. entering in Hibernate state) in order to avoid to permanent lose the CPUS clock </dd></dl>

</div>
</div>
<a class="anchor" id="a6c3c93181ca950c5f5e3a32b76c3be34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetModuleWKUP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="clk__ctrl__drv_8h.html#a7a6636a5c953a7275f7b070f6a3a39eb">CLOCK_WKUP_TYPE</a>&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function provides the facility to individually enable module wakeup.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Type</td><td>specifies individual module for wakeup enable. Legal values for Type are as follows: GPIO1_WKUP = 23u GPIO0_WKUP = 22u PMBUS_WKUP = 21u EXTWKUP = 20u SVID1_WKUP = 19u SVID0_WKUP = 18u DTIMER11_KRN_CLK = 17u DTIMER12_KRN_CLK = 16u DTIMER21_KRN_CLK = 15u DTIMER22_KRN_CLK = 14u DTIMER31_KRN_CLK = 13u DTIMER32_KRN_CLK = 12u OTP_KEEP_PWR_ST = 11u USR_CNFG6 = 10u USR_CNFG5 = 9u USR_CNFG4 = 8u USR_CNFG3 = 7u USR_CNFG2 = 6u USR_CNFG1 = 5u USR_CNFG0 = 4u EN_EXTWKUP = 3u DS_DBGPORT = 2u SET_REMAP = 1u</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a820606cb794fc9c48eb7d0889a08e9c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetOTPKrnClk </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divides clock source ALPHA_CLK by Div to obtain OTP_KERNEL_CLK</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Div</td><td>is the ALPHA_CLK divisor. Legal Div values are natural numbers 1,2,3,...</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a29c36aa8a53a2f97c58c52c0e224467b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetPMBKrnClk </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divides clock source ALPHA_CLK by Div to obtain PMBUS_KERNEL_CLK</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Div</td><td>is the ALPHA_CLK divisor. Legal Div values are natural numbers 1,2,3,...</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="aaaecb89b6257d4fc54bbdb380382fe5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetRSTMODS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="clk__ctrl__drv_8h.html#a32cda865834b5d64e9834293801a5914">CLOCK_RSTMODS_TYPE</a>&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register RSTMODS provides the facility to individually reset modules.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Type</td><td>specifies individual module for reset. Legal values for Type are as follows: GPIO1RST = 15u GPIO0RST = 14u WDTIFRST = 13u DTIMER3RST = 12u DTIMER2RST = 11u DTIMER1RST = 10u BIFPERUARTRST = 9u BIFPERI2CRST = 8u BIFPERSSPRST = 7u BIFPERPMBUSRST = 6u BIFPERSVIDRST = 5u BIFREGRST = 4u CNFGOTP1WRST = 3u DMARST = 2u SWRST = 1u</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>A system reset SWRST is applied in two steps. First enable SWRST by setting register SWRST_CTRL. Second is to set SWRST bit. </dd></dl>

</div>
</div>
<a class="anchor" id="aefd92bf7afd739eedd039625675c7847"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetSEMsk </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="clk__ctrl__drv_8h.html#a29c4688effd0b1fcea984e97a131513d">CLOCK_TYPE</a>&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables clock gate for the specified Type clock domain when CortexM0 enters sleep state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Type</td><td>is clock domian as specified in <a class="el" href="clk__ctrl__drv_8h.html">clk_ctrl_drv.h</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="ab29526e4a629279055283848cdfc735b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetSEMskAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables clock gate for all clock domain when CortexM0 enters sleep state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a0fcdedfa37b45bb0d66fe377170baeba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetSW_PWDN_CTRL </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets Software Power Down Control register SW_PWDN_CTRL.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Enable</td><td>specifies the control for SW power down. 0 = CPUS cannot be powered down by SOFT_PWDN bit. 1 = CPUS can be powered down by SOFT_PWDN bit.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a0116ffd6f718fab7bc87b20d38ba9ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetSW_PWDN_REQ </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Request</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets Software Power Down Request bit SOFT_PWDN in register SW_PWDN_REQ.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Request</td><td>enters the request for SW power down. 0 = No request entered for SW paower down. 1 = Request entered for SW power down..</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>A software power down procedure is applied in two steps. First set EN_SWPWDN bit to 1. Then set SOFT_PWDN bit with a 1 (Request). </dd></dl>

</div>
</div>
<a class="anchor" id="ab89b82868922712f768960319d0d4fce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetSWPowerDown </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets Software Power Down of CPUS</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Beware this is Software Power Down of CPUS! </dd></dl>

</div>
</div>
<a class="anchor" id="a9a54a89b49c2aad17e4b0f51bb30f266"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetSWReset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets Software Reset of CPUS</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Beware this is Software Reset of CPUS! </dd></dl>

</div>
</div>
<a class="anchor" id="aad478d2f0436ef29afee87c7caf90c31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetSWRST_CTRL </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets Software Reset Control register SWRST_CTRL.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Enable</td><td>specifies the control switch for system reset. 0 = CPUS cannot be reset by SWRST bit. 1 = CPUS can be reset by SWRST bit.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a93c6e7c52e48d6613cfef38aa0d8e83e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SetWDTKrnClk </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divides clock source ALPHA_CLK by Div to obtain WDT_KERNEL_CLK</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Div</td><td>is the ALPHA_CLK divisor. Legal Div values are natural numbers 1,2,3,...</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="aa3225f62c1b6a66e271ba379477ab35d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ClkControl_SystemClkInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables clock gate and clears reset for clocks necessary during system init</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li><li class="navelem"><a class="el" href="dir_d52f7f52f412a942de55fb463ecb0248.html">modules</a></li><li class="navelem"><a class="el" href="dir_1d97d2ab1ab47f128ac26842d2685431.html">clk_control</a></li><li class="navelem"><a class="el" href="clk__ctrl__drv_8c.html">clk_ctrl_drv.c</a></li>
    <li class="footer">Generated on Wed Nov 8 2023 10:16:59 for XDPP1100 Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
