{"arnumber": "1505049", "details": {"title": "Defect detection in analog and mixed circuits by neural networks using wavelet analysis", "volume": "54", "keywords": [{"type": "IEEE Keywords", "kwd": ["Intelligent networks", "Neural networks", "Wavelet analysis", "Circuit testing", "Artificial neural networks", "CMOS digital integrated circuits", "Discrete wavelet transforms", "Current supplies", "Integrated circuit testing", "Fast Fourier transforms"]}, {"type": "INSPEC: Controlled Indexing", "kwd": ["fault diagnosis", "mixed analogue-digital integrated circuits", "CMOS analogue integrated circuits", "integrated circuit testing", "CMOS digital integrated circuits", "integrated circuit reliability", "wavelet transforms", "power engineering computing", "neural nets"]}, {"type": "INSPEC: Non-Controlled Indexing", "kwd": ["mixed-signal CMOS circuit", "catastrophic defect detection", "analog circuit", "neural network", "parametric test method", "wavelet analysis", "mixed-signal integrated circuit"]}, {"type": "Author Keywords ", "kwd": ["wavelet decomposition", "Analog circuits", "defect detection", "mixed-signal circuits", "neural networks"]}], "issue": "3", "link": "http://ieeexplore.ieee.org/servlet/opac?punumber=24", "authors": [{"affiliation": "Microelectron. Dept., Slovak Univ. of Technol., Bratislava, Slovakia", "bio": {"p": ["Viera Stopjakov\u00e1 received the M.S. degree, and the PhD degree in Electronics from Slovak University of Technology in Bratislava, Slovakia, in 1992, and 1997, respectively. From October 1997 to September 2003, she was an assistant professor at Microelectronics Department of the Slovak University of Technology in Bratislava, Slovakia. Since October 2003 she has been an associate professor at the same department. She was involved in several EU projects such as Tempus, ESPRIT, Copernicus, Inco-Copernicus, 5th EU Framework Project REASON. She is author or co-author of more than 50 papers published in journals or presented at international conferences. Her main research interests include IC design, VLSI & SoC testing, on-chip testing, design & test of mixed-signal circuits, and neural networks."]}, "name": "V. Stopjakova"}, {"affiliation": "Microelectron. Dept., Slovak Univ. of Technol., Bratislava, Slovakia", "bio": {"p": ["Pavol Malo\u0161ek received the M.S. degree in 2001 from Slovak Technical University. Since May 2001, he has been a PhD student at the Department of Microelectronics, Faculty of Electrical Engineering and Information Technology of the same university. His research interests include VLSI design, signal processing, and artificial neural networks."]}, "name": "P. Malosek"}, {"affiliation": "Microelectron. Dept., Slovak Univ. of Technol., Bratislava, Slovakia", "bio": {"p": ["Marek Matej received the M.S. degree in 2001 from Slovak Technical University. Since April 2001, he has been a PhD student at the Department of Microelectronics, Faculty of Electrical Engineering and Information Technology. His research interests include analog IC design, and artificial neural networks."]}, "name": "M. Matej"}, {"affiliation": "Microelectron. Dept., Slovak Univ. of Technol., Bratislava, Slovakia", "bio": {"p": ["Vladislav Nagy received the M.S. degree in 2004 from Slovak Technical University. Since March 2004, he has been a PhD student at the Department of Microelectronics, Faculty of Electrical Engineering and Information Technology of the same university. His research interests are VLSI mixed-signal design, on-chip testing, and RF design."]}, "name": "V. Nagy"}, {"bio": {"p": ["Martin Margala received the M.S. degree in Microelectronics from Slovak Technical University, Slovakia, in 1990, and the PhD degree in Electrical and Computer Engineering from the University of Alberta, Canada, in 1998. He is currently an assistant professor at the University of Rochester, New York. He joined the Department of Electrical and Computer Engineering in July 2000, where he is the Head of the Microelectronics Design and Test Laboratory. From July 1997 to June 2000, he was an assistant professor at the University of Alberta, Canada. Since 1998, he has been an adjunct scientist at the Telecommunications Research Labs, Edmonton, Canada. He is author or coauthor of more than 60 publications in peer reviewed journals & proceedings on integrated circuit design & test. His main research interests are SoC & SoC testing, parametric monitoring, adaptable built-in-self-test systems, energy-efficient low-voltage mixed-signal design, high-bandwidth data processing architectures."]}, "name": "M. Margala"}], "publisher": "IEEE", "doi": "10.1109/TR.2005.853041", "abstract": "An efficient defect-oriented parametric test method for analog & mixed-signal integrated circuits based on neural network classification of a selected circuit's parameter using wavelet decomposition preprocessing is proposed in this paper. The neural network has been used for detecting catastrophic defects in two experimental analog & mixed-signal CMOS circuits by sensing the abnormalities in selected parameters, observed under defective conditions and by their consequent classification into a proper category. To reduce complexity of the neural network, wavelet decomposition is used to perform preprocessing of the analyzed parameter. Moreover, we show that wavelet analysis brings significant enhancement in the correct classification, and makes the neural network-based test method extremely efficient & versatile for detecting hard-detectable catastrophic defects in analog & mixed-signal circuits."}, "references": [{"title": "\n            On the comparison of delta\n            ", "context": [{"text": " Thus, complementary defect-oriented test strategies have been developed & used, including the power supply current \\$({\\rm I}_{\\rm DD})\\$ monitoring originally introduced for testing digital CMOS circuits [1]\u2013[5] as a method that requires dedicated test pattern generation with a significantly reduced number of test vectors [6], [7].", "sec": "sec1", "part": "1"}], "order": "1", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "The purpose of this paper is to compare differential Iddq to Iddq itself; in their capabilities of detecting active current defects/faults, as bridging faults. To perform this comparison, a mathematical framework is developed, based on assumptions validated with data from the Sematech experiment S121. The comparison results reveal that the probability of false test decision can be reduced by orders of magnitude by using differential Iddq instead of Iddq. Based on the same framework, we also show...", "documentLink": "/document/766658", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=766658", "pdfSize": "86KB"}, "id": "ref1", "text": "C. Thibeault, \"\n            On the comparison of delta\n            \n              \\${rm I}_{rm DDQ}\\$\n            \n            and\n            \n              \\${rm I}_{rm DDQ}\\$\n            \n            Test\n          \", <em>VLSI Test Symp.</em>, pp. 143-150, 1999.", "refType": "biblio"}, {"title": "\n            Current ratios: A self-scaling technique for production\n            ", "context": [{"text": " Thus, complementary defect-oriented test strategies have been developed & used, including the power supply current \\$({\\rm I}_{\\rm DD})\\$ monitoring originally introduced for testing digital CMOS circuits [1]\u2013[2][5] as a method that requires dedicated test pattern generation with a significantly reduced number of test vectors [6], [7].", "sec": "sec1", "part": "1"}], "order": "2", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "The use of a single pass/fail threshold for I/sub DDQ/ testing is unworkable as chip background currents increase to the point where they exceed many defect currents. This paper describes a method of using \"current signatures\" which uses only simple comparisons on the tester, and which automatically scales with process variations which give a wide range of background currents. Dynamic thresholds are used, based on the ratio of maximum to minimum current. Using a single I/sub DDQ/ measurement for...", "documentLink": "/document/805803", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=805803", "pdfSize": "1174KB"}, "id": "ref2", "text": "P. Maxwell, P. O'Neill, R. Aitken, R. Dudley, N. Jaarsma, M. Quach, D. Wiseman, \"\n            Current ratios: A self-scaling technique for production\n            \n              \\${rm I}_{rm DDQ}\\$\n            \n            testing\n          \", <em>ITC</em>, pp. 738-746, 1999.", "refType": "biblio"}, {"title": "Current signatures", "context": [{"text": " Thus, complementary defect-oriented test strategies have been developed & used, including the power supply current \\$({\\rm I}_{\\rm DD})\\$ monitoring originally introduced for testing digital CMOS circuits [1]\u2013[3][5] as a method that requires dedicated test pattern generation with a significantly reduced number of test vectors [6], [7].", "sec": "sec1", "part": "1"}], "order": "3", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "In this paper we demonstrate that performing I/sub DDQ/ testing against a single threshold current value does not make sense. In place of the single current threshold we propose the \"current signature\". A die's current signature takes into account the relative measured level of current on all applied I/sub DDQ/ vectors. Preliminary results of current signature applications are discussed as well.", "documentLink": "/document/510844", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=510844", "pdfSize": "548KB"}, "id": "ref3", "text": "A. E. Gattiker, W. Maly, \"Current signatures\", <em>Proc. VLSI Test Symp.</em>, pp. 112-117, 1996.", "refType": "biblio"}, {"title": "\n            ", "context": [{"text": " Thus, complementary defect-oriented test strategies have been developed & used, including the power supply current \\$({\\rm I}_{\\rm DD})\\$ monitoring originally introduced for testing digital CMOS circuits [1]\u2013[4][5] as a method that requires dedicated test pattern generation with a significantly reduced number of test vectors [6], [7].", "sec": "sec1", "part": "1"}], "order": "4", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "This paper presents test results for detecting defects in complex ICs by analyzing the changes observed in the power-on transient power supply currents for the IC. This test technique, called i/sub DD/ pulse response testing simultaneously pulses the V/sub DD/ and V/sub SS/ power supply rails while applying a fixed midrange bias voltage to all inputs to the DUT. The resulting power on transient current signature is then analyzed for the presence of abnormal behavior. Two methods of analyzing the...", "documentLink": "/document/639591", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=639591", "pdfSize": "717KB"}, "id": "ref4", "text": "J. S. Beasley, A. W. Righter, C. J. Apodaca, S. Pour-Mazafari, D. Huggett, \"\n            \n              \\$I_{DD}\\$\n            \n            pulse response testing applied to complex CMOS ICs\n          \", <em>Proc. Int. Test Conf.</em>, pp. 32-39, 1997.", "refType": "biblio"}, {"title": "Transient power supply current testing of digital CMOS circuits", "context": [{"text": " Thus, complementary defect-oriented test strategies have been developed & used, including the power supply current \\$({\\rm I}_{\\rm DD})\\$ monitoring originally introduced for testing digital CMOS circuits [1]\u2013[5] as a method that requires dedicated test pattern generation with a significantly reduced number of test vectors [6], [7].", "sec": "sec1", "part": "1"}], "order": "5", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "This paper presents, in a tutorial fashion, a test technique that employs the transient power supply current, i/sub DDT/, as a window of observability into the switching behaviour of an integrated circuit. The premise is that when a circuit switches states, a temporary path is established between power and ground which results in a transient current. With proper power tree distribution, observing this transient current provides direct insight into the switching pattern of a circuit under a given...", "documentLink": "/document/529922", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=529922", "pdfSize": "993KB"}, "id": "ref5", "text": "R. Z. Makki, \"Transient power supply current testing of digital CMOS circuits\", <em>Proc. Int. Test Conf.</em>, pp. 892-901, 1995.", "refType": "biblio"}, {"title": "\n            Increased CMOS IC stuck-at fault coverage with reduced\n            ", "context": [{"text": " Thus, complementary defect-oriented test strategies have been developed & used, including the power supply current \\$({\\rm I}_{\\rm DD})\\$ monitoring originally introduced for testing digital CMOS circuits [1]\u2013[5] as a method that requires dedicated test pattern generation with a significantly reduced number of test vectors [6], [7].", "sec": "sec1", "part": "1"}], "order": "6", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "The authors discuss the significant improvements that were achieved when a conventional ATPG (automatic test pattern generation) algorithm was modified to generate test sets suitable for I/sub DDQ/ testing. These improvements include increased SAF (stuck-at-fault) coverage, reduced vector set sizes, coverage of logically redundant SAFs and multiple SAFs, increased coverage of CMOS IC non-SAF defects, and reduced CPU cost for ATPG and fault simulation. This reduction in computational complexity f...", "documentLink": "/document/114051", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=114051", "pdfSize": "647KB"}, "id": "ref6", "text": "R. Fritzemeier, J. Soden, K. Treece, C. Hawkins, \"\n            Increased CMOS IC stuck-at fault coverage with reduced\n            \n              \\${rm I}_{rm DDQ}\\$\n            \n            test sets\n          \", <em>Proc. Int. Test Conf.</em>, pp. 427-435, 1990.", "refType": "biblio"}, {"title": "\n            Test generation for combined\n            ", "context": [{"text": " Thus, complementary defect-oriented test strategies have been developed & used, including the power supply current \\$({\\rm I}_{\\rm DD})\\$ monitoring originally introduced for testing digital CMOS circuits [1]\u2013[5] as a method that requires dedicated test pattern generation with a significantly reduced number of test vectors [6], [7].", "sec": "sec1", "part": "1"}], "order": "7", "id": "ref7", "text": "E. Gramatov&#225; (Gramatova), J. Be&#x010D;kov&#225; (Beckova), J. Ga&#353par (Gaspar), \"\n            Test generation for combined\n            \n              \\${rm I}_{rm DDQ}\\$\n            \n            &#821voltage testing of combinational circuits\n          \", <em>Proc. Electronic Circuits and Systems</em>, pp. 29-32, 1999.", "refType": "biblio"}, {"title": "Using artificial neural networks or lagrange interpolation to characterize the faults in an analog circuit: an experimental study", "context": [{"text": " Some works using ANN approach for detection & localization of parametric faults (undesired deviations in resistance & capacitance values) in analog circuits by evaluating different circuit responses have been published [8]\u2013[12].", "sec": "sec1", "part": "1"}], "order": "8", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "A technique for diagnosing multiple faults in analog circuits from their impulse response function using a fault dictionary was developed. Dirac impulse input to the circuit was simulated and time domain features of the output response were used to build the dictionary. The test of a real circuit by means of a fault dictionary gives realistic results provided the simulated and measured values are similar. Consequently, the choice of the model used in the simulation is important. The precautions ...", "documentLink": "/document/799650", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=799650", "pdfSize": "135KB"}, "id": "ref8", "text": "Y. Maidon, B. W. Jervis, P. Fouillat, S. Lesage, \"Using artificial neural networks or lagrange interpolation to characterize the faults in an analog circuit: an experimental study\", <em>IEEE Trans. Instrum. Meas.</em>, vol. 48, no. 5, pp. 932-938, 1999.", "refType": "biblio"}, {"title": "Linear circuits fault diagnosis using neoromorphic analyzers", "context": [{"text": " Some works using ANN approach for detection & localization of parametric faults (undesired deviations in resistance & capacitance values) in analog circuits by evaluating different circuit responses have been published [8]\u2013[9][12].", "sec": "sec1", "part": "1"}, {"text": " On the other hand, in the frequency domain, the higher classification efficiency even for smaller sizes of the training vector sets is obtained [9].", "sec": "sec2a", "part": "1"}], "order": "9", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "This paper presents a method of analog fault diagnosis using neural networks. The primary focus of the paper is to provide robust diagnosis using a simple mechanism for automatic test pattern generation while reducing test time. A new diagnosis framework consisting of a white noise generator and an artificial neural network for response analysis and classification is proposed. This approach moves the diagnosis of analog circuits closer to the goal of built-in test. Networks of reasonable dimensi...", "documentLink": "/document/558453", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=558453", "pdfSize": "179KB"}, "id": "ref9", "text": "R. Spina, S. Upadhyaya, \"Linear circuits fault diagnosis using neoromorphic analyzers\", <em>IEEE Trans. Circuits Syst. II</em>, vol. 44, pp. 188-196, 1997.", "refType": "biblio"}, {"title": "Analog fault diagnosis of actual circuits using neural networks", "context": [{"text": " Some works using ANN approach for detection & localization of parametric faults (undesired deviations in resistance & capacitance values) in analog circuits by evaluating different circuit responses have been published [8]\u2013[10][12].", "sec": "sec1", "part": "1"}], "order": "10", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "We have developed a neural-network based analog fault diagnostic system for actual circuits. Our system uses a data acquisition board to excite a circuit with an impulse and sample its output to collect training data for the neural network. The collected data is preprocessed by wavelet decomposition, normalization, and principal component analysis (PCA) to generate optimal features for training the neural network. This ensures a simple architecture for the neural network and minimizes the size o...", "documentLink": "/document/1017726", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=1017726", "pdfSize": "266KB"}, "id": "ref10", "text": "F. Aminiam, M. Aminian, \"Analog fault diagnosis of actual circuits using neural networks\", <em>IEEE Trans. Instrum. Meas.</em>, vol. 51, no. 3, pp. 151-156, 2002.", "refType": "biblio"}, {"title": "A novel wavelet transform based transient current analysis for fault detection and localization", "context": [{"text": " Some works using ANN approach for detection & localization of parametric faults (undesired deviations in resistance & capacitance values) in analog circuits by evaluating different circuit responses have been published [8]\u2013[11][12].", "sec": "sec1", "part": "1"}], "order": "11", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "Transient current (IDD) based testing has been often cited and investigated as an alternative and/or supplement to quiescent current (IDDQ) testing. While the potential of IDD testing for fault detection has been established, there is no known efficient method for fault diagnosis using IDD analysis. In this paper, we present a novel integrated method for fault detection and localization using wavelet transform based IDD waveform analysis. The time-frequency resolution property of the wavelet tra...", "documentLink": "/document/1012650", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=1012650", "pdfSize": "654KB"}, "id": "ref11", "text": "S. Bhunia, K. Roy, J. Segura, \"A novel wavelet transform based transient current analysis for fault detection and localization\", <em>Proc. Design Automation and Test in Europe (DATE '02)</em>, 2002.", "refType": "biblio"}, {"title": "Neural-network based analog circuit fault diagnosis using wavelet transform as preprocessor", "context": [{"text": " Some works using ANN approach for detection & localization of parametric faults (undesired deviations in resistance & capacitance values) in analog circuits by evaluating different circuit responses have been published [8]\u2013[12].", "sec": "sec1", "part": "1"}], "order": "12", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "We have developed an analog-circuit fault diagnostic system based on backpropagation neural networks using wavelet decomposition, principal component analysis, and data normalization as preprocessors. The proposed system has the capability to detect and identify faulty components in an analog electronic circuit by analyzing its impulse response. Using wavelet decomposition to preprocess the impulse response drastically reduces the number of inputs to the neural network, simplifying its architect...", "documentLink": "/document/823545", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=823545", "pdfSize": "139KB"}, "id": "ref12", "text": "M. Aminiam, F. Aminian, \"Neural-network based analog circuit fault diagnosis using wavelet transform as preprocessor\", <em>IEEE Trans. Circuits Syst. II</em>, vol. 47, no. 2, pp. 151-156, 2000.", "refType": "biblio"}, {"title": "Classification of defective analog integrated circuits using artificial neural networks", "context": [{"text": " Therefore, these physical defects commonly occurring in the CMOS process were addressed in [13], where feasibility of ANN-based identification of defective analog circuits was introduced, and its feasibility experimentally verified on a simple analog circuit example.", "sec": "sec1", "part": "1"}], "order": "13", "links": {"crossRefLink": "http://dx.doi.org/10.1023/B:JETT.0000009311.63472.d6", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "id": "ref13", "text": "V. Stopjakov&#225; (Stopjakova), P. Malo&#353ek (Malosek), D. Mi&#x010D;u&#353&#237;k (Micusik), M. Matej, M. Margala, \"Classification of defective analog integrated circuits using artificial neural networks\", <em>J. Electronic Testing: Theory and Applications</em>, vol. 20, no. 2, pp. 25-37, 2004.", "refType": "biblio"}, {"title": "Fundamentals of Artificial Neural Networks", "context": [{"text": " The network selected for the classification of defective analog circuits is a multilayer feed-forward neural network trained by back-propagation [14], [15].", "sec": "sec2a", "part": "1"}], "order": "14", "id": "ref14", "text": "M. H. Hassoun, Fundamentals of Artificial Neural Networks, pp. 197-234, 1995, MIT Press.", "refType": "biblio"}, {"title": "A direct adaptive method for faster backpropagation learning: the RPROP Algorithm", "context": [{"text": " The network selected for the classification of defective analog circuits is a multilayer feed-forward neural network trained by back-propagation [14], [15].", "sec": "sec2a", "part": "1"}], "order": "15", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "A learning algorithm for multilayer feedforward networks, RPROP (resilient propagation), is proposed. To overcome the inherent disadvantages of pure gradient-descent, RPROP performs a local adaptation of the weight-updates according to the behavior of the error function. Contrary to other adaptive techniques, the effect of the RPROP adaptation process is not blurred by the unforeseeable influence of the size of the derivative, but only dependent on the temporal behavior of its sign. This leads t...", "documentLink": "/document/298623", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=298623", "pdfSize": "522KB"}, "id": "ref15", "text": "M. Riedmiller, H. Braun, \"A direct adaptive method for faster backpropagation learning: the RPROP Algorithm\", <em>Proc.IEEE Int. Neural Networks</em>, pp. 586-591, 1993.", "refType": "biblio"}, {"title": "Mathematical Principles of Signal Processing, Fourier and Wavelet Analysis", "context": [{"text": " That feature is ideal for preprocessing of nonstationary signals [16].", "sec": "sec2b", "part": "1"}], "order": "16", "links": {"crossRefLink": "http://dx.doi.org/10.1007/978-1-4757-3669-4", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "id": "ref16", "text": "P. Br&#233;maud (Bremaud), Mathematical Principles of Signal Processing Fourier and Wavelet Analysis, pp. 171-187, 2002, Springer Verlag.", "refType": "biblio"}, {"title": "Wavelet Basics", "context": [{"text": "Discrete wavelet transform, where a signal is decomposed into so-called approximations & details, can be realized by the multi-rate filter bank [17].", "sec": "sec2b", "part": "1"}, {"text": " There are orthonormal wavelets that are between these two types, giving acceptable localizations both in time, and frequency [17].", "sec": "sec2b", "part": "1"}], "order": "17", "links": {"crossRefLink": "http://dx.doi.org/10.1007/978-1-4615-2213-3_2", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "id": "ref17", "text": "Y. T. Chan, Wavelet Basics, pp. 23-63, 1995, Kluwer Academic Publishers.", "refType": "biblio"}, {"title": "A12-bit intrinsic accuracy high-speed CMOS DAC", "context": [{"text": "The DAC, designed & used as a mixed-signal evaluation circuit, has a \\$4+1+3\\$ segmented architecture: the first four most significant bits (MSB) are linearly decoded, then the 3rd bit is also linearly decoded, and the three least significant bits (LSB) are binary weighted [18].", "sec": "sec3b", "part": "1"}], "order": "18", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "A 12-bit intrinsic accuracy digital-to-analog (D/A) converter integrated in a standard digital 0.5 /spl mu/m CMOS technology is presented. It is based on a current steering doubly segmented 6+2+4 architecture and requires no calibration, no trimming, or dynamic averaging. The differential nonlinearity (DNL) and integral nonlinearity (INL) are 0.3 and 0.6 least significant bits (LSB's), respectively. The measured glitch energy is 1.9 pV.s. For a 12-bit resolution, the converter reaches an update ...", "documentLink": "/document/735536", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=735536", "pdfSize": "483KB"}, "id": "ref18", "text": "J. Bastos, \"A12-bit intrinsic accuracy high-speed CMOS DAC\", <em>IEEE J. Solid-State Circuits</em>, vol. 33, no. 6, pp. 1959-1969, Dec. 1998.", "refType": "biblio"}], "citations": {"paperCitations": {"nonIeee": [{"title": "Neural network model for solving integral equation of acoustic scattering using wavelet basis", "links": {"crossRefLink": "http://dx.doi.org/10.1002/cnm.966", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "M. Hesham, M. A. El-Gamal, \"Neural network model for solving integral equation of acoustic scattering using wavelet basis\", <em>Communications in Numerical Methods in Engineering</em>, vol. 24, pp. 183, 2006, ISSN 10990887.", "order": "1"}, {"title": "Wavelet Neural Network Approach for Testing of Switched-Current Circuits", "links": {"crossRefLink": "http://dx.doi.org/10.1007/s10836-011-5248-1", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "Guo Jierong, He Yigang, Liu Meirong, \"Wavelet Neural Network Approach for Testing of Switched-Current Circuits\", <em>Journal of Electronic Testing</em>, vol. 27, pp. 611, 2011, ISSN 0923-8174.", "order": "2"}, {"title": "Fault Diagnosis of Analog Circuit Based on High-Order Cumulants and Information Fusion", "links": {"crossRefLink": "http://dx.doi.org/10.1007/s10836-014-5478-0", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "Tao Xie, Yigang He, \"Fault Diagnosis of Analog Circuit Based on High-Order Cumulants and Information Fusion\", <em>Journal of Electronic Testing</em>, vol. 30, pp. 505, 2014, ISSN 0923-8174.", "order": "3"}, {"title": "On the issue of application of cellular automata and neural networks methods in VLSI design", "links": {"crossRefLink": "http://dx.doi.org/10.3103/S1060992X16020065", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "A. L. Stempkovsky, S. V. Gavrilov, I. V. Matyushkin, G. S. Teplov, \"On the issue of application of cellular automata and neural networks methods in VLSI design\", <em>Optical Memory and Neural Networks</em>, vol. 25, pp. 72, 2016, ISSN 1060-992X.", "order": "4"}, {"title": "Catastrophic Fault Diagnosis of a Certain Class of Nonlinear Analog Circuits", "links": {"crossRefLink": "http://dx.doi.org/10.1007/s00034-014-9857-7", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "Micha\u0142 Tadeusiewicz, Andrzej Kuczy\u0144ski, Stanis\u0142aw Ha\u0142gas, \"Catastrophic Fault Diagnosis of a Certain Class of Nonlinear Analog Circuits\", <em>Circuits Systems and Signal Processing</em>, vol. 34, pp. 353, 2015, ISSN 0278-081X.", "order": "5"}, {"title": "On system reliability approaches: a brief survey", "links": {"crossRefLink": "http://dx.doi.org/10.1007/s13198-013-0165-6", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "Mangey Ram, \"On system reliability approaches: a brief survey\", <em>International Journal of System Assurance Engineering and Management</em>, vol. 4, pp. 101, 2013, ISSN 0975-6809.", "order": "6"}, {"title": "Fault detection in analog and mixed-signal circuits by using Hilbert\u2013Huang transform and coherence analysis", "links": {"crossRefLink": "http://dx.doi.org/10.1016/j.mejo.2015.07.004", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "Shengxue Tang, Zhigang Li, Li Chen, \"Fault detection in analog and mixed-signal circuits by using Hilbert\u2013Huang transform and coherence analysis\", <em>Microelectronics Journal</em>, vol. 46, pp. 893, 2015, ISSN 00262692.", "order": "7"}, {"title": "Neural-Network Solution of the Nonuniqueness Problem in Acoustic Scattering Using Wavelets", "links": {"crossRefLink": "http://dx.doi.org/10.1080/15502280802069970", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "M. Hesham, M. El-Gamal, \"Neural-Network Solution of the Nonuniqueness Problem in Acoustic Scattering Using Wavelets\", <em>International Journal for Computational Methods in Engineering Science and Mechanics</em>, vol. 9, pp. 217, 2008, ISSN 1550-2287.", "order": "8"}, {"title": "Wavelet energy-based testing using supply current measurements", "links": {"crossRefLink": "http://dx.doi.org/10.1049/iet-smt.2009.0037", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "M.G. Dimopoulos, A.D. Spyronasios, D.K. Papakostas, A.A. Hatzopoulos, \"Wavelet energy-based testing using supply current measurements\", <em>IET Science Measurement & Technology</em>, vol. 4, pp. 76, 2010, ISSN 17518822.", "order": "9"}], "ieee": [{"title": "Distinguishing process variation induced faults from manufacturing defects in analog circuits using V-transform coefficients", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/5753812", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=5753812", "pdfSize": "365KB"}, "displayText": "Suraj Sindia, Vishwani D. Agrawal, Virendra Singh, \"Distinguishing process variation induced faults from manufacturing defects in analog circuits using V-transform coefficients\", <em>System Theory (SSST) 2011 IEEE 43rd Southeastern Symposium on</em>, pp. 231-236, 2011, ISSN 0094-2898.", "order": "1"}, {"title": "Fault Diagnosis of Analog Circuit Based on Wavelet Neural Networks and Chaos Differential Evolution Algorithm", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/5630287", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=5630287", "pdfSize": "355KB"}, "displayText": "Mu Li, Yigang He, Lifen Yuan, Mu Li, \"Fault Diagnosis of Analog Circuit Based on Wavelet Neural Networks and Chaos Differential Evolution Algorithm\", <em>Electrical and Control Engineering (ICECE) 2010 International Conference on</em>, pp. 986-989, 2010.", "order": "2"}, {"title": "Production test of an RF receiver chain based on ATM combining RF BIST and machine learning algorithm", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/6043628", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=6043628", "pdfSize": "513KB"}, "displayText": "S&#x00E9;bastien Darfeuille, Christophe Kelma, \"Production test of an RF receiver chain based on ATM combining RF BIST and machine learning algorithm\", <em>Circuit Theory and Design (ECCTD) 2011 20th European Conference on</em>, pp. 653-656, 2011.", "order": "3"}, {"title": "Analog filter circuits feature selection using MRMR and SVM", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/6987812", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=6987812", "pdfSize": "855KB"}, "displayText": "Yongkui Sun, Lei Ma, Na Qin, Meilan Zhang, Qianyong Lv, \"Analog filter circuits feature selection using MRMR and SVM\", <em>Control Automation and Systems (ICCAS) 2014 14th International Conference on</em>, pp. 1543-1547, 2014, ISSN 2093-7121.", "order": "4"}, {"title": "Detection and localization of faults in analog integrated circuits by utilizing the combined effect of output voltage gain and phase variation with frequency", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/5396086", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=5396086", "pdfSize": "481KB"}, "displayText": "Avijit Saha, Fahim Rahman, Rubayet Al-Maruf, Hamidur Rahman, A. B. M. H. Rashid, \"Detection and localization of faults in analog integrated circuits by utilizing the combined effect of output voltage gain and phase variation with frequency\", <em>TENCON 2009 - 2009 IEEE Region 10 Conference</em>, pp. 1-5, 2009.", "order": "5"}, {"title": "Functional localization of the cortical motor area in the brain based on wavelet analysis of slow cortical potential", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/6211576", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=6211576", "pdfSize": "629KB"}, "displayText": "Tao Jiang, Xiaoming Wu, Shifu Zhang, \"Functional localization of the cortical motor area in the brain based on wavelet analysis of slow cortical potential\", <em>Biomedical and Health Informatics (BHI) 2012 IEEE-EMBS International Conference on</em>, pp. 317-320, 2012.", "order": "6"}, {"title": "Combining Internal Probing with Artificial Neural Networks for Optimal RFIC Testing", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/4079383", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=4079383", "pdfSize": "815KB"}, "displayText": "Sofiane Ellouz, Patrice Gamand, Christophe Kelma, Bertrand Vandewiele, Bruno Allard, \"Combining Internal Probing with Artificial Neural Networks for Optimal RFIC Testing\", <em>Test Conference 2006. ITC '06. IEEE International</em>, pp. 1-9, 2006, ISSN 1089-3539.", "order": "7"}, {"title": "Non-linear analog circuit test and diagnosis under process variation using V-Transform coefficients", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/5783756", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=5783756", "pdfSize": "703KB"}, "displayText": "Suraj Sindia, Vishwani D. Agrawal, Virendra Singh, \"Non-linear analog circuit test and diagnosis under process variation using V-Transform coefficients\", <em>VLSI Test Symposium (VTS) 2011 IEEE 29th</em>, pp. 64-69, 2011, ISSN 1093-0167.", "order": "8"}, {"title": "Numerical method for DC fault analysis simplification and simulation time reduction", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/6549811", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=6549811", "pdfSize": "357KB"}, "displayText": "Juraj Brenku&#x0161;, Viera Stopjakov&#x00E1;, G&#x00E1;bor Gyepes, \"Numerical method for DC fault analysis simplification and simulation time reduction\", <em>Design and Diagnostics of Electronic Circuits & Systems (DDECS) 2013 IEEE 16th International Symposium on</em>, pp. 170-174, 2013.", "order": "9"}, {"title": "Real-Time Fault Detection and Diagnosis System for Analog and Mixed-Signal Circuits of Acousto&#x2013;Magnetic EAS Devices", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/7273839", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=7273839", "pdfSize": "1719KB"}, "displayText": "Qiwu Luo, Yigang He, Yichuang Sun, \"Real-Time Fault Detection and Diagnosis System for Analog and Mixed-Signal Circuits of Acousto&#x2013;Magnetic EAS Devices\", <em>Design & Test IEEE</em>, vol. 33, pp. 77-90, 2016, ISSN 2168-2356.", "order": "10"}, {"title": "Statistical Test Development for Analog Circuits Under High Process Variations", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/4271555", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=4271555", "pdfSize": "473KB"}, "displayText": "Fang Liu, Sule Ozev, \"Statistical Test Development for Analog Circuits Under High Process Variations\", <em>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</em>, vol. 26, pp. 1465-1477, 2007, ISSN 0278-0070.", "order": "11"}, {"title": "Error Moderation in Low-Cost Machine-Learning-Based Analog/RF Testing", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/4358314", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=4358314", "pdfSize": "810KB"}, "displayText": "Haralampos-G. Stratigopoulos, Yiorgos Makris, \"Error Moderation in Low-Cost Machine-Learning-Based Analog/RF Testing\", <em>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</em>, vol. 27, pp. 339-351, 2008, ISSN 0278-0070.", "order": "12"}, {"title": "Smart selection of indirect parameters for DC-based alternate RF IC testing", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/6231074", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=6231074", "pdfSize": "681KB"}, "displayText": "Haithem Ayari, Florence Azais, Serge Bernard, Mariane Comte, Michel Renovell, Vincent Kerzerho, Olivier Potin, Christophe Kelma, \"Smart selection of indirect parameters for DC-based alternate RF IC testing\", <em>VLSI Test Symposium (VTS) 2012 IEEE 30th</em>, pp. 19-24, 2012, ISSN 1093-0167.", "order": "13"}]}, "patentCitationCount": "0", "contentType": "periodicals", "isEarlyAccess": false, "lastupdate": "2016-08-04T17:22:56", "publisher": "IEEE", "title": "Defect detection in analog and mixed circuits by neural networks using wavelet analysis", "nonIeeeCitationCount": "9", "publicationNumber": "24", "formulaStrippedArticleTitle": "Defect detection in analog and mixed circuits by neural networks using wavelet analysis", "mediaPath": "/mediastore/IEEE/content/media/24/32272/1505049", "mlTime": "PT0.144345S", "ieeeCitationCount": "13"}}