*-- pdngen: spice deck generated for chip 'chiplet1' PDN
*-- die chiplet1:  W/H: 0.003/0.003


.subckt chiplet1
+nd_pad_port_0_1
+nd_pad_port_0_3
+nd_pad_port_0_5
+nd_pad_port_0_7
+nd_pad_port_0_9
+nd_pad_port_1_0
+nd_pad_port_1_2
+nd_pad_port_1_4
+nd_pad_port_1_6
+nd_pad_port_1_8
+nd_pad_port_2_1
+nd_pad_port_2_3
+nd_pad_port_2_5
+nd_pad_port_2_7
+nd_pad_port_2_9
+nd_pad_port_3_0
+nd_pad_port_3_2
+nd_pad_port_3_4
+nd_pad_port_3_6
+nd_pad_port_3_8
+nd_pad_port_4_1
+nd_pad_port_4_3
+nd_pad_port_4_5
+nd_pad_port_4_7
+nd_pad_port_4_9
+nd_pad_port_5_0
+nd_pad_port_5_2
+nd_pad_port_5_4
+nd_pad_port_5_6
+nd_pad_port_5_8
+nd_pad_port_6_1
+nd_pad_port_6_3
+nd_pad_port_6_5
+nd_pad_port_6_7
+nd_pad_port_6_9
+nd_pad_port_7_0
+nd_pad_port_7_2
+nd_pad_port_7_4
+nd_pad_port_7_6
+nd_pad_port_7_8
+nd_pad_port_8_1
+nd_pad_port_8_3
+nd_pad_port_8_5
+nd_pad_port_8_7
+nd_pad_port_8_9
+nd_pad_port_9_0
+nd_pad_port_9_2
+nd_pad_port_9_4
+nd_pad_port_9_6
+nd_pad_port_9_8
*-- p/g port #: 50/50

*-- layer 1: net: 0 [X] VDD net from layer 1-2
rd_1_2_0_0_0 nd_1_0_666_666 nd_1_0_2000_666 0.016324
rd_1_2_0_0_1 nd_1_0_2000_666 nd_1_0_3333_666 0.016324
rd_1_2_0_0_2 nd_1_0_3333_666 nd_1_0_4666_666 0.016324
rd_1_2_0_0_3 nd_1_0_4666_666 nd_1_0_6000_666 0.016324
rd_1_2_0_0_4 nd_1_0_6000_666 nd_1_0_7333_666 0.016324
rd_1_2_0_0_5 nd_1_0_7333_666 nd_1_0_8666_666 0.016324
rd_1_2_0_1_0 nd_1_0_666_2000 nd_1_0_2000_2000 0.016324
rd_1_2_0_1_1 nd_1_0_2000_2000 nd_1_0_3333_2000 0.016324
rd_1_2_0_1_2 nd_1_0_3333_2000 nd_1_0_4666_2000 0.016324
rd_1_2_0_1_3 nd_1_0_4666_2000 nd_1_0_6000_2000 0.016324
rd_1_2_0_1_4 nd_1_0_6000_2000 nd_1_0_7333_2000 0.016324
rd_1_2_0_1_5 nd_1_0_7333_2000 nd_1_0_8666_2000 0.016324
rd_1_2_0_2_0 nd_1_0_666_3333 nd_1_0_2000_3333 0.016324
rd_1_2_0_2_1 nd_1_0_2000_3333 nd_1_0_3333_3333 0.016324
rd_1_2_0_2_2 nd_1_0_3333_3333 nd_1_0_4666_3333 0.016324
rd_1_2_0_2_3 nd_1_0_4666_3333 nd_1_0_6000_3333 0.016324
rd_1_2_0_2_4 nd_1_0_6000_3333 nd_1_0_7333_3333 0.016324
rd_1_2_0_2_5 nd_1_0_7333_3333 nd_1_0_8666_3333 0.016324
rd_1_2_0_3_0 nd_1_0_666_4666 nd_1_0_2000_4666 0.016324
rd_1_2_0_3_1 nd_1_0_2000_4666 nd_1_0_3333_4666 0.016324
rd_1_2_0_3_2 nd_1_0_3333_4666 nd_1_0_4666_4666 0.016324
rd_1_2_0_3_3 nd_1_0_4666_4666 nd_1_0_6000_4666 0.016324
rd_1_2_0_3_4 nd_1_0_6000_4666 nd_1_0_7333_4666 0.016324
rd_1_2_0_3_5 nd_1_0_7333_4666 nd_1_0_8666_4666 0.016324
rd_1_2_0_4_0 nd_1_0_666_6000 nd_1_0_2000_6000 0.016324
rd_1_2_0_4_1 nd_1_0_2000_6000 nd_1_0_3333_6000 0.016324
rd_1_2_0_4_2 nd_1_0_3333_6000 nd_1_0_4666_6000 0.016324
rd_1_2_0_4_3 nd_1_0_4666_6000 nd_1_0_6000_6000 0.016324
rd_1_2_0_4_4 nd_1_0_6000_6000 nd_1_0_7333_6000 0.016324
rd_1_2_0_4_5 nd_1_0_7333_6000 nd_1_0_8666_6000 0.016324
rd_1_2_0_5_0 nd_1_0_666_7333 nd_1_0_2000_7333 0.016324
rd_1_2_0_5_1 nd_1_0_2000_7333 nd_1_0_3333_7333 0.016324
rd_1_2_0_5_2 nd_1_0_3333_7333 nd_1_0_4666_7333 0.016324
rd_1_2_0_5_3 nd_1_0_4666_7333 nd_1_0_6000_7333 0.016324
rd_1_2_0_5_4 nd_1_0_6000_7333 nd_1_0_7333_7333 0.016324
rd_1_2_0_5_5 nd_1_0_7333_7333 nd_1_0_8666_7333 0.016324
rd_1_2_0_6_0 nd_1_0_666_8666 nd_1_0_2000_8666 0.016324
rd_1_2_0_6_1 nd_1_0_2000_8666 nd_1_0_3333_8666 0.016324
rd_1_2_0_6_2 nd_1_0_3333_8666 nd_1_0_4666_8666 0.016324
rd_1_2_0_6_3 nd_1_0_4666_8666 nd_1_0_6000_8666 0.016324
rd_1_2_0_6_4 nd_1_0_6000_8666 nd_1_0_7333_8666 0.016324
rd_1_2_0_6_5 nd_1_0_7333_8666 nd_1_0_8666_8666 0.016324
*-- layer 1: net: 0 [X] VSS net from layer 1-2
*-- layer 2: net: 0 [Y] VDD net from layer 2-1
rd_2_1_0_0_0 nd_2_0_666_666 nd_2_0_666_2000 0.016324
rd_2_1_0_0_1 nd_2_0_666_2000 nd_2_0_666_3333 0.016324
rd_2_1_0_0_2 nd_2_0_666_3333 nd_2_0_666_4666 0.016324
rd_2_1_0_0_3 nd_2_0_666_4666 nd_2_0_666_6000 0.016324
rd_2_1_0_0_4 nd_2_0_666_6000 nd_2_0_666_7333 0.016324
rd_2_1_0_0_5 nd_2_0_666_7333 nd_2_0_666_8666 0.016324
rd_2_1_0_1_0 nd_2_0_2000_666 nd_2_0_2000_2000 0.016324
rd_2_1_0_1_1 nd_2_0_2000_2000 nd_2_0_2000_3333 0.016324
rd_2_1_0_1_2 nd_2_0_2000_3333 nd_2_0_2000_4666 0.016324
rd_2_1_0_1_3 nd_2_0_2000_4666 nd_2_0_2000_6000 0.016324
rd_2_1_0_1_4 nd_2_0_2000_6000 nd_2_0_2000_7333 0.016324
rd_2_1_0_1_5 nd_2_0_2000_7333 nd_2_0_2000_8666 0.016324
rd_2_1_0_2_0 nd_2_0_3333_666 nd_2_0_3333_2000 0.016324
rd_2_1_0_2_1 nd_2_0_3333_2000 nd_2_0_3333_3333 0.016324
rd_2_1_0_2_2 nd_2_0_3333_3333 nd_2_0_3333_4666 0.016324
rd_2_1_0_2_3 nd_2_0_3333_4666 nd_2_0_3333_6000 0.016324
rd_2_1_0_2_4 nd_2_0_3333_6000 nd_2_0_3333_7333 0.016324
rd_2_1_0_2_5 nd_2_0_3333_7333 nd_2_0_3333_8666 0.016324
rd_2_1_0_3_0 nd_2_0_4666_666 nd_2_0_4666_2000 0.016324
rd_2_1_0_3_1 nd_2_0_4666_2000 nd_2_0_4666_3333 0.016324
rd_2_1_0_3_2 nd_2_0_4666_3333 nd_2_0_4666_4666 0.016324
rd_2_1_0_3_3 nd_2_0_4666_4666 nd_2_0_4666_6000 0.016324
rd_2_1_0_3_4 nd_2_0_4666_6000 nd_2_0_4666_7333 0.016324
rd_2_1_0_3_5 nd_2_0_4666_7333 nd_2_0_4666_8666 0.016324
rd_2_1_0_4_0 nd_2_0_6000_666 nd_2_0_6000_2000 0.016324
rd_2_1_0_4_1 nd_2_0_6000_2000 nd_2_0_6000_3333 0.016324
rd_2_1_0_4_2 nd_2_0_6000_3333 nd_2_0_6000_4666 0.016324
rd_2_1_0_4_3 nd_2_0_6000_4666 nd_2_0_6000_6000 0.016324
rd_2_1_0_4_4 nd_2_0_6000_6000 nd_2_0_6000_7333 0.016324
rd_2_1_0_4_5 nd_2_0_6000_7333 nd_2_0_6000_8666 0.016324
rd_2_1_0_5_0 nd_2_0_7333_666 nd_2_0_7333_2000 0.016324
rd_2_1_0_5_1 nd_2_0_7333_2000 nd_2_0_7333_3333 0.016324
rd_2_1_0_5_2 nd_2_0_7333_3333 nd_2_0_7333_4666 0.016324
rd_2_1_0_5_3 nd_2_0_7333_4666 nd_2_0_7333_6000 0.016324
rd_2_1_0_5_4 nd_2_0_7333_6000 nd_2_0_7333_7333 0.016324
rd_2_1_0_5_5 nd_2_0_7333_7333 nd_2_0_7333_8666 0.016324
rd_2_1_0_6_0 nd_2_0_8666_666 nd_2_0_8666_2000 0.016324
rd_2_1_0_6_1 nd_2_0_8666_2000 nd_2_0_8666_3333 0.016324
rd_2_1_0_6_2 nd_2_0_8666_3333 nd_2_0_8666_4666 0.016324
rd_2_1_0_6_3 nd_2_0_8666_4666 nd_2_0_8666_6000 0.016324
rd_2_1_0_6_4 nd_2_0_8666_6000 nd_2_0_8666_7333 0.016324
rd_2_1_0_6_5 nd_2_0_8666_7333 nd_2_0_8666_8666 0.016324
*-- layer 2: net: 0 [Y] VSS net from layer 2-1
*-- via layer 1-2: net: 0 VDD net
rvd_1_0_0_0 nd_1_0_666_666 nd_2_0_666_666 0.005
rvd_1_0_0_1 nd_1_0_2000_666 nd_2_0_2000_666 0.005
rvd_1_0_0_2 nd_1_0_3333_666 nd_2_0_3333_666 0.005
rvd_1_0_0_3 nd_1_0_4666_666 nd_2_0_4666_666 0.005
rvd_1_0_0_4 nd_1_0_6000_666 nd_2_0_6000_666 0.005
rvd_1_0_0_5 nd_1_0_7333_666 nd_2_0_7333_666 0.005
rvd_1_0_0_6 nd_1_0_8666_666 nd_2_0_8666_666 0.005
rvd_1_0_1_0 nd_1_0_666_2000 nd_2_0_666_2000 0.005
rvd_1_0_1_1 nd_1_0_2000_2000 nd_2_0_2000_2000 0.005
rvd_1_0_1_2 nd_1_0_3333_2000 nd_2_0_3333_2000 0.005
rvd_1_0_1_3 nd_1_0_4666_2000 nd_2_0_4666_2000 0.005
rvd_1_0_1_4 nd_1_0_6000_2000 nd_2_0_6000_2000 0.005
rvd_1_0_1_5 nd_1_0_7333_2000 nd_2_0_7333_2000 0.005
rvd_1_0_1_6 nd_1_0_8666_2000 nd_2_0_8666_2000 0.005
rvd_1_0_2_0 nd_1_0_666_3333 nd_2_0_666_3333 0.005
rvd_1_0_2_1 nd_1_0_2000_3333 nd_2_0_2000_3333 0.005
rvd_1_0_2_2 nd_1_0_3333_3333 nd_2_0_3333_3333 0.005
rvd_1_0_2_3 nd_1_0_4666_3333 nd_2_0_4666_3333 0.005
rvd_1_0_2_4 nd_1_0_6000_3333 nd_2_0_6000_3333 0.005
rvd_1_0_2_5 nd_1_0_7333_3333 nd_2_0_7333_3333 0.005
rvd_1_0_2_6 nd_1_0_8666_3333 nd_2_0_8666_3333 0.005
rvd_1_0_3_0 nd_1_0_666_4666 nd_2_0_666_4666 0.005
rvd_1_0_3_1 nd_1_0_2000_4666 nd_2_0_2000_4666 0.005
rvd_1_0_3_2 nd_1_0_3333_4666 nd_2_0_3333_4666 0.005
rvd_1_0_3_3 nd_1_0_4666_4666 nd_2_0_4666_4666 0.005
rvd_1_0_3_4 nd_1_0_6000_4666 nd_2_0_6000_4666 0.005
rvd_1_0_3_5 nd_1_0_7333_4666 nd_2_0_7333_4666 0.005
rvd_1_0_3_6 nd_1_0_8666_4666 nd_2_0_8666_4666 0.005
rvd_1_0_4_0 nd_1_0_666_6000 nd_2_0_666_6000 0.005
rvd_1_0_4_1 nd_1_0_2000_6000 nd_2_0_2000_6000 0.005
rvd_1_0_4_2 nd_1_0_3333_6000 nd_2_0_3333_6000 0.005
rvd_1_0_4_3 nd_1_0_4666_6000 nd_2_0_4666_6000 0.005
rvd_1_0_4_4 nd_1_0_6000_6000 nd_2_0_6000_6000 0.005
rvd_1_0_4_5 nd_1_0_7333_6000 nd_2_0_7333_6000 0.005
rvd_1_0_4_6 nd_1_0_8666_6000 nd_2_0_8666_6000 0.005
rvd_1_0_5_0 nd_1_0_666_7333 nd_2_0_666_7333 0.005
rvd_1_0_5_1 nd_1_0_2000_7333 nd_2_0_2000_7333 0.005
rvd_1_0_5_2 nd_1_0_3333_7333 nd_2_0_3333_7333 0.005
rvd_1_0_5_3 nd_1_0_4666_7333 nd_2_0_4666_7333 0.005
rvd_1_0_5_4 nd_1_0_6000_7333 nd_2_0_6000_7333 0.005
rvd_1_0_5_5 nd_1_0_7333_7333 nd_2_0_7333_7333 0.005
rvd_1_0_5_6 nd_1_0_8666_7333 nd_2_0_8666_7333 0.005
rvd_1_0_6_0 nd_1_0_666_8666 nd_2_0_666_8666 0.005
rvd_1_0_6_1 nd_1_0_2000_8666 nd_2_0_2000_8666 0.005
rvd_1_0_6_2 nd_1_0_3333_8666 nd_2_0_3333_8666 0.005
rvd_1_0_6_3 nd_1_0_4666_8666 nd_2_0_4666_8666 0.005
rvd_1_0_6_4 nd_1_0_6000_8666 nd_2_0_6000_8666 0.005
rvd_1_0_6_5 nd_1_0_7333_8666 nd_2_0_7333_8666 0.005
rvd_1_0_6_6 nd_1_0_8666_8666 nd_2_0_8666_8666 0.005
*-- via layer 1-2: net: 0 VSS net
id_0_0_0_0 nd_1_0_666_666 0 pwl(0 0.0 1.912e-01ns 0.0  2.412e-01ns 6.8e-03  8.016e-01ns 6.8e-03  8.516e-01ns 0.0)
rdesr_0_0_0_0 nd_1_0_666_666 nd_1_0_666_666_ci 21.8232
cd_0_0_0_0 nd_1_0_666_666_ci 0 4.6929e-12
id_0_0_0_1 nd_1_0_2000_666 0 pwl(0 0.0 4.698e-01ns 0.0  5.198e-01ns 1.9e-02  7.772e-01ns 1.9e-02  8.272e-01ns 0.0)
rdesr_0_0_0_1 nd_1_0_2000_666 nd_1_0_2000_666_ci 15.4135
cd_0_0_0_1 nd_1_0_2000_666_ci 0 3.14588e-12
id_0_0_0_2 nd_1_0_3333_666 0 pwl(0 0.0 3.580e-01ns 0.0  4.080e-01ns 3.3e-02  9.346e-01ns 3.3e-02  9.846e-01ns 0.0)
rdesr_0_0_0_2 nd_1_0_3333_666 nd_1_0_3333_666_ci 4.73385
cd_0_0_0_2 nd_1_0_3333_666_ci 0 5.21126e-12
id_0_0_0_3 nd_1_0_4666_666 0 pwl(0 0.0 3.727e-01ns 0.0  4.227e-01ns 3.6e-02  9.439e-01ns 3.6e-02  9.939e-01ns 0.0)
rdesr_0_0_0_3 nd_1_0_4666_666 nd_1_0_4666_666_ci 4.34247
cd_0_0_0_3 nd_1_0_4666_666_ci 0 2.93763e-11
id_0_0_0_4 nd_1_0_6000_666 0 pwl(0 0.0 3.890e-01ns 0.0  4.390e-01ns 5.3e-02  4.414e-01ns 5.3e-02  4.914e-01ns 0.0)
rdesr_0_0_0_4 nd_1_0_6000_666 nd_1_0_6000_666_ci 32.1585
cd_0_0_0_4 nd_1_0_6000_666_ci 0 4.09033e-12
id_0_0_0_5 nd_1_0_7333_666 0 pwl(0 0.0 8.546e-01ns 0.0  9.046e-01ns 8.8e-02  9.546e-01ns 0.0)
rdesr_0_0_0_5 nd_1_0_7333_666 nd_1_0_7333_666_ci 20.368
cd_0_0_0_5 nd_1_0_7333_666_ci 0 1.72212e-12
id_0_0_0_6 nd_1_0_8666_666 0 pwl(0 0.0 4.214e-01ns 0.0  4.714e-01ns 8.8e-02  4.922e-01ns 8.8e-02  5.422e-01ns 0.0)
rdesr_0_0_0_6 nd_1_0_8666_666 nd_1_0_8666_666_ci 14.4563
cd_0_0_0_6 nd_1_0_8666_666_ci 0 2.65807e-12
id_0_0_0_7 nd_1_0_666_2000 0 pwl(0 0.0 8.846e-01ns 0.0  9.346e-01ns 1.6e-01  9.846e-01ns 0.0)
rdesr_0_0_0_7 nd_1_0_666_2000 nd_1_0_666_2000_ci 11.2076
cd_0_0_0_7 nd_1_0_666_2000_ci 0 1.52738e-11
id_0_0_0_8 nd_1_0_2000_2000 0 pwl(0 0.0 4.496e-01ns 0.0  4.996e-01ns 6.8e-02  7.602e-01ns 6.8e-02  8.102e-01ns 0.0)
rdesr_0_0_0_8 nd_1_0_2000_2000 nd_1_0_2000_2000_ci 4.23786
cd_0_0_0_8 nd_1_0_2000_2000_ci 0 3.42829e-11
id_0_0_0_9 nd_1_0_3333_2000 0 pwl(0 0.0 4.674e-01ns 0.0  5.174e-01ns 1.6e-01  5.580e-01ns 1.6e-01  6.080e-01ns 0.0)
rdesr_0_0_0_9 nd_1_0_3333_2000 nd_1_0_3333_2000_ci 6.10623
cd_0_0_0_9 nd_1_0_3333_2000_ci 0 7.84897e-12
id_0_0_0_10 nd_1_0_4666_2000 0 pwl(0 0.0 4.830e-01ns 0.0  5.330e-01ns 3.2e-02  6.386e-01ns 3.2e-02  6.886e-01ns 0.0)
rdesr_0_0_0_10 nd_1_0_4666_2000 nd_1_0_4666_2000_ci 18.135
cd_0_0_0_10 nd_1_0_4666_2000_ci 0 8.36668e-12
id_0_0_0_11 nd_1_0_6000_2000 0 pwl(0 0.0 4.935e-01ns 0.0  5.435e-01ns 6.6e-02  5.937e-01ns 6.6e-02  6.437e-01ns 0.0)
rdesr_0_0_0_11 nd_1_0_6000_2000 nd_1_0_6000_2000_ci 13.6375
cd_0_0_0_11 nd_1_0_6000_2000_ci 0 4.02594e-12
id_0_0_0_12 nd_1_0_7333_2000 0 pwl(0 0.0 5.126e-01ns 0.0  5.626e-01ns 5.6e-02  8.661e-01ns 5.6e-02  9.161e-01ns 0.0)
rdesr_0_0_0_12 nd_1_0_7333_2000 nd_1_0_7333_2000_ci 4.52525
cd_0_0_0_12 nd_1_0_7333_2000_ci 0 1.93056e-11
id_0_0_0_13 nd_1_0_8666_2000 0 pwl(0 0.0 2.026e-01ns 0.0  2.526e-01ns 3.5e-02  8.162e-01ns 3.5e-02  8.662e-01ns 0.0)
rdesr_0_0_0_13 nd_1_0_8666_2000 nd_1_0_8666_2000_ci 4.15558
cd_0_0_0_13 nd_1_0_8666_2000_ci 0 2.19065e-11
id_0_0_0_14 nd_1_0_666_3333 0 pwl(0 0.0 2.186e-01ns 0.0  2.686e-01ns 9.7e-03  5.853e-01ns 9.7e-03  6.353e-01ns 0.0)
rdesr_0_0_0_14 nd_1_0_666_3333 nd_1_0_666_3333_ci 25.1979
cd_0_0_0_14 nd_1_0_666_3333_ci 0 9.14716e-13
id_0_0_0_15 nd_1_0_2000_3333 0 pwl(0 0.0 8.145e-01ns 0.0  8.645e-01ns 5.9e-02  9.054e-01ns 5.9e-02  9.554e-01ns 0.0)
rdesr_0_0_0_15 nd_1_0_2000_3333 nd_1_0_2000_3333_ci 16.8986
cd_0_0_0_15 nd_1_0_2000_3333_ci 0 1.53837e-12
id_0_0_0_16 nd_1_0_3333_3333 0 pwl(0 0.0 3.807e-01ns 0.0  4.307e-01ns 6.0e-02  6.887e-01ns 6.0e-02  7.387e-01ns 0.0)
rdesr_0_0_0_16 nd_1_0_3333_3333 nd_1_0_3333_3333_ci 4.87109
cd_0_0_0_16 nd_1_0_3333_3333_ci 0 6.04658e-12
id_0_0_0_17 nd_1_0_4666_3333 0 pwl(0 0.0 8.473e-01ns 0.0  8.973e-01ns 1.0e-01  9.321e-01ns 1.0e-01  9.821e-01ns 0.0)
rdesr_0_0_0_17 nd_1_0_4666_3333 nd_1_0_4666_3333_ci 10.2016
cd_0_0_0_17 nd_1_0_4666_3333_ci 0 1.30563e-11
id_0_0_0_18 nd_1_0_6000_3333 0 pwl(0 0.0 8.642e-01ns 0.0  9.142e-01ns 1.9e-01  9.205e-01ns 1.9e-01  9.705e-01ns 0.0)
rdesr_0_0_0_18 nd_1_0_6000_3333 nd_1_0_6000_3333_ci 8.61317
cd_0_0_0_18 nd_1_0_6000_3333_ci 0 2.28778e-11
id_0_0_0_19 nd_1_0_7333_3333 0 pwl(0 0.0 2.482e-01ns 0.0  2.982e-01ns 2.6e-02  8.525e-01ns 2.6e-02  9.025e-01ns 0.0)
rdesr_0_0_0_19 nd_1_0_7333_3333 nd_1_0_7333_3333_ci 5.80589
cd_0_0_0_19 nd_1_0_7333_3333_ci 0 3.43262e-11
id_0_0_0_20 nd_1_0_8666_3333 0 pwl(0 0.0 7.142e-01ns 0.0  7.642e-01ns 4.9e-02  8.328e-01ns 4.9e-02  8.828e-01ns 0.0)
rdesr_0_0_0_20 nd_1_0_8666_3333 nd_1_0_8666_3333_ci 15.5909
cd_0_0_0_20 nd_1_0_8666_3333_ci 0 2.59167e-13
id_0_0_0_21 nd_1_0_666_4666 0 pwl(0 0.0 2.796e-01ns 0.0  3.296e-01ns 1.2e-02  8.781e-01ns 1.2e-02  9.281e-01ns 0.0)
rdesr_0_0_0_21 nd_1_0_666_4666 nd_1_0_666_4666_ci 12.096
cd_0_0_0_21 nd_1_0_666_4666_ci 0 8.82457e-12
id_0_0_0_22 nd_1_0_2000_4666 0 pwl(0 0.0 7.415e-01ns 0.0  7.915e-01ns 1.1e-01  9.346e-01ns 1.1e-01  9.846e-01ns 0.0)
rdesr_0_0_0_22 nd_1_0_2000_4666 nd_1_0_2000_4666_ci 4.36845
cd_0_0_0_22 nd_1_0_2000_4666_ci 0 3.16577e-11
id_0_0_0_23 nd_1_0_3333_4666 0 pwl(0 0.0 8.837e-01ns 0.0  9.337e-01ns 1.9e-01  9.428e-01ns 1.9e-01  9.928e-01ns 0.0)
rdesr_0_0_0_23 nd_1_0_3333_4666 nd_1_0_3333_4666_ci 8.19345
cd_0_0_0_23 nd_1_0_3333_4666_ci 0 5.20503e-12
id_0_0_0_24 nd_1_0_4666_4666 0 pwl(0 0.0 4.261e-03ns 0.0  5.426e-02ns 7.7e-03  5.704e-01ns 7.7e-03  6.204e-01ns 0.0)
rdesr_0_0_0_24 nd_1_0_4666_4666 nd_1_0_4666_4666_ci 20.6448
cd_0_0_0_24 nd_1_0_4666_4666_ci 0 7.04848e-12
id_0_0_0_25 nd_1_0_6000_4666 0 pwl(0 0.0 4.703e-01ns 0.0  5.203e-01ns 5.7e-02  7.761e-01ns 5.7e-02  8.261e-01ns 0.0)
rdesr_0_0_0_25 nd_1_0_6000_4666 nd_1_0_6000_4666_ci 5.12558
cd_0_0_0_25 nd_1_0_6000_4666_ci 0 3.46537e-11
id_0_0_0_26 nd_1_0_7333_4666 0 pwl(0 0.0 1.598e-01ns 0.0  2.098e-01ns 1.3e-02  7.670e-01ns 1.3e-02  8.170e-01ns 0.0)
rdesr_0_0_0_26 nd_1_0_7333_4666 nd_1_0_7333_4666_ci 11.5725
cd_0_0_0_26 nd_1_0_7333_4666_ci 0 1.56938e-12
id_0_0_0_27 nd_1_0_8666_4666 0 pwl(0 0.0 1.748e-01ns 0.0  2.248e-01ns 3.8e-02  4.241e-01ns 3.8e-02  4.741e-01ns 0.0)
rdesr_0_0_0_27 nd_1_0_8666_4666 nd_1_0_8666_4666_ci 9.37684
cd_0_0_0_27 nd_1_0_8666_4666_ci 0 8.99479e-12
id_0_0_0_28 nd_1_0_666_6000 0 pwl(0 0.0 1.925e-01ns 0.0  2.425e-01ns 1.9e-02  8.018e-01ns 1.9e-02  8.518e-01ns 0.0)
rdesr_0_0_0_28 nd_1_0_666_6000 nd_1_0_666_6000_ci 7.94132
cd_0_0_0_28 nd_1_0_666_6000_ci 0 1.46055e-11
id_0_0_0_29 nd_1_0_2000_6000 0 pwl(0 0.0 7.864e-01ns 0.0  8.364e-01ns 1.6e-01  8.871e-01ns 1.6e-01  9.371e-01ns 0.0)
rdesr_0_0_0_29 nd_1_0_2000_6000 nd_1_0_2000_6000_ci 5.54689
cd_0_0_0_29 nd_1_0_2000_6000_ci 0 2.16163e-12
id_0_0_0_30 nd_1_0_3333_6000 0 pwl(0 0.0 3.493e-01ns 0.0  3.993e-01ns 4.7e-02  7.335e-01ns 4.7e-02  7.835e-01ns 0.0)
rdesr_0_0_0_30 nd_1_0_3333_6000 nd_1_0_3333_6000_ci 5.00537
cd_0_0_0_30 nd_1_0_3333_6000_ci 0 1.01007e-12
id_0_0_0_31 nd_1_0_4666_6000 0 pwl(0 0.0 4.417e-02ns 0.0  9.417e-02ns 3.3e-02  6.323e-01ns 3.3e-02  6.823e-01ns 0.0)
rdesr_0_0_0_31 nd_1_0_4666_6000 nd_1_0_4666_6000_ci 4.58098
cd_0_0_0_31 nd_1_0_4666_6000_ci 0 3.38631e-12
id_0_0_0_32 nd_1_0_6000_6000 0 pwl(0 0.0 5.543e-02ns 0.0  1.054e-01ns 1.3e-01  2.254e-01ns 1.3e-01  2.754e-01ns 0.0)
rdesr_0_0_0_32 nd_1_0_6000_6000 nd_1_0_6000_6000_ci 4.20218
cd_0_0_0_32 nd_1_0_6000_6000_ci 0 4.44095e-12
id_0_0_0_33 nd_1_0_7333_6000 0 pwl(0 0.0 2.041e-01ns 0.0  2.541e-01ns 3.2e-04  8.108e-01ns 3.2e-04  8.608e-01ns 0.0)
rdesr_0_0_0_33 nd_1_0_7333_6000 nd_1_0_7333_6000_ci 462.122
cd_0_0_0_33 nd_1_0_7333_6000_ci 0 4.12061e-13
id_0_0_0_34 nd_1_0_8666_6000 0 pwl(0 0.0 2.214e-01ns 0.0  2.714e-01ns 3.0e-03  8.285e-01ns 3.0e-03  8.785e-01ns 0.0)
rdesr_0_0_0_34 nd_1_0_8666_6000 nd_1_0_8666_6000_ci 48.7144
cd_0_0_0_34 nd_1_0_8666_6000_ci 0 3.97649e-12
id_0_0_0_35 nd_1_0_666_7333 0 pwl(0 0.0 2.348e-01ns 0.0  2.848e-01ns 6.7e-02  5.096e-01ns 6.7e-02  5.596e-01ns 0.0)
rdesr_0_0_0_35 nd_1_0_666_7333 nd_1_0_666_7333_ci 4.88921
cd_0_0_0_35 nd_1_0_666_7333_ci 0 2.00116e-12
id_0_0_0_36 nd_1_0_2000_7333 0 pwl(0 0.0 2.500e-01ns 0.0  3.000e-01ns 2.9e-02  9.465e-01ns 2.9e-02  9.965e-01ns 0.0)
rdesr_0_0_0_36 nd_1_0_2000_7333 nd_1_0_2000_7333_ci 4.44831
cd_0_0_0_36 nd_1_0_2000_7333_ci 0 2.91054e-12
id_0_0_0_37 nd_1_0_3333_7333 0 pwl(0 0.0 3.918e-01ns 0.0  4.418e-01ns 7.1e-02  7.012e-01ns 7.1e-02  7.512e-01ns 0.0)
rdesr_0_0_0_37 nd_1_0_3333_7333 nd_1_0_3333_7333_ci 4.10798
cd_0_0_0_37 nd_1_0_3333_7333_ci 0 4.31825e-12
id_0_0_0_38 nd_1_0_4666_7333 0 pwl(0 0.0 6.106e-01ns 0.0  6.606e-01ns 3.9e-02  9.199e-01ns 3.9e-02  9.699e-01ns 0.0)
rdesr_0_0_0_38 nd_1_0_4666_7333 nd_1_0_4666_7333_ci 7.37488
cd_0_0_0_38 nd_1_0_4666_7333_ci 0 1.29748e-12
id_0_0_0_39 nd_1_0_6000_7333 0 pwl(0 0.0 3.028e-01ns 0.0  3.528e-01ns 4.7e-02  5.980e-01ns 4.7e-02  6.480e-01ns 0.0)
rdesr_0_0_0_39 nd_1_0_6000_7333 nd_1_0_6000_7333_ci 6.53268
cd_0_0_0_39 nd_1_0_6000_7333_ci 0 2.15239e-12
id_0_0_0_40 nd_1_0_7333_7333 0 pwl(0 0.0 8.971e-01ns 0.0  9.471e-01ns 1.4e-01  9.971e-01ns 0.0)
rdesr_0_0_0_40 nd_1_0_7333_7333 nd_1_0_7333_7333_ci 12.4442
cd_0_0_0_40 nd_1_0_7333_7333_ci 0 3.56134e-12
id_0_0_0_41 nd_1_0_8666_7333 0 pwl(0 0.0 4.629e-01ns 0.0  5.129e-01ns 6.7e-02  7.708e-01ns 6.7e-02  8.208e-01ns 0.0)
rdesr_0_0_0_41 nd_1_0_8666_7333 nd_1_0_8666_7333_ci 4.39133
cd_0_0_0_41 nd_1_0_8666_7333_ci 0 4.01092e-12
id_0_0_0_42 nd_1_0_666_8666 0 pwl(0 0.0 6.078e-01ns 0.0  6.578e-01ns 8.3e-02  8.766e-01ns 8.3e-02  9.266e-01ns 0.0)
rdesr_0_0_0_42 nd_1_0_666_8666 nd_1_0_666_8666_ci 4.04762
cd_0_0_0_42 nd_1_0_666_8666_ci 0 4.4192e-11
id_0_0_0_43 nd_1_0_2000_8666 0 pwl(0 0.0 1.703e-01ns 0.0  2.203e-01ns 1.6e-03  7.801e-01ns 1.6e-03  8.301e-01ns 0.0)
rdesr_0_0_0_43 nd_1_0_2000_8666 nd_1_0_2000_8666_ci 93.2459
cd_0_0_0_43 nd_1_0_2000_8666_ci 0 8.94221e-13
id_0_0_0_44 nd_1_0_3333_8666 0 pwl(0 0.0 6.390e-01ns 0.0  6.890e-01ns 1.1e-02  8.929e-01ns 1.1e-02  9.429e-01ns 0.0)
rdesr_0_0_0_44 nd_1_0_3333_8666 nd_1_0_3333_8666_ci 32.0889
cd_0_0_0_44 nd_1_0_3333_8666_ci 0 5.84639e-12
id_0_0_0_45 nd_1_0_4666_8666 0 pwl(0 0.0 6.541e-01ns 0.0  7.041e-01ns 7.8e-02  9.005e-01ns 7.8e-02  9.505e-01ns 0.0)
rdesr_0_0_0_45 nd_1_0_4666_8666 nd_1_0_4666_8666_ci 4.68924
cd_0_0_0_45 nd_1_0_4666_8666_ci 0 1.92936e-11
id_0_0_0_46 nd_1_0_6000_8666 0 pwl(0 0.0 2.188e-01ns 0.0  2.688e-01ns 5.8e-02  5.794e-01ns 5.8e-02  6.294e-01ns 0.0)
rdesr_0_0_0_46 nd_1_0_6000_8666 nd_1_0_6000_8666_ci 4.3075
cd_0_0_0_46 nd_1_0_6000_8666_ci 0 5.01609e-12
id_0_0_0_47 nd_1_0_7333_8666 0 pwl(0 0.0 3.620e-01ns 0.0  4.120e-01ns 4.0e-02  9.366e-01ns 4.0e-02  9.866e-01ns 0.0)
rdesr_0_0_0_47 nd_1_0_7333_8666 nd_1_0_7333_8666_ci 3.9652
cd_0_0_0_47 nd_1_0_7333_8666_ci 0 3.1678e-11
id_0_0_0_48 nd_1_0_8666_8666 0 pwl(0 0.0 8.274e-01ns 0.0  8.774e-01ns 2.2e-01  8.873e-01ns 2.2e-01  9.373e-01ns 0.0)
rdesr_0_0_0_48 nd_1_0_8666_8666 nd_1_0_8666_8666_ci 6.9651
cd_0_0_0_48 nd_1_0_8666_8666_ci 0 8.05796e-12

*-- intentional decap



id_add_0 nd_1_0_666_8666 0 pwl(0 0 0.1ns 0.053 0.2ns -0.034 0.3ns 0.033 0.4ns -0.052 0.5ns -0.091 0.6ns 0.066 0.7ns 0.032 0.8ns 0.062 0.9ns -0.001 1.0ns -0.068)
id_add_1 nd_1_0_2000_8666 0 pwl(0 0 0.1ns 0.091 0.2ns -0.069 0.3ns 0.048 0.4ns -0.050 0.5ns -0.053 0.6ns 0.067 0.7ns -0.021 0.8ns 0.025 0.9ns -0.048 1.0ns 0.010)
id_add_2 nd_1_0_3333_8666 0 pwl(0 0 0.1ns 0.033 0.2ns -0.054 0.3ns 0.091 0.4ns -0.056 0.5ns -0.084 0.6ns 0.049 0.7ns -0.022 0.8ns 0.029 0.9ns -0.011 1.0ns 0.023)
id_add_3 nd_1_0_4666_8666 0 pwl(0 0 0.1ns 0.072 0.2ns -0.050 0.3ns 0.041 0.4ns -0.082 0.5ns -0.091 0.6ns 0.051 0.7ns 0.036 0.8ns 0.063 0.9ns 0.003 1.0ns -0.042)
id_add_4 nd_1_0_6000_8666 0 pwl(0 0 0.1ns 0.028 0.2ns -0.008 0.3ns 0.074 0.4ns -0.031 0.5ns -0.091 0.6ns 0.050 0.7ns 0.036 0.8ns 0.034 0.9ns -0.026 1.0ns -0.065)
id_add_5 nd_1_0_7333_8666 0 pwl(0 0 0.1ns 0.074 0.2ns -0.057 0.3ns 0.045 0.4ns -0.091 0.5ns -0.083 0.6ns 0.075 0.7ns -0.002 0.8ns 0.050 0.9ns -0.026 1.0ns 0.016)
id_add_6 nd_1_0_8666_8666 0 pwl(0 0 0.1ns 0.077 0.2ns -0.023 0.3ns 0.005 0.4ns -0.057 0.5ns -0.091 0.6ns 0.058 0.7ns 0.038 0.8ns 0.004 0.9ns -0.008 1.0ns -0.003)
id_add_7 nd_1_0_8666_666 0 pwl(0 0 0.1ns 0.015 0.2ns -0.034 0.3ns 0.040 0.4ns -0.058 0.5ns -0.091 0.6ns 0.065 0.7ns 0.030 0.8ns 0.029 0.9ns -0.014 1.0ns 0.018)
id_add_8 nd_1_0_8666_2000 0 pwl(0 0 0.1ns 0.024 0.2ns -0.091 0.3ns 0.068 0.4ns -0.070 0.5ns -0.076 0.6ns 0.073 0.7ns 0.049 0.8ns 0.026 0.9ns -0.025 1.0ns 0.020)
id_add_9 nd_1_0_8666_3333 0 pwl(0 0 0.1ns 0.055 0.2ns -0.004 0.3ns 0.042 0.4ns -0.046 0.5ns -0.091 0.6ns 0.052 0.7ns 0.024 0.8ns 0.009 0.9ns -0.029 1.0ns -0.013)
id_add_10 nd_1_0_8666_4666 0 pwl(0 0 0.1ns 0.013 0.2ns -0.091 0.3ns 0.038 0.4ns -0.029 0.5ns -0.060 0.6ns 0.040 0.7ns 0.060 0.8ns 0.052 0.9ns -0.046 1.0ns 0.023)
id_add_11 nd_1_0_8666_6000 0 pwl(0 0 0.1ns 0.080 0.2ns -0.068 0.3ns 0.031 0.4ns -0.028 0.5ns -0.091 0.6ns 0.061 0.7ns 0.011 0.8ns 0.021 0.9ns -0.048 1.0ns 0.030)
id_add_12 nd_1_0_8666_7333 0 pwl(0 0 0.1ns 0.049 0.2ns -0.004 0.3ns 0.056 0.4ns -0.063 0.5ns -0.091 0.6ns 0.038 0.7ns -0.019 0.8ns 0.059 0.9ns 0.012 1.0ns -0.037)

cd_add_cap10 nd_1_0_2000_2000 nd1 'dcap_int_val109'
cd_add_cap11 nd_1_0_4666_2000 nd2 'dcap_int_val110' 
cd_add_cap12 nd_1_0_7333_2000 nd3 'dcap_int_val111' 
cd_add_cap23 nd_1_0_2000_4666 nd4 'dcap_int_val112' 
cd_add_cap25 nd_1_0_4666_4666 nd5 'dcap_int_val113' 
cd_add_cap27 nd_1_0_7333_4666 nd6 'dcap_int_val114' 
cd_add_cap37 nd_1_0_2000_7333 nd7 'dcap_int_val115' 
cd_add_cap39 nd_1_0_4666_7333 nd8 'dcap_int_val116' 
cd_add_cap41 nd_1_0_7333_7333 nd9 'dcap_int_val117' 

rd_add1 nd1 0 'esr1'
rd_add2 nd2 0 'esr2'
rd_add3 nd3 0 'esr3'
rd_add4 nd4 0 'esr4'
rd_add5 nd5 0 'esr5'
rd_add6 nd6 0 'esr6'
rd_add7 nd7 0 'esr7'
rd_add8 nd8 0 'esr8'
rd_add9 nd9 0 'esr9'

.include 'moscap_esr.txt'
.include 'int_param_dcap.txt'


*-- p/g pad array
xd_pad_0_1 nd_pad_port_0_1 nd_pad_0_1 ubump_subckt
xd_pad_0_3 nd_pad_port_0_3 nd_pad_0_3 ubump_subckt
xd_pad_0_5 nd_pad_port_0_5 nd_pad_0_5 ubump_subckt
xd_pad_0_7 nd_pad_port_0_7 nd_pad_0_7 ubump_subckt
xd_pad_0_9 nd_pad_port_0_9 nd_pad_0_9 ubump_subckt
xd_pad_1_0 nd_pad_port_1_0 nd_pad_1_0 ubump_subckt
xd_pad_1_2 nd_pad_port_1_2 nd_pad_1_2 ubump_subckt
xd_pad_1_4 nd_pad_port_1_4 nd_pad_1_4 ubump_subckt
xd_pad_1_6 nd_pad_port_1_6 nd_pad_1_6 ubump_subckt
xd_pad_1_8 nd_pad_port_1_8 nd_pad_1_8 ubump_subckt
xd_pad_2_1 nd_pad_port_2_1 nd_pad_2_1 ubump_subckt
xd_pad_2_3 nd_pad_port_2_3 nd_pad_2_3 ubump_subckt
xd_pad_2_5 nd_pad_port_2_5 nd_pad_2_5 ubump_subckt
xd_pad_2_7 nd_pad_port_2_7 nd_pad_2_7 ubump_subckt
xd_pad_2_9 nd_pad_port_2_9 nd_pad_2_9 ubump_subckt
xd_pad_3_0 nd_pad_port_3_0 nd_pad_3_0 ubump_subckt
xd_pad_3_2 nd_pad_port_3_2 nd_pad_3_2 ubump_subckt
xd_pad_3_4 nd_pad_port_3_4 nd_pad_3_4 ubump_subckt
xd_pad_3_6 nd_pad_port_3_6 nd_pad_3_6 ubump_subckt
xd_pad_3_8 nd_pad_port_3_8 nd_pad_3_8 ubump_subckt
xd_pad_4_1 nd_pad_port_4_1 nd_pad_4_1 ubump_subckt
xd_pad_4_3 nd_pad_port_4_3 nd_pad_4_3 ubump_subckt
xd_pad_4_5 nd_pad_port_4_5 nd_pad_4_5 ubump_subckt
xd_pad_4_7 nd_pad_port_4_7 nd_pad_4_7 ubump_subckt
xd_pad_4_9 nd_pad_port_4_9 nd_pad_4_9 ubump_subckt
xd_pad_5_0 nd_pad_port_5_0 nd_pad_5_0 ubump_subckt
xd_pad_5_2 nd_pad_port_5_2 nd_pad_5_2 ubump_subckt
xd_pad_5_4 nd_pad_port_5_4 nd_pad_5_4 ubump_subckt
xd_pad_5_6 nd_pad_port_5_6 nd_pad_5_6 ubump_subckt
xd_pad_5_8 nd_pad_port_5_8 nd_pad_5_8 ubump_subckt
xd_pad_6_1 nd_pad_port_6_1 nd_pad_6_1 ubump_subckt
xd_pad_6_3 nd_pad_port_6_3 nd_pad_6_3 ubump_subckt
xd_pad_6_5 nd_pad_port_6_5 nd_pad_6_5 ubump_subckt
xd_pad_6_7 nd_pad_port_6_7 nd_pad_6_7 ubump_subckt
xd_pad_6_9 nd_pad_port_6_9 nd_pad_6_9 ubump_subckt
xd_pad_7_0 nd_pad_port_7_0 nd_pad_7_0 ubump_subckt
xd_pad_7_2 nd_pad_port_7_2 nd_pad_7_2 ubump_subckt
xd_pad_7_4 nd_pad_port_7_4 nd_pad_7_4 ubump_subckt
xd_pad_7_6 nd_pad_port_7_6 nd_pad_7_6 ubump_subckt
xd_pad_7_8 nd_pad_port_7_8 nd_pad_7_8 ubump_subckt
xd_pad_8_1 nd_pad_port_8_1 nd_pad_8_1 ubump_subckt
xd_pad_8_3 nd_pad_port_8_3 nd_pad_8_3 ubump_subckt
xd_pad_8_5 nd_pad_port_8_5 nd_pad_8_5 ubump_subckt
xd_pad_8_7 nd_pad_port_8_7 nd_pad_8_7 ubump_subckt
xd_pad_8_9 nd_pad_port_8_9 nd_pad_8_9 ubump_subckt
xd_pad_9_0 nd_pad_port_9_0 nd_pad_9_0 ubump_subckt
xd_pad_9_2 nd_pad_port_9_2 nd_pad_9_2 ubump_subckt
xd_pad_9_4 nd_pad_port_9_4 nd_pad_9_4 ubump_subckt
xd_pad_9_6 nd_pad_port_9_6 nd_pad_9_6 ubump_subckt
xd_pad_9_8 nd_pad_port_9_8 nd_pad_9_8 ubump_subckt
.include 'ubump.subckt'

*-- pad to via
rd_pad2via_0_1 nd_pad_0_1 nd_2_0_666_2000  0.001
rd_pad2via_0_3 nd_pad_0_3 nd_2_0_666_3333  0.001
rd_pad2via_0_5 nd_pad_0_5 nd_2_0_666_6000  0.001
rd_pad2via_0_7 nd_pad_0_7 nd_2_0_666_7333  0.001
rd_pad2via_0_9 nd_pad_0_9 nd_2_0_666_8666  0.001
rd_pad2via_1_0 nd_pad_1_0 nd_2_0_2000_666  0.001
rd_pad2via_1_2 nd_pad_1_2 nd_2_0_2000_3333  0.001
rd_pad2via_1_4 nd_pad_1_4 nd_2_0_2000_4666  0.001
rd_pad2via_1_6 nd_pad_1_6 nd_2_0_2000_6000  0.001
rd_pad2via_1_8 nd_pad_1_8 nd_2_0_2000_8666  0.001
rd_pad2via_2_1 nd_pad_2_1 nd_2_0_3333_2000  0.001
rd_pad2via_2_3 nd_pad_2_3 nd_2_0_3333_3333  0.001
rd_pad2via_2_5 nd_pad_2_5 nd_2_0_3333_6000  0.001
rd_pad2via_2_7 nd_pad_2_7 nd_2_0_3333_7333  0.001
rd_pad2via_2_9 nd_pad_2_9 nd_2_0_3333_8666  0.001
rd_pad2via_3_0 nd_pad_3_0 nd_2_0_3333_666  0.001
rd_pad2via_3_2 nd_pad_3_2 nd_2_0_3333_3333  0.001
rd_pad2via_3_4 nd_pad_3_4 nd_2_0_3333_4666  0.001
rd_pad2via_3_6 nd_pad_3_6 nd_2_0_3333_6000  0.001
rd_pad2via_3_8 nd_pad_3_8 nd_2_0_3333_8666  0.001
rd_pad2via_4_1 nd_pad_4_1 nd_2_0_4666_2000  0.001
rd_pad2via_4_3 nd_pad_4_3 nd_2_0_4666_3333  0.001
rd_pad2via_4_5 nd_pad_4_5 nd_2_0_4666_6000  0.001
rd_pad2via_4_7 nd_pad_4_7 nd_2_0_4666_7333  0.001
rd_pad2via_4_9 nd_pad_4_9 nd_2_0_4666_8666  0.001
rd_pad2via_5_0 nd_pad_5_0 nd_2_0_6000_666  0.001
rd_pad2via_5_2 nd_pad_5_2 nd_2_0_6000_3333  0.001
rd_pad2via_5_4 nd_pad_5_4 nd_2_0_6000_4666  0.001
rd_pad2via_5_6 nd_pad_5_6 nd_2_0_6000_6000  0.001
rd_pad2via_5_8 nd_pad_5_8 nd_2_0_6000_8666  0.001
rd_pad2via_6_1 nd_pad_6_1 nd_2_0_6000_2000  0.001
rd_pad2via_6_3 nd_pad_6_3 nd_2_0_6000_3333  0.001
rd_pad2via_6_5 nd_pad_6_5 nd_2_0_6000_6000  0.001
rd_pad2via_6_7 nd_pad_6_7 nd_2_0_6000_7333  0.001
rd_pad2via_6_9 nd_pad_6_9 nd_2_0_6000_8666  0.001
rd_pad2via_7_0 nd_pad_7_0 nd_2_0_7333_666  0.001
rd_pad2via_7_2 nd_pad_7_2 nd_2_0_7333_3333  0.001
rd_pad2via_7_4 nd_pad_7_4 nd_2_0_7333_4666  0.001
rd_pad2via_7_6 nd_pad_7_6 nd_2_0_7333_6000  0.001
rd_pad2via_7_8 nd_pad_7_8 nd_2_0_7333_8666  0.001
rd_pad2via_8_1 nd_pad_8_1 nd_2_0_8666_2000  0.001
rd_pad2via_8_3 nd_pad_8_3 nd_2_0_8666_3333  0.001
rd_pad2via_8_5 nd_pad_8_5 nd_2_0_8666_6000  0.001
rd_pad2via_8_7 nd_pad_8_7 nd_2_0_8666_7333  0.001
rd_pad2via_8_9 nd_pad_8_9 nd_2_0_8666_8666  0.001
rd_pad2via_9_0 nd_pad_9_0 nd_2_0_8666_666  0.001
rd_pad2via_9_2 nd_pad_9_2 nd_2_0_8666_3333  0.001
rd_pad2via_9_4 nd_pad_9_4 nd_2_0_8666_4666  0.001
rd_pad2via_9_6 nd_pad_9_6 nd_2_0_8666_6000  0.001
rd_pad2via_9_8 nd_pad_9_8 nd_2_0_8666_8666  0.001

.ends chiplet1
