5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd fsm7.2.vcd -o fsm7.2.cdd -v fsm7.2.v
3 0 $root $root NA 0 0
3 0 main main fsm7.2.v 1 61
2 1 16 34003d 5 1 c 0 0 next_state
2 2 16 270030 1 32 4 0 0 STATE_IDLE
2 3 16 1f0030 7 1a 200cc 1 2 32 2 3faa faa faa faa faa faa faa faa
2 4 16 1f0023 2 1 c 0 0 reset
2 5 16 1f003d 7 19 201cc 3 4 2 2 330a
2 6 16 16001a 0 1 400 0 0 state
2 7 16 16003d 12 38 600e 5 6
2 8 16 110013 24 1 c 0 0 clk
2 9 16 9000f 0 2a 20000 0 0 1 2 2
2 10 16 90013 37 27 2100a 8 9 1 2 2
2 11 26 3d0046 1 32 4 0 0 STATE_IDLE
2 12 26 300039 1 32 8 0 0 STATE_HEAD
2 13 26 1f0039 3 1a 2010c 11 12 32 2 1faa faa faa faa faa faa faa faa
2 14 26 28002b 3 1 c 0 0 head
2 15 26 200024 3 1 c 0 0 valid
2 16 26 20002b 3 8 2024c 14 15 1 2 11102
2 17 26 1f0046 3 19 2024c 13 16 2 2 130a
2 18 26 12001b 0 1 400 0 0 next_state
2 19 26 120046 3 37 600e 17 18
2 20 27 3d0046 1 32 8 0 0 STATE_DATA
2 21 27 300039 1 32 8 0 0 STATE_TAIL
2 22 27 1f0039 1 1a 20208 20 21 32 2 3caa faa faa faa faa faa faa faa
2 23 27 28002b 1 1 18 0 0 tail
2 24 27 200024 1 1 18 0 0 valid
2 25 27 20002b 1 8 20238 23 24 1 2 10002
2 26 27 1f0046 1 19 20238 22 25 2 2 300a
2 27 27 12001b 0 1 400 0 0 next_state
2 28 27 120046 1 37 602a 26 27
2 29 28 3d0046 0 32 10 0 0 STATE_DATA
2 30 28 300039 0 32 10 0 0 STATE_TAIL
2 31 28 1f0039 0 1a 20030 29 30 32 2 aa aa aa aa aa aa aa aa
2 32 28 28002b 0 1 10 0 0 tail
2 33 28 200024 0 1 10 0 0 valid
2 34 28 20002b 0 8 20030 32 33 1 2 2
2 35 28 1f0046 0 19 20030 31 34 2 2 a
2 36 28 12001b 0 1 400 0 0 next_state
2 37 28 120046 0 37 6022 35 36
2 38 29 3d0046 1 32 4 0 0 STATE_IDLE
2 39 29 300039 1 32 8 0 0 STATE_HEAD
2 40 29 1f0039 1 1a 20104 38 39 32 2 faa faa faa faa faa faa faa faa
2 41 29 28002b 1 1 4 0 0 head
2 42 29 200024 1 1 4 0 0 valid
2 43 29 20002b 1 8 20044 41 42 1 2 1102
2 44 29 1f0046 1 19 20044 40 43 2 2 30a
2 45 29 12001b 0 1 400 0 0 next_state
2 46 29 120046 1 37 6006 44 45
2 47 29 5000e 1 32 8 0 0 STATE_TAIL
2 48 25 9000d d 1 e 0 0 state
2 49 29 0 2 2d 2420e 47 48 1 2 1102
2 50 28 5000e 1 32 8 0 0 STATE_DATA
2 51 28 0 2 2d 20206 50 48 1 2 102
2 52 27 5000e 1 32 8 0 0 STATE_HEAD
2 53 27 0 3 2d 2020e 52 48 1 2 1102
2 54 26 5000e 1 32 4 0 0 STATE_IDLE
2 55 26 0 6 2d 2014e 54 48 1 2 1102
2 56 23 230026 3 1 c 0 0 tail
2 57 23 230026 0 2a 20000 0 0 1 2 2
2 58 23 230026 3 29 20008 56 57 1 2 2
2 59 23 1a001e 3 1 c 0 0 valid
2 60 23 1a001e 0 2a 20000 0 0 1 2 2
2 61 23 1a001e 3 29 20008 59 60 1 2 2
2 62 23 120015 3 1 c 0 0 head
2 63 23 120015 0 2a 20000 0 0 1 2 2
2 64 23 120015 3 29 20008 62 63 1 2 2
2 65 23 9000d 5 1 c 0 0 state
2 66 23 9000d 0 2a 20000 0 0 1 2 2
2 67 23 9000d 5 29 20008 65 66 1 2 2
2 68 23 90015 6 2b 20008 64 67 1 2 2
2 69 23 9001e 6 2b 20008 61 68 1 2 2
2 70 23 90026 d 2b 2100a 58 69 1 2 2
2 71 57 7000a 1 0 20004 0 0 1 4 0
2 72 57 10003 0 1 400 0 0 clk
2 73 57 1000a 1 37 1006 71 72
2 74 58 1c001e 23 1 1c 0 0 clk
2 75 58 1b001b 23 1b 2002c 74 0 1 2 1102
2 76 58 150017 0 1 400 0 0 clk
2 77 58 15001e 23 37 602e 75 76
2 78 58 120012 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 79 58 120012 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 80 58 100013 47 2c 2000a 78 79 32 2 aa aa aa aa aa aa aa aa
2 81 0 0 5 1 f00e 0 0 next_state
2 82 0 0 5 1 f00e 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 STATE_HEAD 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 STATE_DATA 0 80000 1 0 31 0 32 1 4 0 0 0 0 0 0 0
1 STATE_TAIL 0 80000 1 0 31 0 32 1 5 0 0 0 0 0 0 0
1 clk 8 83000b 1 0 0 0 1 1 1102
1 reset 9 3000b 1 0 0 0 1 1 1002
1 head 10 3000b 1 0 0 0 1 1 1102
1 tail 11 3000b 1 0 0 0 1 1 1102
1 valid 12 3000b 1 0 0 0 1 1 1102
1 state 13 3000b 1 0 1 0 2 1 330a
1 next_state 14 83000b 1 0 1 0 2 1 330a
4 82 82 82
4 81 81 81
4 7 10 10
4 10 7 0
4 46 70 70
4 49 46 70
4 37 70 70
4 51 37 49
4 28 70 70
4 53 28 51
4 19 70 70
4 55 19 53
4 70 55 0
4 77 80 80
4 80 77 0
4 73 80 80
6 82 81 1 02,04,04,0181,01,81030106
