{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561534927401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561534927409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 13:12:07 2019 " "Processing started: Wed Jun 26 13:12:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561534927409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534927409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_processer1 -c test_processer1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_processer1 -c test_processer1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534927409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561534928342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561534928342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534943474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_mux " "Found entity 1: reg_mux" {  } { { "reg_mux.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/reg_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534943474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file register_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_pc " "Found entity 1: register_pc" {  } { { "register_pc.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/register_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534943490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_p.v 1 1 " "Found 1 design units, including 1 entities, in source file register_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_p " "Found entity 1: register_p" {  } { { "register_p.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/register_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534943504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_g.v 1 1 " "Found 1 design units, including 1 entities, in source file register_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_g " "Found entity 1: register_g" {  } { { "register_g.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/register_g.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534943505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "flag.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/flag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534943520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534943520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_processer1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_processer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_processer1 " "Found entity 1: test_processer1" {  } { { "test_processer1.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534943536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/instruction_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534943536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534943552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534943567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segments.v 3 3 " "Found 3 design units, including 3 entities, in source file seven_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "seven_segments.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/seven_segments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943583 ""} { "Info" "ISGN_ENTITY_NAME" "2 segment7 " "Found entity 2: segment7" {  } { { "seven_segments.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/seven_segments.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943583 ""} { "Info" "ISGN_ENTITY_NAME" "3 bin2bcd " "Found entity 3: bin2bcd" {  } { { "seven_segments.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/seven_segments.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534943583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534943583 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_processer1 " "Elaborating entity \"test_processer1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561534943677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test_processer1.v(140) " "Verilog HDL assignment warning at test_processer1.v(140): truncated value with size 16 to match size of target (8)" {  } { { "test_processer1.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561534943692 "|test_processer1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_p register_p:P_REG " "Elaborating entity \"register_p\" for hierarchy \"register_p:P_REG\"" {  } { { "test_processer1.v" "P_REG" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534943723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_g register_g:MAR " "Elaborating entity \"register_g\" for hierarchy \"register_g:MAR\"" {  } { { "test_processer1.v" "MAR" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534943770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_pc register_pc:PC " "Elaborating entity \"register_pc\" for hierarchy \"register_pc:PC\"" {  } { { "test_processer1.v" "PC" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534943786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 register_pc.v(19) " "Verilog HDL assignment warning at register_pc.v(19): truncated value with size 32 to match size of target (16)" {  } { { "register_pc.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/register_pc.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561534943786 "|test_processer1|register_pc:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_mux reg_mux:REG_MUX " "Elaborating entity \"reg_mux\" for hierarchy \"reg_mux:REG_MUX\"" {  } { { "test_processer1.v" "REG_MUX" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534943817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag flag:FLAGS " "Elaborating entity \"flag\" for hierarchy \"flag:FLAGS\"" {  } { { "test_processer1.v" "FLAGS" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534943833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flag.v(21) " "Verilog HDL assignment warning at flag.v(21): truncated value with size 32 to match size of target (1)" {  } { { "flag.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/flag.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561534943833 "|test_processer1|flag:FLAGS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flag.v(22) " "Verilog HDL assignment warning at flag.v(22): truncated value with size 32 to match size of target (1)" {  } { { "flag.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/flag.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561534943833 "|test_processer1|flag:FLAGS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "test_processer1.v" "ALU" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534943864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(13) " "Verilog HDL assignment warning at alu.v(13): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/alu.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561534943864 "|test_processer1|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(15) " "Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/alu.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561534943864 "|test_processer1|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(16) " "Verilog HDL assignment warning at alu.v(16): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/alu.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561534943864 "|test_processer1|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:I_MEMORY " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:I_MEMORY\"" {  } { { "test_processer1.v" "I_MEMORY" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534943911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:I_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:I_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/instruction_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534944036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:I_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_memory:I_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/instruction_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534944141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:I_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_memory:I_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructions.mif " "Parameter \"init_file\" = \"instructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944141 ""}  } { { "instruction_memory.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/instruction_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561534944141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jnh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jnh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jnh1 " "Found entity 1: altsyncram_jnh1" {  } { { "db/altsyncram_jnh1.tdf" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/altsyncram_jnh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534944227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534944227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jnh1 instruction_memory:I_MEMORY\|altsyncram:altsyncram_component\|altsyncram_jnh1:auto_generated " "Elaborating entity \"altsyncram_jnh1\" for hierarchy \"instruction_memory:I_MEMORY\|altsyncram:altsyncram_component\|altsyncram_jnh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534944230 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "252 256 0 1 1 " "252 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "4 255 " "Addresses ranging from 4 to 255 are not initialized" {  } { { "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/instructions.mif" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/instructions.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1561534944239 ""}  } { { "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/instructions.mif" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/instructions.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1561534944239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:D_MEMORY " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:D_MEMORY\"" {  } { { "test_processer1.v" "D_MEMORY" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534944444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:D_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/data_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534944557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:D_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/data_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534944583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:D_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file original_image.mif " "Parameter \"init_file\" = \"original_image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=115 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=115\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534944583 ""}  } { { "data_memory.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/data_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561534944583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2nj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2nj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2nj1 " "Found entity 1: altsyncram_2nj1" {  } { { "db/altsyncram_2nj1.tdf" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/altsyncram_2nj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534944680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534944680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2nj1 data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated " "Elaborating entity \"altsyncram_2nj1\" for hierarchy \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534944682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4aa2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4aa2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4aa2 " "Found entity 1: altsyncram_4aa2" {  } { { "db/altsyncram_4aa2.tdf" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/altsyncram_4aa2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534944898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534944898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4aa2 data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|altsyncram_4aa2:altsyncram1 " "Elaborating entity \"altsyncram_4aa2\" for hierarchy \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|altsyncram_4aa2:altsyncram1\"" {  } { { "db/altsyncram_2nj1.tdf" "altsyncram1" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/altsyncram_2nj1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534944903 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "511 65536 0 1 1 " "511 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "65025 65535 " "Addresses ranging from 65025 to 65535 are not initialized" {  } { { "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/original_image.mif" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/original_image.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1561534945353 ""}  } { { "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/original_image.mif" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/original_image.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1561534945353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534945833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534945833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|altsyncram_4aa2:altsyncram1\|decode_rsa:decode4 " "Elaborating entity \"decode_rsa\" for hierarchy \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|altsyncram_4aa2:altsyncram1\|decode_rsa:decode4\"" {  } { { "db/altsyncram_4aa2.tdf" "decode4" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/altsyncram_4aa2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534945833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534945942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534945942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|altsyncram_4aa2:altsyncram1\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|altsyncram_4aa2:altsyncram1\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_4aa2.tdf" "rden_decode_a" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/altsyncram_4aa2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534945942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534946036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534946036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|altsyncram_4aa2:altsyncram1\|mux_bnb:mux6 " "Elaborating entity \"mux_bnb\" for hierarchy \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|altsyncram_4aa2:altsyncram1\|mux_bnb:mux6\"" {  } { { "db/altsyncram_4aa2.tdf" "mux6" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/altsyncram_4aa2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534946052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2nj1.tdf" "mgl_prim2" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/altsyncram_2nj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534947085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2nj1.tdf" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/altsyncram_2nj1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534947118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534947118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534947118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534947118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 825308416 " "Parameter \"NODE_NAME\" = \"825308416\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534947118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534947118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534947118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534947118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561534947118 ""}  } { { "db/altsyncram_2nj1.tdf" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/altsyncram_2nj1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561534947118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534947324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534947542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"data_memory:D_MEMORY\|altsyncram:altsyncram_component\|altsyncram_2nj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534947758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:I_DECODER " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:I_DECODER\"" {  } { { "test_processer1.v" "I_DECODER" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534947869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segments seven_segments:seg1 " "Elaborating entity \"seven_segments\" for hierarchy \"seven_segments:seg1\"" {  } { { "test_processer1.v" "seg1" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534947891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd seven_segments:seg1\|bin2bcd:dec " "Elaborating entity \"bin2bcd\" for hierarchy \"seven_segments:seg1\|bin2bcd:dec\"" {  } { { "seven_segments.v" "dec" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/seven_segments.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534947911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segments.v(60) " "Verilog HDL assignment warning at seven_segments.v(60): truncated value with size 32 to match size of target (4)" {  } { { "seven_segments.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/seven_segments.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561534947911 "|test_processer1|seven_segments:seg1|bin2bcd:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segments.v(66) " "Verilog HDL assignment warning at seven_segments.v(66): truncated value with size 32 to match size of target (4)" {  } { { "seven_segments.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/seven_segments.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561534947911 "|test_processer1|seven_segments:seg1|bin2bcd:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segments.v(68) " "Verilog HDL assignment warning at seven_segments.v(68): truncated value with size 32 to match size of target (4)" {  } { { "seven_segments.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/seven_segments.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561534947912 "|test_processer1|seven_segments:seg1|bin2bcd:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 seven_segments:seg1\|segment7:s1 " "Elaborating entity \"segment7\" for hierarchy \"seven_segments:seg1\|segment7:s1\"" {  } { { "seven_segments.v" "s1" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/seven_segments.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534947933 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1561534948372 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.06.26.13:12:35 Progress: Loading sld2a544868/alt_sld_fab_wrapper_hw.tcl " "2019.06.26.13:12:35 Progress: Loading sld2a544868/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534955553 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534959668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534959906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534963240 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534963459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534963662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534963912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534964022 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534964022 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1561534964816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a544868/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a544868/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2a544868/alt_sld_fab.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/ip/sld2a544868/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534965144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534965144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534965268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534965268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534965285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534965285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534965381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534965381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534965509 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534965509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534965509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/db/ip/sld2a544868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561534965613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534965613 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561534968809 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Seven_segs\[19\] GND " "Pin \"Seven_segs\[19\]\" is stuck at GND" {  } { { "test_processer1.v" "" { Text "C:/Users/nalit/Desktop/test_processer1_22_6_evening with seven seg/test_processer1/test_processer1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561534969806 "|test_processer1|Seven_segs[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561534969806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534969943 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561534973222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561534973222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1181 " "Implemented 1181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561534973713 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561534973713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1048 " "Implemented 1048 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561534973713 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1561534973713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561534973713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561534973931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 13:12:53 2019 " "Processing ended: Wed Jun 26 13:12:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561534973931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561534973931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561534973931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561534973931 ""}
