 
Module: regs;
Language: Verilog;
Function: Registers group;
Interface:
    module regs
    #(
        parameter BUS_WIDTH = 32,
        parameter REGS_NUM = 16
    )
    (
        input clk,
        input nreset,
        input [BUS_WIDTH - 1 : 0]addr_write,    // addr start at 0;
        input [BUS_WIDTH - 1 : 0]data_write,
        input [BUS_WIDTH - 1 : 0]addr_read,     // addr start at 0;
        output [BUS_WIDTH - 1 : 0]data_read,
        output ready
    );
