
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.028197                       # Number of seconds simulated
sim_ticks                                 28197017000                       # Number of ticks simulated
final_tick                                28197017000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140053                       # Simulator instruction rate (inst/s)
host_op_rate                                   273741                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               94211955                       # Simulator tick rate (ticks/s)
host_mem_usage                                 703996                       # Number of bytes of host memory used
host_seconds                                   299.29                       # Real time elapsed on the host
sim_insts                                    41916852                       # Number of instructions simulated
sim_ops                                      81928742                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         116800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5125760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5242560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       116800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        116800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2663168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2663168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           80090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               81915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41612                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41612                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4142282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         181783768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             185926050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4142282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4142282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94448572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94448572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94448572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4142282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        181783768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            280374623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006104170500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207704                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39180                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       81915                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41612                       # Number of write requests accepted
system.mem_ctrls.readBursts                     81915                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41612                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5242112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2661760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5242560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2663168                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2654                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   28196924500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 81915                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41612                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   80512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    511.515308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   333.305311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.217902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2537     16.42%     16.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3042     19.69%     36.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1962     12.70%     48.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1326      8.58%     57.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          615      3.98%     61.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          312      2.02%     63.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          424      2.74%     66.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          599      3.88%     70.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4632     29.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15449                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.012092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.879785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    654.431508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2479     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.763402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.733393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1555     62.68%     62.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.52%     63.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              872     35.15%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      1.49%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2481                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       116800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5125312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2661760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4142282.142823831178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 181767879.914389520884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 94398637.983585283160                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        80090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41612                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     78864750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2779154500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 426442973500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43213.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34700.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10248076.84                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1322244250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2858019250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  409540000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16143.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34893.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       185.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    185.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    70602                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37434                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.96                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     228265.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 58569420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 31103820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               290940720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              107746020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1319017440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1008968970                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             60971520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5905136730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       548564640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2830157100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            12164546430                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            431.412530                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          25818205000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     62581500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     557960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  11439683500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1428601000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1758154750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12950036250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 51829260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 27525135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               293882400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              109353780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1247104560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            993481500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             59651520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5466552510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       584457120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3055818000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11892485385                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            421.763954                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          25856732500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     69506500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     527540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  12346633250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1522057250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1743238000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11988042000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                22491260                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22491260                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1815426                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             20145006                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  260679                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               6120                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        20145006                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           13194472                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          6950534                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       222371                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    10262933                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4421016                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         98038                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         21175                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    15675371                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           901                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         56394035                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16409681                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       90653076                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    22491260                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13455151                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      38033798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3632250                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  651                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4467                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          368                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  15674627                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                485927                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           56265104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.083447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.466272                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 28445180     50.56%     50.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1272399      2.26%     52.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1521233      2.70%     55.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1278933      2.27%     57.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2126216      3.78%     61.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1337460      2.38%     63.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4169647      7.41%     71.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3783529      6.72%     78.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12330507     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             56265104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.398823                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.607494                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 14741603                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15311842                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  22278373                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2117161                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1816125                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              159817596                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1816125                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 16076851                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9574518                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3008                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  22559005                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6235597                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              151440844                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 92568                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 717910                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  29192                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4855231                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           190351630                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             383181475                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        216691663                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            263552                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             102640122                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 87711508                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                132                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            132                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5445922                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             12672376                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5630092                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            935633                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           305185                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  135814688                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              261212                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 120361854                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            350399                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        54147157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     71118102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         138120                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      56265104                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.139192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.377340                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            24475072     43.50%     43.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5117148      9.09%     52.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4552901      8.09%     60.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4862900      8.64%     69.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5152410      9.16%     78.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5324249      9.46%     87.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3873774      6.88%     94.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2176525      3.87%     98.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              730125      1.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        56265104                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1329522     92.94%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     92.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1192      0.08%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  67690      4.73%     97.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32163      2.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               17      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            455877      0.38%      0.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             103472102     85.97%     86.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               705636      0.59%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    33      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  14      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   26      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                62690      0.05%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  326      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 396      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               4      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10965557      9.11%     96.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4684013      3.89%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           14957      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            214      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              120361854                       # Type of FU issued
system.cpu.iq.rate                           2.134301                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1430592                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011886                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          298608563                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         189989366                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    114874924                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              161240                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             233844                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        61413                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              121255407                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   81162                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           288857                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5634574                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          794                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2476284                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          231                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4835                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1816125                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 8498137                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                328899                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           136075900                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             28978                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              12672376                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5630092                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              88293                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  56093                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                248728                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            163                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1125001                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1286967                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2411968                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             116505834                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              10271703                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3856020                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     14692704                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 14031048                       # Number of branches executed
system.cpu.iew.exec_stores                    4421001                       # Number of stores executed
system.cpu.iew.exec_rate                     2.065925                       # Inst execution rate
system.cpu.iew.wb_sent                      115582493                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     114936337                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  88877117                       # num instructions producing a value
system.cpu.iew.wb_consumers                 133643762                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.038094                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.665030                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        54153137                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          123092                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1815993                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     48309952                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.695898                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.440381                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24959171     51.66%     51.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6918224     14.32%     65.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2633614      5.45%     71.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4994195     10.34%     81.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2120480      4.39%     86.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1275549      2.64%     88.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1403283      2.90%     91.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       562146      1.16%     92.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3443290      7.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     48309952                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             41916852                       # Number of instructions committed
system.cpu.commit.committedOps               81928742                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       10191610                       # Number of memory references committed
system.cpu.commit.loads                       7037802                       # Number of loads committed
system.cpu.commit.membars                       82044                       # Number of memory barriers committed
system.cpu.commit.branches                   11390187                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1964                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  81539685                       # Number of committed integer instructions.
system.cpu.commit.function_calls               112983                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       184467      0.23%      0.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         71065256     86.74%     86.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          485956      0.59%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             730      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             304      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            344      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            4      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            6      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7037463      8.59%     96.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3153631      3.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          339      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          177      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81928742                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3443290                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    180948541                       # The number of ROB reads
system.cpu.rob.rob_writes                   280152451                       # The number of ROB writes
system.cpu.timesIdled                             988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          128931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    41916852                       # Number of Instructions Simulated
system.cpu.committedOps                      81928742                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.345379                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.345379                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.743285                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.743285                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                155771241                       # number of integer regfile reads
system.cpu.int_regfile_writes                97012825                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    121899                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    60996                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  72290064                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 47724408                       # number of cc regfile writes
system.cpu.misc_regfile_reads                46106755                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1017.340588                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12514232                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            382949                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.678586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1017.340588                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          832                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          26572965                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         26572965                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      9066252                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9066252                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      3065029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3065029                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     12131281                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12131281                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12131281                       # number of overall hits
system.cpu.dcache.overall_hits::total        12131281                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       874948                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        874948                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        88779                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88779                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       963727                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         963727                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       963727                       # number of overall misses
system.cpu.dcache.overall_misses::total        963727                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17637668000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17637668000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5735338979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5735338979                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  23373006979                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23373006979                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23373006979                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23373006979                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9941200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9941200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      3153808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3153808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13095008                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13095008                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13095008                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13095008                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.088012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.088012                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028150                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073595                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073595                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073595                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073595                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20158.532850                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20158.532850                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64602.428266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64602.428266                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24252.726113                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24252.726113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24252.726113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24252.726113                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        58649                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7474                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.847070                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       372025                       # number of writebacks
system.cpu.dcache.writebacks::total            372025                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       580330                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       580330                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          446                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       580776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       580776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       580776                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       580776                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       294618                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       294618                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        88333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88333                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       382951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       382951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       382951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       382951                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5016175500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5016175500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5645222479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5645222479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10661397979                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10661397979                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10661397979                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10661397979                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029244                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17026.032014                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17026.032014                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63908.420171                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63908.420171                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27840.110038                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27840.110038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27840.110038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27840.110038                       # average overall mshr miss latency
system.cpu.dcache.replacements                 381925                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.302100                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15673697                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2165                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7239.582910                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.302100                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31351411                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31351411                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     15671532                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15671532                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     15671532                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15671532                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15671532                       # number of overall hits
system.cpu.icache.overall_hits::total        15671532                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3091                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3091                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3091                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3091                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3091                       # number of overall misses
system.cpu.icache.overall_misses::total          3091                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    238866495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    238866495                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    238866495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    238866495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    238866495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    238866495                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15674623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15674623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     15674623                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15674623                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15674623                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15674623                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000197                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000197                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77278.063733                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77278.063733                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77278.063733                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77278.063733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77278.063733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77278.063733                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4346                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                65                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.861538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1656                       # number of writebacks
system.cpu.icache.writebacks::total              1656                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          925                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          925                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          925                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          925                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          925                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          925                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2166                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2166                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2166                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2166                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2166                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    179340995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    179340995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    179340995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    179340995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    179340995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    179340995                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000138                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000138                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000138                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000138                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82798.243306                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82798.243306                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82798.243306                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82798.243306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82798.243306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82798.243306                       # average overall mshr miss latency
system.cpu.icache.replacements                   1656                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26339.539425                       # Cycle average of tags in use
system.l2.tags.total_refs                      768687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82344                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.335070                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.954724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       490.120397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25818.464305                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.787917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.803819                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          718                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9531                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6231864                       # Number of tag accesses
system.l2.tags.data_accesses                  6231864                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       372025                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           372025                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         1652                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1652                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             27408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 27408                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                338                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        275451                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            275451                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               302859                       # number of demand (read+write) hits
system.l2.demand_hits::total                   303197                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 338                       # number of overall hits
system.l2.overall_hits::.cpu.data              302859                       # number of overall hits
system.l2.overall_hits::total                  303197                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           60924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60924                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1827                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        19166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19166                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80090                       # number of demand (read+write) misses
system.l2.demand_misses::total                  81917                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1827                       # number of overall misses
system.l2.overall_misses::.cpu.data             80090                       # number of overall misses
system.l2.overall_misses::total                 81917                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   5217188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5217188000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    172487000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    172487000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   1645413500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1645413500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    172487000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6862601500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7035088500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    172487000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6862601500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7035088500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       372025                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       372025                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         1652                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1652                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         88332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             88332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2165                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2165                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       294617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2165                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           382949                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               385114                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2165                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          382949                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              385114                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.689716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.689716                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.843880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.843880                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.065054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.065054                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.843880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.209140                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212708                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.843880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.209140                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212708                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85634.364126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85634.364126                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 94409.961686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94409.961686                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85850.646979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85850.646979                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 94409.961686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85686.121863                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85880.690211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 94409.961686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85686.121863                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85880.690211                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41612                       # number of writebacks
system.l2.writebacks::total                     41612                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        60924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60924                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1826                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1826                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19166                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             81916                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            81916                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4607948000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4607948000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    154182000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    154182000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1453753500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1453753500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    154182000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6061701500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6215883500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    154182000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6061701500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6215883500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.689716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.689716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.843418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.843418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.065054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.065054                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.843418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.209140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.843418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.209140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212706                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75634.364126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75634.364126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84437.020811                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84437.020811                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75850.646979                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75850.646979                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84437.020811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75686.121863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75881.189267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84437.020811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75686.121863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75881.189267                       # average overall mshr miss latency
system.l2.replacements                          49576                       # number of replacements
system.membus.snoop_filter.tot_requests        130932                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        49018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20991                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41612                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7405                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60924                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20991                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       212847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       212847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7905728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7905728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7905728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             81915                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   81915    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               81915                       # Request fanout histogram
system.membus.reqLayer2.occupancy           313801500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          432875000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       768698                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       383587                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            560                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          560                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  28197017000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            296782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       413637                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1656                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17864                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            88332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           88332                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2166                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294617                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1147827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1153813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       244480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48318336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48562816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           49577                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2663232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           434693                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001330                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036440                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 434115     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    578      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             434693                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          758030000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3248498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         574424999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
