Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun  5 16:40:58 2023
| Host         : DESKTOP-1HO4P60 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mc_control_sets_placed.rpt
| Design       : mc
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      8 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             106 |           40 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------+------------------+------------------+----------------+
|    Clock Signal   |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+-----------------+------------------+------------------+----------------+
|  u2/count30_out   |                 | u2/count2        |                1 |              1 |
|  clk_mc_IBUF_BUFG | p_0_in          | nreset_IBUF      |                3 |              8 |
|  clk_mc_IBUF_BUFG | addr[7]_i_1_n_0 |                  |                3 |              8 |
|  u2/clk_out       |                 | nreset_IBUF      |                8 |             27 |
|  clk_IBUF_BUFG    |                 | u2/count3        |                8 |             32 |
|  clk_mc_IBUF_BUFG |                 | nreset_IBUF      |               24 |             47 |
+-------------------+-----------------+------------------+------------------+----------------+


