{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731347849142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731347849154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 12:57:28 2024 " "Processing started: Mon Nov 11 12:57:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731347849154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347849154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off renderer -c renderer " "Command: quartus_map --read_settings_files=on --write_settings_files=off renderer -c renderer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347849154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731347849957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731347849957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/renderer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/renderer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 renderer " "Found entity 1: renderer" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347865635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347865635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "src/PS2_Controller.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/PS2_Controller.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347865640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347865640 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pose_tracker.sv(53) " "Verilog HDL information at pose_tracker.sv(53): always construct contains both blocking and non-blocking assignments" {  } { { "src/pose_tracker.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731347865644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pose_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pose_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pose_Tracker " "Found entity 1: Pose_Tracker" {  } { { "src/pose_tracker.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347865645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347865645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/polygon_list.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/polygon_list.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Polygon_List " "Found entity 1: Polygon_List" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347865650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347865650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keyboard_interfacer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/keyboard_interfacer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Intefracer " "Found entity 1: Keyboard_Intefracer" {  } { { "src/Keyboard_Interfacer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Keyboard_Interfacer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347865655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347865655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hexadecimal_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hexadecimal_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "src/Hexadecimal_To_Seven_Segment.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Hexadecimal_To_Seven_Segment.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347865659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347865659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_ps2_data_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_ps2_data_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "src/Altera_UP_PS2_Data_In.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Altera_UP_PS2_Data_In.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347865664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347865664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_ps2_command_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_ps2_command_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "src/Altera_UP_PS2_Command_Out.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Altera_UP_PS2_Command_Out.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347865672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347865672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "renderer " "Elaborating entity \"renderer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731347865729 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..0\] renderer.sv(46) " "Output port \"LEDR\[8..0\]\" at renderer.sv(46) has no driver" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731347865733 "|renderer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Polygon_List Polygon_List:LIST " "Elaborating entity \"Polygon_List\" for hierarchy \"Polygon_List:LIST\"" {  } { { "src/renderer.sv" "LIST" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731347865735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(103) " "Verilog HDL assignment warning at Polygon_List.sv(103): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865738 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(104) " "Verilog HDL assignment warning at Polygon_List.sv(104): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865738 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(105) " "Verilog HDL assignment warning at Polygon_List.sv(105): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865739 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(107) " "Verilog HDL assignment warning at Polygon_List.sv(107): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865739 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(108) " "Verilog HDL assignment warning at Polygon_List.sv(108): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865739 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(109) " "Verilog HDL assignment warning at Polygon_List.sv(109): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865740 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(115) " "Verilog HDL assignment warning at Polygon_List.sv(115): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865740 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(116) " "Verilog HDL assignment warning at Polygon_List.sv(116): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865740 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(117) " "Verilog HDL assignment warning at Polygon_List.sv(117): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865741 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(119) " "Verilog HDL assignment warning at Polygon_List.sv(119): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865741 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(120) " "Verilog HDL assignment warning at Polygon_List.sv(120): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865741 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(121) " "Verilog HDL assignment warning at Polygon_List.sv(121): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865741 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(127) " "Verilog HDL assignment warning at Polygon_List.sv(127): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865742 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(128) " "Verilog HDL assignment warning at Polygon_List.sv(128): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865742 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(129) " "Verilog HDL assignment warning at Polygon_List.sv(129): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865742 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(131) " "Verilog HDL assignment warning at Polygon_List.sv(131): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865743 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(132) " "Verilog HDL assignment warning at Polygon_List.sv(132): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865743 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(133) " "Verilog HDL assignment warning at Polygon_List.sv(133): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865743 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(139) " "Verilog HDL assignment warning at Polygon_List.sv(139): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865744 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(140) " "Verilog HDL assignment warning at Polygon_List.sv(140): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865744 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(141) " "Verilog HDL assignment warning at Polygon_List.sv(141): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865744 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(143) " "Verilog HDL assignment warning at Polygon_List.sv(143): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865744 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(144) " "Verilog HDL assignment warning at Polygon_List.sv(144): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865745 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(145) " "Verilog HDL assignment warning at Polygon_List.sv(145): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865745 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(151) " "Verilog HDL assignment warning at Polygon_List.sv(151): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865745 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(152) " "Verilog HDL assignment warning at Polygon_List.sv(152): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865745 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(153) " "Verilog HDL assignment warning at Polygon_List.sv(153): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865746 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(155) " "Verilog HDL assignment warning at Polygon_List.sv(155): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865746 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(156) " "Verilog HDL assignment warning at Polygon_List.sv(156): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865746 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(157) " "Verilog HDL assignment warning at Polygon_List.sv(157): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865746 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(163) " "Verilog HDL assignment warning at Polygon_List.sv(163): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865747 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(164) " "Verilog HDL assignment warning at Polygon_List.sv(164): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865747 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(165) " "Verilog HDL assignment warning at Polygon_List.sv(165): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865748 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(167) " "Verilog HDL assignment warning at Polygon_List.sv(167): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865748 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(168) " "Verilog HDL assignment warning at Polygon_List.sv(168): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865748 "|renderer|Polygon_List:LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 49 Polygon_List.sv(169) " "Verilog HDL assignment warning at Polygon_List.sv(169): truncated value with size 97 to match size of target (49)" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731347865748 "|renderer|Polygon_List:LIST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pose_Tracker Pose_Tracker:PT " "Elaborating entity \"Pose_Tracker\" for hierarchy \"Pose_Tracker:PT\"" {  } { { "src/renderer.sv" "PT" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731347865796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Intefracer Keyboard_Intefracer:KB_I " "Elaborating entity \"Keyboard_Intefracer\" for hierarchy \"Keyboard_Intefracer:KB_I\"" {  } { { "src/renderer.sv" "KB_I" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731347865831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller Keyboard_Intefracer:KB_I\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"Keyboard_Intefracer:KB_I\|PS2_Controller:PS2\"" {  } { { "src/Keyboard_Interfacer.sv" "PS2" { Text "C:/ECE241/Final Project/ece241-final_project/src/Keyboard_Interfacer.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731347865847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In Keyboard_Intefracer:KB_I\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"Keyboard_Intefracer:KB_I\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "src/PS2_Controller.sv" "PS2_Data_In" { Text "C:/ECE241/Final Project/ece241-final_project/src/PS2_Controller.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731347865876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out Keyboard_Intefracer:KB_I\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"Keyboard_Intefracer:KB_I\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "src/PS2_Controller.sv" "PS2_Command_Out" { Text "C:/ECE241/Final Project/ece241-final_project/src/PS2_Controller.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731347865896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:Segment0 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:Segment0\"" {  } { { "src/renderer.sv" "Segment0" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731347865930 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731347866905 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731347867040 "|renderer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731347867040 "|renderer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731347867040 "|renderer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731347867040 "|renderer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731347867040 "|renderer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731347867040 "|renderer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731347867040 "|renderer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731347867040 "|renderer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731347867040 "|renderer|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731347867040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731347867185 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731347867524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE241/Final Project/ece241-final_project/renderer.map.smsg " "Generated suppressed messages file C:/ECE241/Final Project/ece241-final_project/renderer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347867609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731347867877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731347867877 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731347868006 "|renderer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731347868006 "|renderer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731347868006 "|renderer|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731347868006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "416 " "Implemented 416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731347868008 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731347868008 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1731347868008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731347868008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731347868008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731347868031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 12:57:48 2024 " "Processing ended: Mon Nov 11 12:57:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731347868031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731347868031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731347868031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347868031 ""}
