#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Sep 22 09:24:55 2018
# Process ID: 4492
# Current directory: D:/FPGA/V_project/IP/ad_fft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5508 D:\FPGA\V_project\IP\ad_fft\tmp_edit_project.xpr
# Log file: D:/FPGA/V_project/IP/ad_fft/vivado.log
# Journal file: D:/FPGA/V_project/IP/ad_fft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/V_project/IP/ad_fft/tmp_edit_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 749.609 ; gain = 131.230
set_property -dict [list CONFIG.target_clock_frequency {100} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips xfft_1]
generate_target all [get_files  D:/FPGA/V_project/IP/ad_fft/src/xfft_1/xfft_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xfft_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xfft_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'xfft_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'xfft_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xfft_1'...
export_ip_user_files -of_objects [get_files D:/FPGA/V_project/IP/ad_fft/src/xfft_1/xfft_1.xci] -no_script -force -quiet
export_simulation -of_objects [get_files D:/FPGA/V_project/IP/ad_fft/src/xfft_1/xfft_1.xci] -directory D:/FPGA/V_project/IP/ad_fft/tmp_edit_project.ip_user_files/sim_scripts -force -quiet
set_property -dict [list CONFIG.target_clock_frequency {100} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips xfft_2]
generate_target all [get_files  D:/FPGA/V_project/IP/ad_fft/src/xfft_2/xfft_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xfft_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xfft_2'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'xfft_2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'xfft_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xfft_2'...
export_ip_user_files -of_objects [get_files D:/FPGA/V_project/IP/ad_fft/src/xfft_2/xfft_2.xci] -no_script -force -quiet
export_simulation -of_objects [get_files D:/FPGA/V_project/IP/ad_fft/src/xfft_2/xfft_2.xci] -directory D:/FPGA/V_project/IP/ad_fft/tmp_edit_project.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/ad1.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/ad1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/ad14.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/ad14.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/ad2.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/ad2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/ad_fft.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/ad_fft.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/fft1.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/fft1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/fft14.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/fft14.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/fft2.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/fft2.v:1]
[Sat Sep 22 09:32:09 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/V_project/IP/ad_fft/tmp_edit_project.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 22 09:38:04 2018...
