Anant Agarwal , Stephen D. Pudar, Column-associative caches: a technique for reducing the miss rate of direct-mapped caches, Proceedings of the 20th annual international symposium on computer architecture, p.179-190, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165153]
David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
ARM. 2010. Cortex A5: Technical Reference Manual.
Rajeev Balasubramonian , David Albonesi , Alper Buyuktosunoglu , Sandhya Dwarkadas, Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.245-257, December 2000, Monterey, California, USA[doi>10.1145/360128.360153]
Butler, M., Barnes, L., Sarma, D. D., and Gelinas, B. 2010. Bulldozer: A new approach to multithreaded compute performance. In Proceedings of the Symposium on High Performance Chips (Hot Chips 22).
B. Calder , D. Grunwald , J. Emer, Predictive sequential associative cache, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.244, February 03-07, 1996
Demerjian, C. 2011. Intel updates Itanium architecture with Poulson. http://semiaccurate.com/2011/02/21/intel-updates-itanuim-architecture-poulson/. Accessed: 12 Feb 2013.
Steve Dropsho , Alper Buyuktosunoglu , Rajeev Balasubramonian , David H. Albonesi , Sandhya Dwarkadas , Greg Semeraro , Grigorios Magklis , Michael L. Scott, Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.141, September 22-25, 2002
Haakon Dybdahl , Per Stenström , Lasse Natvig, A cache-partitioning aware replacement policy for chip multiprocessors, Proceedings of the 13th international conference on High Performance Computing, December 18-21, 2006, Bangalore, India[doi>10.1007/11945918_9]
Freescale Semiconductor. 2007. MCF548x ColdFire Microprocessor.
Freescale Semiconductor. 2011. PowerPC 603e RISC Microprocessor Family: PID7t-603e Hardware Specifications.
HP Labs. 2008. CACTI 6.5. http://www.hpl.hp.com/research/cacti/.
Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, L1 data cache decomposition for energy efficiency, Proceedings of the 2001 international symposium on Low power electronics and design, p.10-15, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383086]
IBM Redbooks, IBM System Z10 Enterprise Class Technical Guide, Vervante, 2009
David Kroft, Lockup-free instruction fetch/prefetch cache organization, Proceedings of the 8th annual symposium on Computer Architecture, p.81-87, May 12-14, 1981, Minneapolis, Minnesota, USA
Rakesh Kumar , Dean M. Tullsen, Compiling for instruction cache performance on a multithreaded architecture, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
An-Chow Lai , Cem Fide , Babak Falsafi, Dead-block prediction & dead-block correlating prefetchers, ACM SIGARCH Computer Architecture News, v.29 n.2, p.144-154, May 2001[doi>10.1145/384285.379259]
H. Q. Le , W. J. Starke , J. S. Fields , F. P. O'Connell , D. Q. Nguyen , B. J. Ronchetti , W. M. Sauer , E. M. Schwarz , M. T. Vaden, IBM POWER6 microarchitecture, IBM Journal of Research and Development, v.51 n.6, p.639-662, November 2007[doi>10.1147/rd.516.0639]
Haiming Liu , Michael Ferdman , Jaehyuk Huh , Doug Burger, Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.222-233, November 08-12, 2008[doi>10.1109/MICRO.2008.4771793]
Jiwei Lu , Howard Chen , Rao Fu , Wei-Chung Hsu , Bobbie Othmer , Pen-Chung Yew , Dong-Yuan Chen, The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.180, December 03-05, 2003
Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250709]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Paul Racunas , Yale N. Patt, Partitioned first-level cache design for clustered microarchitectures, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782820]
M. V. Ramakrishna , E. Fu , E. Bahcekapili, Efficient Hardware Hashing Functions for High Performance Computers, IEEE Transactions on Computers, v.46 n.12, p.1378-1381, December 1997[doi>10.1109/12.641938]
Renau, J., Fraguela, B., Tuck, J., Liu, W., Prvulovic, M., Ceze, L., Sarangi, S., Sack, P., Strauss, K., and Montesinos, P. 2005. SESC simulator. http://sesc.sourceforge.net.
Riedlinger, R. J., Bhatia, R., Biro, L., Bowhill, B., Fetzer, E., Gronowski, P., and Grutkowski, T. 2011. A 32nm 3.1 billion transistor 12-wide-issue Itanium processor for mission-critical servers. In 2011 IEEE International Solid-State Circuits Conference (ISSCC’11). 84--86.
Jude A. Rivers , Gary S. Tyson , Edward S. Davidson , Todd M. Austin, On high-bandwidth data cache design for multi-issue processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.46-56, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Dyer Rolán , Basilio B. Fraguela , Ramón Doallo, Adaptive line placement with theset balancing cache, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669178]
Dyer Rolan , Basilio B. Fraguela , Ramon Doallo, Adaptive Set-Granular Cooperative Caching, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169028]
Alberto Ros , Polychronis Xekalakis , Marcelo Cintra , Manuel E. Acacio , José M. García, ASCIB: adaptive selection of cache indexing bits for removing conflict misses, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333674]
Balaram Sinharoy, POWER7 multi-core processor design, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669114]
B. Sinharoy , R. N. Kalla , J. M. Tendler , R. J. Eickemeyer , J. B. Joyner, POWER5 System microarchitecture, IBM Journal of Research and Development, v.49 n.4/5, p.505-521, July 2005
Gurindar S. Sohi , Manoj Franklin, High-bandwidth data memory systems for superscalar processors, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.53-62, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106980]
Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224093]
Sundararajan, K. T., Jones, T. M., and Topham, N. P. 2013. The Smart Cache: An energy-efficient cache architecture through dynamic adaptation. Int. J. Parallel Program. 41, 2, 305--330.
Tatsumi, Y. and Mattausch, H. J. 1999. Fast quadratic increase of multiport-storage-cell area with port number. Electron. Lett. 35, 25, 2185--2187.
J. M. Tendler , J. S. Dodson , J. S. Fields , H. Le , B. Sinharoy, POWER4 system microarchitecture, IBM Journal of Research and Development, v.46 n.1, p.5-25, January 2002[doi>10.1147/rd.461.0005]
Joseph Torrellas , Chun Xia , Russell L. Daigle, Optimizing the Instruction Cache Performance of the Operating System, IEEE Transactions on Computers, v.47 n.12, p.1363-1381, December 1998[doi>10.1109/12.737683]
Wada, T., Rajan, S., and Przybylski, S. A. 1992. An analytical access time model for on-chip cache memories. IEEE J. Solid-State Circuits 27, 8, 1147--1156.
Wilton, N. and Jouppi, N. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid-State Circuits 31, 5, 677--688.
Yuejian Xie , Gabriel H. Loh, PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555778]
Dongyuan Zhan , Hong Jiang , Sharad C. Seth, STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.163-174, December 04-08, 2010[doi>10.1109/MICRO.2010.31]
Chuanjun Zhang, Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches, Proceedings of the 33rd annual international symposium on Computer Architecture, p.155-166, June 17-21, 2006[doi>10.1109/ISCA.2006.12]
Chenxi Zhang , Xiaodong Zhang , Yong Yan, Two Fast and High-Associativity Cache Schemes, IEEE Micro, v.17 n.5, p.40-49, September 1997[doi>10.1109/40.621212]
