// Seed: 2110127751
module module_0 (
    input  tri   id_0,
    output uwire id_1
);
  parameter integer id_3 = -1, id_4 = !(id_3), id_5 = id_5, id_6 = -1'd0 == 1, id_7 = 1, id_8 =
  id_1++;
  wire id_9 = -1'd0;
  assign id_1 = id_7;
  wire [-1 : -1] id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd62
) (
    output wand id_0,
    input  wand id_1
    , id_5,
    input  tri0 _id_2,
    input  tri0 id_3
);
  assign id_0 = 1;
  logic [id_2  +  -1 : -1] id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_7;
endmodule
