  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 2 output ports were not connected:
xmelab: (./testcases/force_misc_svi_assign_wire.sv,36): o_a
xmelab: (./testcases/force_misc_svi_assign_wire.sv,37): i_srst

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 1 input port was not connected:
xmelab: (./testcases/force_misc_svi_assign_wire.sv,35): i_sclk

  M u_M1
       |
xmelab: *W,CUVWSP (./testcases/force_misc_svi_assign_wire.sv,44|7): 1 output port was not connected:
xmelab: (./testcases/force_misc_svi_assign_wire.sv,19): o_a

  M u_M2
       |
xmelab: *W,CUVWSP (./testcases/force_misc_svi_assign_wire.sv,48|7): 1 output port was not connected:
xmelab: (./testcases/force_misc_svi_assign_wire.sv,19): o_a

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
