Running: E:\CPUISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o E:/CPU Project/PipeLine_CPU/test_isim_beh.exe -prj E:/CPU Project/PipeLine_CPU/test_beh.prj test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/CPU Project/PipeLine_CPU/mips.v" into library work
WARNING:HDLCompiler:568 - "Reg_PC.v" Line 37: Constant value is truncated to fit in <32> bits.
WARNING:HDLCompiler:568 - "Reg_PC.v" Line 41: Constant value is truncated to fit in <32> bits.
WARNING:HDLCompiler:568 - "InstructionMemory.v" Line 28: Constant value is truncated to fit in <32> bits.
WARNING:HDLCompiler:568 - "EXT.v" Line 32: Constant value is truncated to fit in <16> bits.
Analyzing Verilog file "E:/CPU Project/PipeLine_CPU/test.v" into library work
Analyzing Verilog file "E:/CPUISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/CPU Project/PipeLine_CPU/mips.v" Line 55: Size mismatch in connection of port <en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:/CPU Project/PipeLine_CPU/mips.v" Line 59: Size mismatch in connection of port <en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:/CPU Project/PipeLine_CPU/mips.v" Line 63: Size mismatch in connection of port <en>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module Reg_PC
Compiling module InstructionMemory
Compiling module IFU
Compiling module Reg_IF_to_D
Compiling module GRF
Compiling module EXT
Compiling module CMP
Compiling module Level_Decode
Compiling module Reg_D_to_E
Compiling module ALU
Compiling module Level_Execute
Compiling module Reg_E_to_M
Compiling module DataMemory
Compiling module Level_Memory
Compiling module Reg_M_to_W
Compiling module Level_WriteBack
Compiling module Hizzard
Compiling module mips
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 13 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable E:/CPU Project/PipeLine_CPU/test_isim_beh.exe
Fuse Memory Usage: 29028 KB
Fuse CPU Usage: 625 ms
