
                               Synplify Pro (R) 

               Version S-2021.09M-SP1 for RHEL64 - Jun 14, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/linux_a_64/mbin/synplify
Install:     /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
Hostname:    eric-manjaro
Date:        Tue Nov  8 16:06:36 2022
Version:     S-2021.09M-SP1

Arguments:   -product synplify_pro top_level_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server iolicense2.inst.bnl.gov 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
TCL script complete: "top_level_syn.tcl"
log file: "/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srr"
Running: synthesis_1 in foreground

Running top_level_syn|synthesis_1

Running Flow: compile (Compile) on top_level_syn|synthesis_1
# Tue Nov  8 16:06:40 2022

Running Flow: compile_flow (Compile Process) on top_level_syn|synthesis_1
# Tue Nov  8 16:06:40 2022

Running: identify_db_generator (Identify Database Generator) on top_level_syn|synthesis_1
# Tue Nov  8 16:06:40 2022
Copied /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synlog/top_level_identify_db_generator.srr to /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/identify.srr

identify_db_generator completed
# Tue Nov  8 16:06:41 2022

Return Code: 0
Run Time:00h:00m:01s

Running: identify_compile (Identify Compile) on top_level_syn|synthesis_1
# Tue Nov  8 16:06:41 2022

identify_compile completed
# Tue Nov  8 16:06:41 2022

Return Code: 0
Run Time:00h:00m:00s

Running: compiler (Compile Input) on top_level_syn|synthesis_1
# Tue Nov  8 16:06:41 2022
Copied /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/top_level_comp.srs to /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srs

compiler completed
# Tue Nov  8 16:06:43 2022

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on top_level_syn|synthesis_1
# Tue Nov  8 16:06:43 2022

multi_srs_gen completed
# Tue Nov  8 16:06:43 2022

Return Code: 0
Run Time:00h:00m:00s
Copied /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/top_level_mult.srs to /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srs
Complete: Compile Process on top_level_syn|synthesis_1

Running: premap (Premap) on top_level_syn|synthesis_1
# Tue Nov  8 16:06:43 2022

premap completed with warnings
# Tue Nov  8 16:06:44 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on top_level_syn|synthesis_1

Running Flow: map (Map) on top_level_syn|synthesis_1
# Tue Nov  8 16:06:44 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on top_level_syn|synthesis_1
# Tue Nov  8 16:06:44 2022
Copied /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/top_level_m.srm to /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srm

fpga_mapper completed with warnings
# Tue Nov  8 16:06:46 2022

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on top_level_syn|synthesis_1
Complete: Logic Synthesis on top_level_syn|synthesis_1
0Running: identify_ui_flow in foreground

Running Flow: identify_ui_flow
# Tue Nov  8 16:14:38 2022

Running: identify_debugger (Identify Debugger)
# Tue Nov  8 16:14:38 2022


# Tue Nov  8 16:14:38 2022

Return Code: -1
Run Time:00h:00m:00s
Complete: identify_ui_flow
exit status=0
License checkin: synplifypro_actel
