
---------- Begin Simulation Statistics ----------
final_tick                                 1073111200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170911                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402740                       # Number of bytes of host memory used
host_op_rate                                   297059                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.91                       # Real time elapsed on the host
host_tick_rate                               90099070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2035589                       # Number of instructions simulated
sim_ops                                       3538075                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001073                       # Number of seconds simulated
sim_ticks                                  1073111200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               431940                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23599                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            457135                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             236674                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          431940                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           195266                       # Number of indirect misses.
system.cpu.branchPred.lookups                  482127                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10794                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11521                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2336628                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1908989                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23679                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     340491                       # Number of branches committed
system.cpu.commit.bw_lim_events                588843                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          870960                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2035589                       # Number of instructions committed
system.cpu.commit.committedOps                3538075                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2297770                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.539786                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726022                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1144623     49.81%     49.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       172053      7.49%     57.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       166103      7.23%     64.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       226148      9.84%     74.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       588843     25.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2297770                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73149                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9079                       # Number of function calls committed.
system.cpu.commit.int_insts                   3483462                       # Number of committed integer instructions.
system.cpu.commit.loads                        485146                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20374      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2783660     78.68%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1275      0.04%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38043      1.08%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2859      0.08%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6206      0.18%     80.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11173      0.32%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12094      0.34%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6501      0.18%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1124      0.03%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          466044     13.17%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         156347      4.42%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19102      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12073      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3538075                       # Class of committed instruction
system.cpu.commit.refs                         653566                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2035589                       # Number of Instructions Simulated
system.cpu.committedOps                       3538075                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.317937                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.317937                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7894                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34470                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49771                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4393                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1015581                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4619066                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   287415                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1121073                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23736                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 87565                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      567283                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2064                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      187096                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           156                       # TLB misses on write requests
system.cpu.fetch.Branches                      482127                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    234509                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2190272                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4454                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2790611                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           568                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   47472                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179712                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             320682                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             247468                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.040194                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2535370                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.928801                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931132                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1210697     47.75%     47.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    72575      2.86%     50.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58202      2.30%     52.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74338      2.93%     55.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1119558     44.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2535370                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    119163                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    65531                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    213703600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    213703600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    213703200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    213703200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    213703200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    213703200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8660000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8659600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       568400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       568000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       567600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       567600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4471600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4488400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4462400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4440000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76894000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76878000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76860400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76858400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1627164400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          147409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27973                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   370436                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.513544                       # Inst execution rate
system.cpu.iew.exec_refs                       756062                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     187089                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  692177                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                598829                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                922                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               560                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               196975                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4408979                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                568973                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33774                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4060503                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3340                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10280                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23736                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16565                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39548                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       113681                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28554                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19752                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8221                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5705108                       # num instructions consuming a value
system.cpu.iew.wb_count                       4038984                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566071                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3229496                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.505522                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4045811                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6295472                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3492955                       # number of integer regfile writes
system.cpu.ipc                               0.758761                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.758761                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26366      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3205551     78.29%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1312      0.03%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41987      1.03%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4429      0.11%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1250      0.03%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6805      0.17%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14812      0.36%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13783      0.34%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7048      0.17%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2208      0.05%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               554324     13.54%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              176210      4.30%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24842      0.61%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13353      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4094280                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   89513                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              180320                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        86166                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             130363                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3978401                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10561236                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3952818                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5149578                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4407882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4094280                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1097                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          870893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17629                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            365                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1300971                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2535370                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.614865                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670657                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1154384     45.53%     45.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              168411      6.64%     52.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              294787     11.63%     63.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              334857     13.21%     77.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              582931     22.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2535370                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.526134                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      234606                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           337                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12889                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3690                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               598829                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              196975                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1530800                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2682779                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  831779                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4852189                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               23                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  45475                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   336613                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15852                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4292                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11888570                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4546196                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6225441                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1151263                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74594                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23736                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                172540                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1373229                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            154343                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7223960                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19439                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                868                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    203265                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            918                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6117962                       # The number of ROB reads
system.cpu.rob.rob_writes                     9056602                       # The number of ROB writes
system.cpu.timesIdled                            1478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18174                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          427                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37628                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              427                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          692                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            692                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              120                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9266                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12051                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1339                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7927                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1335                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12051                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       942400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       942400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  942400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13386                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11230147                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29058653                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17386                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4108                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23420                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                985                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2068                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2068                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17386                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7634                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49445                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57079                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       168192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1253888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1422080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10342                       # Total snoops (count)
system.l2bus.snoopTraffic                       85888                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29793                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014668                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120222                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29356     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      437      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29793                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20188398                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18666410                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3157200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1073111200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       231217                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           231217                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       231217                       # number of overall hits
system.cpu.icache.overall_hits::total          231217                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3291                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3291                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3291                       # number of overall misses
system.cpu.icache.overall_misses::total          3291                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    163461200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163461200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    163461200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163461200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       234508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       234508                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       234508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       234508                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49669.158311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49669.158311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49669.158311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49669.158311                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          660                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          660                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          660                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          660                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2631                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2631                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132068000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132068000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132068000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132068000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011219                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50196.883314                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50196.883314                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50196.883314                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50196.883314                       # average overall mshr miss latency
system.cpu.icache.replacements                   2375                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       231217                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          231217                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3291                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3291                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    163461200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163461200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       234508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       234508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49669.158311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49669.158311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132068000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132068000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50196.883314                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50196.883314                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.433821                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              203158                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2375                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.540211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.433821                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            471647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           471647                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       659992                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           659992                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       659992                       # number of overall hits
system.cpu.dcache.overall_hits::total          659992                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34980                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34980                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34980                       # number of overall misses
system.cpu.dcache.overall_misses::total         34980                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1688004000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1688004000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1688004000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1688004000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       694972                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       694972                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       694972                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       694972                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050333                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050333                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48256.260720                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48256.260720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48256.260720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48256.260720                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30748                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          299                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               744                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.327957                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    99.666667                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1760                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2769                       # number of writebacks
system.cpu.dcache.writebacks::total              2769                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22416                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22416                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22416                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22416                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4259                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16823                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575581200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575581200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575581200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    246689913                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    822271113                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018078                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018078                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018078                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024207                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45811.938873                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45811.938873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45811.938873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57922.027002                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48877.793081                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15799                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       493671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          493671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1583912400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1583912400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48178.379365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48178.379365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474343600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474343600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45188.491950                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45188.491950                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104091600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104091600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       168425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       168425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49473.193916                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49473.193916                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2067                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2067                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101237600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101237600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48978.035801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48978.035801                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4259                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4259                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    246689913                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    246689913                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57922.027002                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57922.027002                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.756202                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              631208                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15799                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.952402                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   748.751038                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   228.005164                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731202                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.222661                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          238                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          786                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          534                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.232422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1406767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1406767                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             818                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4996                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          814                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6628                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            818                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4996                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          814                       # number of overall hits
system.l2cache.overall_hits::total               6628                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1810                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7568                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3445                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12823                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1810                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7568                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3445                       # number of overall misses
system.l2cache.overall_misses::total            12823                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122012400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518238000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    237566870                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    877817270                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122012400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518238000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    237566870                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    877817270                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2628                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12564                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4259                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19451                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2628                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12564                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4259                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19451                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.688737                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.602356                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.808875                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659246                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.688737                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.602356                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.808875                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659246                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67410.165746                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68477.536998                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68959.904209                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68456.466505                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67410.165746                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68477.536998                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68959.904209                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68456.466505                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   10                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1339                       # number of writebacks
system.l2cache.writebacks::total                 1339                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             19                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            19                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1810                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7559                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3435                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12804                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1810                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7559                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3435                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          582                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13386                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107532400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457484000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    209738880                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    774755280                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107532400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457484000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    209738880                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34522659                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    809277939                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.688737                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.601640                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.806527                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.658269                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.688737                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.601640                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.806527                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688191                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59410.165746                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60521.762138                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61059.353712                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60508.847235                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59410.165746                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60521.762138                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61059.353712                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59317.283505                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60457.040117                       # average overall mshr miss latency
system.l2cache.replacements                      9354                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2769                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2769                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2769                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2769                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          339                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          339                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          582                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          582                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34522659                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34522659                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59317.283505                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59317.283505                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          730                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              730                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1338                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1338                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92622800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92622800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2068                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2068                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647002                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647002                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69224.813154                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69224.813154                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1335                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1335                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81905200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81905200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645551                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645551                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61352.209738                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61352.209738                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          818                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4266                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          814                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5898                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1810                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6230                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3445                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11485                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122012400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425615200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    237566870                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    785194470                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2628                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10496                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4259                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17383                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.688737                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.593559                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.808875                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.660703                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67410.165746                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68317.046549                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68959.904209                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68366.954288                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1810                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6224                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3435                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11469                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107532400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375578800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    209738880                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    692850080                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.688737                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.592988                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.806527                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.659783                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59410.165746                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60343.637532                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61059.353712                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60410.679222                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3713.263679                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25412                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9354                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.716699                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.417599                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   272.660769                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2350.225958                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   933.281363                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.677989                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003276                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.066568                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.573786                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227852                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035078                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906559                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1194                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2902                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          149                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1020                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          982                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1798                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.291504                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.708496                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314386                       # Number of tag accesses
system.l2cache.tags.data_accesses              314386                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1073111200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          483776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              856704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85696                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1810                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7559                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3435                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          582                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13386                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1339                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1339                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107947806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          450816281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    204862273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     34710289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              798336650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107947806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107947806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79857521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79857521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79857521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107947806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         450816281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    204862273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     34710289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             878194170                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 5197268000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191377                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403764                       # Number of bytes of host memory used
host_op_rate                                   405897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    41.43                       # Real time elapsed on the host
host_tick_rate                               99556930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7927809                       # Number of instructions simulated
sim_ops                                      16814318                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004124                       # Number of seconds simulated
sim_ticks                                  4124156800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2202804                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            169175                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2832597                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1791234                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2202804                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           411570                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2857209                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5487                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        45982                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11974646                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7411756                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            169175                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1345472                       # Number of branches committed
system.cpu.commit.bw_lim_events               1172917                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         7639792                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              5892220                       # Number of instructions committed
system.cpu.commit.committedOps               13276243                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8320005                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.595701                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.256353                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1298339     15.61%     15.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3860175     46.40%     62.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1241322     14.92%     76.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       747252      8.98%     85.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1172917     14.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8320005                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 3625                       # Number of function calls committed.
system.cpu.commit.int_insts                  12748296                       # Number of committed integer instructions.
system.cpu.commit.loads                        401337                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       527784      3.98%      3.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9143915     68.87%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          396084      2.98%     75.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          2544733     19.17%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              41      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          401215      3.02%     98.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         262092      1.97%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          13276243                       # Class of committed instruction
system.cpu.commit.refs                         663501                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     5892220                       # Number of Instructions Simulated
system.cpu.committedOps                      13276243                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.749831                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.749831                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           15                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               3332932                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               22633386                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   969593                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4888582                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 169184                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                947876                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      423116                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      277212                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     2857209                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1225201                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8885844                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 18299                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10063397                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  338368                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.277119                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1253139                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1796721                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.976044                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10308167                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.485366                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.826657                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3239005     31.42%     31.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   471426      4.57%     36.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   366715      3.56%     39.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   509371      4.94%     44.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  5721650     55.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10308167                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       917                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      559                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    754750800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    754750800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    754751200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    754751200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    754751200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    754750800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)    645174800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)    645206000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        36400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     70433600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     70429600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     70428800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     70411600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     6100767600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               188109                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1431376                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.522584                       # Inst execution rate
system.cpu.iew.exec_refs                       700321                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     277212                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1820002                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                436038                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1079                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               299952                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20916035                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                423109                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             89828                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              15698443                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 169184                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    15                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              817                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        34701                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        37789                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       116407                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          71702                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  31249796                       # num instructions consuming a value
system.cpu.iew.wb_count                      15694035                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.401391                       # average fanout of values written-back
system.cpu.iew.wb_producers                  12543396                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.522157                       # insts written-back per cycle
system.cpu.iew.wb_sent                       15695726                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31472985                       # number of integer regfile reads
system.cpu.int_regfile_writes                19962889                       # number of integer regfile writes
system.cpu.ipc                               0.571484                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.571484                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            536352      3.40%      3.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11321266     71.71%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               458396      2.90%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               2767556     17.53%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  53      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   42      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  106      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  104      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  40      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 66      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               424812      2.69%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              279134      1.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             237      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             75      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15788271                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     759                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1529                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          695                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1478                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15251160                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           41978553                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15693340                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          28554362                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20916014                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  15788271                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7639792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             95373                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     21964053                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10308167                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.531627                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.328492                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2882095     27.96%     27.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2885246     27.99%     55.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1829011     17.74%     73.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1602257     15.54%     89.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1109558     10.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10308167                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.531297                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1225201                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            132739                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           124664                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               436038                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              299952                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2853634                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10310392                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                 2097284                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              23716692                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1079043                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1492207                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              72391968                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               22046495                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            40412698                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5154430                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    260                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 169184                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1394718                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 16696005                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1554                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         50015986                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2723045                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     28063123                       # The number of ROB reads
system.cpu.rob.rob_writes                    43821799                       # The number of ROB writes
system.cpu.timesIdled                              23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           83                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            167                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           44                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            92                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 46                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               42                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            47                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                48                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      48    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  48                       # Request fanout histogram
system.membus.reqLayer2.occupancy               40000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             100100                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  82                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            13                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               118                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  1                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 1                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             83                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          127                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          123                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     250                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                48                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                132                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037879                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.191630                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      127     96.21%     96.21% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      3.79%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  132                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               49200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                76793                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               50400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      4124156800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1225140                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1225140                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1225140                       # number of overall hits
system.cpu.icache.overall_hits::total         1225140                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           61                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           61                       # number of overall misses
system.cpu.icache.overall_misses::total            61                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2864400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2864400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2864400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2864400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1225201                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1225201                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1225201                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1225201                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000050                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000050                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46957.377049                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46957.377049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46957.377049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46957.377049                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2142800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2142800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2142800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2142800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49832.558140                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49832.558140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49832.558140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49832.558140                       # average overall mshr miss latency
system.cpu.icache.replacements                     42                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1225140                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1225140                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           61                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2864400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2864400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1225201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1225201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46957.377049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46957.377049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2142800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2142800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49832.558140                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49832.558140                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                42                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            153.023810                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2450444                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2450444                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       684391                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           684391                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       684391                       # number of overall hits
system.cpu.dcache.overall_hits::total          684391                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           69                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             69                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           69                       # number of overall misses
system.cpu.dcache.overall_misses::total            69                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2475200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2475200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2475200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2475200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       684460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       684460                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       684460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       684460                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000101                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35872.463768                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35872.463768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35872.463768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35872.463768                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           32                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           37                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           37                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1262400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1262400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1262400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        37593                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1299993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000054                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000054                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34118.918919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34118.918919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34118.918919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9398.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31707.146341                       # average overall mshr miss latency
system.cpu.dcache.replacements                     41                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       422228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          422228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2408400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2408400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       422296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       422296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35417.647059                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35417.647059                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           36                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1196400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1196400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33233.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33233.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       262163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         262163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        66800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        66800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       262164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       262164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        66800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        66800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        66000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        66000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        66000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        66000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        37593                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        37593                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9398.250000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9398.250000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 479                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                41                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.682927                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   792.997268                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.002732                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.774411                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          231                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          793                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          793                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.225586                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.774414                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1368961                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1368961                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  36                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                 36                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            32                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                48                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           32                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::total               48                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2000000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1040800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3040800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2000000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1040800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3040800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           43                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           37                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              84                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           43                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           37                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             84                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.744186                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.432432                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.571429                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.744186                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.432432                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.571429                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        62500                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        65050                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        63350                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        62500                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        65050                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        63350                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           32                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           32                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1752000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       912800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2664800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1752000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       912800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2664800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.744186                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.432432                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.571429                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.744186                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.432432                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.571429                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        54750                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        57050                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 55516.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        54750                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        57050                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 55516.666667                       # average overall mshr miss latency
system.l2cache.replacements                        48                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              1                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data        64800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total        64800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            1                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data        56800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total        56800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56800                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56800                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           36                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           47                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2000000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       976000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2976000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           43                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           83                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.744186                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.416667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.566265                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        62500                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65066.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63319.148936                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           47                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1752000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       856000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2608000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.744186                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.416667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.566265                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        54750                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57066.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 55489.361702                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    205                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   48                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.270833                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.000196                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   937.965676                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1934.608960                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1043.425053                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   139.000115                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010010                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.228996                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.472317                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.254742                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033936                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1184                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2912                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1184                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2911                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289062                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1384                       # Number of tag accesses
system.l2cache.tags.data_accesses                1384                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   4124156800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   47                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             481068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             248293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 729361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        481068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            481068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           31037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 31037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           31037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            481068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            248293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                760398                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 5253716000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               18136165                       # Simulator instruction rate (inst/s)
host_mem_usage                                4416052                       # Number of bytes of host memory used
host_op_rate                                 38442075                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.44                       # Real time elapsed on the host
host_tick_rate                              128398821                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7971462                       # Number of instructions simulated
sim_ops                                      16899591                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000056                       # Number of seconds simulated
sim_ticks                                    56448000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                14059                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1872                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             13376                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4139                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14059                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9920                       # Number of indirect misses.
system.cpu.branchPred.lookups                   15431                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     861                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1578                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     53933                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    33894                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1932                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       8819                       # Number of branches committed
system.cpu.commit.bw_lim_events                 11906                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           33839                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                43653                       # Number of instructions committed
system.cpu.commit.committedOps                  85273                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        83123                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.025865                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.503900                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        51337     61.76%     61.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         8008      9.63%     71.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5975      7.19%     78.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5897      7.09%     85.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        11906     14.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        83123                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       4307                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  605                       # Number of function calls committed.
system.cpu.commit.int_insts                     83115                       # Number of committed integer instructions.
system.cpu.commit.loads                         11836                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          587      0.69%      0.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            63018     73.90%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             179      0.21%     74.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              645      0.76%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            190      0.22%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.28%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             124      0.15%     76.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             410      0.48%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             502      0.59%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            532      0.62%     77.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.12%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           14      0.02%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           10642     12.48%     90.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6032      7.07%     97.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1194      1.40%     98.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          865      1.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             85273                       # Class of committed instruction
system.cpu.commit.refs                          18733                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       43653                       # Number of Instructions Simulated
system.cpu.committedOps                         85273                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.232768                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.232768                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           76                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          211                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          369                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            15                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 22184                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 133076                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    33165                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     33639                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1957                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2012                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       15151                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           118                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        8043                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       15431                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      9707                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         54460                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   765                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          73392                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           366                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3914                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.109347                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              36092                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5000                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.520068                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              92957                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.547866                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.883043                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    53407     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2617      2.82%     60.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2013      2.17%     62.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2438      2.62%     65.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    32482     34.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                92957                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      6431                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3817                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      5312800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      5312800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      5312800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      5312400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      5312400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      5312800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       179200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       179200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        56800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        57600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        57600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       224000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       224000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       223600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       226800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2404400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2407600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2404800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2408000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       42986800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           48163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2382                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10309                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.750475                       # Inst execution rate
system.cpu.iew.exec_refs                        23129                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       8024                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13904                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 16799                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                223                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                61                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 9008                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              119099                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 15105                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2784                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                105907                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     43                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   205                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1957                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   278                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              624                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4965                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2111                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2138                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            244                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    115788                       # num instructions consuming a value
system.cpu.iew.wb_count                        104465                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621515                       # average fanout of values written-back
system.cpu.iew.wb_producers                     71964                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.740257                       # insts written-back per cycle
system.cpu.iew.wb_sent                         105090                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   153800                       # number of integer regfile reads
system.cpu.int_regfile_writes                   83488                       # number of integer regfile writes
system.cpu.ipc                               0.309332                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.309332                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1224      1.13%      1.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 79688     73.32%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  181      0.17%     74.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   715      0.66%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 307      0.28%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.24%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  155      0.14%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  659      0.61%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  666      0.61%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 561      0.52%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                191      0.18%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              14      0.01%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                14030     12.91%     90.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7337      6.75%     97.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1747      1.61%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            947      0.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 108688                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    5685                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               11460                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5317                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               9001                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 101779                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             299594                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        99148                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            143966                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     118750                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    108688                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 349                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           33836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               718                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            211                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        45083                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         92957                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.169229                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.547388                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               53492     57.54%     57.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7679      8.26%     65.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8173      8.79%     74.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9789     10.53%     85.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13824     14.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           92957                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.770181                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9771                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           119                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               297                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              152                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                16799                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                9008                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   45149                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           141120                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   16480                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 99986                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    419                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    34665                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    321                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    58                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                325386                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 128523                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              149314                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     34010                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1608                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1957                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2828                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    49352                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              9264                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           190534                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3017                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                160                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2985                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            173                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       190329                       # The number of ROB reads
system.cpu.rob.rob_writes                      248136                       # The number of ROB writes
system.cpu.timesIdled                             792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           96                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3466                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               96                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          703                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                715                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           45                       # Transaction distribution
system.membus.trans_dist::CleanEvict              658                       # Transaction distribution
system.membus.trans_dist::ReadExReq                35                       # Transaction distribution
system.membus.trans_dist::ReadExResp               35                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           714                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        50880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        50880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   50880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               749                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     749    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 749                       # Request fanout histogram
system.membus.reqLayer2.occupancy              652848                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1613652                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1694                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           141                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2357                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 39                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                39                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1694                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4044                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1155                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5199                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        86272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   117056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               765                       # Total snoops (count)
system.l2bus.snoopTraffic                        2880                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2498                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.039231                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.194184                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2400     96.08%     96.08% # Request fanout histogram
system.l2bus.snoop_fanout::1                       98      3.92%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2498                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              462399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1483139                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1617999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        56448000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8149                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8149                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8149                       # number of overall hits
system.cpu.icache.overall_hits::total            8149                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1558                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1558                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1558                       # number of overall misses
system.cpu.icache.overall_misses::total          1558                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53535600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53535600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53535600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53535600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9707                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9707                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9707                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9707                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.160503                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.160503                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.160503                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.160503                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34361.745828                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34361.745828                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34361.745828                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34361.745828                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           81                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          210                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          210                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          210                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          210                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1348                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1348                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1348                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1348                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43302000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43302000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43302000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43302000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.138869                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.138869                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.138869                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.138869                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32123.145401                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32123.145401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32123.145401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32123.145401                       # average overall mshr miss latency
system.cpu.icache.replacements                   1348                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8149                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8149                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1558                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1558                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53535600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53535600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.160503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.160503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34361.745828                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34361.745828                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          210                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43302000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43302000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.138869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.138869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32123.145401                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32123.145401                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1258942                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1604                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            784.876559                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             20762                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            20762                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        20755                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            20755                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        20755                       # number of overall hits
system.cpu.dcache.overall_hits::total           20755                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          631                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            631                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          631                       # number of overall misses
system.cpu.dcache.overall_misses::total           631                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28643600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28643600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28643600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28643600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        21386                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        21386                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        21386                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        21386                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029505                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029505                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029505                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029505                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45393.977813                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45393.977813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45393.977813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45393.977813                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          304                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                46                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           96                       # number of writebacks
system.cpu.dcache.writebacks::total                96                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          305                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           59                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14970000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14970000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14970000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3519538                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18489538                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45920.245399                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45920.245399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45920.245399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59653.186441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48024.774026                       # average overall mshr miss latency
system.cpu.dcache.replacements                    385                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        13882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25948400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25948400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        14474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        14474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43831.756757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43831.756757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          305                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12306000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12306000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019829                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019829                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42878.048780                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42878.048780                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2695200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2695200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6912                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6912                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005642                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005642                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69107.692308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69107.692308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           39                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2664000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2664000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005642                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005642                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68307.692308                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68307.692308                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           59                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           59                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3519538                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3519538                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59653.186441                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 59653.186441                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              750700                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1409                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            532.789212                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   821.626503                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   202.373497                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.802370                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.197630                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          177                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          847                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          561                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.172852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.827148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             43157                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            43157                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             837                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             135                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 982                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            837                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            135                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           10                       # number of overall hits
system.l2cache.overall_hits::total                982                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           511                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           191                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           49                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               751                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          511                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          191                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           49                       # number of overall misses
system.l2cache.overall_misses::total              751                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     34646800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     13432400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3403552                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     51482752                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     34646800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     13432400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3403552                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     51482752                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1348                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          326                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           59                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1733                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1348                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          326                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           59                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1733                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.379080                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.585890                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.830508                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.433353                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.379080                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.585890                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.830508                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.433353                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67801.956947                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70326.701571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69460.244898                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68552.266312                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67801.956947                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70326.701571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69460.244898                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68552.266312                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             45                       # number of writebacks
system.l2cache.writebacks::total                   45                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          511                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          190                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           49                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          750                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          190                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           49                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          750                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     30558800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11856000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3011552                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     45426352                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     30558800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11856000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3011552                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     45426352                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.379080                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.582822                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.830508                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.432776                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.379080                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.582822                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.830508                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.432776                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59801.956947                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        62400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61460.244898                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60568.469333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59801.956947                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        62400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61460.244898                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60568.469333                       # average overall mshr miss latency
system.l2cache.replacements                       765                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           96                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           96                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           96                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           96                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           34                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           34                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           35                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             35                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2583600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2583600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           39                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.897436                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.897436                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 73817.142857                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 73817.142857                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           35                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           35                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2303600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2303600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.897436                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.897436                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65817.142857                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65817.142857                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          837                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          131                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          978                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          511                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          156                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           49                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          716                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     34646800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10848800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3403552                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     48899152                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1348                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          287                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1694                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.379080                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.543554                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.830508                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.422668                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67801.956947                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69543.589744                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69460.244898                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68294.905028                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          511                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          155                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           49                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          715                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30558800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9552400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3011552                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     43122752                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.379080                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.540070                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.830508                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.422078                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59801.956947                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61628.387097                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61460.244898                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60311.541259                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15819                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4861                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.254269                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.812018                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1162.893314                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1816.783183                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   951.443111                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   121.068374                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010696                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.283910                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.443551                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.232286                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029558                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          976                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3120                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           40                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          925                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2406                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.238281                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                28485                       # Number of tag accesses
system.l2cache.tags.data_accesses               28485                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     56448000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               48000                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32704                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2880                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2880                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              511                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              190                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           49                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  750                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            45                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  45                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          579365079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          215419501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     55555556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              850340136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     579365079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         579365079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        51020408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              51020408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        51020408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         579365079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         215419501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     55555556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             901360544                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
