Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 11 07:32:48 2021
| Host         : DarkstarXII running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HoloRiscV_timing_summary_routed.rpt -pb HoloRiscV_timing_summary_routed.pb -rpx HoloRiscV_timing_summary_routed.rpx -warn_on_violation
| Design       : HoloRiscV
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.447        0.000                      0                 4067        0.076        0.000                      0                 4067        3.000        0.000                       0                  1513  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 5.000}        10.000          100.000         
  core_clk_mmcm  {0.000 50.000}       100.000         10.000          
  mmcm_clkfb     {0.000 5.000}        10.000          100.000         
  uart_clk_mmcm  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  core_clk_mmcm       34.447        0.000                      0                 3934        0.076        0.000                      0                 3934       49.500        0.000                       0                  1448  
  mmcm_clkfb                                                                                                                                                       8.751        0.000                       0                     2  
  uart_clk_mmcm       93.906        0.000                      0                  133        0.139        0.000                      0                  133       49.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk_mmcm  core_clk_mmcm       94.488        0.000                      0                   67        0.290        0.000                      0                   67  
core_clk_mmcm  uart_clk_mmcm       94.928        0.000                      0                   97        0.264        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_mmcm
  To Clock:  core_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       34.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.447ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.495ns  (logic 2.165ns (13.972%)  route 13.330ns (86.028%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 105.788 - 100.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 56.132 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1446, routed)        1.564    56.132    core_dec/core_clk
    SLICE_X43Y37         FDRE                                         r  core_dec/rs1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.459    56.591 r  core_dec/rs1_reg[2]/Q
                         net (fo=128, routed)         5.087    61.678    core_dec/rs1[2]
    SLICE_X55Y59         MUXF7 (Prop_muxf7_S_O)       0.276    61.954 r  core_dec/mem_src1_reg[29]_i_4/O
                         net (fo=2, routed)           0.783    62.738    core_dec/mem_src1_reg[29]_i_4_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.299    63.037 r  core_dec/mem_src1[29]_i_1/O
                         net (fo=45, routed)          3.717    66.754    core_dec/rs1_reg[4]_29
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124    66.878 r  core_dec/dest[21]_i_24/O
                         net (fo=2, routed)           0.855    67.732    core_dec/dest[21]_i_24_n_0
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124    67.856 r  core_dec/dest[21]_i_19/O
                         net (fo=2, routed)           0.980    68.836    core_dec/dest[21]_i_19_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    68.960 r  core_dec/dest[21]_i_13/O
                         net (fo=1, routed)           0.000    68.960    core_dec/dest[21]_i_13_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    69.174 r  core_dec/dest_reg[21]_i_8/O
                         net (fo=1, routed)           0.457    69.631    core_dec/dest_reg[21]_i_8_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.297    69.928 r  core_dec/dest[21]_i_4/O
                         net (fo=1, routed)           0.719    70.647    core_dec/dest[21]_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    70.771 r  core_dec/dest[21]_i_2/O
                         net (fo=1, routed)           0.731    71.503    core_dec/dest[21]_i_2_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I2_O)        0.124    71.627 r  core_dec/dest[21]_i_1/O
                         net (fo=1, routed)           0.000    71.627    core_ex/dest_reg[31]_1[21]
    SLICE_X46Y49         FDRE                                         r  core_ex/dest_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.452   105.788    core_ex/core_clk
    SLICE_X46Y49         FDRE                                         r  core_ex/dest_reg[21]/C
                         clock pessimism              0.311   106.099    
                         clock uncertainty           -0.106   105.993    
    SLICE_X46Y49         FDRE (Setup_fdre_C_D)        0.081   106.074    core_ex/dest_reg[21]
  -------------------------------------------------------------------
                         required time                        106.074    
                         arrival time                         -71.627    
  -------------------------------------------------------------------
                         slack                                 34.447    

Slack (MET) :             34.504ns  (required time - arrival time)
  Source:                 core_dec/rs2_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/pc_temp_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.152ns  (logic 2.648ns (17.476%)  route 12.504ns (82.524%))
  Logic Levels:           10  (CARRY4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.787ns = ( 105.787 - 100.000 ) 
    Source Clock Delay      (SCD):    6.131ns = ( 56.131 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1446, routed)        1.563    56.131    core_dec/core_clk
    SLICE_X41Y35         FDRE                                         r  core_dec/rs2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.459    56.590 r  core_dec/rs2_reg[1]/Q
                         net (fo=256, routed)         3.012    59.601    core_dec/rs2[1]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124    59.725 r  core_dec/mem_src2[1]_i_6/O
                         net (fo=1, routed)           0.000    59.725    core_dec/mem_src2[1]_i_6_n_0
    SLICE_X56Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    59.934 r  core_dec/mem_src2_reg[1]_i_2/O
                         net (fo=1, routed)           1.122    61.057    core_dec/mem_src2_reg[1]_i_2_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.297    61.354 r  core_dec/mem_src2[1]_i_1/O
                         net (fo=109, routed)         5.227    66.580    core_dec/rs2_reg[4]_30
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    66.704 r  core_dec/pc_temp[31]_i_92/O
                         net (fo=1, routed)           0.000    66.704    core_dec/pc_temp[31]_i_92_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.236 r  core_dec/pc_temp_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.236    core_dec/pc_temp_reg[31]_i_56_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.350 r  core_dec/pc_temp_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.350    core_dec/pc_temp_reg[31]_i_24_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.578 r  core_dec/pc_temp_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.643    68.222    core_dec/core_ex/p_3_in
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.313    68.535 r  core_dec/pc_temp[31]_i_9/O
                         net (fo=1, routed)           0.709    69.244    core_dec/pc_temp[31]_i_9_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I0_O)        0.124    69.368 r  core_dec/pc_temp[31]_i_4/O
                         net (fo=2, routed)           0.759    70.127    core_dec/pc_temp[31]_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124    70.251 r  core_dec/pc_temp[31]_i_1/O
                         net (fo=31, routed)          1.032    71.283    core_ex/pc_temp_reg[30]_0
    SLICE_X45Y46         FDRE                                         r  core_ex/pc_temp_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.451   105.787    core_ex/core_clk
    SLICE_X45Y46         FDRE                                         r  core_ex/pc_temp_reg[24]/C
                         clock pessimism              0.311   106.098    
                         clock uncertainty           -0.106   105.992    
    SLICE_X45Y46         FDRE (Setup_fdre_C_CE)      -0.205   105.787    core_ex/pc_temp_reg[24]
  -------------------------------------------------------------------
                         required time                        105.787    
                         arrival time                         -71.283    
  -------------------------------------------------------------------
                         slack                                 34.504    

Slack (MET) :             34.616ns  (required time - arrival time)
  Source:                 core_dec/rs2_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/pc_temp_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.054ns  (logic 2.648ns (17.589%)  route 12.407ns (82.411%))
  Logic Levels:           10  (CARRY4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.787ns = ( 105.787 - 100.000 ) 
    Source Clock Delay      (SCD):    6.131ns = ( 56.131 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1446, routed)        1.563    56.131    core_dec/core_clk
    SLICE_X41Y35         FDRE                                         r  core_dec/rs2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.459    56.590 r  core_dec/rs2_reg[1]/Q
                         net (fo=256, routed)         3.012    59.601    core_dec/rs2[1]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124    59.725 r  core_dec/mem_src2[1]_i_6/O
                         net (fo=1, routed)           0.000    59.725    core_dec/mem_src2[1]_i_6_n_0
    SLICE_X56Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    59.934 r  core_dec/mem_src2_reg[1]_i_2/O
                         net (fo=1, routed)           1.122    61.057    core_dec/mem_src2_reg[1]_i_2_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.297    61.354 r  core_dec/mem_src2[1]_i_1/O
                         net (fo=109, routed)         5.227    66.580    core_dec/rs2_reg[4]_30
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    66.704 r  core_dec/pc_temp[31]_i_92/O
                         net (fo=1, routed)           0.000    66.704    core_dec/pc_temp[31]_i_92_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.236 r  core_dec/pc_temp_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.236    core_dec/pc_temp_reg[31]_i_56_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.350 r  core_dec/pc_temp_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.350    core_dec/pc_temp_reg[31]_i_24_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.578 r  core_dec/pc_temp_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.643    68.222    core_dec/core_ex/p_3_in
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.313    68.535 r  core_dec/pc_temp[31]_i_9/O
                         net (fo=1, routed)           0.709    69.244    core_dec/pc_temp[31]_i_9_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I0_O)        0.124    69.368 r  core_dec/pc_temp[31]_i_4/O
                         net (fo=2, routed)           0.759    70.127    core_dec/pc_temp[31]_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124    70.251 r  core_dec/pc_temp[31]_i_1/O
                         net (fo=31, routed)          0.934    71.185    core_ex/pc_temp_reg[30]_0
    SLICE_X41Y47         FDRE                                         r  core_ex/pc_temp_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.451   105.787    core_ex/core_clk
    SLICE_X41Y47         FDRE                                         r  core_ex/pc_temp_reg[25]/C
                         clock pessimism              0.325   106.112    
                         clock uncertainty           -0.106   106.006    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205   105.801    core_ex/pc_temp_reg[25]
  -------------------------------------------------------------------
                         required time                        105.801    
                         arrival time                         -71.185    
  -------------------------------------------------------------------
                         slack                                 34.616    

Slack (MET) :             34.616ns  (required time - arrival time)
  Source:                 core_dec/rs2_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/pc_temp_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.054ns  (logic 2.648ns (17.589%)  route 12.407ns (82.411%))
  Logic Levels:           10  (CARRY4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.787ns = ( 105.787 - 100.000 ) 
    Source Clock Delay      (SCD):    6.131ns = ( 56.131 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1446, routed)        1.563    56.131    core_dec/core_clk
    SLICE_X41Y35         FDRE                                         r  core_dec/rs2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.459    56.590 r  core_dec/rs2_reg[1]/Q
                         net (fo=256, routed)         3.012    59.601    core_dec/rs2[1]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124    59.725 r  core_dec/mem_src2[1]_i_6/O
                         net (fo=1, routed)           0.000    59.725    core_dec/mem_src2[1]_i_6_n_0
    SLICE_X56Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    59.934 r  core_dec/mem_src2_reg[1]_i_2/O
                         net (fo=1, routed)           1.122    61.057    core_dec/mem_src2_reg[1]_i_2_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.297    61.354 r  core_dec/mem_src2[1]_i_1/O
                         net (fo=109, routed)         5.227    66.580    core_dec/rs2_reg[4]_30
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    66.704 r  core_dec/pc_temp[31]_i_92/O
                         net (fo=1, routed)           0.000    66.704    core_dec/pc_temp[31]_i_92_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.236 r  core_dec/pc_temp_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.236    core_dec/pc_temp_reg[31]_i_56_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.350 r  core_dec/pc_temp_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.350    core_dec/pc_temp_reg[31]_i_24_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.578 r  core_dec/pc_temp_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.643    68.222    core_dec/core_ex/p_3_in
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.313    68.535 r  core_dec/pc_temp[31]_i_9/O
                         net (fo=1, routed)           0.709    69.244    core_dec/pc_temp[31]_i_9_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I0_O)        0.124    69.368 r  core_dec/pc_temp[31]_i_4/O
                         net (fo=2, routed)           0.759    70.127    core_dec/pc_temp[31]_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124    70.251 r  core_dec/pc_temp[31]_i_1/O
                         net (fo=31, routed)          0.934    71.185    core_ex/pc_temp_reg[30]_0
    SLICE_X41Y47         FDRE                                         r  core_ex/pc_temp_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.451   105.787    core_ex/core_clk
    SLICE_X41Y47         FDRE                                         r  core_ex/pc_temp_reg[27]/C
                         clock pessimism              0.325   106.112    
                         clock uncertainty           -0.106   106.006    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205   105.801    core_ex/pc_temp_reg[27]
  -------------------------------------------------------------------
                         required time                        105.801    
                         arrival time                         -71.185    
  -------------------------------------------------------------------
                         slack                                 34.616    

Slack (MET) :             34.616ns  (required time - arrival time)
  Source:                 core_dec/rs2_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/pc_temp_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.054ns  (logic 2.648ns (17.589%)  route 12.407ns (82.411%))
  Logic Levels:           10  (CARRY4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.787ns = ( 105.787 - 100.000 ) 
    Source Clock Delay      (SCD):    6.131ns = ( 56.131 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1446, routed)        1.563    56.131    core_dec/core_clk
    SLICE_X41Y35         FDRE                                         r  core_dec/rs2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.459    56.590 r  core_dec/rs2_reg[1]/Q
                         net (fo=256, routed)         3.012    59.601    core_dec/rs2[1]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124    59.725 r  core_dec/mem_src2[1]_i_6/O
                         net (fo=1, routed)           0.000    59.725    core_dec/mem_src2[1]_i_6_n_0
    SLICE_X56Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    59.934 r  core_dec/mem_src2_reg[1]_i_2/O
                         net (fo=1, routed)           1.122    61.057    core_dec/mem_src2_reg[1]_i_2_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.297    61.354 r  core_dec/mem_src2[1]_i_1/O
                         net (fo=109, routed)         5.227    66.580    core_dec/rs2_reg[4]_30
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    66.704 r  core_dec/pc_temp[31]_i_92/O
                         net (fo=1, routed)           0.000    66.704    core_dec/pc_temp[31]_i_92_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.236 r  core_dec/pc_temp_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.236    core_dec/pc_temp_reg[31]_i_56_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.350 r  core_dec/pc_temp_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.350    core_dec/pc_temp_reg[31]_i_24_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.578 r  core_dec/pc_temp_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.643    68.222    core_dec/core_ex/p_3_in
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.313    68.535 r  core_dec/pc_temp[31]_i_9/O
                         net (fo=1, routed)           0.709    69.244    core_dec/pc_temp[31]_i_9_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I0_O)        0.124    69.368 r  core_dec/pc_temp[31]_i_4/O
                         net (fo=2, routed)           0.759    70.127    core_dec/pc_temp[31]_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124    70.251 r  core_dec/pc_temp[31]_i_1/O
                         net (fo=31, routed)          0.934    71.185    core_ex/pc_temp_reg[30]_0
    SLICE_X41Y47         FDRE                                         r  core_ex/pc_temp_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.451   105.787    core_ex/core_clk
    SLICE_X41Y47         FDRE                                         r  core_ex/pc_temp_reg[29]/C
                         clock pessimism              0.325   106.112    
                         clock uncertainty           -0.106   106.006    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205   105.801    core_ex/pc_temp_reg[29]
  -------------------------------------------------------------------
                         required time                        105.801    
                         arrival time                         -71.185    
  -------------------------------------------------------------------
                         slack                                 34.616    

Slack (MET) :             34.616ns  (required time - arrival time)
  Source:                 core_dec/rs2_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/pc_temp_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.054ns  (logic 2.648ns (17.589%)  route 12.407ns (82.411%))
  Logic Levels:           10  (CARRY4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.787ns = ( 105.787 - 100.000 ) 
    Source Clock Delay      (SCD):    6.131ns = ( 56.131 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1446, routed)        1.563    56.131    core_dec/core_clk
    SLICE_X41Y35         FDRE                                         r  core_dec/rs2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.459    56.590 r  core_dec/rs2_reg[1]/Q
                         net (fo=256, routed)         3.012    59.601    core_dec/rs2[1]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124    59.725 r  core_dec/mem_src2[1]_i_6/O
                         net (fo=1, routed)           0.000    59.725    core_dec/mem_src2[1]_i_6_n_0
    SLICE_X56Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    59.934 r  core_dec/mem_src2_reg[1]_i_2/O
                         net (fo=1, routed)           1.122    61.057    core_dec/mem_src2_reg[1]_i_2_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.297    61.354 r  core_dec/mem_src2[1]_i_1/O
                         net (fo=109, routed)         5.227    66.580    core_dec/rs2_reg[4]_30
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    66.704 r  core_dec/pc_temp[31]_i_92/O
                         net (fo=1, routed)           0.000    66.704    core_dec/pc_temp[31]_i_92_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.236 r  core_dec/pc_temp_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.236    core_dec/pc_temp_reg[31]_i_56_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.350 r  core_dec/pc_temp_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.350    core_dec/pc_temp_reg[31]_i_24_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.578 r  core_dec/pc_temp_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.643    68.222    core_dec/core_ex/p_3_in
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.313    68.535 r  core_dec/pc_temp[31]_i_9/O
                         net (fo=1, routed)           0.709    69.244    core_dec/pc_temp[31]_i_9_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I0_O)        0.124    69.368 r  core_dec/pc_temp[31]_i_4/O
                         net (fo=2, routed)           0.759    70.127    core_dec/pc_temp[31]_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124    70.251 r  core_dec/pc_temp[31]_i_1/O
                         net (fo=31, routed)          0.934    71.185    core_ex/pc_temp_reg[30]_0
    SLICE_X41Y47         FDRE                                         r  core_ex/pc_temp_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.451   105.787    core_ex/core_clk
    SLICE_X41Y47         FDRE                                         r  core_ex/pc_temp_reg[31]/C
                         clock pessimism              0.325   106.112    
                         clock uncertainty           -0.106   106.006    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205   105.801    core_ex/pc_temp_reg[31]
  -------------------------------------------------------------------
                         required time                        105.801    
                         arrival time                         -71.185    
  -------------------------------------------------------------------
                         slack                                 34.616    

Slack (MET) :             34.634ns  (required time - arrival time)
  Source:                 core_dec/rs2_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/pc_temp_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.036ns  (logic 2.648ns (17.611%)  route 12.388ns (82.389%))
  Logic Levels:           10  (CARRY4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.787ns = ( 105.787 - 100.000 ) 
    Source Clock Delay      (SCD):    6.131ns = ( 56.131 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1446, routed)        1.563    56.131    core_dec/core_clk
    SLICE_X41Y35         FDRE                                         r  core_dec/rs2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.459    56.590 r  core_dec/rs2_reg[1]/Q
                         net (fo=256, routed)         3.012    59.601    core_dec/rs2[1]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124    59.725 r  core_dec/mem_src2[1]_i_6/O
                         net (fo=1, routed)           0.000    59.725    core_dec/mem_src2[1]_i_6_n_0
    SLICE_X56Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    59.934 r  core_dec/mem_src2_reg[1]_i_2/O
                         net (fo=1, routed)           1.122    61.057    core_dec/mem_src2_reg[1]_i_2_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.297    61.354 r  core_dec/mem_src2[1]_i_1/O
                         net (fo=109, routed)         5.227    66.580    core_dec/rs2_reg[4]_30
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    66.704 r  core_dec/pc_temp[31]_i_92/O
                         net (fo=1, routed)           0.000    66.704    core_dec/pc_temp[31]_i_92_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.236 r  core_dec/pc_temp_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.236    core_dec/pc_temp_reg[31]_i_56_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.350 r  core_dec/pc_temp_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.350    core_dec/pc_temp_reg[31]_i_24_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.578 r  core_dec/pc_temp_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.643    68.222    core_dec/core_ex/p_3_in
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.313    68.535 r  core_dec/pc_temp[31]_i_9/O
                         net (fo=1, routed)           0.709    69.244    core_dec/pc_temp[31]_i_9_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I0_O)        0.124    69.368 r  core_dec/pc_temp[31]_i_4/O
                         net (fo=2, routed)           0.759    70.127    core_dec/pc_temp[31]_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124    70.251 r  core_dec/pc_temp[31]_i_1/O
                         net (fo=31, routed)          0.916    71.167    core_ex/pc_temp_reg[30]_0
    SLICE_X41Y48         FDRE                                         r  core_ex/pc_temp_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.451   105.787    core_ex/core_clk
    SLICE_X41Y48         FDRE                                         r  core_ex/pc_temp_reg[28]/C
                         clock pessimism              0.325   106.112    
                         clock uncertainty           -0.106   106.006    
    SLICE_X41Y48         FDRE (Setup_fdre_C_CE)      -0.205   105.801    core_ex/pc_temp_reg[28]
  -------------------------------------------------------------------
                         required time                        105.801    
                         arrival time                         -71.167    
  -------------------------------------------------------------------
                         slack                                 34.634    

Slack (MET) :             34.634ns  (required time - arrival time)
  Source:                 core_dec/rs2_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/pc_temp_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.036ns  (logic 2.648ns (17.611%)  route 12.388ns (82.389%))
  Logic Levels:           10  (CARRY4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.787ns = ( 105.787 - 100.000 ) 
    Source Clock Delay      (SCD):    6.131ns = ( 56.131 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1446, routed)        1.563    56.131    core_dec/core_clk
    SLICE_X41Y35         FDRE                                         r  core_dec/rs2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.459    56.590 r  core_dec/rs2_reg[1]/Q
                         net (fo=256, routed)         3.012    59.601    core_dec/rs2[1]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124    59.725 r  core_dec/mem_src2[1]_i_6/O
                         net (fo=1, routed)           0.000    59.725    core_dec/mem_src2[1]_i_6_n_0
    SLICE_X56Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    59.934 r  core_dec/mem_src2_reg[1]_i_2/O
                         net (fo=1, routed)           1.122    61.057    core_dec/mem_src2_reg[1]_i_2_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.297    61.354 r  core_dec/mem_src2[1]_i_1/O
                         net (fo=109, routed)         5.227    66.580    core_dec/rs2_reg[4]_30
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    66.704 r  core_dec/pc_temp[31]_i_92/O
                         net (fo=1, routed)           0.000    66.704    core_dec/pc_temp[31]_i_92_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.236 r  core_dec/pc_temp_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.236    core_dec/pc_temp_reg[31]_i_56_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.350 r  core_dec/pc_temp_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.350    core_dec/pc_temp_reg[31]_i_24_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.578 r  core_dec/pc_temp_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.643    68.222    core_dec/core_ex/p_3_in
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.313    68.535 r  core_dec/pc_temp[31]_i_9/O
                         net (fo=1, routed)           0.709    69.244    core_dec/pc_temp[31]_i_9_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I0_O)        0.124    69.368 r  core_dec/pc_temp[31]_i_4/O
                         net (fo=2, routed)           0.759    70.127    core_dec/pc_temp[31]_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124    70.251 r  core_dec/pc_temp[31]_i_1/O
                         net (fo=31, routed)          0.916    71.167    core_ex/pc_temp_reg[30]_0
    SLICE_X41Y48         FDRE                                         r  core_ex/pc_temp_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.451   105.787    core_ex/core_clk
    SLICE_X41Y48         FDRE                                         r  core_ex/pc_temp_reg[30]/C
                         clock pessimism              0.325   106.112    
                         clock uncertainty           -0.106   106.006    
    SLICE_X41Y48         FDRE (Setup_fdre_C_CE)      -0.205   105.801    core_ex/pc_temp_reg[30]
  -------------------------------------------------------------------
                         required time                        105.801    
                         arrival time                         -71.167    
  -------------------------------------------------------------------
                         slack                                 34.634    

Slack (MET) :             34.733ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.158ns  (logic 2.393ns (15.787%)  route 12.765ns (84.213%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.787ns = ( 105.787 - 100.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 56.132 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1446, routed)        1.564    56.132    core_dec/core_clk
    SLICE_X43Y37         FDRE                                         r  core_dec/rs1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.459    56.591 r  core_dec/rs1_reg[2]/Q
                         net (fo=128, routed)         5.087    61.678    core_dec/rs1[2]
    SLICE_X55Y59         MUXF7 (Prop_muxf7_S_O)       0.276    61.954 r  core_dec/mem_src1_reg[29]_i_4/O
                         net (fo=2, routed)           0.783    62.738    core_dec/mem_src1_reg[29]_i_4_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.299    63.037 r  core_dec/mem_src1[29]_i_1/O
                         net (fo=45, routed)          3.950    66.986    core_dec/rs1_reg[4]_29
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.148    67.134 r  core_dec/dest[17]_i_22/O
                         net (fo=2, routed)           0.420    67.554    core_dec/dest[17]_i_22_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I3_O)        0.328    67.882 r  core_dec/dest[17]_i_19/O
                         net (fo=2, routed)           0.565    68.447    core_dec/dest[17]_i_19_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124    68.571 r  core_dec/dest[17]_i_13/O
                         net (fo=1, routed)           0.000    68.571    core_dec/dest[17]_i_13_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I1_O)      0.214    68.785 r  core_dec/dest_reg[17]_i_8/O
                         net (fo=1, routed)           0.440    69.225    core_dec/dest_reg[17]_i_8_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.297    69.522 r  core_dec/dest[17]_i_4/O
                         net (fo=1, routed)           0.937    70.459    core_dec/dest[17]_i_4_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I2_O)        0.124    70.583 r  core_dec/dest[17]_i_2/O
                         net (fo=1, routed)           0.583    71.166    core_dec/dest[17]_i_2_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I2_O)        0.124    71.290 r  core_dec/dest[17]_i_1/O
                         net (fo=1, routed)           0.000    71.290    core_ex/dest_reg[31]_1[17]
    SLICE_X45Y45         FDRE                                         r  core_ex/dest_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.451   105.787    core_ex/core_clk
    SLICE_X45Y45         FDRE                                         r  core_ex/dest_reg[17]/C
                         clock pessimism              0.311   106.098    
                         clock uncertainty           -0.106   105.992    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.031   106.023    core_ex/dest_reg[17]
  -------------------------------------------------------------------
                         required time                        106.023    
                         arrival time                         -71.290    
  -------------------------------------------------------------------
                         slack                                 34.733    

Slack (MET) :             34.736ns  (required time - arrival time)
  Source:                 core_dec/rs2_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/pc_temp_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        14.916ns  (logic 2.648ns (17.753%)  route 12.268ns (82.247%))
  Logic Levels:           10  (CARRY4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 105.783 - 100.000 ) 
    Source Clock Delay      (SCD):    6.131ns = ( 56.131 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1446, routed)        1.563    56.131    core_dec/core_clk
    SLICE_X41Y35         FDRE                                         r  core_dec/rs2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.459    56.590 r  core_dec/rs2_reg[1]/Q
                         net (fo=256, routed)         3.012    59.601    core_dec/rs2[1]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124    59.725 r  core_dec/mem_src2[1]_i_6/O
                         net (fo=1, routed)           0.000    59.725    core_dec/mem_src2[1]_i_6_n_0
    SLICE_X56Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    59.934 r  core_dec/mem_src2_reg[1]_i_2/O
                         net (fo=1, routed)           1.122    61.057    core_dec/mem_src2_reg[1]_i_2_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.297    61.354 r  core_dec/mem_src2[1]_i_1/O
                         net (fo=109, routed)         5.227    66.580    core_dec/rs2_reg[4]_30
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    66.704 r  core_dec/pc_temp[31]_i_92/O
                         net (fo=1, routed)           0.000    66.704    core_dec/pc_temp[31]_i_92_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.236 r  core_dec/pc_temp_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.236    core_dec/pc_temp_reg[31]_i_56_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.350 r  core_dec/pc_temp_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.350    core_dec/pc_temp_reg[31]_i_24_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.578 r  core_dec/pc_temp_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.643    68.222    core_dec/core_ex/p_3_in
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.313    68.535 r  core_dec/pc_temp[31]_i_9/O
                         net (fo=1, routed)           0.709    69.244    core_dec/pc_temp[31]_i_9_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I0_O)        0.124    69.368 r  core_dec/pc_temp[31]_i_4/O
                         net (fo=2, routed)           0.759    70.127    core_dec/pc_temp[31]_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124    70.251 r  core_dec/pc_temp[31]_i_1/O
                         net (fo=31, routed)          0.795    71.047    core_ex/pc_temp_reg[30]_0
    SLICE_X37Y42         FDRE                                         r  core_ex/pc_temp_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.447   105.783    core_ex/core_clk
    SLICE_X37Y42         FDRE                                         r  core_ex/pc_temp_reg[14]/C
                         clock pessimism              0.311   106.094    
                         clock uncertainty           -0.106   105.988    
    SLICE_X37Y42         FDRE (Setup_fdre_C_CE)      -0.205   105.783    core_ex/pc_temp_reg[14]
  -------------------------------------------------------------------
                         required time                        105.783    
                         arrival time                         -71.047    
  -------------------------------------------------------------------
                         slack                                 34.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.771%)  route 0.270ns (59.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.563     1.821    core_clk
    SLICE_X41Y38         FDRE                                         r  pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  pc_reg[0]/Q
                         net (fo=6, routed)           0.270     2.233    core_dec/Q[0]
    SLICE_X34Y36         LUT6 (Prop_lut6_I3_O)        0.045     2.278 r  core_dec/addr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.278    p_1_in[0]
    SLICE_X34Y36         FDRE                                         r  addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.828     2.364    core_clk
    SLICE_X34Y36         FDRE                                         r  addr_reg[0]/C
                         clock pessimism             -0.283     2.081    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.120     2.201    addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump_active_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.836%)  route 0.247ns (54.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.560     1.818    core_clk
    SLICE_X34Y36         FDRE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.982 f  addr_reg[0]/Q
                         net (fo=6, routed)           0.247     2.229    addr_reg_n_0_[0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.274 r  dump_active_i_1/O
                         net (fo=1, routed)           0.000     2.274    dump_active_i_1_n_0
    SLICE_X36Y36         FDRE                                         r  dump_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.829     2.365    core_clk
    SLICE_X36Y36         FDRE                                         r  dump_active_reg/C
                         clock pessimism             -0.283     2.082    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.092     2.174    dump_active_reg
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mem_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.855%)  route 0.320ns (66.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.562     1.820    core_clk
    SLICE_X46Y36         FDRE                                         r  mem_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.164     1.984 r  mem_in_reg[15]/Q
                         net (fo=1, routed)           0.320     2.305    memory/DIADI[15]
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.878     2.414    memory/core_clk
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/CLKARDCLK
                         clock pessimism             -0.512     1.903    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     2.199    memory/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mem_src2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.563     1.821    core_clk
    SLICE_X47Y37         FDRE                                         r  mem_src2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  mem_src2_reg[1]/Q
                         net (fo=1, routed)           0.054     2.016    mem_src2[1]
    SLICE_X46Y37         FDRE                                         r  mem_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.832     2.368    core_clk
    SLICE_X46Y37         FDRE                                         r  mem_in_reg[1]/C
                         clock pessimism             -0.534     1.834    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.076     1.910    mem_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.025%)  route 0.471ns (76.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.562     1.820    core_clk
    SLICE_X35Y38         FDRE                                         r  addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.961 r  addr_reg[7]/Q
                         net (fo=3, routed)           0.471     2.433    memory/Q[7]
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.878     2.414    memory/core_clk
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/CLKARDCLK
                         clock pessimism             -0.283     2.132    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.315    memory/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.469%)  route 0.261ns (55.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.563     1.821    core_clk
    SLICE_X38Y39         FDRE                                         r  pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.985 r  pc_reg[2]/Q
                         net (fo=6, routed)           0.261     2.246    dump/addr_reg[9][1]
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.045     2.291 r  dump/addr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.291    p_1_in[2]
    SLICE_X35Y37         FDRE                                         r  addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.829     2.365    core_clk
    SLICE_X35Y37         FDRE                                         r  addr_reg[2]/C
                         clock pessimism             -0.283     2.082    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.091     2.173    addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.764%)  route 0.269ns (56.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.563     1.821    core_clk
    SLICE_X38Y39         FDRE                                         r  pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.985 r  pc_reg[1]/Q
                         net (fo=6, routed)           0.269     2.254    dump/addr_reg[9][0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.045     2.299 r  dump/addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.299    p_1_in[1]
    SLICE_X35Y39         FDRE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.831     2.367    core_clk
    SLICE_X35Y39         FDRE                                         r  addr_reg[1]/C
                         clock pessimism             -0.283     2.084    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.091     2.175    addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mem_src2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.563     1.821    core_clk
    SLICE_X47Y37         FDRE                                         r  mem_src2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  mem_src2_reg[0]/Q
                         net (fo=1, routed)           0.087     2.049    mem_src2[0]
    SLICE_X46Y37         FDRE                                         r  mem_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.832     2.368    core_clk
    SLICE_X46Y37         FDRE                                         r  mem_in_reg[0]/C
                         clock pessimism             -0.534     1.834    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.085     1.919    mem_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.337%)  route 0.285ns (57.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.564     1.822    core_clk
    SLICE_X38Y40         FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.986 r  pc_reg[5]/Q
                         net (fo=6, routed)           0.285     2.271    dump/addr_reg[9][4]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.316 r  dump/addr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.316    p_1_in[5]
    SLICE_X35Y38         FDRE                                         r  addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.831     2.367    core_clk
    SLICE_X35Y38         FDRE                                         r  addr_reg[5]/C
                         clock pessimism             -0.283     2.084    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.091     2.175    addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mem_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.298%)  route 0.360ns (68.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.562     1.820    core_clk
    SLICE_X46Y36         FDRE                                         r  mem_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.164     1.984 r  mem_in_reg[13]/Q
                         net (fo=1, routed)           0.360     2.344    memory/DIADI[13]
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.878     2.414    memory/core_clk
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/CLKARDCLK
                         clock pessimism             -0.512     1.903    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     2.199    memory/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_mmcm
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y7      memory/mem_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   core/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y35     core_dec/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y40     core_ex/pc_out_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y37     memory/memory/mem_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y37     memory/memory/mem_reg_cooolgate_en_gate_2_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y36     memory_active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y38     pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y41     pc_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y42     reg_file_reg[24][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y40     reg_file_reg[4][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y40     reg_file_reg[19][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y42     reg_file_reg[26][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y40     reg_file_reg[19][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y40     reg_file_reg[19][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y42     reg_file_reg[26][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y42     reg_file_reg[26][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y42     reg_file_reg[26][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y40     reg_file_reg[19][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y34     core_dec/rd_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y34     core_dec/rd_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y34     core_dec/rd_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y34     core_dec/rd_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y34     core_dec/rd_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y37     core_dec/imm_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y37     core_dec/imm_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y36     core_dec/imm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y36     core_dec/imm_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y36     core_dec/imm_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_mmcm
  To Clock:  uart_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       93.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.906ns  (required time - arrival time)
  Source:                 dump/pause_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.700ns (31.192%)  route 3.750ns (68.808%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     6.644 r  dump/pause_reg[1]/Q
                         net (fo=6, routed)           0.903     7.547    dump/pause_reg[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.697 r  dump/tx_i_2/O
                         net (fo=4, routed)           0.670     8.367    dump/tx_i_2_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.354     8.721 f  dump/send[43]_i_4/O
                         net (fo=3, routed)           0.849     9.569    dump/send[43]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.352     9.921 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799    10.721    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326    11.047 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    11.576    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[0]/C
                         clock pessimism              0.239   106.017    
                         clock uncertainty           -0.106   105.911    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.482    dump/send_reg[0]
  -------------------------------------------------------------------
                         required time                        105.482    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                 93.906    

Slack (MET) :             93.906ns  (required time - arrival time)
  Source:                 dump/pause_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.700ns (31.192%)  route 3.750ns (68.808%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     6.644 r  dump/pause_reg[1]/Q
                         net (fo=6, routed)           0.903     7.547    dump/pause_reg[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.697 r  dump/tx_i_2/O
                         net (fo=4, routed)           0.670     8.367    dump/tx_i_2_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.354     8.721 f  dump/send[43]_i_4/O
                         net (fo=3, routed)           0.849     9.569    dump/send[43]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.352     9.921 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799    10.721    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326    11.047 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    11.576    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[11]/C
                         clock pessimism              0.239   106.017    
                         clock uncertainty           -0.106   105.911    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.482    dump/send_reg[11]
  -------------------------------------------------------------------
                         required time                        105.482    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                 93.906    

Slack (MET) :             93.906ns  (required time - arrival time)
  Source:                 dump/pause_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.700ns (31.192%)  route 3.750ns (68.808%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     6.644 r  dump/pause_reg[1]/Q
                         net (fo=6, routed)           0.903     7.547    dump/pause_reg[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.697 r  dump/tx_i_2/O
                         net (fo=4, routed)           0.670     8.367    dump/tx_i_2_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.354     8.721 f  dump/send[43]_i_4/O
                         net (fo=3, routed)           0.849     9.569    dump/send[43]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.352     9.921 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799    10.721    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326    11.047 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    11.576    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[20]/C
                         clock pessimism              0.239   106.017    
                         clock uncertainty           -0.106   105.911    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.482    dump/send_reg[20]
  -------------------------------------------------------------------
                         required time                        105.482    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                 93.906    

Slack (MET) :             93.906ns  (required time - arrival time)
  Source:                 dump/pause_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.700ns (31.192%)  route 3.750ns (68.808%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     6.644 r  dump/pause_reg[1]/Q
                         net (fo=6, routed)           0.903     7.547    dump/pause_reg[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.697 r  dump/tx_i_2/O
                         net (fo=4, routed)           0.670     8.367    dump/tx_i_2_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.354     8.721 f  dump/send[43]_i_4/O
                         net (fo=3, routed)           0.849     9.569    dump/send[43]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.352     9.921 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799    10.721    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326    11.047 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    11.576    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[22]/C
                         clock pessimism              0.239   106.017    
                         clock uncertainty           -0.106   105.911    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.482    dump/send_reg[22]
  -------------------------------------------------------------------
                         required time                        105.482    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                 93.906    

Slack (MET) :             93.906ns  (required time - arrival time)
  Source:                 dump/pause_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.700ns (31.192%)  route 3.750ns (68.808%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     6.644 r  dump/pause_reg[1]/Q
                         net (fo=6, routed)           0.903     7.547    dump/pause_reg[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.697 r  dump/tx_i_2/O
                         net (fo=4, routed)           0.670     8.367    dump/tx_i_2_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.354     8.721 f  dump/send[43]_i_4/O
                         net (fo=3, routed)           0.849     9.569    dump/send[43]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.352     9.921 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799    10.721    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326    11.047 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    11.576    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[31]/C
                         clock pessimism              0.239   106.017    
                         clock uncertainty           -0.106   105.911    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.482    dump/send_reg[31]
  -------------------------------------------------------------------
                         required time                        105.482    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                 93.906    

Slack (MET) :             93.906ns  (required time - arrival time)
  Source:                 dump/pause_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.700ns (31.192%)  route 3.750ns (68.808%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     6.644 r  dump/pause_reg[1]/Q
                         net (fo=6, routed)           0.903     7.547    dump/pause_reg[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.697 r  dump/tx_i_2/O
                         net (fo=4, routed)           0.670     8.367    dump/tx_i_2_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.354     8.721 f  dump/send[43]_i_4/O
                         net (fo=3, routed)           0.849     9.569    dump/send[43]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.352     9.921 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799    10.721    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326    11.047 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    11.576    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[33]/C
                         clock pessimism              0.239   106.017    
                         clock uncertainty           -0.106   105.911    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.482    dump/send_reg[33]
  -------------------------------------------------------------------
                         required time                        105.482    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                 93.906    

Slack (MET) :             93.906ns  (required time - arrival time)
  Source:                 dump/pause_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.700ns (31.192%)  route 3.750ns (68.808%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     6.644 r  dump/pause_reg[1]/Q
                         net (fo=6, routed)           0.903     7.547    dump/pause_reg[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.697 r  dump/tx_i_2/O
                         net (fo=4, routed)           0.670     8.367    dump/tx_i_2_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.354     8.721 f  dump/send[43]_i_4/O
                         net (fo=3, routed)           0.849     9.569    dump/send[43]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.352     9.921 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799    10.721    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326    11.047 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    11.576    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[42]/C
                         clock pessimism              0.239   106.017    
                         clock uncertainty           -0.106   105.911    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.482    dump/send_reg[42]
  -------------------------------------------------------------------
                         required time                        105.482    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                 93.906    

Slack (MET) :             93.906ns  (required time - arrival time)
  Source:                 dump/pause_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.700ns (31.192%)  route 3.750ns (68.808%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     6.644 r  dump/pause_reg[1]/Q
                         net (fo=6, routed)           0.903     7.547    dump/pause_reg[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.697 r  dump/tx_i_2/O
                         net (fo=4, routed)           0.670     8.367    dump/tx_i_2_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.354     8.721 f  dump/send[43]_i_4/O
                         net (fo=3, routed)           0.849     9.569    dump/send[43]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.352     9.921 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799    10.721    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326    11.047 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    11.576    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[9]/C
                         clock pessimism              0.239   106.017    
                         clock uncertainty           -0.106   105.911    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.482    dump/send_reg[9]
  -------------------------------------------------------------------
                         required time                        105.482    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                 93.906    

Slack (MET) :             94.295ns  (required time - arrival time)
  Source:                 dump/pause_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.374ns (26.835%)  route 3.746ns (73.165%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 105.779 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     6.644 r  dump/pause_reg[1]/Q
                         net (fo=6, routed)           0.903     7.547    dump/pause_reg[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.697 r  dump/tx_i_2/O
                         net (fo=4, routed)           0.670     8.367    dump/tx_i_2_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.354     8.721 f  dump/send[43]_i_4/O
                         net (fo=3, routed)           0.849     9.569    dump/send[43]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.352     9.921 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          1.325    11.246    dump/send
    SLICE_X42Y33         FDRE                                         r  dump/send_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.443   105.779    dump/ja_sck_OBUF
    SLICE_X42Y33         FDRE                                         r  dump/send_reg[12]/C
                         clock pessimism              0.239   106.018    
                         clock uncertainty           -0.106   105.912    
    SLICE_X42Y33         FDRE (Setup_fdre_C_CE)      -0.371   105.541    dump/send_reg[12]
  -------------------------------------------------------------------
                         required time                        105.541    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 94.295    

Slack (MET) :             94.295ns  (required time - arrival time)
  Source:                 dump/pause_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.374ns (26.835%)  route 3.746ns (73.165%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 105.779 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     6.644 r  dump/pause_reg[1]/Q
                         net (fo=6, routed)           0.903     7.547    dump/pause_reg[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.697 r  dump/tx_i_2/O
                         net (fo=4, routed)           0.670     8.367    dump/tx_i_2_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.354     8.721 f  dump/send[43]_i_4/O
                         net (fo=3, routed)           0.849     9.569    dump/send[43]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.352     9.921 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          1.325    11.246    dump/send
    SLICE_X42Y33         FDRE                                         r  dump/send_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.443   105.779    dump/ja_sck_OBUF
    SLICE_X42Y33         FDRE                                         r  dump/send_reg[13]/C
                         clock pessimism              0.239   106.018    
                         clock uncertainty           -0.106   105.912    
    SLICE_X42Y33         FDRE (Setup_fdre_C_CE)      -0.371   105.541    dump/send_reg[13]
  -------------------------------------------------------------------
                         required time                        105.541    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 94.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dump/send_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.561     1.819    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  dump/send_reg[11]/Q
                         net (fo=1, routed)           0.058     2.019    dump/send_reg_n_0_[11]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.045     2.064 r  dump/send[10]_i_1/O
                         net (fo=1, routed)           0.000     2.064    dump/send[10]_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  dump/send_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.828     2.364    dump/ja_sck_OBUF
    SLICE_X36Y34         FDRE                                         r  dump/send_reg[10]/C
                         clock pessimism             -0.532     1.832    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.092     1.924    dump/send_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dump/send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.835%)  route 0.332ns (70.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.561     1.819    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  dump/send_reg[0]/Q
                         net (fo=1, routed)           0.332     2.292    dump/send_reg_n_0_[0]
    SLICE_X30Y34         FDRE                                         r  dump/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.828     2.364    dump/ja_sck_OBUF
    SLICE_X30Y34         FDRE                                         r  dump/tx_reg/C
                         clock pessimism             -0.283     2.081    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.059     2.140    dump/tx_reg
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dump/pause_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/pause_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X31Y32         FDRE                                         r  dump/pause_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.958 r  dump/pause_reg[2]/Q
                         net (fo=5, routed)           0.113     2.072    dump/pause_reg[2]
    SLICE_X30Y32         LUT5 (Prop_lut5_I1_O)        0.048     2.120 r  dump/pause[4]_i_1/O
                         net (fo=1, routed)           0.000     2.120    dump/pause[4]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.826     2.362    dump/ja_sck_OBUF
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[4]/C
                         clock pessimism             -0.532     1.830    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.131     1.961    dump/pause_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dump/pause_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/pause_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X31Y32         FDRE                                         r  dump/pause_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.958 r  dump/pause_reg[2]/Q
                         net (fo=5, routed)           0.113     2.072    dump/pause_reg[2]
    SLICE_X30Y32         LUT4 (Prop_lut4_I3_O)        0.045     2.117 r  dump/pause[3]_i_1/O
                         net (fo=1, routed)           0.000     2.117    dump/pause[3]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.826     2.362    dump/ja_sck_OBUF
    SLICE_X30Y32         FDRE                                         r  dump/pause_reg[3]/C
                         clock pessimism             -0.532     1.830    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.121     1.951    dump/pause_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dump/bit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.708%)  route 0.093ns (33.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.558     1.816    dump/ja_sck_OBUF
    SLICE_X33Y31         FDRE                                         r  dump/bit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.957 f  dump/bit_reg[5]/Q
                         net (fo=6, routed)           0.093     2.050    dump/bit_reg[5]
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.095 r  dump/bit[0]_i_1/O
                         net (fo=1, routed)           0.000     2.095    dump/bit[0]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  dump/bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.825     2.361    dump/ja_sck_OBUF
    SLICE_X32Y31         FDRE                                         r  dump/bit_reg[0]/C
                         clock pessimism             -0.532     1.829    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.091     1.920    dump/bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dump/FSM_sequential_cycle_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.022%)  route 0.345ns (64.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/FSM_sequential_cycle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.958 f  dump/FSM_sequential_cycle_reg/Q
                         net (fo=43, routed)          0.345     2.303    dump/cycle__0
    SLICE_X37Y33         LUT1 (Prop_lut1_I0_O)        0.045     2.348 r  dump/send[43]_i_2/O
                         net (fo=1, routed)           0.000     2.348    dump/cycle__1
    SLICE_X37Y33         FDRE                                         r  dump/send_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.827     2.363    dump/ja_sck_OBUF
    SLICE_X37Y33         FDRE                                         r  dump/send_reg[43]/C
                         clock pessimism             -0.283     2.080    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.091     2.171    dump/send_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dump/send_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.561     1.819    dump/ja_sck_OBUF
    SLICE_X41Y34         FDRE                                         r  dump/send_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  dump/send_reg[23]/Q
                         net (fo=1, routed)           0.116     2.077    dump/send_reg_n_0_[23]
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.828     2.364    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[22]/C
                         clock pessimism             -0.512     1.852    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.047     1.899    dump/send_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dump/send_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.561     1.819    dump/ja_sck_OBUF
    SLICE_X36Y34         FDRE                                         r  dump/send_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  dump/send_reg[32]/Q
                         net (fo=2, routed)           0.129     2.089    dump/send_reg_n_0_[32]
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.828     2.364    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[31]/C
                         clock pessimism             -0.532     1.832    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.075     1.907    dump/send_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dump/bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.558     1.816    dump/ja_sck_OBUF
    SLICE_X32Y31         FDRE                                         r  dump/bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  dump/bit_reg[0]/Q
                         net (fo=6, routed)           0.119     2.076    dump/bit_reg_n_0_[0]
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.048     2.124 r  dump/bit[2]_i_1/O
                         net (fo=1, routed)           0.000     2.124    dump/bit[2]_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  dump/bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.825     2.361    dump/ja_sck_OBUF
    SLICE_X33Y31         FDRE                                         r  dump/bit_reg[2]/C
                         clock pessimism             -0.532     1.829    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.107     1.936    dump/bit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dump/bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/bit_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.292%)  route 0.120ns (38.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.558     1.816    dump/ja_sck_OBUF
    SLICE_X32Y31         FDRE                                         r  dump/bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  dump/bit_reg[0]/Q
                         net (fo=6, routed)           0.120     2.077    dump/bit_reg_n_0_[0]
    SLICE_X33Y31         LUT5 (Prop_lut5_I1_O)        0.049     2.126 r  dump/bit[4]_i_1/O
                         net (fo=1, routed)           0.000     2.126    dump/bit[4]_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  dump/bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.825     2.361    dump/ja_sck_OBUF
    SLICE_X33Y31         FDRE                                         r  dump/bit_reg[4]/C
                         clock pessimism             -0.532     1.829    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.107     1.936    dump/bit_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_mmcm
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   uart_clock/I0
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y34     dump/send_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y34     dump/send_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y34     dump/send_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y33     dump/send_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y33     dump/send_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y33     dump/send_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y33     dump/send_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y33     dump/send_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y34     dump/send_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y34     dump/send_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y34     dump/send_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y34     dump/send_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y34     dump/send_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y34     dump/send_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y34     dump/send_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y34     dump/send_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y34     dump/send_reg[34]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y34     dump/send_reg[35]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y34     dump/send_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y34     dump/send_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y34     dump/send_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y33     dump/send_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y33     dump/send_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y33     dump/send_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y33     dump/send_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y33     dump/send_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y33     dump/send_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y33     dump/send_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_mmcm
  To Clock:  core_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       94.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.488ns  (required time - arrival time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.202ns (23.476%)  route 3.918ns (76.524%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.419     6.545 r  dump/next_reg/Q
                         net (fo=12, routed)          1.005     7.550    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.299     7.849 f  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.896     8.745    dump/addr[31]_i_8_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  dump/addr[31]_i_3/O
                         net (fo=33, routed)          2.017    10.914    dump/cycle_reg[1]
    SLICE_X33Y43         LUT4 (Prop_lut4_I1_O)        0.332    11.246 r  dump/addr[25]_i_1/O
                         net (fo=1, routed)           0.000    11.246    p_1_in[25]
    SLICE_X33Y43         FDRE                                         r  addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.448   105.784    core_clk
    SLICE_X33Y43         FDRE                                         r  addr_reg[25]/C
                         clock pessimism              0.147   105.931    
                         clock uncertainty           -0.226   105.705    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.029   105.734    addr_reg[25]
  -------------------------------------------------------------------
                         required time                        105.734    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 94.488    

Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.202ns (23.485%)  route 3.916ns (76.515%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.419     6.545 r  dump/next_reg/Q
                         net (fo=12, routed)          1.005     7.550    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.299     7.849 f  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.896     8.745    dump/addr[31]_i_8_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  dump/addr[31]_i_3/O
                         net (fo=33, routed)          2.015    10.912    dump/cycle_reg[1]
    SLICE_X33Y43         LUT4 (Prop_lut4_I1_O)        0.332    11.244 r  dump/addr[26]_i_1/O
                         net (fo=1, routed)           0.000    11.244    p_1_in[26]
    SLICE_X33Y43         FDRE                                         r  addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.448   105.784    core_clk
    SLICE_X33Y43         FDRE                                         r  addr_reg[26]/C
                         clock pessimism              0.147   105.931    
                         clock uncertainty           -0.226   105.705    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.031   105.736    addr_reg[26]
  -------------------------------------------------------------------
                         required time                        105.736    
                         arrival time                         -11.244    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.532ns  (required time - arrival time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.202ns (24.847%)  route 3.636ns (75.153%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 105.780 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.419     6.545 r  dump/next_reg/Q
                         net (fo=12, routed)          1.005     7.550    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.299     7.849 f  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.896     8.745    dump/addr[31]_i_8_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  dump/addr[31]_i_3/O
                         net (fo=33, routed)          0.552     9.449    dump/cycle_reg[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.332     9.781 r  dump/addr[31]_i_1/O
                         net (fo=33, routed)          1.182    10.963    dump_n_0
    SLICE_X35Y38         FDRE                                         r  addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.444   105.780    core_clk
    SLICE_X35Y38         FDRE                                         r  addr_reg[5]/C
                         clock pessimism              0.147   105.927    
                         clock uncertainty           -0.226   105.701    
    SLICE_X35Y38         FDRE (Setup_fdre_C_CE)      -0.205   105.496    addr_reg[5]
  -------------------------------------------------------------------
                         required time                        105.496    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 94.532    

Slack (MET) :             94.532ns  (required time - arrival time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.202ns (24.847%)  route 3.636ns (75.153%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 105.780 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.419     6.545 r  dump/next_reg/Q
                         net (fo=12, routed)          1.005     7.550    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.299     7.849 f  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.896     8.745    dump/addr[31]_i_8_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  dump/addr[31]_i_3/O
                         net (fo=33, routed)          0.552     9.449    dump/cycle_reg[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.332     9.781 r  dump/addr[31]_i_1/O
                         net (fo=33, routed)          1.182    10.963    dump_n_0
    SLICE_X35Y38         FDRE                                         r  addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.444   105.780    core_clk
    SLICE_X35Y38         FDRE                                         r  addr_reg[7]/C
                         clock pessimism              0.147   105.927    
                         clock uncertainty           -0.226   105.701    
    SLICE_X35Y38         FDRE (Setup_fdre_C_CE)      -0.205   105.496    addr_reg[7]
  -------------------------------------------------------------------
                         required time                        105.496    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 94.532    

Slack (MET) :             94.533ns  (required time - arrival time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.202ns (24.835%)  route 3.638ns (75.165%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 105.783 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.419     6.545 r  dump/next_reg/Q
                         net (fo=12, routed)          1.005     7.550    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.299     7.849 f  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.896     8.745    dump/addr[31]_i_8_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  dump/addr[31]_i_3/O
                         net (fo=33, routed)          0.552     9.449    dump/cycle_reg[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.332     9.781 r  dump/addr[31]_i_1/O
                         net (fo=33, routed)          1.185    10.966    dump_n_0
    SLICE_X35Y43         FDRE                                         r  addr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.447   105.783    core_clk
    SLICE_X35Y43         FDRE                                         r  addr_reg[28]/C
                         clock pessimism              0.147   105.930    
                         clock uncertainty           -0.226   105.704    
    SLICE_X35Y43         FDRE (Setup_fdre_C_CE)      -0.205   105.499    addr_reg[28]
  -------------------------------------------------------------------
                         required time                        105.499    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                 94.533    

Slack (MET) :             94.533ns  (required time - arrival time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.202ns (24.835%)  route 3.638ns (75.165%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 105.783 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.419     6.545 r  dump/next_reg/Q
                         net (fo=12, routed)          1.005     7.550    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.299     7.849 f  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.896     8.745    dump/addr[31]_i_8_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  dump/addr[31]_i_3/O
                         net (fo=33, routed)          0.552     9.449    dump/cycle_reg[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.332     9.781 r  dump/addr[31]_i_1/O
                         net (fo=33, routed)          1.185    10.966    dump_n_0
    SLICE_X35Y43         FDRE                                         r  addr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.447   105.783    core_clk
    SLICE_X35Y43         FDRE                                         r  addr_reg[30]/C
                         clock pessimism              0.147   105.930    
                         clock uncertainty           -0.226   105.704    
    SLICE_X35Y43         FDRE (Setup_fdre_C_CE)      -0.205   105.499    addr_reg[30]
  -------------------------------------------------------------------
                         required time                        105.499    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                 94.533    

Slack (MET) :             94.533ns  (required time - arrival time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.202ns (24.835%)  route 3.638ns (75.165%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 105.783 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.419     6.545 r  dump/next_reg/Q
                         net (fo=12, routed)          1.005     7.550    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.299     7.849 f  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.896     8.745    dump/addr[31]_i_8_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  dump/addr[31]_i_3/O
                         net (fo=33, routed)          0.552     9.449    dump/cycle_reg[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.332     9.781 r  dump/addr[31]_i_1/O
                         net (fo=33, routed)          1.185    10.966    dump_n_0
    SLICE_X35Y43         FDRE                                         r  addr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.447   105.783    core_clk
    SLICE_X35Y43         FDRE                                         r  addr_reg[31]/C
                         clock pessimism              0.147   105.930    
                         clock uncertainty           -0.226   105.704    
    SLICE_X35Y43         FDRE (Setup_fdre_C_CE)      -0.205   105.499    addr_reg[31]
  -------------------------------------------------------------------
                         required time                        105.499    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                 94.533    

Slack (MET) :             94.612ns  (required time - arrival time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.202ns (24.066%)  route 3.793ns (75.934%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 105.783 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.419     6.545 r  dump/next_reg/Q
                         net (fo=12, routed)          1.005     7.550    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.299     7.849 f  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.896     8.745    dump/addr[31]_i_8_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  dump/addr[31]_i_3/O
                         net (fo=33, routed)          1.892    10.788    dump/cycle_reg[1]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.332    11.120 r  dump/addr[28]_i_1/O
                         net (fo=1, routed)           0.000    11.120    p_1_in[28]
    SLICE_X35Y43         FDRE                                         r  addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.447   105.783    core_clk
    SLICE_X35Y43         FDRE                                         r  addr_reg[28]/C
                         clock pessimism              0.147   105.930    
                         clock uncertainty           -0.226   105.704    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.029   105.733    addr_reg[28]
  -------------------------------------------------------------------
                         required time                        105.733    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                 94.612    

Slack (MET) :             94.673ns  (required time - arrival time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.202ns (25.580%)  route 3.497ns (74.420%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.782ns = ( 105.782 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.419     6.545 r  dump/next_reg/Q
                         net (fo=12, routed)          1.005     7.550    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.299     7.849 f  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.896     8.745    dump/addr[31]_i_8_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  dump/addr[31]_i_3/O
                         net (fo=33, routed)          0.552     9.449    dump/cycle_reg[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.332     9.781 r  dump/addr[31]_i_1/O
                         net (fo=33, routed)          1.044    10.825    dump_n_0
    SLICE_X35Y42         FDRE                                         r  addr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.446   105.782    core_clk
    SLICE_X35Y42         FDRE                                         r  addr_reg[22]/C
                         clock pessimism              0.147   105.929    
                         clock uncertainty           -0.226   105.703    
    SLICE_X35Y42         FDRE (Setup_fdre_C_CE)      -0.205   105.498    addr_reg[22]
  -------------------------------------------------------------------
                         required time                        105.498    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                 94.673    

Slack (MET) :             94.673ns  (required time - arrival time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.202ns (25.580%)  route 3.497ns (74.420%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.782ns = ( 105.782 - 100.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=61, routed)          1.558     6.126    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.419     6.545 r  dump/next_reg/Q
                         net (fo=12, routed)          1.005     7.550    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.299     7.849 f  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.896     8.745    dump/addr[31]_i_8_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  dump/addr[31]_i_3/O
                         net (fo=33, routed)          0.552     9.449    dump/cycle_reg[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.332     9.781 r  dump/addr[31]_i_1/O
                         net (fo=33, routed)          1.044    10.825    dump_n_0
    SLICE_X35Y42         FDRE                                         r  addr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1446, routed)        1.446   105.782    core_clk
    SLICE_X35Y42         FDRE                                         r  addr_reg[23]/C
                         clock pessimism              0.147   105.929    
                         clock uncertainty           -0.226   105.703    
    SLICE_X35Y42         FDRE (Setup_fdre_C_CE)      -0.205   105.498    addr_reg[23]
  -------------------------------------------------------------------
                         required time                        105.498    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                 94.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cycle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.272ns (29.408%)  route 0.653ns (70.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128     1.945 r  dump/next_reg/Q
                         net (fo=12, routed)          0.498     2.443    dump/incr
    SLICE_X33Y36         LUT6 (Prop_lut6_I2_O)        0.099     2.542 r  dump/cycle[0]_i_2/O
                         net (fo=1, routed)           0.155     2.697    dump/cycle[0]_i_2_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.045     2.742 r  dump/cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     2.742    dump_n_34
    SLICE_X33Y36         FDRE                                         r  cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.829     2.365    core_clk
    SLICE_X33Y36         FDRE                                         r  cycle_reg[0]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.092     2.452    cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cycle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.272ns (27.993%)  route 0.700ns (72.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128     1.945 r  dump/next_reg/Q
                         net (fo=12, routed)          0.498     2.443    dump/incr
    SLICE_X33Y36         LUT5 (Prop_lut5_I1_O)        0.099     2.542 r  dump/cycle[1]_i_3/O
                         net (fo=2, routed)           0.202     2.744    core_dec/cycle_reg[1]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I2_O)        0.045     2.789 r  core_dec/cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.789    core_dec_n_232
    SLICE_X33Y36         FDRE                                         r  cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.829     2.365    core_clk
    SLICE_X33Y36         FDRE                                         r  cycle_reg[1]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.091     2.451    cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.317ns (29.477%)  route 0.758ns (70.523%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128     1.945 f  dump/next_reg/Q
                         net (fo=12, routed)          0.417     2.363    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.099     2.462 r  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.225     2.687    dump/addr[31]_i_8_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.732 r  dump/addr[31]_i_7/O
                         net (fo=31, routed)          0.116     2.848    dump/addr[31]_i_7_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I2_O)        0.045     2.893 r  dump/addr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.893    p_1_in[4]
    SLICE_X35Y37         FDRE                                         r  addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.829     2.365    core_clk
    SLICE_X35Y37         FDRE                                         r  addr_reg[4]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.092     2.452    addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.317ns (27.539%)  route 0.834ns (72.461%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128     1.945 f  dump/next_reg/Q
                         net (fo=12, routed)          0.417     2.363    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.099     2.462 r  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.170     2.632    dump/addr[31]_i_8_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.677 r  dump/addr[9]_i_2/O
                         net (fo=9, routed)           0.247     2.923    dump/addr[9]_i_2_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.045     2.968 r  dump/addr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.968    p_1_in[7]
    SLICE_X35Y38         FDRE                                         r  addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.831     2.367    core_clk
    SLICE_X35Y38         FDRE                                         r  addr_reg[7]/C
                         clock pessimism             -0.231     2.136    
                         clock uncertainty            0.226     2.362    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.092     2.454    addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.317ns (26.348%)  route 0.886ns (73.652%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128     1.945 f  dump/next_reg/Q
                         net (fo=12, routed)          0.417     2.363    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.099     2.462 r  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.170     2.632    dump/addr[31]_i_8_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.677 r  dump/addr[9]_i_2/O
                         net (fo=9, routed)           0.299     2.975    dump/addr[9]_i_2_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.045     3.020 r  dump/addr[5]_i_1/O
                         net (fo=1, routed)           0.000     3.020    p_1_in[5]
    SLICE_X35Y38         FDRE                                         r  addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.831     2.367    core_clk
    SLICE_X35Y38         FDRE                                         r  addr_reg[5]/C
                         clock pessimism             -0.231     2.136    
                         clock uncertainty            0.226     2.362    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.091     2.453    addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.317ns (26.125%)  route 0.896ns (73.875%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128     1.945 f  dump/next_reg/Q
                         net (fo=12, routed)          0.417     2.363    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.099     2.462 r  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.225     2.687    dump/addr[31]_i_8_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.732 r  dump/addr[31]_i_7/O
                         net (fo=31, routed)          0.254     2.986    dump/addr[31]_i_7_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I2_O)        0.045     3.031 r  dump/addr[3]_i_1/O
                         net (fo=1, routed)           0.000     3.031    p_1_in[3]
    SLICE_X35Y37         FDRE                                         r  addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.829     2.365    core_clk
    SLICE_X35Y37         FDRE                                         r  addr_reg[3]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.092     2.452    addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.317ns (26.042%)  route 0.900ns (73.958%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128     1.945 f  dump/next_reg/Q
                         net (fo=12, routed)          0.417     2.363    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.099     2.462 r  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.225     2.687    dump/addr[31]_i_8_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.732 r  dump/addr[31]_i_7/O
                         net (fo=31, routed)          0.258     2.990    dump/addr[31]_i_7_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.045     3.035 r  dump/addr[9]_i_1/O
                         net (fo=1, routed)           0.000     3.035    p_1_in[9]
    SLICE_X35Y39         FDRE                                         r  addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.831     2.367    core_clk
    SLICE_X35Y39         FDRE                                         r  addr_reg[9]/C
                         clock pessimism             -0.231     2.136    
                         clock uncertainty            0.226     2.362    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.092     2.454    addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.317ns (26.103%)  route 0.897ns (73.897%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128     1.945 f  dump/next_reg/Q
                         net (fo=12, routed)          0.417     2.363    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.099     2.462 r  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.225     2.687    dump/addr[31]_i_8_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.732 r  dump/addr[31]_i_7/O
                         net (fo=31, routed)          0.255     2.987    dump/addr[31]_i_7_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I2_O)        0.045     3.032 r  dump/addr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.032    p_1_in[2]
    SLICE_X35Y37         FDRE                                         r  addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.829     2.365    core_clk
    SLICE_X35Y37         FDRE                                         r  addr_reg[2]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.091     2.451    addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.317ns (25.416%)  route 0.930ns (74.584%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128     1.945 f  dump/next_reg/Q
                         net (fo=12, routed)          0.417     2.363    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.099     2.462 r  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.225     2.687    dump/addr[31]_i_8_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.732 r  dump/addr[31]_i_7/O
                         net (fo=31, routed)          0.288     3.020    dump/addr[31]_i_7_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.045     3.065 r  dump/addr[1]_i_1/O
                         net (fo=1, routed)           0.000     3.065    p_1_in[1]
    SLICE_X35Y39         FDRE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.831     2.367    core_clk
    SLICE_X35Y39         FDRE                                         r  addr_reg[1]/C
                         clock pessimism             -0.231     2.136    
                         clock uncertainty            0.226     2.362    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.091     2.453    addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 dump/next_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.317ns (25.395%)  route 0.931ns (74.605%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=61, routed)          0.559     1.817    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128     1.945 f  dump/next_reg/Q
                         net (fo=12, routed)          0.417     2.363    dump/incr
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.099     2.462 r  dump/addr[31]_i_8/O
                         net (fo=3, routed)           0.225     2.687    dump/addr[31]_i_8_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.732 r  dump/addr[31]_i_7/O
                         net (fo=31, routed)          0.289     3.021    dump/addr[31]_i_7_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.045     3.066 r  dump/addr[6]_i_1/O
                         net (fo=1, routed)           0.000     3.066    p_1_in[6]
    SLICE_X35Y39         FDRE                                         r  addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1446, routed)        0.831     2.367    core_clk
    SLICE_X35Y39         FDRE                                         r  addr_reg[6]/C
                         clock pessimism             -0.231     2.136    
                         clock uncertainty            0.226     2.362    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.092     2.454    addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.612    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_mmcm
  To Clock:  uart_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       94.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.928ns  (required time - arrival time)
  Source:                 uart_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.934ns (22.172%)  route 3.279ns (77.828%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1446, routed)        1.561     6.129    core_clk
    SLICE_X35Y36         FDRE                                         r  uart_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  uart_active_reg/Q
                         net (fo=5, routed)           1.950     8.535    dump/next_reg_1
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.152     8.687 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799     9.486    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326     9.812 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    10.341    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[0]/C
                         clock pessimism              0.147   105.925    
                         clock uncertainty           -0.226   105.699    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.270    dump/send_reg[0]
  -------------------------------------------------------------------
                         required time                        105.270    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 94.928    

Slack (MET) :             94.928ns  (required time - arrival time)
  Source:                 uart_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.934ns (22.172%)  route 3.279ns (77.828%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1446, routed)        1.561     6.129    core_clk
    SLICE_X35Y36         FDRE                                         r  uart_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  uart_active_reg/Q
                         net (fo=5, routed)           1.950     8.535    dump/next_reg_1
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.152     8.687 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799     9.486    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326     9.812 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    10.341    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[11]/C
                         clock pessimism              0.147   105.925    
                         clock uncertainty           -0.226   105.699    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.270    dump/send_reg[11]
  -------------------------------------------------------------------
                         required time                        105.270    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 94.928    

Slack (MET) :             94.928ns  (required time - arrival time)
  Source:                 uart_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.934ns (22.172%)  route 3.279ns (77.828%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1446, routed)        1.561     6.129    core_clk
    SLICE_X35Y36         FDRE                                         r  uart_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  uart_active_reg/Q
                         net (fo=5, routed)           1.950     8.535    dump/next_reg_1
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.152     8.687 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799     9.486    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326     9.812 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    10.341    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[20]/C
                         clock pessimism              0.147   105.925    
                         clock uncertainty           -0.226   105.699    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.270    dump/send_reg[20]
  -------------------------------------------------------------------
                         required time                        105.270    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 94.928    

Slack (MET) :             94.928ns  (required time - arrival time)
  Source:                 uart_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.934ns (22.172%)  route 3.279ns (77.828%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1446, routed)        1.561     6.129    core_clk
    SLICE_X35Y36         FDRE                                         r  uart_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  uart_active_reg/Q
                         net (fo=5, routed)           1.950     8.535    dump/next_reg_1
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.152     8.687 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799     9.486    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326     9.812 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    10.341    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[22]/C
                         clock pessimism              0.147   105.925    
                         clock uncertainty           -0.226   105.699    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.270    dump/send_reg[22]
  -------------------------------------------------------------------
                         required time                        105.270    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 94.928    

Slack (MET) :             94.928ns  (required time - arrival time)
  Source:                 uart_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.934ns (22.172%)  route 3.279ns (77.828%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1446, routed)        1.561     6.129    core_clk
    SLICE_X35Y36         FDRE                                         r  uart_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  uart_active_reg/Q
                         net (fo=5, routed)           1.950     8.535    dump/next_reg_1
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.152     8.687 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799     9.486    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326     9.812 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    10.341    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[31]/C
                         clock pessimism              0.147   105.925    
                         clock uncertainty           -0.226   105.699    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.270    dump/send_reg[31]
  -------------------------------------------------------------------
                         required time                        105.270    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 94.928    

Slack (MET) :             94.928ns  (required time - arrival time)
  Source:                 uart_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.934ns (22.172%)  route 3.279ns (77.828%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1446, routed)        1.561     6.129    core_clk
    SLICE_X35Y36         FDRE                                         r  uart_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  uart_active_reg/Q
                         net (fo=5, routed)           1.950     8.535    dump/next_reg_1
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.152     8.687 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799     9.486    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326     9.812 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    10.341    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[33]/C
                         clock pessimism              0.147   105.925    
                         clock uncertainty           -0.226   105.699    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.270    dump/send_reg[33]
  -------------------------------------------------------------------
                         required time                        105.270    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 94.928    

Slack (MET) :             94.928ns  (required time - arrival time)
  Source:                 uart_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.934ns (22.172%)  route 3.279ns (77.828%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1446, routed)        1.561     6.129    core_clk
    SLICE_X35Y36         FDRE                                         r  uart_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  uart_active_reg/Q
                         net (fo=5, routed)           1.950     8.535    dump/next_reg_1
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.152     8.687 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799     9.486    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326     9.812 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    10.341    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[42]/C
                         clock pessimism              0.147   105.925    
                         clock uncertainty           -0.226   105.699    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.270    dump/send_reg[42]
  -------------------------------------------------------------------
                         required time                        105.270    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 94.928    

Slack (MET) :             94.928ns  (required time - arrival time)
  Source:                 uart_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.934ns (22.172%)  route 3.279ns (77.828%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 105.778 - 100.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1446, routed)        1.561     6.129    core_clk
    SLICE_X35Y36         FDRE                                         r  uart_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  uart_active_reg/Q
                         net (fo=5, routed)           1.950     8.535    dump/next_reg_1
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.152     8.687 r  dump/send[43]_i_1/O
                         net (fo=45, routed)          0.799     9.486    dump/send
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.326     9.812 r  dump/send[42]_i_1/O
                         net (fo=8, routed)           0.529    10.341    dump/send[42]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.442   105.778    dump/ja_sck_OBUF
    SLICE_X37Y34         FDRE                                         r  dump/send_reg[9]/C
                         clock pessimism              0.147   105.925    
                         clock uncertainty           -0.226   105.699    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429   105.270    dump/send_reg[9]
  -------------------------------------------------------------------
                         required time                        105.270    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 94.928    

Slack (MET) :             95.105ns  (required time - arrival time)
  Source:                 memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 2.578ns (57.970%)  route 1.869ns (42.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 105.780 - 100.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1446, routed)        1.612     6.179    memory/core_clk
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     8.633 r  memory/mem_reg/DOADO[24]
                         net (fo=4, routed)           1.869    10.502    dump/DOADO[24]
    SLICE_X41Y34         LUT3 (Prop_lut3_I2_O)        0.124    10.626 r  dump/send[34]_i_1/O
                         net (fo=1, routed)           0.000    10.626    dump/send[34]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  dump/send_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.444   105.780    dump/ja_sck_OBUF
    SLICE_X41Y34         FDRE                                         r  dump/send_reg[34]/C
                         clock pessimism              0.147   105.927    
                         clock uncertainty           -0.226   105.701    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.031   105.732    dump/send_reg[34]
  -------------------------------------------------------------------
                         required time                        105.732    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 95.105    

Slack (MET) :             95.106ns  (required time - arrival time)
  Source:                 memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 2.578ns (58.012%)  route 1.866ns (41.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 105.780 - 100.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1446, routed)        1.612     6.179    memory/core_clk
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     8.633 r  memory/mem_reg/DOADO[16]
                         net (fo=4, routed)           1.866    10.499    dump/DOADO[16]
    SLICE_X41Y34         LUT3 (Prop_lut3_I2_O)        0.124    10.623 r  dump/send[23]_i_1/O
                         net (fo=1, routed)           0.000    10.623    dump/send[23]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  dump/send_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=61, routed)          1.444   105.780    dump/ja_sck_OBUF
    SLICE_X41Y34         FDRE                                         r  dump/send_reg[23]/C
                         clock pessimism              0.147   105.927    
                         clock uncertainty           -0.226   105.701    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.029   105.730    dump/send_reg[23]
  -------------------------------------------------------------------
                         required time                        105.730    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 95.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/next_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.185ns (20.338%)  route 0.725ns (79.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.560     1.818    core_clk
    SLICE_X35Y36         FDRE                                         r  uart_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  uart_active_reg/Q
                         net (fo=5, routed)           0.725     2.684    dump/next_reg_1
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.044     2.728 r  dump/next_i_1/O
                         net (fo=1, routed)           0.000     2.728    dump/next_i_1_n_0
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.826     2.362    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/next_reg/C
                         clock pessimism             -0.231     2.131    
                         clock uncertainty            0.226     2.357    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.107     2.464    dump/next_reg
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 uart_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/FSM_sequential_cycle_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.425%)  route 0.725ns (79.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.560     1.818    core_clk
    SLICE_X35Y36         FDRE                                         r  uart_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  uart_active_reg/Q
                         net (fo=5, routed)           0.725     2.684    dump/next_reg_1
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.729 r  dump/FSM_sequential_cycle_i_1/O
                         net (fo=1, routed)           0.000     2.729    dump/FSM_sequential_cycle_i_1_n_0
    SLICE_X33Y32         FDRE                                         r  dump/FSM_sequential_cycle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.826     2.362    dump/ja_sck_OBUF
    SLICE_X33Y32         FDRE                                         r  dump/FSM_sequential_cycle_reg/C
                         clock pessimism             -0.231     2.131    
                         clock uncertainty            0.226     2.357    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.091     2.448    dump/FSM_sequential_cycle_reg
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.630ns (61.102%)  route 0.401ns (38.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.608     1.867    memory/core_clk
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     2.452 r  memory/mem_reg/DOADO[2]
                         net (fo=3, routed)           0.401     2.853    dump/DOADO[2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.898 r  dump/send[3]_i_1/O
                         net (fo=1, routed)           0.000     2.898    dump/send[3]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  dump/send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.828     2.364    dump/ja_sck_OBUF
    SLICE_X39Y34         FDRE                                         r  dump/send_reg[3]/C
                         clock pessimism             -0.231     2.133    
                         clock uncertainty            0.226     2.359    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.092     2.451    dump/send_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.630ns (57.840%)  route 0.459ns (42.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.608     1.867    memory/core_clk
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.585     2.452 r  memory/mem_reg/DOADO[12]
                         net (fo=4, routed)           0.459     2.911    dump/DOADO[12]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.956 r  dump/send[16]_i_1/O
                         net (fo=1, routed)           0.000     2.956    dump/send[16]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  dump/send_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.828     2.364    dump/ja_sck_OBUF
    SLICE_X42Y33         FDRE                                         r  dump/send_reg[16]/C
                         clock pessimism             -0.231     2.133    
                         clock uncertainty            0.226     2.359    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     2.480    dump/send_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.630ns (58.228%)  route 0.452ns (41.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.608     1.867    memory/core_clk
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.585     2.452 r  memory/mem_reg/DOADO[6]
                         net (fo=3, routed)           0.452     2.904    dump/DOADO[6]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.949 r  dump/send[7]_i_1/O
                         net (fo=1, routed)           0.000     2.949    dump/send[7]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  dump/send_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.828     2.364    dump/ja_sck_OBUF
    SLICE_X39Y34         FDRE                                         r  dump/send_reg[7]/C
                         clock pessimism             -0.231     2.133    
                         clock uncertainty            0.226     2.359    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.092     2.451    dump/send_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.629ns (56.565%)  route 0.483ns (43.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.608     1.867    memory/core_clk
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.585     2.452 r  memory/mem_reg/DOADO[29]
                         net (fo=4, routed)           0.483     2.935    dump/DOADO[29]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.044     2.979 r  dump/send[39]_i_1/O
                         net (fo=1, routed)           0.000     2.979    dump/send[39]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  dump/send_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.829     2.365    dump/ja_sck_OBUF
    SLICE_X43Y34         FDRE                                         r  dump/send_reg[39]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.107     2.467    dump/send_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.630ns (55.448%)  route 0.506ns (44.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.608     1.867    memory/core_clk
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      0.585     2.452 r  memory/mem_reg/DOADO[28]
                         net (fo=4, routed)           0.506     2.958    dump/DOADO[28]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045     3.003 r  dump/send[38]_i_1/O
                         net (fo=1, routed)           0.000     3.003    dump/send[38]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  dump/send_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.829     2.365    dump/ja_sck_OBUF
    SLICE_X43Y34         FDRE                                         r  dump/send_reg[38]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.092     2.452    dump/send_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.630ns (55.436%)  route 0.506ns (44.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.608     1.867    memory/core_clk
    RAMB36_X1Y7          RAMB36E1                                     r  memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      0.585     2.452 r  memory/mem_reg/DOADO[18]
                         net (fo=4, routed)           0.506     2.958    dump/DOADO[18]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045     3.003 r  dump/send[25]_i_1/O
                         net (fo=1, routed)           0.000     3.003    dump/send[25]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  dump/send_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.829     2.365    dump/ja_sck_OBUF
    SLICE_X43Y34         FDRE                                         r  dump/send_reg[25]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.091     2.451    dump/send_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 uart_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/bit_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.186ns (17.695%)  route 0.865ns (82.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.560     1.818    core_clk
    SLICE_X35Y36         FDRE                                         r  uart_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.959 f  uart_active_reg/Q
                         net (fo=5, routed)           0.734     2.693    dump/next_reg_1
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.045     2.738 r  dump/bit[5]_i_2/O
                         net (fo=7, routed)           0.131     2.870    dump/bit
    SLICE_X32Y31         FDRE                                         r  dump/bit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.825     2.361    dump/ja_sck_OBUF
    SLICE_X32Y31         FDRE                                         r  dump/bit_reg[0]/C
                         clock pessimism             -0.231     2.130    
                         clock uncertainty            0.226     2.356    
    SLICE_X32Y31         FDRE (Hold_fdre_C_CE)       -0.039     2.317    dump/bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 uart_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/bit_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.186ns (17.695%)  route 0.865ns (82.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1446, routed)        0.560     1.818    core_clk
    SLICE_X35Y36         FDRE                                         r  uart_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.959 f  uart_active_reg/Q
                         net (fo=5, routed)           0.734     2.693    dump/next_reg_1
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.045     2.738 r  dump/bit[5]_i_2/O
                         net (fo=7, routed)           0.131     2.870    dump/bit
    SLICE_X33Y31         FDRE                                         r  dump/bit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=61, routed)          0.825     2.361    dump/ja_sck_OBUF
    SLICE_X33Y31         FDRE                                         r  dump/bit_reg[1]/C
                         clock pessimism             -0.231     2.130    
                         clock uncertainty            0.226     2.356    
    SLICE_X33Y31         FDRE (Hold_fdre_C_CE)       -0.039     2.317    dump/bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.552    





