--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1244309861 paths analyzed, 524 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.384ns.
--------------------------------------------------------------------------------
Slack:                  0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.293ns (Levels of Logic = 17)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.COUT    Taxcy                 0.248   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B6      net (fanout=25)       0.587   test/_n1058[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X10Y41.A2      net (fanout=2)        1.023   test/Mmux_out6201
    SLICE_X10Y41.A       Tilo                  0.235   test/M_alu_out[7]_GND_3_o_equal_209_o<7>1
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW3
    SLICE_X9Y41.D4       net (fanout=1)        0.494   test/N307
    SLICE_X9Y41.D        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/M_alu_out[7]_PWR_3_o_equal_17_o<7>1
    SLICE_X9Y41.C6       net (fanout=3)        0.152   test/M_alu_out[7]_PWR_3_o_equal_17_o
    SLICE_X9Y41.C        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/Mmux_M_counter_d101514_G_SW0
    SLICE_X14Y31.C5      net (fanout=1)        1.588   test/N539
    SLICE_X14Y31.CMUX    Tilo                  0.403   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_G
                                                       test/Mmux_M_counter_d101514
    SLICE_X14Y31.A2      net (fanout=27)       0.829   test/Mmux_M_counter_d1015
    SLICE_X14Y31.CLK     Tas                   0.349   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d411
                                                       test/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.293ns (5.006ns logic, 14.287ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd15_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.276ns (Levels of Logic = 17)
  Clock Path Skew:      -0.054ns (0.599 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X11Y30.C5      net (fanout=13)       1.332   test/_n1058[2]
    SLICE_X11Y30.C       Tilo                  0.259   test/Mmux_M_alu_op1811
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X10Y29.D5      net (fanout=8)        0.449   test/Mmux_M_alu_op1611
    SLICE_X10Y29.D       Tilo                  0.235   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_411
    SLICE_X10Y33.DX      net (fanout=1)        0.873   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
    SLICE_X10Y33.COUT    Tdxcy                 0.121   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
    SLICE_X10Y34.CMUX    Tcinc                 0.289   test/alu/Madd__n0319_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_xor<7>
    SLICE_X10Y35.A6      net (fanout=20)       1.118   test/alu/Madd__n0319_lut[3]
    SLICE_X10Y35.A       Tilo                  0.235   test/M_state_q_FSM_FFd37
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT11_SW0
    SLICE_X8Y34.A4       net (fanout=1)        0.663   test/alu/adder/N124
    SLICE_X8Y34.A        Tilo                  0.254   test/alu/_n0319[3]
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>21
    SLICE_X7Y34.D5       net (fanout=2)        0.656   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>2
    SLICE_X7Y34.D        Tilo                  0.259   test/alu/Mmux_out719
                                                       test/alu/Mmux_out719
    SLICE_X6Y43.CX       net (fanout=2)        1.146   test/alu/Mmux_out719
    SLICE_X6Y43.CMUX     Tcxc                  0.192   test/alu/Mmux_out720
                                                       test/alu/Mmux_out722_SW0
    SLICE_X6Y42.A5       net (fanout=2)        0.410   test/alu/N469
    SLICE_X6Y42.A        Tilo                  0.235   test/N156
                                                       test/alu/Mmux_out723
    SLICE_X8Y38.A3       net (fanout=19)       1.664   M_test_out[5]
    SLICE_X8Y38.A        Tilo                  0.254   test/N379
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0_SW0
    SLICE_X10Y36.C3      net (fanout=4)        0.859   test/N158
    SLICE_X10Y36.C       Tilo                  0.235   test/M_state_q_FSM_FFd22
                                                       test/n0155<7>1
    SLICE_X10Y31.B1      net (fanout=16)       1.302   test/n0155
    SLICE_X10Y31.B       Tilo                  0.235   test/M_state_q_FSM_FFd15_2
                                                       test/M_state_q_FSM_FFd15-In_SW0
    SLICE_X10Y31.A5      net (fanout=1)        0.196   test/N31
    SLICE_X10Y31.A       Tilo                  0.235   test/M_state_q_FSM_FFd15_2
                                                       test/M_state_q_FSM_FFd15-In
    SLICE_X12Y35.BX      net (fanout=3)        1.145   test/M_state_q_FSM_FFd15-In
    SLICE_X12Y35.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd27_1
                                                       test/M_state_q_FSM_FFd15_1
    -------------------------------------------------  ---------------------------
    Total                                     19.276ns (4.716ns logic, 14.560ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd15_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.251ns (Levels of Logic = 13)
  Clock Path Skew:      -0.054ns (0.599 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.BMUX    Taxb                  0.292   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X14Y48.A3      net (fanout=21)       2.640   test/_n1058[1]
    SLICE_X14Y48.A       Tilo                  0.235   test/alu/Mmux_out91131
                                                       test/alu/adder/op1[7]_op1[7]_mux_34_OUT<4>11
    SLICE_X13Y51.C3      net (fanout=12)       0.846   test/alu/op1[7]_op1[7]_mux_34_OUT<4>1
    SLICE_X13Y51.C       Tilo                  0.259   test/alu/op1[7]_op1[7]_mux_34_OUT[5]
                                                       test/alu/adder/op1[7]_op1[7]_mux_34_OUT<5>1
    SLICE_X11Y50.D5      net (fanout=8)        0.743   test/alu/op1[7]_op1[7]_mux_34_OUT[5]
    SLICE_X11Y50.D       Tilo                  0.259   test/alu/Msub_GND_5_o_op1[7]_sub_39_OUT_lut[2]
                                                       test/alu/adder/op1[7]_op1[7]_OR_43_o1
    SLICE_X14Y50.D2      net (fanout=2)        1.392   test/alu/Msub_GND_5_o_op1[7]_sub_39_OUT_lut[2]
    SLICE_X14Y50.D       Tilo                  0.235   test/alu/Mmux_out713
                                                       test/alu/Mmux_out713
    SLICE_X6Y42.A2       net (fanout=2)        1.959   test/alu/Mmux_out713
    SLICE_X6Y42.A        Tilo                  0.235   test/N156
                                                       test/alu/Mmux_out723
    SLICE_X8Y38.A3       net (fanout=19)       1.664   M_test_out[5]
    SLICE_X8Y38.A        Tilo                  0.254   test/N379
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0_SW0
    SLICE_X10Y36.C3      net (fanout=4)        0.859   test/N158
    SLICE_X10Y36.C       Tilo                  0.235   test/M_state_q_FSM_FFd22
                                                       test/n0155<7>1
    SLICE_X10Y31.B1      net (fanout=16)       1.302   test/n0155
    SLICE_X10Y31.B       Tilo                  0.235   test/M_state_q_FSM_FFd15_2
                                                       test/M_state_q_FSM_FFd15-In_SW0
    SLICE_X10Y31.A5      net (fanout=1)        0.196   test/N31
    SLICE_X10Y31.A       Tilo                  0.235   test/M_state_q_FSM_FFd15_2
                                                       test/M_state_q_FSM_FFd15-In
    SLICE_X12Y35.BX      net (fanout=3)        1.145   test/M_state_q_FSM_FFd15-In
    SLICE_X12Y35.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd27_1
                                                       test/M_state_q_FSM_FFd15_1
    -------------------------------------------------  ---------------------------
    Total                                     19.251ns (3.761ns logic, 15.490ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.248ns (Levels of Logic = 17)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.COUT    Taxcy                 0.248   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B6      net (fanout=25)       0.587   test/_n1058[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X8Y42.C6       net (fanout=2)        0.607   test/Mmux_out6201
    SLICE_X8Y42.C        Tilo                  0.255   test/Mmux_M_counter_d10156
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0
    SLICE_X9Y37.D6       net (fanout=2)        0.588   test/N299
    SLICE_X9Y37.D        Tilo                  0.259   test/Mmux_M_counter_d10158
                                                       test/Mmux_M_counter_d10158
    SLICE_X14Y31.B2      net (fanout=1)        1.474   test/Mmux_M_counter_d10158
    SLICE_X14Y31.B       Tilo                  0.235   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101510
    SLICE_X14Y31.D1      net (fanout=2)        0.548   test/Mmux_M_counter_d101510
    SLICE_X14Y31.CMUX    Topdc                 0.402   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_F
                                                       test/Mmux_M_counter_d101514
    SLICE_X14Y31.A2      net (fanout=27)       0.829   test/Mmux_M_counter_d1015
    SLICE_X14Y31.CLK     Tas                   0.349   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d411
                                                       test/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.248ns (5.001ns logic, 14.247ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.238ns (Levels of Logic = 17)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.COUT    Taxcy                 0.248   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B6      net (fanout=25)       0.587   test/_n1058[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X10Y41.A2      net (fanout=2)        1.023   test/Mmux_out6201
    SLICE_X10Y41.A       Tilo                  0.235   test/M_alu_out[7]_GND_3_o_equal_209_o<7>1
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW3
    SLICE_X9Y41.D4       net (fanout=1)        0.494   test/N307
    SLICE_X9Y41.D        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/M_alu_out[7]_PWR_3_o_equal_17_o<7>1
    SLICE_X9Y41.C6       net (fanout=3)        0.152   test/M_alu_out[7]_PWR_3_o_equal_17_o
    SLICE_X9Y41.C        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/Mmux_M_counter_d101514_G_SW0
    SLICE_X14Y31.C5      net (fanout=1)        1.588   test/N539
    SLICE_X14Y31.CMUX    Tilo                  0.403   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_G
                                                       test/Mmux_M_counter_d101514
    SLICE_X15Y31.D6      net (fanout=27)       0.750   test/Mmux_M_counter_d1015
    SLICE_X15Y31.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d2711
                                                       test/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.238ns (5.030ns logic, 14.208ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.237ns (Levels of Logic = 17)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.COUT    Taxcy                 0.248   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B6      net (fanout=25)       0.587   test/_n1058[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X10Y41.A2      net (fanout=2)        1.023   test/Mmux_out6201
    SLICE_X10Y41.A       Tilo                  0.235   test/M_alu_out[7]_GND_3_o_equal_209_o<7>1
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW3
    SLICE_X9Y41.D4       net (fanout=1)        0.494   test/N307
    SLICE_X9Y41.D        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/M_alu_out[7]_PWR_3_o_equal_17_o<7>1
    SLICE_X9Y41.C6       net (fanout=3)        0.152   test/M_alu_out[7]_PWR_3_o_equal_17_o
    SLICE_X9Y41.C        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/Mmux_M_counter_d101514_G_SW0
    SLICE_X14Y31.C5      net (fanout=1)        1.588   test/N539
    SLICE_X14Y31.CMUX    Tilo                  0.403   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_G
                                                       test/Mmux_M_counter_d101514
    SLICE_X16Y32.A5      net (fanout=27)       0.783   test/Mmux_M_counter_d1015
    SLICE_X16Y32.CLK     Tas                   0.339   test/M_counter_q[6]
                                                       test/Mmux_M_counter_d811
                                                       test/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.237ns (4.996ns logic, 14.241ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.222ns (Levels of Logic = 18)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X11Y30.C5      net (fanout=13)       1.332   test/_n1058[2]
    SLICE_X11Y30.C       Tilo                  0.259   test/Mmux_M_alu_op1811
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X10Y29.D5      net (fanout=8)        0.449   test/Mmux_M_alu_op1611
    SLICE_X10Y29.D       Tilo                  0.235   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_411
    SLICE_X10Y33.DX      net (fanout=1)        0.873   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
    SLICE_X10Y33.COUT    Tdxcy                 0.121   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
    SLICE_X10Y34.CMUX    Tcinc                 0.289   test/alu/Madd__n0319_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_xor<7>
    SLICE_X10Y35.A6      net (fanout=20)       1.118   test/alu/Madd__n0319_lut[3]
    SLICE_X10Y35.A       Tilo                  0.235   test/M_state_q_FSM_FFd37
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT11_SW0
    SLICE_X8Y34.A4       net (fanout=1)        0.663   test/alu/adder/N124
    SLICE_X8Y34.A        Tilo                  0.254   test/alu/_n0319[3]
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>21
    SLICE_X7Y34.D5       net (fanout=2)        0.656   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>2
    SLICE_X7Y34.D        Tilo                  0.259   test/alu/Mmux_out719
                                                       test/alu/Mmux_out719
    SLICE_X6Y43.CX       net (fanout=2)        1.146   test/alu/Mmux_out719
    SLICE_X6Y43.CMUX     Tcxc                  0.192   test/alu/Mmux_out720
                                                       test/alu/Mmux_out722_SW0
    SLICE_X6Y43.A2       net (fanout=2)        0.732   test/alu/N469
    SLICE_X6Y43.A        Tilo                  0.235   test/alu/Mmux_out720
                                                       test/alu/Mmux_out723_1
    SLICE_X8Y42.C3       net (fanout=3)        0.895   test/Mmux_out723
    SLICE_X8Y42.C        Tilo                  0.255   test/Mmux_M_counter_d10156
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0
    SLICE_X9Y37.D6       net (fanout=2)        0.588   test/N299
    SLICE_X9Y37.D        Tilo                  0.259   test/Mmux_M_counter_d10158
                                                       test/Mmux_M_counter_d10158
    SLICE_X14Y31.B2      net (fanout=1)        1.474   test/Mmux_M_counter_d10158
    SLICE_X14Y31.B       Tilo                  0.235   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101510
    SLICE_X14Y31.D1      net (fanout=2)        0.548   test/Mmux_M_counter_d101510
    SLICE_X14Y31.CMUX    Topdc                 0.402   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_F
                                                       test/Mmux_M_counter_d101514
    SLICE_X14Y31.A2      net (fanout=27)       0.829   test/Mmux_M_counter_d1015
    SLICE_X14Y31.CLK     Tas                   0.349   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d411
                                                       test/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.222ns (5.172ns logic, 14.050ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd15 (FF)
  Destination:          test/M_state_q_FSM_FFd12_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.221ns (Levels of Logic = 12)
  Clock Path Skew:      -0.057ns (0.596 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd15 to test/M_state_q_FSM_FFd12_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.DQ       Tcko                  0.525   test/M_state_q_FSM_FFd15
                                                       test/M_state_q_FSM_FFd15
    SLICE_X14Y37.A5      net (fanout=18)       1.576   test/M_state_q_FSM_FFd15
    SLICE_X14Y37.A       Tilo                  0.235   test/N204
                                                       test/M_state_q_M_state_q<5>21
    SLICE_X14Y34.B4      net (fanout=3)        0.709   test/M_state_q_M_state_q<5>21
    SLICE_X14Y34.B       Tilo                  0.235   test/M_state_q_FSM_FFd3_2
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X15Y43.C2      net (fanout=19)       2.577   M_test_r_op2[5]
    SLICE_X15Y43.C       Tilo                  0.259   test/alu/adder/N293
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o1_SW2
    SLICE_X15Y41.A4      net (fanout=2)        0.519   test/alu/adder/N292
    SLICE_X15Y41.A       Tilo                  0.259   test/alu/adder/N65
                                                       test/alu/adder/Mmux__n05182311
    SLICE_X15Y44.C6      net (fanout=2)        0.548   test/alu/adder/Mmux__n0518231
    SLICE_X15Y44.C       Tilo                  0.259   test/alu/N265
                                                       test/alu/adder/Madd_n0237_lut<1>2
    SLICE_X10Y43.D2      net (fanout=5)        1.428   test/alu/Madd_n0237_lut<1>2
    SLICE_X10Y43.D       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Madd_n0237_lut<1>3
    SLICE_X14Y43.B5      net (fanout=6)        0.881   test/alu/Madd_n0237_lut[1]
    SLICE_X14Y43.B       Tilo                  0.235   test/alu/Mmux_out311
                                                       test/alu/Mmux_out3111
    SLICE_X10Y45.B6      net (fanout=4)        0.886   test/alu/Mmux_out311
    SLICE_X10Y45.B       Tilo                  0.235   test/M_state_q_M_alu_alufn<5>2
                                                       test/alu/Mmux_out417_SW1
    SLICE_X9Y41.A2       net (fanout=2)        1.123   test/alu/N441
    SLICE_X9Y41.A        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/alu/Mmux_out417
    SLICE_X6Y42.D4       net (fanout=31)       1.040   M_test_out[2]
    SLICE_X6Y42.D        Tilo                  0.235   test/N156
                                                       test/M_alu_out[7]_GND_3_o_equal_315_o<7>11_SW0_SW0
    SLICE_X12Y33.B2      net (fanout=1)        1.933   test/N156
    SLICE_X12Y33.B       Tilo                  0.254   test/M_state_q_FSM_FFd11
                                                       test/M_alu_out[7]_PWR_3_o_equal_295_o<7>1
    SLICE_X8Y33.A5       net (fanout=4)        0.777   test/M_alu_out[7]_PWR_3_o_equal_295_o
    SLICE_X8Y33.A        Tilo                  0.254   test/M_state_q_FSM_FFd15
                                                       test/M_state_q_FSM_FFd12-In1
    SLICE_X15Y36.BX      net (fanout=3)        1.631   test/M_state_q_FSM_FFd12-In
    SLICE_X15Y36.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd12_3
                                                       test/M_state_q_FSM_FFd12_3
    -------------------------------------------------  ---------------------------
    Total                                     19.221ns (3.593ns logic, 15.628ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd15_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.217ns (Levels of Logic = 15)
  Clock Path Skew:      -0.054ns (0.599 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X8Y45.C5       net (fanout=13)       1.311   test/_n1058[2]
    SLICE_X8Y45.C        Tilo                  0.255   test/alu/Mmux_out412
                                                       test/Mmux_M_alu_op1611
    SLICE_X12Y48.CX      net (fanout=29)       1.344   M_test_r_op1[2]
    SLICE_X12Y48.COUT    Tcxcy                 0.117   test/alu/adder/Msub_op1[7]_op2[7]_add_2_OUT_cy[3]
                                                       test/alu/adder/Msub_op1[7]_op2[7]_add_2_OUT_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   test/alu/adder/Msub_op1[7]_op2[7]_add_2_OUT_cy[3]
    SLICE_X12Y49.BMUX    Tcinb                 0.310   test/alu/op1[7]_op2[7]_add_2_OUT[7]
                                                       test/alu/adder/Msub_op1[7]_op2[7]_add_2_OUT_xor<7>
    SLICE_X13Y52.B5      net (fanout=2)        1.503   test/alu/op1[7]_op2[7]_add_2_OUT[5]
    SLICE_X13Y52.B       Tilo                  0.259   test/alu/Mmux_out72
                                                       test/alu/Mmux_out72
    SLICE_X14Y50.A6      net (fanout=1)        0.562   test/alu/Mmux_out72
    SLICE_X14Y50.A       Tilo                  0.235   test/alu/Mmux_out713
                                                       test/alu/Mmux_out77
    SLICE_X14Y50.D3      net (fanout=1)        0.342   test/alu/Mmux_out78
    SLICE_X14Y50.D       Tilo                  0.235   test/alu/Mmux_out713
                                                       test/alu/Mmux_out713
    SLICE_X6Y42.A2       net (fanout=2)        1.959   test/alu/Mmux_out713
    SLICE_X6Y42.A        Tilo                  0.235   test/N156
                                                       test/alu/Mmux_out723
    SLICE_X8Y38.A3       net (fanout=19)       1.664   M_test_out[5]
    SLICE_X8Y38.A        Tilo                  0.254   test/N379
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0_SW0
    SLICE_X10Y36.C3      net (fanout=4)        0.859   test/N158
    SLICE_X10Y36.C       Tilo                  0.235   test/M_state_q_FSM_FFd22
                                                       test/n0155<7>1
    SLICE_X10Y31.B1      net (fanout=16)       1.302   test/n0155
    SLICE_X10Y31.B       Tilo                  0.235   test/M_state_q_FSM_FFd15_2
                                                       test/M_state_q_FSM_FFd15-In_SW0
    SLICE_X10Y31.A5      net (fanout=1)        0.196   test/N31
    SLICE_X10Y31.A       Tilo                  0.235   test/M_state_q_FSM_FFd15_2
                                                       test/M_state_q_FSM_FFd15-In
    SLICE_X12Y35.BX      net (fanout=3)        1.145   test/M_state_q_FSM_FFd15-In
    SLICE_X12Y35.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd27_1
                                                       test/M_state_q_FSM_FFd15_1
    -------------------------------------------------  ---------------------------
    Total                                     19.217ns (4.283ns logic, 14.934ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd12_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.211ns (Levels of Logic = 13)
  Clock Path Skew:      -0.057ns (0.596 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd12_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X8Y45.C5       net (fanout=13)       1.311   test/_n1058[2]
    SLICE_X8Y45.C        Tilo                  0.255   test/alu/Mmux_out412
                                                       test/Mmux_M_alu_op1611
    SLICE_X15Y44.C1      net (fanout=29)       1.529   M_test_r_op1[2]
    SLICE_X15Y44.C       Tilo                  0.259   test/alu/N265
                                                       test/alu/adder/Madd_n0237_lut<1>2
    SLICE_X10Y43.D2      net (fanout=5)        1.428   test/alu/Madd_n0237_lut<1>2
    SLICE_X10Y43.D       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Madd_n0237_lut<1>3
    SLICE_X14Y43.B5      net (fanout=6)        0.881   test/alu/Madd_n0237_lut[1]
    SLICE_X14Y43.B       Tilo                  0.235   test/alu/Mmux_out311
                                                       test/alu/Mmux_out3111
    SLICE_X10Y45.B6      net (fanout=4)        0.886   test/alu/Mmux_out311
    SLICE_X10Y45.B       Tilo                  0.235   test/M_state_q_M_alu_alufn<5>2
                                                       test/alu/Mmux_out417_SW1
    SLICE_X9Y41.A2       net (fanout=2)        1.123   test/alu/N441
    SLICE_X9Y41.A        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/alu/Mmux_out417
    SLICE_X6Y42.D4       net (fanout=31)       1.040   M_test_out[2]
    SLICE_X6Y42.D        Tilo                  0.235   test/N156
                                                       test/M_alu_out[7]_GND_3_o_equal_315_o<7>11_SW0_SW0
    SLICE_X12Y33.B2      net (fanout=1)        1.933   test/N156
    SLICE_X12Y33.B       Tilo                  0.254   test/M_state_q_FSM_FFd11
                                                       test/M_alu_out[7]_PWR_3_o_equal_295_o<7>1
    SLICE_X8Y33.A5       net (fanout=4)        0.777   test/M_alu_out[7]_PWR_3_o_equal_295_o
    SLICE_X8Y33.A        Tilo                  0.254   test/M_state_q_FSM_FFd15
                                                       test/M_state_q_FSM_FFd12-In1
    SLICE_X15Y36.BX      net (fanout=3)        1.631   test/M_state_q_FSM_FFd12-In
    SLICE_X15Y36.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd12_3
                                                       test/M_state_q_FSM_FFd12_3
    -------------------------------------------------  ---------------------------
    Total                                     19.211ns (3.928ns logic, 15.283ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.208ns (Levels of Logic = 17)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.COUT    Taxcy                 0.248   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.220   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B4      net (fanout=16)       0.592   test/_n1058[4]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X10Y41.A2      net (fanout=2)        1.023   test/Mmux_out6201
    SLICE_X10Y41.A       Tilo                  0.235   test/M_alu_out[7]_GND_3_o_equal_209_o<7>1
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW3
    SLICE_X9Y41.D4       net (fanout=1)        0.494   test/N307
    SLICE_X9Y41.D        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/M_alu_out[7]_PWR_3_o_equal_17_o<7>1
    SLICE_X9Y41.C6       net (fanout=3)        0.152   test/M_alu_out[7]_PWR_3_o_equal_17_o
    SLICE_X9Y41.C        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/Mmux_M_counter_d101514_G_SW0
    SLICE_X14Y31.C5      net (fanout=1)        1.588   test/N539
    SLICE_X14Y31.CMUX    Tilo                  0.403   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_G
                                                       test/Mmux_M_counter_d101514
    SLICE_X14Y31.A2      net (fanout=27)       0.829   test/Mmux_M_counter_d1015
    SLICE_X14Y31.CLK     Tas                   0.349   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d411
                                                       test/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.208ns (4.916ns logic, 14.292ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd15_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.198ns (Levels of Logic = 14)
  Clock Path Skew:      -0.054ns (0.599 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.BMUX    Taxb                  0.292   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X14Y48.A3      net (fanout=21)       2.640   test/_n1058[1]
    SLICE_X14Y48.A       Tilo                  0.235   test/alu/Mmux_out91131
                                                       test/alu/adder/op1[7]_op1[7]_mux_34_OUT<4>11
    SLICE_X14Y48.B5      net (fanout=12)       0.593   test/alu/op1[7]_op1[7]_mux_34_OUT<4>1
    SLICE_X14Y48.B       Tilo                  0.235   test/alu/Mmux_out91131
                                                       test/alu/adder/op1[7]_op1[7]_mux_34_OUT<4>2
    SLICE_X14Y48.C4      net (fanout=6)        0.385   test/alu/op1[7]_op1[7]_mux_34_OUT[4]
    SLICE_X14Y48.C       Tilo                  0.235   test/alu/Mmux_out91131
                                                       test/alu/adder/op1[7]_op1[7]_OR_40_o1
    SLICE_X12Y50.C1      net (fanout=1)        1.244   test/alu/adder/op1[7]_op1[7]_OR_40_o
    SLICE_X12Y50.C       Tilo                  0.255   test/Mmux_out616
                                                       test/alu/adder/op1[7]_op1[7]_OR_40_o5
    SLICE_X14Y50.D4      net (fanout=3)        0.499   test/alu/Madd_op1[7]_GND_5_o_add_42_OUT_cy[1]
    SLICE_X14Y50.D       Tilo                  0.235   test/alu/Mmux_out713
                                                       test/alu/Mmux_out713
    SLICE_X6Y42.A2       net (fanout=2)        1.959   test/alu/Mmux_out713
    SLICE_X6Y42.A        Tilo                  0.235   test/N156
                                                       test/alu/Mmux_out723
    SLICE_X8Y38.A3       net (fanout=19)       1.664   M_test_out[5]
    SLICE_X8Y38.A        Tilo                  0.254   test/N379
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0_SW0
    SLICE_X10Y36.C3      net (fanout=4)        0.859   test/N158
    SLICE_X10Y36.C       Tilo                  0.235   test/M_state_q_FSM_FFd22
                                                       test/n0155<7>1
    SLICE_X10Y31.B1      net (fanout=16)       1.302   test/n0155
    SLICE_X10Y31.B       Tilo                  0.235   test/M_state_q_FSM_FFd15_2
                                                       test/M_state_q_FSM_FFd15-In_SW0
    SLICE_X10Y31.A5      net (fanout=1)        0.196   test/N31
    SLICE_X10Y31.A       Tilo                  0.235   test/M_state_q_FSM_FFd15_2
                                                       test/M_state_q_FSM_FFd15-In
    SLICE_X12Y35.BX      net (fanout=3)        1.145   test/M_state_q_FSM_FFd15-In
    SLICE_X12Y35.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd27_1
                                                       test/M_state_q_FSM_FFd15_1
    -------------------------------------------------  ---------------------------
    Total                                     19.198ns (3.968ns logic, 15.230ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd15_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.195ns (Levels of Logic = 17)
  Clock Path Skew:      -0.054ns (0.599 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X15Y34.C4      net (fanout=4)        0.335   test/_n1021
    SLICE_X15Y34.C       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q_Mmux__n1058_rs_A<1>1
    SLICE_X12Y38.BX      net (fanout=1)        0.966   test/Mmux__n1058_rs_A[1]
    SLICE_X12Y38.CMUX    Taxc                  0.376   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X11Y30.C5      net (fanout=13)       1.332   test/_n1058[2]
    SLICE_X11Y30.C       Tilo                  0.259   test/Mmux_M_alu_op1811
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X10Y29.D5      net (fanout=8)        0.449   test/Mmux_M_alu_op1611
    SLICE_X10Y29.D       Tilo                  0.235   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_411
    SLICE_X10Y33.DX      net (fanout=1)        0.873   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
    SLICE_X10Y33.COUT    Tdxcy                 0.121   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
    SLICE_X10Y34.CMUX    Tcinc                 0.289   test/alu/Madd__n0319_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_xor<7>
    SLICE_X10Y35.A6      net (fanout=20)       1.118   test/alu/Madd__n0319_lut[3]
    SLICE_X10Y35.A       Tilo                  0.235   test/M_state_q_FSM_FFd37
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT11_SW0
    SLICE_X8Y34.A4       net (fanout=1)        0.663   test/alu/adder/N124
    SLICE_X8Y34.A        Tilo                  0.254   test/alu/_n0319[3]
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>21
    SLICE_X7Y34.D5       net (fanout=2)        0.656   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>2
    SLICE_X7Y34.D        Tilo                  0.259   test/alu/Mmux_out719
                                                       test/alu/Mmux_out719
    SLICE_X6Y43.CX       net (fanout=2)        1.146   test/alu/Mmux_out719
    SLICE_X6Y43.CMUX     Tcxc                  0.192   test/alu/Mmux_out720
                                                       test/alu/Mmux_out722_SW0
    SLICE_X6Y42.A5       net (fanout=2)        0.410   test/alu/N469
    SLICE_X6Y42.A        Tilo                  0.235   test/N156
                                                       test/alu/Mmux_out723
    SLICE_X8Y38.A3       net (fanout=19)       1.664   M_test_out[5]
    SLICE_X8Y38.A        Tilo                  0.254   test/N379
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0_SW0
    SLICE_X10Y36.C3      net (fanout=4)        0.859   test/N158
    SLICE_X10Y36.C       Tilo                  0.235   test/M_state_q_FSM_FFd22
                                                       test/n0155<7>1
    SLICE_X10Y31.B1      net (fanout=16)       1.302   test/n0155
    SLICE_X10Y31.B       Tilo                  0.235   test/M_state_q_FSM_FFd15_2
                                                       test/M_state_q_FSM_FFd15-In_SW0
    SLICE_X10Y31.A5      net (fanout=1)        0.196   test/N31
    SLICE_X10Y31.A       Tilo                  0.235   test/M_state_q_FSM_FFd15_2
                                                       test/M_state_q_FSM_FFd15-In
    SLICE_X12Y35.BX      net (fanout=3)        1.145   test/M_state_q_FSM_FFd15-In
    SLICE_X12Y35.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd27_1
                                                       test/M_state_q_FSM_FFd15_1
    -------------------------------------------------  ---------------------------
    Total                                     19.195ns (4.706ns logic, 14.489ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.193ns (Levels of Logic = 17)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.COUT    Taxcy                 0.248   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B6      net (fanout=25)       0.587   test/_n1058[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X8Y42.C6       net (fanout=2)        0.607   test/Mmux_out6201
    SLICE_X8Y42.C        Tilo                  0.255   test/Mmux_M_counter_d10156
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0
    SLICE_X9Y37.D6       net (fanout=2)        0.588   test/N299
    SLICE_X9Y37.D        Tilo                  0.259   test/Mmux_M_counter_d10158
                                                       test/Mmux_M_counter_d10158
    SLICE_X14Y31.B2      net (fanout=1)        1.474   test/Mmux_M_counter_d10158
    SLICE_X14Y31.B       Tilo                  0.235   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101510
    SLICE_X14Y31.D1      net (fanout=2)        0.548   test/Mmux_M_counter_d101510
    SLICE_X14Y31.CMUX    Topdc                 0.402   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_F
                                                       test/Mmux_M_counter_d101514
    SLICE_X15Y31.D6      net (fanout=27)       0.750   test/Mmux_M_counter_d1015
    SLICE_X15Y31.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d2711
                                                       test/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.193ns (5.025ns logic, 14.168ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd56 (FF)
  Destination:          test/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.228ns (Levels of Logic = 15)
  Clock Path Skew:      -0.020ns (0.690 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd56 to test/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.BQ      Tcko                  0.525   M_state_q_FSM_FFd56
                                                       test/M_state_q_FSM_FFd56
    SLICE_X13Y38.D4      net (fanout=42)       1.722   M_state_q_FSM_FFd56
    SLICE_X13Y38.D       Tilo                  0.259   test/Mmux__n1058_rs_A[2]
                                                       test/M_state_q_Mmux__n1058_rs_A<2>1
    SLICE_X12Y38.CX      net (fanout=1)        1.506   test/Mmux__n1058_rs_A[2]
    SLICE_X12Y38.COUT    Tcxcy                 0.117   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B6      net (fanout=25)       0.587   test/_n1058[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X10Y41.A2      net (fanout=2)        1.023   test/Mmux_out6201
    SLICE_X10Y41.A       Tilo                  0.235   test/M_alu_out[7]_GND_3_o_equal_209_o<7>1
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW3
    SLICE_X9Y41.D4       net (fanout=1)        0.494   test/N307
    SLICE_X9Y41.D        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/M_alu_out[7]_PWR_3_o_equal_17_o<7>1
    SLICE_X9Y41.C6       net (fanout=3)        0.152   test/M_alu_out[7]_PWR_3_o_equal_17_o
    SLICE_X9Y41.C        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/Mmux_M_counter_d101514_G_SW0
    SLICE_X14Y31.C5      net (fanout=1)        1.588   test/N539
    SLICE_X14Y31.CMUX    Tilo                  0.403   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_G
                                                       test/Mmux_M_counter_d101514
    SLICE_X14Y31.A2      net (fanout=27)       0.829   test/Mmux_M_counter_d1015
    SLICE_X14Y31.CLK     Tas                   0.349   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d411
                                                       test/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.228ns (4.457ns logic, 14.771ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.192ns (Levels of Logic = 17)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.COUT    Taxcy                 0.248   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B6      net (fanout=25)       0.587   test/_n1058[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X8Y42.C6       net (fanout=2)        0.607   test/Mmux_out6201
    SLICE_X8Y42.C        Tilo                  0.255   test/Mmux_M_counter_d10156
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0
    SLICE_X9Y37.D6       net (fanout=2)        0.588   test/N299
    SLICE_X9Y37.D        Tilo                  0.259   test/Mmux_M_counter_d10158
                                                       test/Mmux_M_counter_d10158
    SLICE_X14Y31.B2      net (fanout=1)        1.474   test/Mmux_M_counter_d10158
    SLICE_X14Y31.B       Tilo                  0.235   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101510
    SLICE_X14Y31.D1      net (fanout=2)        0.548   test/Mmux_M_counter_d101510
    SLICE_X14Y31.CMUX    Topdc                 0.402   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_F
                                                       test/Mmux_M_counter_d101514
    SLICE_X16Y32.A5      net (fanout=27)       0.783   test/Mmux_M_counter_d1015
    SLICE_X16Y32.CLK     Tas                   0.339   test/M_counter_q[6]
                                                       test/Mmux_M_counter_d811
                                                       test/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.192ns (4.991ns logic, 14.201ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd15_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.181ns (Levels of Logic = 15)
  Clock Path Skew:      -0.054ns (0.599 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.BMUX    Taxb                  0.292   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X11Y47.B4      net (fanout=21)       1.822   test/_n1058[1]
    SLICE_X11Y47.B       Tilo                  0.259   test/alu/adder/op1[7]_op1[7]_OR_40_o1
                                                       test/Mmux_M_alu_op1711
    SLICE_X12Y48.BX      net (fanout=29)       0.853   M_test_r_op1[1]
    SLICE_X12Y48.COUT    Tbxcy                 0.156   test/alu/adder/Msub_op1[7]_op2[7]_add_2_OUT_cy[3]
                                                       test/alu/adder/Msub_op1[7]_op2[7]_add_2_OUT_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   test/alu/adder/Msub_op1[7]_op2[7]_add_2_OUT_cy[3]
    SLICE_X12Y49.BMUX    Tcinb                 0.310   test/alu/op1[7]_op2[7]_add_2_OUT[7]
                                                       test/alu/adder/Msub_op1[7]_op2[7]_add_2_OUT_xor<7>
    SLICE_X13Y52.B5      net (fanout=2)        1.503   test/alu/op1[7]_op2[7]_add_2_OUT[5]
    SLICE_X13Y52.B       Tilo                  0.259   test/alu/Mmux_out72
                                                       test/alu/Mmux_out72
    SLICE_X14Y50.A6      net (fanout=1)        0.562   test/alu/Mmux_out72
    SLICE_X14Y50.A       Tilo                  0.235   test/alu/Mmux_out713
                                                       test/alu/Mmux_out77
    SLICE_X14Y50.D3      net (fanout=1)        0.342   test/alu/Mmux_out78
    SLICE_X14Y50.D       Tilo                  0.235   test/alu/Mmux_out713
                                                       test/alu/Mmux_out713
    SLICE_X6Y42.A2       net (fanout=2)        1.959   test/alu/Mmux_out713
    SLICE_X6Y42.A        Tilo                  0.235   test/N156
                                                       test/alu/Mmux_out723
    SLICE_X8Y38.A3       net (fanout=19)       1.664   M_test_out[5]
    SLICE_X8Y38.A        Tilo                  0.254   test/N379
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0_SW0
    SLICE_X10Y36.C3      net (fanout=4)        0.859   test/N158
    SLICE_X10Y36.C       Tilo                  0.235   test/M_state_q_FSM_FFd22
                                                       test/n0155<7>1
    SLICE_X10Y31.B1      net (fanout=16)       1.302   test/n0155
    SLICE_X10Y31.B       Tilo                  0.235   test/M_state_q_FSM_FFd15_2
                                                       test/M_state_q_FSM_FFd15-In_SW0
    SLICE_X10Y31.A5      net (fanout=1)        0.196   test/N31
    SLICE_X10Y31.A       Tilo                  0.235   test/M_state_q_FSM_FFd15_2
                                                       test/M_state_q_FSM_FFd15-In
    SLICE_X12Y35.BX      net (fanout=3)        1.145   test/M_state_q_FSM_FFd15-In
    SLICE_X12Y35.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd27_1
                                                       test/M_state_q_FSM_FFd15_1
    -------------------------------------------------  ---------------------------
    Total                                     19.181ns (4.227ns logic, 14.954ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.169ns (Levels of Logic = 18)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X11Y30.C5      net (fanout=13)       1.332   test/_n1058[2]
    SLICE_X11Y30.C       Tilo                  0.259   test/Mmux_M_alu_op1811
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X10Y29.D5      net (fanout=8)        0.449   test/Mmux_M_alu_op1611
    SLICE_X10Y29.D       Tilo                  0.235   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_411
    SLICE_X10Y33.DX      net (fanout=1)        0.873   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
    SLICE_X10Y33.COUT    Tdxcy                 0.121   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
    SLICE_X10Y34.CMUX    Tcinc                 0.289   test/alu/Madd__n0319_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_xor<7>
    SLICE_X10Y35.A6      net (fanout=20)       1.118   test/alu/Madd__n0319_lut[3]
    SLICE_X10Y35.A       Tilo                  0.235   test/M_state_q_FSM_FFd37
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT11_SW0
    SLICE_X8Y34.A4       net (fanout=1)        0.663   test/alu/adder/N124
    SLICE_X8Y34.A        Tilo                  0.254   test/alu/_n0319[3]
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>21
    SLICE_X7Y34.D5       net (fanout=2)        0.656   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>2
    SLICE_X7Y34.D        Tilo                  0.259   test/alu/Mmux_out719
                                                       test/alu/Mmux_out719
    SLICE_X6Y43.CX       net (fanout=2)        1.146   test/alu/Mmux_out719
    SLICE_X6Y43.CMUX     Tcxc                  0.192   test/alu/Mmux_out720
                                                       test/alu/Mmux_out722_SW0
    SLICE_X6Y43.A2       net (fanout=2)        0.732   test/alu/N469
    SLICE_X6Y43.A        Tilo                  0.235   test/alu/Mmux_out720
                                                       test/alu/Mmux_out723_1
    SLICE_X8Y43.D3       net (fanout=3)        0.662   test/Mmux_out723
    SLICE_X8Y43.CMUX     Topdc                 0.456   test/N154
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0_SW1_SW0_F
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0_SW1_SW0
    SLICE_X10Y42.D6      net (fanout=1)        0.555   test/N356
    SLICE_X10Y42.D       Tilo                  0.235   test/Mmux_M_counter_d10159
                                                       test/Mmux_M_counter_d10159
    SLICE_X14Y31.B6      net (fanout=1)        1.510   test/Mmux_M_counter_d10159
    SLICE_X14Y31.B       Tilo                  0.235   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101510
    SLICE_X14Y31.D1      net (fanout=2)        0.548   test/Mmux_M_counter_d101510
    SLICE_X14Y31.CMUX    Topdc                 0.402   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_F
                                                       test/Mmux_M_counter_d101514
    SLICE_X14Y31.A2      net (fanout=27)       0.829   test/Mmux_M_counter_d1015
    SLICE_X14Y31.CLK     Tas                   0.349   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d411
                                                       test/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.169ns (5.349ns logic, 13.820ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.167ns (Levels of Logic = 18)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X11Y30.C5      net (fanout=13)       1.332   test/_n1058[2]
    SLICE_X11Y30.C       Tilo                  0.259   test/Mmux_M_alu_op1811
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X10Y29.D5      net (fanout=8)        0.449   test/Mmux_M_alu_op1611
    SLICE_X10Y29.D       Tilo                  0.235   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_411
    SLICE_X10Y33.DX      net (fanout=1)        0.873   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
    SLICE_X10Y33.COUT    Tdxcy                 0.121   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
    SLICE_X10Y34.CMUX    Tcinc                 0.289   test/alu/Madd__n0319_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_xor<7>
    SLICE_X10Y35.A6      net (fanout=20)       1.118   test/alu/Madd__n0319_lut[3]
    SLICE_X10Y35.A       Tilo                  0.235   test/M_state_q_FSM_FFd37
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT11_SW0
    SLICE_X8Y34.A4       net (fanout=1)        0.663   test/alu/adder/N124
    SLICE_X8Y34.A        Tilo                  0.254   test/alu/_n0319[3]
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>21
    SLICE_X7Y34.D5       net (fanout=2)        0.656   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>2
    SLICE_X7Y34.D        Tilo                  0.259   test/alu/Mmux_out719
                                                       test/alu/Mmux_out719
    SLICE_X6Y43.CX       net (fanout=2)        1.146   test/alu/Mmux_out719
    SLICE_X6Y43.CMUX     Tcxc                  0.192   test/alu/Mmux_out720
                                                       test/alu/Mmux_out722_SW0
    SLICE_X6Y43.A2       net (fanout=2)        0.732   test/alu/N469
    SLICE_X6Y43.A        Tilo                  0.235   test/alu/Mmux_out720
                                                       test/alu/Mmux_out723_1
    SLICE_X8Y42.C3       net (fanout=3)        0.895   test/Mmux_out723
    SLICE_X8Y42.C        Tilo                  0.255   test/Mmux_M_counter_d10156
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0
    SLICE_X9Y37.D6       net (fanout=2)        0.588   test/N299
    SLICE_X9Y37.D        Tilo                  0.259   test/Mmux_M_counter_d10158
                                                       test/Mmux_M_counter_d10158
    SLICE_X14Y31.B2      net (fanout=1)        1.474   test/Mmux_M_counter_d10158
    SLICE_X14Y31.B       Tilo                  0.235   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101510
    SLICE_X14Y31.D1      net (fanout=2)        0.548   test/Mmux_M_counter_d101510
    SLICE_X14Y31.CMUX    Topdc                 0.402   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_F
                                                       test/Mmux_M_counter_d101514
    SLICE_X15Y31.D6      net (fanout=27)       0.750   test/Mmux_M_counter_d1015
    SLICE_X15Y31.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d2711
                                                       test/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.167ns (5.196ns logic, 13.971ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd51_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 12)
  Clock Path Skew:      -0.053ns (0.600 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd51_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.BMUX    Taxb                  0.292   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X11Y47.B4      net (fanout=21)       1.822   test/_n1058[1]
    SLICE_X11Y47.B       Tilo                  0.259   test/alu/adder/op1[7]_op1[7]_OR_40_o1
                                                       test/Mmux_M_alu_op1711
    DSP48_X0Y12.B1       net (fanout=29)       0.870   M_test_r_op1[1]
    DSP48_X0Y12.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X7Y42.A6       net (fanout=1)        1.181   test/alu/n0189[1]
    SLICE_X7Y42.A        Tilo                  0.259   test/alu/N370
                                                       test/alu/Mmux_out313
    SLICE_X10Y42.A3      net (fanout=2)        0.891   test/alu/Mmux_out314
    SLICE_X10Y42.A       Tilo                  0.235   test/Mmux_M_counter_d10159
                                                       test/alu/Mmux_out319
    SLICE_X10Y41.D3      net (fanout=25)       0.555   M_test_out[1]
    SLICE_X10Y41.D       Tilo                  0.235   test/M_alu_out[7]_GND_3_o_equal_209_o<7>1
                                                       test/M_alu_out[7]_GND_3_o_equal_209_o<7>11
    SLICE_X9Y33.B4       net (fanout=7)        1.308   test/M_alu_out[7]_GND_3_o_equal_209_o<7>1
    SLICE_X9Y33.B        Tilo                  0.259   test/M_state_q_FSM_FFd32
                                                       test/M_alu_out[7]_GND_3_o_equal_275_o<7>1
    SLICE_X13Y36.A6      net (fanout=14)       1.088   test/M_alu_out[7]_GND_3_o_equal_275_o
    SLICE_X13Y36.A       Tilo                  0.259   test/M_state_q_FSM_FFd53
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X15Y34.A5      net (fanout=2)        1.549   test/M_state_q_FSM_FFd51-In
    SLICE_X15Y34.CLK     Tas                   0.264   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q_FSM_FFd51-In_rt
                                                       test/M_state_q_FSM_FFd51_1
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (7.158ns logic, 12.008ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.163ns (Levels of Logic = 17)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.COUT    Taxcy                 0.248   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.220   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B4      net (fanout=16)       0.592   test/_n1058[4]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X8Y42.C6       net (fanout=2)        0.607   test/Mmux_out6201
    SLICE_X8Y42.C        Tilo                  0.255   test/Mmux_M_counter_d10156
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0
    SLICE_X9Y37.D6       net (fanout=2)        0.588   test/N299
    SLICE_X9Y37.D        Tilo                  0.259   test/Mmux_M_counter_d10158
                                                       test/Mmux_M_counter_d10158
    SLICE_X14Y31.B2      net (fanout=1)        1.474   test/Mmux_M_counter_d10158
    SLICE_X14Y31.B       Tilo                  0.235   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101510
    SLICE_X14Y31.D1      net (fanout=2)        0.548   test/Mmux_M_counter_d101510
    SLICE_X14Y31.CMUX    Topdc                 0.402   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_F
                                                       test/Mmux_M_counter_d101514
    SLICE_X14Y31.A2      net (fanout=27)       0.829   test/Mmux_M_counter_d1015
    SLICE_X14Y31.CLK     Tas                   0.349   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d411
                                                       test/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.163ns (4.911ns logic, 14.252ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 18)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X11Y30.C5      net (fanout=13)       1.332   test/_n1058[2]
    SLICE_X11Y30.C       Tilo                  0.259   test/Mmux_M_alu_op1811
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X10Y29.D5      net (fanout=8)        0.449   test/Mmux_M_alu_op1611
    SLICE_X10Y29.D       Tilo                  0.235   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_411
    SLICE_X10Y33.DX      net (fanout=1)        0.873   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
    SLICE_X10Y33.COUT    Tdxcy                 0.121   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
    SLICE_X10Y34.CMUX    Tcinc                 0.289   test/alu/Madd__n0319_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_xor<7>
    SLICE_X10Y35.A6      net (fanout=20)       1.118   test/alu/Madd__n0319_lut[3]
    SLICE_X10Y35.A       Tilo                  0.235   test/M_state_q_FSM_FFd37
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT11_SW0
    SLICE_X8Y34.A4       net (fanout=1)        0.663   test/alu/adder/N124
    SLICE_X8Y34.A        Tilo                  0.254   test/alu/_n0319[3]
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>21
    SLICE_X7Y34.D5       net (fanout=2)        0.656   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>2
    SLICE_X7Y34.D        Tilo                  0.259   test/alu/Mmux_out719
                                                       test/alu/Mmux_out719
    SLICE_X6Y43.CX       net (fanout=2)        1.146   test/alu/Mmux_out719
    SLICE_X6Y43.CMUX     Tcxc                  0.192   test/alu/Mmux_out720
                                                       test/alu/Mmux_out722_SW0
    SLICE_X6Y43.A2       net (fanout=2)        0.732   test/alu/N469
    SLICE_X6Y43.A        Tilo                  0.235   test/alu/Mmux_out720
                                                       test/alu/Mmux_out723_1
    SLICE_X8Y42.C3       net (fanout=3)        0.895   test/Mmux_out723
    SLICE_X8Y42.C        Tilo                  0.255   test/Mmux_M_counter_d10156
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0
    SLICE_X9Y37.D6       net (fanout=2)        0.588   test/N299
    SLICE_X9Y37.D        Tilo                  0.259   test/Mmux_M_counter_d10158
                                                       test/Mmux_M_counter_d10158
    SLICE_X14Y31.B2      net (fanout=1)        1.474   test/Mmux_M_counter_d10158
    SLICE_X14Y31.B       Tilo                  0.235   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101510
    SLICE_X14Y31.D1      net (fanout=2)        0.548   test/Mmux_M_counter_d101510
    SLICE_X14Y31.CMUX    Topdc                 0.402   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_F
                                                       test/Mmux_M_counter_d101514
    SLICE_X16Y32.A5      net (fanout=27)       0.783   test/Mmux_M_counter_d1015
    SLICE_X16Y32.CLK     Tas                   0.339   test/M_counter_q[6]
                                                       test/Mmux_M_counter_d811
                                                       test/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (5.162ns logic, 14.004ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.160ns (Levels of Logic = 18)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X11Y30.C5      net (fanout=13)       1.332   test/_n1058[2]
    SLICE_X11Y30.C       Tilo                  0.259   test/Mmux_M_alu_op1811
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X10Y29.D5      net (fanout=8)        0.449   test/Mmux_M_alu_op1611
    SLICE_X10Y29.D       Tilo                  0.235   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_411
    SLICE_X10Y33.DX      net (fanout=1)        0.873   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
    SLICE_X10Y33.COUT    Tdxcy                 0.121   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
    SLICE_X10Y34.CMUX    Tcinc                 0.289   test/alu/Madd__n0319_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_xor<7>
    SLICE_X10Y35.A6      net (fanout=20)       1.118   test/alu/Madd__n0319_lut[3]
    SLICE_X10Y35.A       Tilo                  0.235   test/M_state_q_FSM_FFd37
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT11_SW0
    SLICE_X8Y34.A4       net (fanout=1)        0.663   test/alu/adder/N124
    SLICE_X8Y34.A        Tilo                  0.254   test/alu/_n0319[3]
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>21
    SLICE_X7Y34.D5       net (fanout=2)        0.656   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>2
    SLICE_X7Y34.D        Tilo                  0.259   test/alu/Mmux_out719
                                                       test/alu/Mmux_out719
    SLICE_X6Y43.CX       net (fanout=2)        1.146   test/alu/Mmux_out719
    SLICE_X6Y43.CMUX     Tcxc                  0.192   test/alu/Mmux_out720
                                                       test/alu/Mmux_out722_SW0
    SLICE_X6Y43.A2       net (fanout=2)        0.732   test/alu/N469
    SLICE_X6Y43.A        Tilo                  0.235   test/alu/Mmux_out720
                                                       test/alu/Mmux_out723_1
    SLICE_X8Y43.C3       net (fanout=3)        0.679   test/Mmux_out723
    SLICE_X8Y43.CMUX     Tilo                  0.430   test/N154
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0_SW1_SW0_G
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0_SW1_SW0
    SLICE_X10Y42.D6      net (fanout=1)        0.555   test/N356
    SLICE_X10Y42.D       Tilo                  0.235   test/Mmux_M_counter_d10159
                                                       test/Mmux_M_counter_d10159
    SLICE_X14Y31.B6      net (fanout=1)        1.510   test/Mmux_M_counter_d10159
    SLICE_X14Y31.B       Tilo                  0.235   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101510
    SLICE_X14Y31.D1      net (fanout=2)        0.548   test/Mmux_M_counter_d101510
    SLICE_X14Y31.CMUX    Topdc                 0.402   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_F
                                                       test/Mmux_M_counter_d101514
    SLICE_X14Y31.A2      net (fanout=27)       0.829   test/Mmux_M_counter_d1015
    SLICE_X14Y31.CLK     Tas                   0.349   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d411
                                                       test/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.160ns (5.323ns logic, 13.837ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.153ns (Levels of Logic = 17)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.COUT    Taxcy                 0.248   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.220   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B4      net (fanout=16)       0.592   test/_n1058[4]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X10Y41.A2      net (fanout=2)        1.023   test/Mmux_out6201
    SLICE_X10Y41.A       Tilo                  0.235   test/M_alu_out[7]_GND_3_o_equal_209_o<7>1
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW3
    SLICE_X9Y41.D4       net (fanout=1)        0.494   test/N307
    SLICE_X9Y41.D        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/M_alu_out[7]_PWR_3_o_equal_17_o<7>1
    SLICE_X9Y41.C6       net (fanout=3)        0.152   test/M_alu_out[7]_PWR_3_o_equal_17_o
    SLICE_X9Y41.C        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/Mmux_M_counter_d101514_G_SW0
    SLICE_X14Y31.C5      net (fanout=1)        1.588   test/N539
    SLICE_X14Y31.CMUX    Tilo                  0.403   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_G
                                                       test/Mmux_M_counter_d101514
    SLICE_X15Y31.D6      net (fanout=27)       0.750   test/Mmux_M_counter_d1015
    SLICE_X15Y31.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d2711
                                                       test/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.153ns (4.940ns logic, 14.213ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.148ns (Levels of Logic = 18)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X11Y30.C5      net (fanout=13)       1.332   test/_n1058[2]
    SLICE_X11Y30.C       Tilo                  0.259   test/Mmux_M_alu_op1811
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X10Y29.D5      net (fanout=8)        0.449   test/Mmux_M_alu_op1611
    SLICE_X10Y29.D       Tilo                  0.235   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_411
    SLICE_X10Y33.DX      net (fanout=1)        0.873   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
    SLICE_X10Y33.COUT    Tdxcy                 0.121   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
    SLICE_X10Y34.BMUX    Tcinb                 0.277   test/alu/Madd__n0319_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_xor<7>
    SLICE_X11Y35.A6      net (fanout=21)       1.590   test/alu/PWR_5_o_PWR_5_o_MuLt_21_OUT[6]
    SLICE_X11Y35.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_2
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT21
    SLICE_X8Y36.B1       net (fanout=2)        0.960   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X8Y36.B        Tilo                  0.254   test/N491
                                                       test/alu/Mmux_out820_SW0
    SLICE_X8Y41.A5       net (fanout=1)        0.686   test/alu/N233
    SLICE_X8Y41.A        Tilo                  0.254   test/N101
                                                       test/alu/Mmux_out820
    SLICE_X8Y41.CX       net (fanout=2)        0.685   test/alu/Mmux_out820
    SLICE_X8Y41.CMUX     Tcxc                  0.182   test/N101
                                                       test/alu/Mmux_out823_SW1
    SLICE_X8Y43.B6       net (fanout=3)        0.394   test/alu/N102
    SLICE_X8Y43.B        Tilo                  0.254   test/N154
                                                       test/alu/Mmux_out824_SW1
    SLICE_X8Y43.D1       net (fanout=9)        0.625   test/N154
    SLICE_X8Y43.CMUX     Topdc                 0.456   test/N154
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0_SW1_SW0_F
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0_SW1_SW0
    SLICE_X10Y42.D6      net (fanout=1)        0.555   test/N356
    SLICE_X10Y42.D       Tilo                  0.235   test/Mmux_M_counter_d10159
                                                       test/Mmux_M_counter_d10159
    SLICE_X14Y31.B6      net (fanout=1)        1.510   test/Mmux_M_counter_d10159
    SLICE_X14Y31.B       Tilo                  0.235   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101510
    SLICE_X14Y31.D1      net (fanout=2)        0.548   test/Mmux_M_counter_d101510
    SLICE_X14Y31.CMUX    Topdc                 0.402   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_F
                                                       test/Mmux_M_counter_d101514
    SLICE_X14Y31.A2      net (fanout=27)       0.829   test/Mmux_M_counter_d1015
    SLICE_X14Y31.CLK     Tas                   0.349   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d411
                                                       test/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.148ns (5.365ns logic, 13.783ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.152ns (Levels of Logic = 17)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.COUT    Taxcy                 0.248   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.220   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B4      net (fanout=16)       0.592   test/_n1058[4]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X10Y41.A2      net (fanout=2)        1.023   test/Mmux_out6201
    SLICE_X10Y41.A       Tilo                  0.235   test/M_alu_out[7]_GND_3_o_equal_209_o<7>1
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW3
    SLICE_X9Y41.D4       net (fanout=1)        0.494   test/N307
    SLICE_X9Y41.D        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/M_alu_out[7]_PWR_3_o_equal_17_o<7>1
    SLICE_X9Y41.C6       net (fanout=3)        0.152   test/M_alu_out[7]_PWR_3_o_equal_17_o
    SLICE_X9Y41.C        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/Mmux_M_counter_d101514_G_SW0
    SLICE_X14Y31.C5      net (fanout=1)        1.588   test/N539
    SLICE_X14Y31.CMUX    Tilo                  0.403   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_G
                                                       test/Mmux_M_counter_d101514
    SLICE_X16Y32.A5      net (fanout=27)       0.783   test/Mmux_M_counter_d1015
    SLICE_X16Y32.CLK     Tas                   0.339   test/M_counter_q[6]
                                                       test/Mmux_M_counter_d811
                                                       test/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.152ns (4.906ns logic, 14.246ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd56 (FF)
  Destination:          test/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.183ns (Levels of Logic = 15)
  Clock Path Skew:      -0.020ns (0.690 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd56 to test/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.BQ      Tcko                  0.525   M_state_q_FSM_FFd56
                                                       test/M_state_q_FSM_FFd56
    SLICE_X13Y38.D4      net (fanout=42)       1.722   M_state_q_FSM_FFd56
    SLICE_X13Y38.D       Tilo                  0.259   test/Mmux__n1058_rs_A[2]
                                                       test/M_state_q_Mmux__n1058_rs_A<2>1
    SLICE_X12Y38.CX      net (fanout=1)        1.506   test/Mmux__n1058_rs_A[2]
    SLICE_X12Y38.COUT    Tcxcy                 0.117   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B6      net (fanout=25)       0.587   test/_n1058[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X8Y42.C6       net (fanout=2)        0.607   test/Mmux_out6201
    SLICE_X8Y42.C        Tilo                  0.255   test/Mmux_M_counter_d10156
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0
    SLICE_X9Y37.D6       net (fanout=2)        0.588   test/N299
    SLICE_X9Y37.D        Tilo                  0.259   test/Mmux_M_counter_d10158
                                                       test/Mmux_M_counter_d10158
    SLICE_X14Y31.B2      net (fanout=1)        1.474   test/Mmux_M_counter_d10158
    SLICE_X14Y31.B       Tilo                  0.235   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101510
    SLICE_X14Y31.D1      net (fanout=2)        0.548   test/Mmux_M_counter_d101510
    SLICE_X14Y31.CMUX    Topdc                 0.402   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_F
                                                       test/Mmux_M_counter_d101514
    SLICE_X14Y31.A2      net (fanout=27)       0.829   test/Mmux_M_counter_d1015
    SLICE_X14Y31.CLK     Tas                   0.349   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d411
                                                       test/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.183ns (4.452ns logic, 14.731ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.139ns (Levels of Logic = 17)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X12Y34.B6      net (fanout=4)        0.362   test/_n1021
    SLICE_X12Y34.B       Tilo                  0.254   test/M_state_q_FSM_FFd56_1
                                                       test/Mmux__n1058_A813
    SLICE_X12Y38.AX      net (fanout=1)        1.010   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y38.COUT    Taxcy                 0.248   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B6      net (fanout=25)       0.587   test/_n1058[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X10Y41.A2      net (fanout=2)        1.023   test/Mmux_out6201
    SLICE_X10Y41.A       Tilo                  0.235   test/M_alu_out[7]_GND_3_o_equal_209_o<7>1
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW3
    SLICE_X9Y41.D4       net (fanout=1)        0.494   test/N307
    SLICE_X9Y41.D        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/M_alu_out[7]_PWR_3_o_equal_17_o<7>1
    SLICE_X9Y41.C6       net (fanout=3)        0.152   test/M_alu_out[7]_PWR_3_o_equal_17_o
    SLICE_X9Y41.C        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/Mmux_M_counter_d101514_G_SW0
    SLICE_X14Y31.C5      net (fanout=1)        1.588   test/N539
    SLICE_X14Y31.CMUX    Tilo                  0.403   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_G
                                                       test/Mmux_M_counter_d101514
    SLICE_X15Y29.C4      net (fanout=27)       0.651   test/Mmux_M_counter_d1015
    SLICE_X15Y29.CLK     Tas                   0.373   test/M_counter_q[17]
                                                       test/Mmux_M_counter_d1311
                                                       test/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                     19.139ns (5.030ns logic, 14.109ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.141ns (Levels of Logic = 18)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A1      net (fanout=12)       1.229   test/M_state_q_FSM_FFd45
    SLICE_X15Y34.A       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021_SW0
    SLICE_X15Y34.B6      net (fanout=1)        0.143   test/N27
    SLICE_X15Y34.B       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q__n1021
    SLICE_X15Y34.C4      net (fanout=4)        0.335   test/_n1021
    SLICE_X15Y34.C       Tilo                  0.259   test/M_state_q_FSM_FFd12_1
                                                       test/M_state_q_Mmux__n1058_rs_A<1>1
    SLICE_X12Y38.BX      net (fanout=1)        0.966   test/Mmux__n1058_rs_A[1]
    SLICE_X12Y38.CMUX    Taxc                  0.376   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X11Y30.C5      net (fanout=13)       1.332   test/_n1058[2]
    SLICE_X11Y30.C       Tilo                  0.259   test/Mmux_M_alu_op1811
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X10Y29.D5      net (fanout=8)        0.449   test/Mmux_M_alu_op1611
    SLICE_X10Y29.D       Tilo                  0.235   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_411
    SLICE_X10Y33.DX      net (fanout=1)        0.873   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
    SLICE_X10Y33.COUT    Tdxcy                 0.121   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
    SLICE_X10Y34.CMUX    Tcinc                 0.289   test/alu/Madd__n0319_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_xor<7>
    SLICE_X10Y35.A6      net (fanout=20)       1.118   test/alu/Madd__n0319_lut[3]
    SLICE_X10Y35.A       Tilo                  0.235   test/M_state_q_FSM_FFd37
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT11_SW0
    SLICE_X8Y34.A4       net (fanout=1)        0.663   test/alu/adder/N124
    SLICE_X8Y34.A        Tilo                  0.254   test/alu/_n0319[3]
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>21
    SLICE_X7Y34.D5       net (fanout=2)        0.656   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT_lut<0>2
    SLICE_X7Y34.D        Tilo                  0.259   test/alu/Mmux_out719
                                                       test/alu/Mmux_out719
    SLICE_X6Y43.CX       net (fanout=2)        1.146   test/alu/Mmux_out719
    SLICE_X6Y43.CMUX     Tcxc                  0.192   test/alu/Mmux_out720
                                                       test/alu/Mmux_out722_SW0
    SLICE_X6Y43.A2       net (fanout=2)        0.732   test/alu/N469
    SLICE_X6Y43.A        Tilo                  0.235   test/alu/Mmux_out720
                                                       test/alu/Mmux_out723_1
    SLICE_X8Y42.C3       net (fanout=3)        0.895   test/Mmux_out723
    SLICE_X8Y42.C        Tilo                  0.255   test/Mmux_M_counter_d10156
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW0
    SLICE_X9Y37.D6       net (fanout=2)        0.588   test/N299
    SLICE_X9Y37.D        Tilo                  0.259   test/Mmux_M_counter_d10158
                                                       test/Mmux_M_counter_d10158
    SLICE_X14Y31.B2      net (fanout=1)        1.474   test/Mmux_M_counter_d10158
    SLICE_X14Y31.B       Tilo                  0.235   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101510
    SLICE_X14Y31.D1      net (fanout=2)        0.548   test/Mmux_M_counter_d101510
    SLICE_X14Y31.CMUX    Topdc                 0.402   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_F
                                                       test/Mmux_M_counter_d101514
    SLICE_X14Y31.A2      net (fanout=27)       0.829   test/Mmux_M_counter_d1015
    SLICE_X14Y31.CLK     Tas                   0.349   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d411
                                                       test/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.141ns (5.162ns logic, 13.979ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd56 (FF)
  Destination:          test/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.173ns (Levels of Logic = 15)
  Clock Path Skew:      -0.020ns (0.690 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd56 to test/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.BQ      Tcko                  0.525   M_state_q_FSM_FFd56
                                                       test/M_state_q_FSM_FFd56
    SLICE_X13Y38.D4      net (fanout=42)       1.722   M_state_q_FSM_FFd56
    SLICE_X13Y38.D       Tilo                  0.259   test/Mmux__n1058_rs_A[2]
                                                       test/M_state_q_Mmux__n1058_rs_A<2>1
    SLICE_X12Y38.CX      net (fanout=1)        1.506   test/Mmux__n1058_rs_A[2]
    SLICE_X12Y38.COUT    Tcxcy                 0.117   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   test/Mmux__n1058_rs_cy[3]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   test/_n1058[7]
                                                       test/Mmux__n1058_rs_xor<7>
    SLICE_X14Y38.B6      net (fanout=25)       0.587   test/_n1058[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/alu/adder/N456
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1_SW1
    SLICE_X14Y39.B3      net (fanout=1)        0.704   test/alu/adder/N247
    SLICE_X14Y39.B       Tilo                  0.235   test/alu/Madd_n0237_lut<0>2
                                                       test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C5      net (fanout=10)       2.082   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut<1>1
    SLICE_X11Y44.C       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X11Y44.A2      net (fanout=2)        0.549   test/alu/N69
    SLICE_X11Y44.A       Tilo                  0.259   test/alu/N333
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X14Y45.B5      net (fanout=6)        0.916   test/alu/Madd_n0237_lut[2]
    SLICE_X14Y45.B       Tilo                  0.235   test/alu/N104
                                                       test/alu/Mmux_out3111_SW0
    SLICE_X7Y41.D3       net (fanout=6)        2.078   test/alu/N104
    SLICE_X7Y41.D        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out619
    SLICE_X7Y41.C4       net (fanout=3)        0.538   test/Mmux_out624
    SLICE_X7Y41.C        Tilo                  0.259   test/Mmux_out624
                                                       test/alu/Mmux_out620_1
    SLICE_X10Y41.A2      net (fanout=2)        1.023   test/Mmux_out6201
    SLICE_X10Y41.A       Tilo                  0.235   test/M_alu_out[7]_GND_3_o_equal_209_o<7>1
                                                       test/M_alu_out[7]_GND_3_o_equal_179_o<7>11_SW3
    SLICE_X9Y41.D4       net (fanout=1)        0.494   test/N307
    SLICE_X9Y41.D        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/M_alu_out[7]_PWR_3_o_equal_17_o<7>1
    SLICE_X9Y41.C6       net (fanout=3)        0.152   test/M_alu_out[7]_PWR_3_o_equal_17_o
    SLICE_X9Y41.C        Tilo                  0.259   test/M_alu_out[7]_PWR_3_o_equal_17_o
                                                       test/Mmux_M_counter_d101514_G_SW0
    SLICE_X14Y31.C5      net (fanout=1)        1.588   test/N539
    SLICE_X14Y31.CMUX    Tilo                  0.403   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d101514_G
                                                       test/Mmux_M_counter_d101514
    SLICE_X15Y31.D6      net (fanout=27)       0.750   test/Mmux_M_counter_d1015
    SLICE_X15Y31.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d2711
                                                       test/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.173ns (4.481ns logic, 14.692ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd41/CLK
  Logical resource: test/M_state_q_FSM_FFd40/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd41/CLK
  Logical resource: test/M_state_q_FSM_FFd41/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd15/CLK
  Logical resource: test/M_state_q_FSM_FFd12/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd15/CLK
  Logical resource: test/M_state_q_FSM_FFd13/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd15/CLK
  Logical resource: test/M_state_q_FSM_FFd36/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd15/CLK
  Logical resource: test/M_state_q_FSM_FFd15/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[11]/CLK
  Logical resource: test/M_counter_q_12/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[11]/CLK
  Logical resource: test/M_counter_q_9/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[11]/CLK
  Logical resource: test/M_counter_q_11/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[10]/CLK
  Logical resource: test/M_counter_q_10/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/Mmux_M_alu_op2811/CLK
  Logical resource: test/M_state_q_FSM_FFd39/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.384|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1244309861 paths, 0 nets, and 4017 connections

Design statistics:
   Minimum period:  19.384ns{1}   (Maximum frequency:  51.589MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 11:12:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 401 MB



