axi_quad_spi_0.vhd,vhdl,xil_defaultlib,../../../../PYNQ-Z1_QSPI.gen/sources_1/ip/axi_quad_spi_0/sim/axi_quad_spi_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
