---
MainSourceFile:  'C:/Users/ankha/Desktop/FPGA_Design/lab0/lab0/hls/.autopilot/db/Mux_2to1.pp.0.cpp'
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        'D:\Xilinx_2025\2025.1\Vitis\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'C:\Users\ankha\Desktop\FPGA_Design\lab0\lab0\hls\.autopilot\db\Mux_2to1.pp.0.cpp'
        Offset:          279911
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        'D:\Xilinx_2025\2025.1\Vitis\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'C:\Users\ankha\Desktop\FPGA_Design\lab0\lab0\hls\.autopilot\db\Mux_2to1.pp.0.cpp'
        Offset:          280377
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        'D:\Xilinx_2025\2025.1\Vitis\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'C:\Users\ankha\Desktop\FPGA_Design\lab0\lab0\hls\.autopilot\db\Mux_2to1.pp.0.cpp'
        Offset:          280844
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        'D:\Xilinx_2025\2025.1\Vitis\common\technology\autopilot\etc\ap_fixed_base.h'
    Replacements:    
      - FilePath:        'C:\Users\ankha\Desktop\FPGA_Design\lab0\lab0\hls\.autopilot\db\Mux_2to1.pp.0.cpp'
        Offset:          575494
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
...
