EMERGENCY SHUTDOWN (0,0)!
# Simulated time:                  105.328 ms
MemHierarchy::MemoryController memory
  Outstanding events: 1
    ID: <264302,0> Cmd: GetS Src: l1cache Dst: memory Rqstr: l1cache Flags: [] MemFlags: 0x0 Addr: 0x71180 BaseAddr: 0x71180 (Global) VA: 0x0 IP: 0x0 Size: 64 Prefetch: true
  Link Status:   MemHierarchy::MemLink: No status given
End MemHierarchy::MemoryController

MemHierarchy::Cache l1cache
  Clock is on. Last active cycle: 210655162
  Requests waiting to be handled by cache: 0
  Requests waiting for bank access: 0
  MSHR Status:
    MSHR Status for l1cache. Size: 1. Prefetches: 1
      Entry: Addr = 0x71180 Acks needed: 0
        ID: <264302,0> Cmd: GetS Src: l1cache Dst: None Rqstr: l1cache Flags: [] MemFlags: 0x0 Addr: 0x71180 BaseAddr: 0x71180 (Global) VA: 0x0 IP: 0x0 Size: 64 Prefetch: true
    End MSHR Status for l1cache
  Up link status:   MemHierarchy::MemLink: No status given
  Down link status:   MemHierarchy::MemLink: No status given
  Cache contents:
   0 0x24800 State: E Sharers: [] Owner: 
   1 0x1000 State: M Sharers: [] Owner: 
   2 0xb000 State: M Sharers: [] Owner: 
   3 0x1b800 State: E Sharers: [] Owner: 
   4 0x48040 State: E Sharers: [] Owner: 
   5 0x53840 State: E Sharers: [] Owner: 
   6 0xb040 State: E Sharers: [] Owner: 
   7 0x3840 State: E Sharers: [] Owner: 
   8 0xf080 State: E Sharers: [] Owner: 
   9 0x48080 State: E Sharers: [] Owner: 
   10 0x36080 State: E Sharers: [] Owner: 
   11 0x53880 State: E Sharers: [] Owner: 
   12 0x348c0 State: E Sharers: [] Owner: 
   13 0x6b0c0 State: E Sharers: [] Owner: 
   14 0x4f8c0 State: M Sharers: [] Owner: 
   15 0x7e8c0 State: M Sharers: [] Owner: 
   16 0x3e100 State: E Sharers: [] Owner: 
   17 0x6b100 State: E Sharers: [] Owner: 
   18 0x34900 State: E Sharers: [] Owner: 
   19 0x4f900 State: E Sharers: [] Owner: 
   20 0x45140 State: E Sharers: [] Owner: 
   21 0x71140 State: M Sharers: [] Owner: 
   22 0x7e140 State: M Sharers: [] Owner: 
   23 0x35140 State: M Sharers: [] Owner: 
   24 0x180 State: M Sharers: [] Owner: 
   25 0x71180 State: IS Sharers: [] Owner: 
   26 0x30980 State: E Sharers: [] Owner: 
   27 0x69980 State: E Sharers: [] Owner: 
   28 0x5d1c0 State: M Sharers: [] Owner: 
   29 0x1c0 State: E Sharers: [] Owner: 
   30 0x659c0 State: M Sharers: [] Owner: 
   31 0x611c0 State: M Sharers: [] Owner: 
   32 0x63a00 State: E Sharers: [] Owner: 
   33 0x3ca00 State: E Sharers: [] Owner: 
   34 0x70200 State: E Sharers: [] Owner: 
   35 0x65a00 State: E Sharers: [] Owner: 
   36 0x63a40 State: E Sharers: [] Owner: 
   37 0x5240 State: M Sharers: [] Owner: 
   38 0x3ca40 State: E Sharers: [] Owner: 
   39 0x1f240 State: M Sharers: [] Owner: 
   40 0x13280 State: M Sharers: [] Owner: 
   41 0x7f280 State: E Sharers: [] Owner: 
   42 0x50a80 State: M Sharers: [] Owner: 
   43 0x1f280 State: E Sharers: [] Owner: 
   44 0x132c0 State: E Sharers: [] Owner: 
   45 0x3ac0 State: E Sharers: [] Owner: 
   46 0x332c0 State: M Sharers: [] Owner: 
   47 0x472c0 State: M Sharers: [] Owner: 
   48 0x47300 State: E Sharers: [] Owner: 
   49 0x1fb00 State: E Sharers: [] Owner: 
   50 0x38300 State: E Sharers: [] Owner: 
   51 0x1ab00 State: E Sharers: [] Owner: 
   52 0x63340 State: E Sharers: [] Owner: 
   53 0x15b40 State: M Sharers: [] Owner: 
   54 0x7f340 State: E Sharers: [] Owner: 
   55 0x58340 State: E Sharers: [] Owner: 
   56 0x77380 State: E Sharers: [] Owner: 
   57 0x6e380 State: E Sharers: [] Owner: 
   58 0x29b80 State: M Sharers: [] Owner: 
   59 0x58380 State: E Sharers: [] Owner: 
   60 0x3ebc0 State: E Sharers: [] Owner: 
   61 0xc3c0 State: E Sharers: [] Owner: 
   62 0x44bc0 State: E Sharers: [] Owner: 
   63 0x1f3c0 State: E Sharers: [] Owner: 
   64 0x39400 State: M Sharers: [] Owner: 
   65 0xc400 State: E Sharers: [] Owner: 
   66 0x6400 State: M Sharers: [] Owner: 
   67 0x77c00 State: M Sharers: [] Owner: 
   68 0xf440 State: E Sharers: [] Owner: 
   69 0x58440 State: E Sharers: [] Owner: 
   70 0x6440 State: E Sharers: [] Owner: 
   71 0x3440 State: M Sharers: [] Owner: 
   72 0x73480 State: M Sharers: [] Owner: 
   73 0x75480 State: M Sharers: [] Owner: 
   74 0x58480 State: E Sharers: [] Owner: 
   75 0x1c80 State: M Sharers: [] Owner: 
   76 0xe4c0 State: E Sharers: [] Owner: 
   77 0x734c0 State: E Sharers: [] Owner: 
   78 0x5b4c0 State: E Sharers: [] Owner: 
   79 0x34cc0 State: E Sharers: [] Owner: 
   80 0x17d00 State: M Sharers: [] Owner: 
   81 0x5b500 State: E Sharers: [] Owner: 
   82 0x76500 State: M Sharers: [] Owner: 
   83 0xe500 State: E Sharers: [] Owner: 
   84 0x72d40 State: M Sharers: [] Owner: 
   85 0x5e540 State: M Sharers: [] Owner: 
   86 0x18d40 State: E Sharers: [] Owner: 
   87 0x59540 State: M Sharers: [] Owner: 
   88 0x1a580 State: E Sharers: [] Owner: 
   89 0x72d80 State: M Sharers: [] Owner: 
   90 0x6d580 State: E Sharers: [] Owner: 
   91 0x32d80 State: M Sharers: [] Owner: 
   92 0x4bdc0 State: E Sharers: [] Owner: 
   93 0x40dc0 State: M Sharers: [] Owner: 
   94 0x3a5c0 State: E Sharers: [] Owner: 
   95 0x6a5c0 State: E Sharers: [] Owner: 
   96 0x7b600 State: M Sharers: [] Owner: 
   97 0x40e00 State: E Sharers: [] Owner: 
   98 0x6e00 State: M Sharers: [] Owner: 
   99 0x3a600 State: M Sharers: [] Owner: 
   100 0x10640 State: M Sharers: [] Owner: 
   101 0x7b640 State: E Sharers: [] Owner: 
   102 0x25e40 State: E Sharers: [] Owner: 
   103 0x3d640 State: M Sharers: [] Owner: 
   104 0x7fe80 State: E Sharers: [] Owner: 
   105 0x16e80 State: E Sharers: [] Owner: 
   106 0x25e80 State: E Sharers: [] Owner: 
   107 0x20680 State: M Sharers: [] Owner: 
   108 0x206c0 State: E Sharers: [] Owner: 
   109 0x4e6c0 State: M Sharers: [] Owner: 
   110 0xaec0 State: E Sharers: [] Owner: 
   111 0x5a6c0 State: E Sharers: [] Owner: 
   112 0x61f00 State: M Sharers: [] Owner: 
   113 0x55700 State: M Sharers: [] Owner: 
   114 0x4cf00 State: M Sharers: [] Owner: 
   115 0x5a700 State: E Sharers: [] Owner: 
   116 0x3af40 State: E Sharers: [] Owner: 
   117 0x25f40 State: E Sharers: [] Owner: 
   118 0x4cf40 State: E Sharers: [] Owner: 
   119 0x4ff40 State: E Sharers: [] Owner: 
   120 0x72f80 State: M Sharers: [] Owner: 
   121 0x29780 State: E Sharers: [] Owner: 
   122 0x25f80 State: E Sharers: [] Owner: 
   123 0x4ff80 State: E Sharers: [] Owner: 
   124 0x6fc0 State: E Sharers: [] Owner: 
   125 0x25fc0 State: E Sharers: [] Owner: 
   126 0x607c0 State: M Sharers: [] Owner: 
   127 0x72fc0 State: E Sharers: [] Owner: 
End MemHierarchy::Cache

EMERGENCY SHUTDOWN Complete (0,0)!
 cpu.read_reqs : Accumulator : Sum.u64 = 53339; SumSQ.u64 = 53339; Count.u64 = 53339; Min.u64 = 1; Max.u64 = 1; 
 cpu.write_reqs : Accumulator : Sum.u64 = 53080; SumSQ.u64 = 53080; Count.u64 = 53080; Min.u64 = 1; Max.u64 = 1; 
 cpu.custom_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 cpu.split_read_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 cpu.split_write_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 cpu.split_custom_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 cpu.cycles_with_issue : Accumulator : Sum.u64 = 106419; SumSQ.u64 = 106419; Count.u64 = 106419; Min.u64 = 1; Max.u64 = 1; 
 cpu.cycles_no_issue : Accumulator : Sum.u64 = 210548743; SumSQ.u64 = 210548743; Count.u64 = 210548743; Min.u64 = 1; Max.u64 = 1; 
 cpu.total_bytes_read : Accumulator : Sum.u64 = 426712; SumSQ.u64 = 3413696; Count.u64 = 53339; Min.u64 = 8; Max.u64 = 8; 
 cpu.total_bytes_write : Accumulator : Sum.u64 = 424640; SumSQ.u64 = 3397120; Count.u64 = 53080; Min.u64 = 8; Max.u64 = 8; 
 cpu.total_bytes_custom : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 cpu.req_latency : Accumulator : Sum.u64 = 105220160; SumSQ.u64 = 105671385442; Count.u64 = 106418; Min.u64 = 3; Max.u64 = 1005; 
 cpu.time : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 cpu.cycles_hit_fence : Accumulator : Sum.u64 = 210655162; SumSQ.u64 = 210655162; Count.u64 = 210655162; Min.u64 = 1; Max.u64 = 1; 
 cpu.cycles_max_issue : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 cpu.cycles_max_reorder : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 cpu.cycles : Accumulator : Sum.u64 = 210655162; SumSQ.u64 = 210655162; Count.u64 = 210655162; Min.u64 = 1; Max.u64 = 1; 
 l1cache.prefetch_opportunities : Accumulator : Sum.u64 = 52794; SumSQ.u64 = 52794; Count.u64 = 52794; Min.u64 = 1; Max.u64 = 1; 
 l1cache.prefetches_issued : Accumulator : Sum.u64 = 52358; SumSQ.u64 = 52358; Count.u64 = 52358; Min.u64 = 1; Max.u64 = 1; 
 l1cache.prefetches_canceled_by_page_boundary : Accumulator : Sum.u64 = 829; SumSQ.u64 = 829; Count.u64 = 829; Min.u64 = 1; Max.u64 = 1; 
 l1cache.prefetches_canceled_by_history : Accumulator : Sum.u64 = 436; SumSQ.u64 = 436; Count.u64 = 436; Min.u64 = 1; Max.u64 = 1; 
 l1cache.Prefetch_requests : Accumulator : Sum.u64 = 52358; SumSQ.u64 = 52358; Count.u64 = 52358; Min.u64 = 1; Max.u64 = 1; 
 l1cache.Prefetch_hits : Accumulator : Sum.u64 = 692; SumSQ.u64 = 692; Count.u64 = 692; Min.u64 = 1; Max.u64 = 1; 
 l1cache.Prefetch_drops : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
 l1cache.TotalEventsReceived : Accumulator : Sum.u64 = 315192; SumSQ.u64 = 315192; Count.u64 = 315192; Min.u64 = 1; Max.u64 = 1; 
 l1cache.TotalEventsReplayed : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
 l1cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.CacheHits : Accumulator : Sum.u64 = 2353; SumSQ.u64 = 2353; Count.u64 = 2353; Min.u64 = 1; Max.u64 = 1; 
 l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 1513; SumSQ.u64 = 1513; Count.u64 = 1513; Min.u64 = 1; Max.u64 = 1; 
 l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 836; SumSQ.u64 = 836; Count.u64 = 836; Min.u64 = 1; Max.u64 = 1; 
 l1cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
 l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
 l1cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.CacheMisses : Accumulator : Sum.u64 = 156416; SumSQ.u64 = 156416; Count.u64 = 156416; Min.u64 = 1; Max.u64 = 1; 
 l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 104174; SumSQ.u64 = 104174; Count.u64 = 104174; Min.u64 = 1; Max.u64 = 1; 
 l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 52242; SumSQ.u64 = 52242; Count.u64 = 52242; Min.u64 = 1; Max.u64 = 1; 
 l1cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.GetS_recv : Accumulator : Sum.u64 = 105697; SumSQ.u64 = 105697; Count.u64 = 105697; Min.u64 = 1; Max.u64 = 1; 
 l1cache.GetX_recv : Accumulator : Sum.u64 = 53080; SumSQ.u64 = 53080; Count.u64 = 53080; Min.u64 = 1; Max.u64 = 1; 
 l1cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.GetXResp_recv : Accumulator : Sum.u64 = 156415; SumSQ.u64 = 156415; Count.u64 = 156415; Min.u64 = 1; Max.u64 = 1; 
 l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.MSHR_occupancy : Accumulator : Sum.u64 = 313459049; SumSQ.u64 = 520107765; Count.u64 = 210655162; Min.u64 = 0; Max.u64 = 2; 
 l1cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.evict_E : Accumulator : Sum.u64 = 103564; SumSQ.u64 = 103564; Count.u64 = 103564; Min.u64 = 1; Max.u64 = 1; 
 l1cache.evict_M : Accumulator : Sum.u64 = 52724; SumSQ.u64 = 52724; Count.u64 = 52724; Min.u64 = 1; Max.u64 = 1; 
 l1cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.latency_GetS_IS : Accumulator : Sum.u64 = 208773401; SumSQ.u64 = 418403529913; Count.u64 = 104173; Min.u64 = 2003; Max.u64 = 2008; 
 l1cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.latency_GetX_IM : Accumulator : Sum.u64 = 104675658; SumSQ.u64 = 209735381634; Count.u64 = 52242; Min.u64 = 2003; Max.u64 = 2005; 
 l1cache.latency_GetX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 104174; SumSQ.u64 = 104174; Count.u64 = 104174; Min.u64 = 1; Max.u64 = 1; 
 l1cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 536; SumSQ.u64 = 536; Count.u64 = 536; Min.u64 = 1; Max.u64 = 1; 
 l1cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 52242; SumSQ.u64 = 52242; Count.u64 = 52242; Min.u64 = 1; Max.u64 = 1; 
 l1cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 310; SumSQ.u64 = 310; Count.u64 = 310; Min.u64 = 1; Max.u64 = 1; 
 l1cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 104173; SumSQ.u64 = 104173; Count.u64 = 104173; Min.u64 = 1; Max.u64 = 1; 
 l1cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 52242; SumSQ.u64 = 52242; Count.u64 = 52242; Min.u64 = 1; Max.u64 = 1; 
 l1cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.eventSent_GetS : Accumulator : Sum.u64 = 104174; SumSQ.u64 = 104174; Count.u64 = 104174; Min.u64 = 1; Max.u64 = 1; 
 l1cache.eventSent_GetX : Accumulator : Sum.u64 = 52242; SumSQ.u64 = 52242; Count.u64 = 52242; Min.u64 = 1; Max.u64 = 1; 
 l1cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.eventSent_PutM : Accumulator : Sum.u64 = 52724; SumSQ.u64 = 52724; Count.u64 = 52724; Min.u64 = 1; Max.u64 = 1; 
 l1cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.eventSent_GetSResp : Accumulator : Sum.u64 = 53339; SumSQ.u64 = 53339; Count.u64 = 53339; Min.u64 = 1; Max.u64 = 1; 
 l1cache.eventSent_GetXResp : Accumulator : Sum.u64 = 53080; SumSQ.u64 = 53080; Count.u64 = 53080; Min.u64 = 1; Max.u64 = 1; 
 l1cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 979; SumSQ.u64 = 979; Count.u64 = 979; Min.u64 = 1; Max.u64 = 1; 
 l1cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 528; SumSQ.u64 = 528; Count.u64 = 528; Min.u64 = 1; Max.u64 = 1; 
 l1cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 l1cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simulation is complete, simulated time: 0 s
