Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jul 13 00:47:10 2023
| Host         : xionglexiang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   262 |
|    Minimum number of control sets                        |   262 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   569 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   262 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    39 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |    90 |
| >= 16              |    77 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             209 |           65 |
| No           | No                    | Yes                    |              42 |           10 |
| No           | Yes                   | No                     |             207 |           79 |
| Yes          | No                    | No                     |           16661 |         5111 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            1780 |          404 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                   | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                  | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_2                                                                                                                                                                 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__0_n_2                                                                                                                                                                           | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                            | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_2                                                                                                                                                                              | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_2                                                                                                                                                                | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_2                                                                                                                                                                              | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                       | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__4_n_2                                                                                                                                                                           | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__5_n_2                                                                                                                                                                            | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                      | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_2                                                                                                                                                                            | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_2                                                                                                                                                                            | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_2                                                                                                                                                                             | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__2_n_2                                                                                                                                                                          | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_2                                                                                                                                                               | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_2                                                                                                                                                              | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                     | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                     | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                                                                                                                       | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1_n_2                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg[0]                                                                                                                                                                        | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__0_n_2                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/flow_control_loop_pipe_sequential_init_U/i_fu_436                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/load_unit/buff_rdata/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_1                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                               | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                             | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/mul_32s_32s_32_2_1_U195/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                                             | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_89_in                                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_2                                                                                                                                                                              | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                              | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_2                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                             | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_2                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_22[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_30[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_19[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_11[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_15[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_22[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_41[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_39[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_5[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_34[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_26[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_3[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_42[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_30[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[4]_4[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[4]_8[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_27[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_24[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_32[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_40[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_9[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_23[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_20[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_36[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_28[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[4]_1[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               12 |             15 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[4]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[4]_5[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_33[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_7[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_6[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_31[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_29[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_38[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_37[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_25[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_4[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_8[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[4]_3[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_43[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_21[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_35[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[4]_7[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[4]_6[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_2[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[6]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[4]_2[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_20[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_16[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_18[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_2[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_12[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_21[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_19[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_23[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_31[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_3[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_10[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_29[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_6[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_26[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_5[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_13[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_17[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_8[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[0]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_9[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_28[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_10[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_11[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_27[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_1[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_25[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_7[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_1[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_12[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_13[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_14[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_15[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_16[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_14[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_24[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[2]_4[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_17[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512/i_1_reg_1087_reg[3]_18[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                               |               10 |             20 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                | design_1_i/fir_wrap_0/inst/CTRL_s_axi_U/rdata[31]_i_1__0_n_2                                                                                                                                                                                                                  |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               12 |             26 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                        | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                        |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                 | design_1_i/fir_wrap_0/inst/empty_63_reg_1234                                                                                                                                                                                                                                  |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/ap_CS_fsm_state12                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/CTRL_s_axi_U/int_len[31]_i_1_n_2                                                                                                                                                                                                  | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                              | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/control_s_axi_U/rdata[31]_i_2__0_n_2                                                                                                                                                                                              | design_1_i/fir_wrap_0/inst/control_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/control_s_axi_U/p_0_in                                                                                                                                                                                                            | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/control_s_axi_U/int_coef[63]_i_1_n_2                                                                                                                                                                                              | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/acc_reg_4692[31]_i_1_n_2                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/control_s_axi_U/int_y[31]_i_1_n_2                                                                                                                                                                                                 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/control_s_axi_U/int_x[63]_i_1_n_2                                                                                                                                                                                                 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/control_s_axi_U/int_x[31]_i_1_n_2                                                                                                                                                                                                 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/control_s_axi_U/int_coef[31]_i_1_n_2                                                                                                                                                                                              | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                             | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                      | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg[0]                                                                                                                                                                        | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                5 |             35 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                                                                                                                       | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                     | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             38 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             38 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             39 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             39 |         3.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             44 |         6.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             44 |         6.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/mul_32s_32s_32_2_1_U195/ap_enable_reg_pp0_iter1_reg                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             47 |         2.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               15 |             65 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               20 |             92 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/store_unit/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               20 |             92 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                             | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               20 |             92 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               25 |             92 |         3.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               25 |             92 |         3.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                            | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               23 |             92 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               12 |             93 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                  | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               12 |             93 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                   | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               12 |             93 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             93 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/add_ln19_22_reg_4672[31]_i_1_n_2                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             96 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               45 |            130 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                            | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               22 |            144 |         6.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                             | design_1_i/fir_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               28 |            144 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/mul_32s_32s_32_2_1_U103/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717_m_axi_gmem_RREADY                                                                                               |                                                                                                                                                                                                                                                                               |               55 |            175 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/mul_32s_32s_32_2_1_U187/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               79 |            205 |         2.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               66 |            210 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               50 |            218 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/add_ln19_4_reg_4637[31]_i_1_n_2                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               56 |            224 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/add_ln19_reg_4562[31]_i_1_n_2                                                                                                                                                        |                                                                                                                                                                                                                                                                               |              120 |            480 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/mul_32s_32s_32_2_1_U196/p_ZZ3firPiiE9shift_reg_790                                                                                                                                   |                                                                                                                                                                                                                                                                               |              358 |           1054 |         2.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/mul_ln19_78_reg_4417[31]_i_1_n_2                                                                                                                                                     |                                                                                                                                                                                                                                                                               |              375 |           1504 |         4.01 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/mul_32s_32s_32_2_1_U196/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                               |              607 |           2336 |         3.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/mul_32s_32s_32_2_1_U195/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                                             |                                                                                                                                                                                                                                                                               |              999 |           3508 |         3.51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_wrap_0/inst/grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/mul_32s_32s_32_2_1_U107/fir_int_int_shift_reg_50                                                                                                                                     |                                                                                                                                                                                                                                                                               |             1372 |           4273 |         3.11 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


