rc file Version 1.0

[Design]
COMPILE_PATH=/home/jhpark/dice/syn1/sim/LAB3/rtl
VCS_HOME=/home/eda/synopsys/vcs/V-2023.12-SP2-1
VERDI_HOME=/home/eda/synopsys/verdi/V-2023.12-SP2-1
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=TB_FREQDIVCHAIN 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-ssv -ssy 
