/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC */
#define ADC_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_IN__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_IN__0__MASK 0x10u
#define ADC_IN__0__PC CYREG_PRT0_PC4
#define ADC_IN__0__PORT 0u
#define ADC_IN__0__SHIFT 4u
#define ADC_IN__AG CYREG_PRT0_AG
#define ADC_IN__AMUX CYREG_PRT0_AMUX
#define ADC_IN__BIE CYREG_PRT0_BIE
#define ADC_IN__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_IN__BYP CYREG_PRT0_BYP
#define ADC_IN__CTL CYREG_PRT0_CTL
#define ADC_IN__DM0 CYREG_PRT0_DM0
#define ADC_IN__DM1 CYREG_PRT0_DM1
#define ADC_IN__DM2 CYREG_PRT0_DM2
#define ADC_IN__DR CYREG_PRT0_DR
#define ADC_IN__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_IN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_IN__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_IN__MASK 0x10u
#define ADC_IN__PORT 0u
#define ADC_IN__PRT CYREG_PRT0_PRT
#define ADC_IN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_IN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_IN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_IN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_IN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_IN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_IN__PS CYREG_PRT0_PS
#define ADC_IN__SHIFT 4u
#define ADC_IN__SLW CYREG_PRT0_SLW
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x01u
#define ADC_IRQ__INTC_NUMBER 0u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* DAC */
#define DAC_OUT__0__INTTYPE CYREG_PICU0_INTTYPE5
#define DAC_OUT__0__MASK 0x20u
#define DAC_OUT__0__PC CYREG_PRT0_PC5
#define DAC_OUT__0__PORT 0u
#define DAC_OUT__0__SHIFT 5u
#define DAC_OUT__AG CYREG_PRT0_AG
#define DAC_OUT__AMUX CYREG_PRT0_AMUX
#define DAC_OUT__BIE CYREG_PRT0_BIE
#define DAC_OUT__BIT_MASK CYREG_PRT0_BIT_MASK
#define DAC_OUT__BYP CYREG_PRT0_BYP
#define DAC_OUT__CTL CYREG_PRT0_CTL
#define DAC_OUT__DM0 CYREG_PRT0_DM0
#define DAC_OUT__DM1 CYREG_PRT0_DM1
#define DAC_OUT__DM2 CYREG_PRT0_DM2
#define DAC_OUT__DR CYREG_PRT0_DR
#define DAC_OUT__INP_DIS CYREG_PRT0_INP_DIS
#define DAC_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DAC_OUT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DAC_OUT__LCD_EN CYREG_PRT0_LCD_EN
#define DAC_OUT__MASK 0x20u
#define DAC_OUT__PORT 0u
#define DAC_OUT__PRT CYREG_PRT0_PRT
#define DAC_OUT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DAC_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DAC_OUT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DAC_OUT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DAC_OUT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DAC_OUT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DAC_OUT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DAC_OUT__PS CYREG_PRT0_PS
#define DAC_OUT__SHIFT 5u
#define DAC_OUT__SLW CYREG_PRT0_SLW
#define DAC_viDAC8__CR0 CYREG_DAC2_CR0
#define DAC_viDAC8__CR1 CYREG_DAC2_CR1
#define DAC_viDAC8__D CYREG_DAC2_D
#define DAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DAC_viDAC8__PM_ACT_MSK 0x04u
#define DAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DAC_viDAC8__PM_STBY_MSK 0x04u
#define DAC_viDAC8__STROBE CYREG_DAC2_STROBE
#define DAC_viDAC8__SW0 CYREG_DAC2_SW0
#define DAC_viDAC8__SW2 CYREG_DAC2_SW2
#define DAC_viDAC8__SW3 CYREG_DAC2_SW3
#define DAC_viDAC8__SW4 CYREG_DAC2_SW4
#define DAC_viDAC8__TR CYREG_DAC2_TR
#define DAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define DAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define DAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define DAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define DAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define DAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define DAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define DAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define DAC_viDAC8__TST CYREG_DAC2_TST

/* I2S */
#define I2S_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define I2S_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define I2S_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define I2S_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define I2S_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define I2S_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define I2S_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define I2S_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define I2S_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define I2S_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define I2S_bI2S_BitCounter__CONTROL_REG CYREG_B0_UDB00_CTL
#define I2S_bI2S_BitCounter__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define I2S_bI2S_BitCounter__COUNT_REG CYREG_B0_UDB00_CTL
#define I2S_bI2S_BitCounter__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define I2S_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define I2S_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define I2S_bI2S_BitCounter__PERIOD_REG CYREG_B0_UDB00_MSK
#define I2S_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define I2S_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define I2S_bI2S_BitCounter_ST__MASK_REG CYREG_B0_UDB00_MSK
#define I2S_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define I2S_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define I2S_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define I2S_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define I2S_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define I2S_bI2S_BitCounter_ST__STATUS_REG CYREG_B0_UDB00_ST
#define I2S_bI2S_CtlReg__0__MASK 0x01u
#define I2S_bI2S_CtlReg__0__POS 0
#define I2S_bI2S_CtlReg__1__MASK 0x02u
#define I2S_bI2S_CtlReg__1__POS 1
#define I2S_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define I2S_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define I2S_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define I2S_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define I2S_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define I2S_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define I2S_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define I2S_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define I2S_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define I2S_bI2S_CtlReg__2__MASK 0x04u
#define I2S_bI2S_CtlReg__2__POS 2
#define I2S_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define I2S_bI2S_CtlReg__CONTROL_REG CYREG_B0_UDB01_CTL
#define I2S_bI2S_CtlReg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define I2S_bI2S_CtlReg__COUNT_REG CYREG_B0_UDB01_CTL
#define I2S_bI2S_CtlReg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define I2S_bI2S_CtlReg__MASK 0x07u
#define I2S_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define I2S_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define I2S_bI2S_CtlReg__PERIOD_REG CYREG_B0_UDB01_MSK
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__A0_REG CYREG_B0_UDB03_A0
#define I2S_bI2S_Rx_CH_0__dpRx_u0__A1_REG CYREG_B0_UDB03_A1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__D0_REG CYREG_B0_UDB03_D0
#define I2S_bI2S_Rx_CH_0__dpRx_u0__D1_REG CYREG_B0_UDB03_D1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define I2S_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__F0_REG CYREG_B0_UDB03_F0
#define I2S_bI2S_Rx_CH_0__dpRx_u0__F1_REG CYREG_B0_UDB03_F1
#define I2S_bI2S_Rx_STS_0__Sts__0__MASK 0x01u
#define I2S_bI2S_Rx_STS_0__Sts__0__POS 0
#define I2S_bI2S_Rx_STS_0__Sts__1__MASK 0x02u
#define I2S_bI2S_Rx_STS_0__Sts__1__POS 1
#define I2S_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define I2S_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define I2S_bI2S_Rx_STS_0__Sts__MASK 0x03u
#define I2S_bI2S_Rx_STS_0__Sts__MASK_REG CYREG_B0_UDB03_MSK
#define I2S_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define I2S_bI2S_Rx_STS_0__Sts__STATUS_REG CYREG_B0_UDB03_ST
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__A0_REG CYREG_B0_UDB02_A0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__A1_REG CYREG_B0_UDB02_A1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__D0_REG CYREG_B0_UDB02_D0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__D1_REG CYREG_B0_UDB02_D1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define I2S_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__F0_REG CYREG_B0_UDB02_F0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__F1_REG CYREG_B0_UDB02_F1
#define I2S_bI2S_Tx_STS_0__Sts__0__MASK 0x01u
#define I2S_bI2S_Tx_STS_0__Sts__0__POS 0
#define I2S_bI2S_Tx_STS_0__Sts__1__MASK 0x02u
#define I2S_bI2S_Tx_STS_0__Sts__1__POS 1
#define I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define I2S_bI2S_Tx_STS_0__Sts__MASK 0x03u
#define I2S_bI2S_Tx_STS_0__Sts__MASK_REG CYREG_B0_UDB02_MSK
#define I2S_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define I2S_bI2S_Tx_STS_0__Sts__STATUS_REG CYREG_B0_UDB02_ST
#define I2S_SCK_OUT__0__INTTYPE CYREG_PICU0_INTTYPE0
#define I2S_SCK_OUT__0__MASK 0x01u
#define I2S_SCK_OUT__0__PC CYREG_PRT0_PC0
#define I2S_SCK_OUT__0__PORT 0u
#define I2S_SCK_OUT__0__SHIFT 0u
#define I2S_SCK_OUT__AG CYREG_PRT0_AG
#define I2S_SCK_OUT__AMUX CYREG_PRT0_AMUX
#define I2S_SCK_OUT__BIE CYREG_PRT0_BIE
#define I2S_SCK_OUT__BIT_MASK CYREG_PRT0_BIT_MASK
#define I2S_SCK_OUT__BYP CYREG_PRT0_BYP
#define I2S_SCK_OUT__CTL CYREG_PRT0_CTL
#define I2S_SCK_OUT__DM0 CYREG_PRT0_DM0
#define I2S_SCK_OUT__DM1 CYREG_PRT0_DM1
#define I2S_SCK_OUT__DM2 CYREG_PRT0_DM2
#define I2S_SCK_OUT__DR CYREG_PRT0_DR
#define I2S_SCK_OUT__INP_DIS CYREG_PRT0_INP_DIS
#define I2S_SCK_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define I2S_SCK_OUT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define I2S_SCK_OUT__LCD_EN CYREG_PRT0_LCD_EN
#define I2S_SCK_OUT__MASK 0x01u
#define I2S_SCK_OUT__PORT 0u
#define I2S_SCK_OUT__PRT CYREG_PRT0_PRT
#define I2S_SCK_OUT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define I2S_SCK_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define I2S_SCK_OUT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define I2S_SCK_OUT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define I2S_SCK_OUT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define I2S_SCK_OUT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define I2S_SCK_OUT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define I2S_SCK_OUT__PS CYREG_PRT0_PS
#define I2S_SCK_OUT__SHIFT 0u
#define I2S_SCK_OUT__SLW CYREG_PRT0_SLW
#define I2S_SD_IN__0__INTTYPE CYREG_PICU0_INTTYPE1
#define I2S_SD_IN__0__MASK 0x02u
#define I2S_SD_IN__0__PC CYREG_PRT0_PC1
#define I2S_SD_IN__0__PORT 0u
#define I2S_SD_IN__0__SHIFT 1u
#define I2S_SD_IN__AG CYREG_PRT0_AG
#define I2S_SD_IN__AMUX CYREG_PRT0_AMUX
#define I2S_SD_IN__BIE CYREG_PRT0_BIE
#define I2S_SD_IN__BIT_MASK CYREG_PRT0_BIT_MASK
#define I2S_SD_IN__BYP CYREG_PRT0_BYP
#define I2S_SD_IN__CTL CYREG_PRT0_CTL
#define I2S_SD_IN__DM0 CYREG_PRT0_DM0
#define I2S_SD_IN__DM1 CYREG_PRT0_DM1
#define I2S_SD_IN__DM2 CYREG_PRT0_DM2
#define I2S_SD_IN__DR CYREG_PRT0_DR
#define I2S_SD_IN__INP_DIS CYREG_PRT0_INP_DIS
#define I2S_SD_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define I2S_SD_IN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define I2S_SD_IN__LCD_EN CYREG_PRT0_LCD_EN
#define I2S_SD_IN__MASK 0x02u
#define I2S_SD_IN__PORT 0u
#define I2S_SD_IN__PRT CYREG_PRT0_PRT
#define I2S_SD_IN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define I2S_SD_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define I2S_SD_IN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define I2S_SD_IN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define I2S_SD_IN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define I2S_SD_IN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define I2S_SD_IN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define I2S_SD_IN__PS CYREG_PRT0_PS
#define I2S_SD_IN__SHIFT 1u
#define I2S_SD_IN__SLW CYREG_PRT0_SLW
#define I2S_SD_OUT__0__INTTYPE CYREG_PICU0_INTTYPE2
#define I2S_SD_OUT__0__MASK 0x04u
#define I2S_SD_OUT__0__PC CYREG_PRT0_PC2
#define I2S_SD_OUT__0__PORT 0u
#define I2S_SD_OUT__0__SHIFT 2u
#define I2S_SD_OUT__AG CYREG_PRT0_AG
#define I2S_SD_OUT__AMUX CYREG_PRT0_AMUX
#define I2S_SD_OUT__BIE CYREG_PRT0_BIE
#define I2S_SD_OUT__BIT_MASK CYREG_PRT0_BIT_MASK
#define I2S_SD_OUT__BYP CYREG_PRT0_BYP
#define I2S_SD_OUT__CTL CYREG_PRT0_CTL
#define I2S_SD_OUT__DM0 CYREG_PRT0_DM0
#define I2S_SD_OUT__DM1 CYREG_PRT0_DM1
#define I2S_SD_OUT__DM2 CYREG_PRT0_DM2
#define I2S_SD_OUT__DR CYREG_PRT0_DR
#define I2S_SD_OUT__INP_DIS CYREG_PRT0_INP_DIS
#define I2S_SD_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define I2S_SD_OUT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define I2S_SD_OUT__LCD_EN CYREG_PRT0_LCD_EN
#define I2S_SD_OUT__MASK 0x04u
#define I2S_SD_OUT__PORT 0u
#define I2S_SD_OUT__PRT CYREG_PRT0_PRT
#define I2S_SD_OUT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define I2S_SD_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define I2S_SD_OUT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define I2S_SD_OUT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define I2S_SD_OUT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define I2S_SD_OUT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define I2S_SD_OUT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define I2S_SD_OUT__PS CYREG_PRT0_PS
#define I2S_SD_OUT__SHIFT 2u
#define I2S_SD_OUT__SLW CYREG_PRT0_SLW
#define I2S_WS_OUT__0__INTTYPE CYREG_PICU0_INTTYPE3
#define I2S_WS_OUT__0__MASK 0x08u
#define I2S_WS_OUT__0__PC CYREG_PRT0_PC3
#define I2S_WS_OUT__0__PORT 0u
#define I2S_WS_OUT__0__SHIFT 3u
#define I2S_WS_OUT__AG CYREG_PRT0_AG
#define I2S_WS_OUT__AMUX CYREG_PRT0_AMUX
#define I2S_WS_OUT__BIE CYREG_PRT0_BIE
#define I2S_WS_OUT__BIT_MASK CYREG_PRT0_BIT_MASK
#define I2S_WS_OUT__BYP CYREG_PRT0_BYP
#define I2S_WS_OUT__CTL CYREG_PRT0_CTL
#define I2S_WS_OUT__DM0 CYREG_PRT0_DM0
#define I2S_WS_OUT__DM1 CYREG_PRT0_DM1
#define I2S_WS_OUT__DM2 CYREG_PRT0_DM2
#define I2S_WS_OUT__DR CYREG_PRT0_DR
#define I2S_WS_OUT__INP_DIS CYREG_PRT0_INP_DIS
#define I2S_WS_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define I2S_WS_OUT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define I2S_WS_OUT__LCD_EN CYREG_PRT0_LCD_EN
#define I2S_WS_OUT__MASK 0x08u
#define I2S_WS_OUT__PORT 0u
#define I2S_WS_OUT__PRT CYREG_PRT0_PRT
#define I2S_WS_OUT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define I2S_WS_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define I2S_WS_OUT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define I2S_WS_OUT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define I2S_WS_OUT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define I2S_WS_OUT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define I2S_WS_OUT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define I2S_WS_OUT__PS CYREG_PRT0_PS
#define I2S_WS_OUT__SHIFT 3u
#define I2S_WS_OUT__SLW CYREG_PRT0_SLW

/* SW2 */
#define SW2__0__INTTYPE CYREG_PICU6_INTTYPE1
#define SW2__0__MASK 0x02u
#define SW2__0__PC CYREG_PRT6_PC1
#define SW2__0__PORT 6u
#define SW2__0__SHIFT 1u
#define SW2__AG CYREG_PRT6_AG
#define SW2__AMUX CYREG_PRT6_AMUX
#define SW2__BIE CYREG_PRT6_BIE
#define SW2__BIT_MASK CYREG_PRT6_BIT_MASK
#define SW2__BYP CYREG_PRT6_BYP
#define SW2__CTL CYREG_PRT6_CTL
#define SW2__DM0 CYREG_PRT6_DM0
#define SW2__DM1 CYREG_PRT6_DM1
#define SW2__DM2 CYREG_PRT6_DM2
#define SW2__DR CYREG_PRT6_DR
#define SW2__INP_DIS CYREG_PRT6_INP_DIS
#define SW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SW2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SW2__LCD_EN CYREG_PRT6_LCD_EN
#define SW2__MASK 0x02u
#define SW2__PORT 6u
#define SW2__PRT CYREG_PRT6_PRT
#define SW2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SW2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SW2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SW2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SW2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SW2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SW2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SW2__PS CYREG_PRT6_PS
#define SW2__SHIFT 1u
#define SW2__SLW CYREG_PRT6_SLW

/* SW3 */
#define SW3__0__INTTYPE CYREG_PICU15_INTTYPE5
#define SW3__0__MASK 0x20u
#define SW3__0__PC CYREG_IO_PC_PRT15_PC5
#define SW3__0__PORT 15u
#define SW3__0__SHIFT 5u
#define SW3__AG CYREG_PRT15_AG
#define SW3__AMUX CYREG_PRT15_AMUX
#define SW3__BIE CYREG_PRT15_BIE
#define SW3__BIT_MASK CYREG_PRT15_BIT_MASK
#define SW3__BYP CYREG_PRT15_BYP
#define SW3__CTL CYREG_PRT15_CTL
#define SW3__DM0 CYREG_PRT15_DM0
#define SW3__DM1 CYREG_PRT15_DM1
#define SW3__DM2 CYREG_PRT15_DM2
#define SW3__DR CYREG_PRT15_DR
#define SW3__INP_DIS CYREG_PRT15_INP_DIS
#define SW3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SW3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SW3__LCD_EN CYREG_PRT15_LCD_EN
#define SW3__MASK 0x20u
#define SW3__PORT 15u
#define SW3__PRT CYREG_PRT15_PRT
#define SW3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SW3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SW3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SW3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SW3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SW3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SW3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SW3__PS CYREG_PRT15_PS
#define SW3__SHIFT 5u
#define SW3__SLW CYREG_PRT15_SLW

/* P3_0 */
#define P3_0__0__INTTYPE CYREG_PICU3_INTTYPE0
#define P3_0__0__MASK 0x01u
#define P3_0__0__PC CYREG_PRT3_PC0
#define P3_0__0__PORT 3u
#define P3_0__0__SHIFT 0u
#define P3_0__AG CYREG_PRT3_AG
#define P3_0__AMUX CYREG_PRT3_AMUX
#define P3_0__BIE CYREG_PRT3_BIE
#define P3_0__BIT_MASK CYREG_PRT3_BIT_MASK
#define P3_0__BYP CYREG_PRT3_BYP
#define P3_0__CTL CYREG_PRT3_CTL
#define P3_0__DM0 CYREG_PRT3_DM0
#define P3_0__DM1 CYREG_PRT3_DM1
#define P3_0__DM2 CYREG_PRT3_DM2
#define P3_0__DR CYREG_PRT3_DR
#define P3_0__INP_DIS CYREG_PRT3_INP_DIS
#define P3_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P3_0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P3_0__LCD_EN CYREG_PRT3_LCD_EN
#define P3_0__MASK 0x01u
#define P3_0__PORT 3u
#define P3_0__PRT CYREG_PRT3_PRT
#define P3_0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P3_0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P3_0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P3_0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P3_0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P3_0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P3_0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P3_0__PS CYREG_PRT3_PS
#define P3_0__SHIFT 0u
#define P3_0__SLW CYREG_PRT3_SLW

/* P3_1 */
#define P3_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define P3_1__0__MASK 0x02u
#define P3_1__0__PC CYREG_PRT3_PC1
#define P3_1__0__PORT 3u
#define P3_1__0__SHIFT 1u
#define P3_1__AG CYREG_PRT3_AG
#define P3_1__AMUX CYREG_PRT3_AMUX
#define P3_1__BIE CYREG_PRT3_BIE
#define P3_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define P3_1__BYP CYREG_PRT3_BYP
#define P3_1__CTL CYREG_PRT3_CTL
#define P3_1__DM0 CYREG_PRT3_DM0
#define P3_1__DM1 CYREG_PRT3_DM1
#define P3_1__DM2 CYREG_PRT3_DM2
#define P3_1__DR CYREG_PRT3_DR
#define P3_1__INP_DIS CYREG_PRT3_INP_DIS
#define P3_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P3_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P3_1__LCD_EN CYREG_PRT3_LCD_EN
#define P3_1__MASK 0x02u
#define P3_1__PORT 3u
#define P3_1__PRT CYREG_PRT3_PRT
#define P3_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P3_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P3_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P3_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P3_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P3_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P3_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P3_1__PS CYREG_PRT3_PS
#define P3_1__SHIFT 1u
#define P3_1__SLW CYREG_PRT3_SLW

/* P3_3 */
#define P3_3__0__INTTYPE CYREG_PICU3_INTTYPE3
#define P3_3__0__MASK 0x08u
#define P3_3__0__PC CYREG_PRT3_PC3
#define P3_3__0__PORT 3u
#define P3_3__0__SHIFT 3u
#define P3_3__AG CYREG_PRT3_AG
#define P3_3__AMUX CYREG_PRT3_AMUX
#define P3_3__BIE CYREG_PRT3_BIE
#define P3_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define P3_3__BYP CYREG_PRT3_BYP
#define P3_3__CTL CYREG_PRT3_CTL
#define P3_3__DM0 CYREG_PRT3_DM0
#define P3_3__DM1 CYREG_PRT3_DM1
#define P3_3__DM2 CYREG_PRT3_DM2
#define P3_3__DR CYREG_PRT3_DR
#define P3_3__INP_DIS CYREG_PRT3_INP_DIS
#define P3_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P3_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P3_3__LCD_EN CYREG_PRT3_LCD_EN
#define P3_3__MASK 0x08u
#define P3_3__PORT 3u
#define P3_3__PRT CYREG_PRT3_PRT
#define P3_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P3_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P3_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P3_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P3_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P3_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P3_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P3_3__PS CYREG_PRT3_PS
#define P3_3__SHIFT 3u
#define P3_3__SLW CYREG_PRT3_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* OUT_I2S_WS */
#define OUT_I2S_WS__0__INTTYPE CYREG_PICU12_INTTYPE5
#define OUT_I2S_WS__0__MASK 0x20u
#define OUT_I2S_WS__0__PC CYREG_PRT12_PC5
#define OUT_I2S_WS__0__PORT 12u
#define OUT_I2S_WS__0__SHIFT 5u
#define OUT_I2S_WS__AG CYREG_PRT12_AG
#define OUT_I2S_WS__BIE CYREG_PRT12_BIE
#define OUT_I2S_WS__BIT_MASK CYREG_PRT12_BIT_MASK
#define OUT_I2S_WS__BYP CYREG_PRT12_BYP
#define OUT_I2S_WS__DM0 CYREG_PRT12_DM0
#define OUT_I2S_WS__DM1 CYREG_PRT12_DM1
#define OUT_I2S_WS__DM2 CYREG_PRT12_DM2
#define OUT_I2S_WS__DR CYREG_PRT12_DR
#define OUT_I2S_WS__INP_DIS CYREG_PRT12_INP_DIS
#define OUT_I2S_WS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define OUT_I2S_WS__MASK 0x20u
#define OUT_I2S_WS__PORT 12u
#define OUT_I2S_WS__PRT CYREG_PRT12_PRT
#define OUT_I2S_WS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define OUT_I2S_WS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define OUT_I2S_WS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define OUT_I2S_WS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define OUT_I2S_WS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define OUT_I2S_WS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define OUT_I2S_WS__PS CYREG_PRT12_PS
#define OUT_I2S_WS__SHIFT 5u
#define OUT_I2S_WS__SIO_CFG CYREG_PRT12_SIO_CFG
#define OUT_I2S_WS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define OUT_I2S_WS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define OUT_I2S_WS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define OUT_I2S_WS__SLW CYREG_PRT12_SLW

/* isr_i2s_rx */
#define isr_i2s_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_i2s_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_i2s_rx__INTC_MASK 0x04u
#define isr_i2s_rx__INTC_NUMBER 2u
#define isr_i2s_rx__INTC_PRIOR_NUM 7u
#define isr_i2s_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_i2s_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_i2s_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_i2s_tx */
#define isr_i2s_tx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_i2s_tx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_i2s_tx__INTC_MASK 0x08u
#define isr_i2s_tx__INTC_NUMBER 3u
#define isr_i2s_tx__INTC_PRIOR_NUM 7u
#define isr_i2s_tx__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_i2s_tx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_i2s_tx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* OUT_ADC_INT */
#define OUT_ADC_INT__0__INTTYPE CYREG_PICU12_INTTYPE4
#define OUT_ADC_INT__0__MASK 0x10u
#define OUT_ADC_INT__0__PC CYREG_PRT12_PC4
#define OUT_ADC_INT__0__PORT 12u
#define OUT_ADC_INT__0__SHIFT 4u
#define OUT_ADC_INT__AG CYREG_PRT12_AG
#define OUT_ADC_INT__BIE CYREG_PRT12_BIE
#define OUT_ADC_INT__BIT_MASK CYREG_PRT12_BIT_MASK
#define OUT_ADC_INT__BYP CYREG_PRT12_BYP
#define OUT_ADC_INT__DM0 CYREG_PRT12_DM0
#define OUT_ADC_INT__DM1 CYREG_PRT12_DM1
#define OUT_ADC_INT__DM2 CYREG_PRT12_DM2
#define OUT_ADC_INT__DR CYREG_PRT12_DR
#define OUT_ADC_INT__INP_DIS CYREG_PRT12_INP_DIS
#define OUT_ADC_INT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define OUT_ADC_INT__MASK 0x10u
#define OUT_ADC_INT__PORT 12u
#define OUT_ADC_INT__PRT CYREG_PRT12_PRT
#define OUT_ADC_INT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define OUT_ADC_INT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define OUT_ADC_INT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define OUT_ADC_INT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define OUT_ADC_INT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define OUT_ADC_INT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define OUT_ADC_INT__PS CYREG_PRT12_PS
#define OUT_ADC_INT__SHIFT 4u
#define OUT_ADC_INT__SIO_CFG CYREG_PRT12_SIO_CFG
#define OUT_ADC_INT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define OUT_ADC_INT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define OUT_ADC_INT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define OUT_ADC_INT__SLW CYREG_PRT12_SLW

/* isr_adc_eoc */
#define isr_adc_eoc__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_adc_eoc__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_adc_eoc__INTC_MASK 0x02u
#define isr_adc_eoc__INTC_NUMBER 1u
#define isr_adc_eoc__INTC_PRIOR_NUM 7u
#define isr_adc_eoc__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_adc_eoc__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_adc_eoc__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 65000000U
#define BCLK__BUS_CLK__KHZ 65000U
#define BCLK__BUS_CLK__MHZ 65U
#define CY_PROJECT_NAME "fa20_i2s_streamer"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 21u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 21u
#define CYDEV_CHIP_MEMBER_4D 16u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 22u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 20u
#define CYDEV_CHIP_MEMBER_4I 26u
#define CYDEV_CHIP_MEMBER_4J 17u
#define CYDEV_CHIP_MEMBER_4K 18u
#define CYDEV_CHIP_MEMBER_4L 25u
#define CYDEV_CHIP_MEMBER_4M 24u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 23u
#define CYDEV_CHIP_MEMBER_4Q 14u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 19u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 15u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 27u
#define CYDEV_CHIP_MEMBER_FM3 31u
#define CYDEV_CHIP_MEMBER_FM4 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 28u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 30u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
