Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in0' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sources_1/new/COM_BEH.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_8b
Compiling module xil_defaultlib.ct_11b
Compiling module xil_defaultlib.subs
Compiling module xil_defaultlib.inmultire
Compiling module xil_defaultlib.sumator
Compiling module xil_defaultlib.modul
Compiling module xil_defaultlib.scadere
Compiling module xil_defaultlib.paritate
Compiling module xil_defaultlib.MUXXX
Compiling module xil_defaultlib.COM_BEH
Compiling module xil_defaultlib.compute_struct
Compiling module xil_defaultlib.COMP_EQ
Compiling module xil_defaultlib.RAM2k
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
