{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557029315825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557029315826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 00:08:35 2019 " "Processing started: Sun May 05 00:08:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557029315826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557029315826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557029315826 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557029316637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg8decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg8decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg8Decoder-Arena_Arch_Seg8Decoder " "Found design unit 1: Arena_Seg8Decoder-Arena_Arch_Seg8Decoder" {  } { { "Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317329 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg8Decoder " "Found entity 1: Arena_Seg8Decoder" {  } { { "Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg7Decoder-Arena_Arch_Seg7Decoder " "Found design unit 1: Arena_Seg7Decoder-Arena_Arch_Seg7Decoder" {  } { { "Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg7Decoder " "Found entity 1: Arena_Seg7Decoder" {  } { { "Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg6decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg6decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg6Decoder-Arena_Arch_Seg6Decoder " "Found design unit 1: Arena_Seg6Decoder-Arena_Arch_Seg6Decoder" {  } { { "Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg6Decoder " "Found entity 1: Arena_Seg6Decoder" {  } { { "Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg5decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg5decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg5Decoder-Arena_Arch_Seg5Decoder " "Found design unit 1: Arena_Seg5Decoder-Arena_Arch_Seg5Decoder" {  } { { "Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317349 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg5Decoder " "Found entity 1: Arena_Seg5Decoder" {  } { { "Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg4Decoder-Arena_Arch_Seg4Decoder " "Found design unit 1: Arena_Seg4Decoder-Arena_Arch_Seg4Decoder" {  } { { "Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317349 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg4Decoder " "Found entity 1: Arena_Seg4Decoder" {  } { { "Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg3decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg3decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg3Decoder-Arena_Arch_Seg3Decoder " "Found design unit 1: Arena_Seg3Decoder-Arena_Arch_Seg3Decoder" {  } { { "Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317359 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg3Decoder " "Found entity 1: Arena_Seg3Decoder" {  } { { "Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg2decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg2decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg2Decoder-Arena_Arch_Seg2Decoder " "Found design unit 1: Arena_Seg2Decoder-Arena_Arch_Seg2Decoder" {  } { { "Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317359 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg2Decoder " "Found entity 1: Arena_Seg2Decoder" {  } { { "Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg1decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg1decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg1Decoder-Arena_Arch_Seg1Decoder " "Found design unit 1: Arena_Seg1Decoder-Arena_Arch_Seg1Decoder" {  } { { "Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317369 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg1Decoder " "Found entity 1: Arena_Seg1Decoder" {  } { { "Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_arraymultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_4bit_arraymultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_arrayMultiplier " "Found entity 1: Arena_4bit_arrayMultiplier" {  } { { "Arena_4bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitRegister-Arena_32bitRegister_arch " "Found design unit 1: Arena_32bitRegister-Arena_32bitRegister_arch" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317369 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitRegister " "Found entity 1: Arena_32bitRegister" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitAdder-Arena_32bitAdder_arch " "Found design unit 1: Arena_32bitAdder-Arena_32bitAdder_arch" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317379 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAdder " "Found entity 1: Arena_32bitAdder" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_fullAdder-Arena_fullAdder_arch " "Found design unit 1: Arena_fullAdder-Arena_fullAdder_arch" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317379 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_fullAdder " "Found entity 1: Arena_fullAdder" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_D_FlipFlop-Arena_D_FlipFlop_arch " "Found design unit 1: Arena_D_FlipFlop-Arena_D_FlipFlop_arch" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_D_FlipFlop " "Found entity 1: Arena_D_FlipFlop" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitaccumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bitaccumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAccumulator " "Found entity 1: Arena_32bitAccumulator" {  } { { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitInput-Arena_32bitInput_arch " "Found design unit 1: Arena_32bitInput-Arena_32bitInput_arch" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitInput " "Found entity 1: Arena_32bitInput" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultiplier " "Found entity 1: Arena_32bit_arrayMultiplier" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultiplier_with_8bitadders.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier_with_8bitadders.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultiplier_with_8bitAdders " "Found entity 1: Arena_32bit_arrayMultiplier_with_8bitAdders" {  } { { "Arena_32bit_arrayMultiplier_with_8bitAdders.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier_with_8bitAdders.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitAdder " "Found entity 1: Arena_16bitAdder" {  } { { "Arena_16bitAdder.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_arraymultipler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_4bit_arraymultipler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_4bit_arrayMultipler-Arena_4bit_arrayMultipler_arch " "Found design unit 1: Arena_4bit_arrayMultipler-Arena_4bit_arrayMultipler_arch" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317409 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_arrayMultipler " "Found entity 1: Arena_4bit_arrayMultipler" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bit_arraymultipler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_16bit_arraymultipler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_16bit_arrayMultipler-Arena_16bit_arrayMultipler_arch " "Found design unit 1: Arena_16bit_arrayMultipler-Arena_16bit_arrayMultipler_arch" {  } { { "Arena_16bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bit_arrayMultipler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bit_arrayMultipler " "Found entity 1: Arena_16bit_arrayMultipler" {  } { { "Arena_16bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bit_arrayMultipler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_16bitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_16bitFullAdder-Arena_16bitFullAdder_arch " "Found design unit 1: Arena_16bitFullAdder-Arena_16bitFullAdder_arch" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitFullAdder " "Found entity 1: Arena_16bitFullAdder" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultipler_with_16bitfulladders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bit_arraymultipler_with_16bitfulladders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bit_arrayMultipler_with_16bitFullAdders-Arena_32bit_arrayMultipler_with_16bitFullAdders_arch " "Found design unit 1: Arena_32bit_arrayMultipler_with_16bitFullAdders-Arena_32bit_arrayMultipler_with_16bitFullAdders_arch" {  } { { "Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317429 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultipler_with_16bitFullAdders " "Found entity 1: Arena_32bit_arrayMultipler_with_16bitFullAdders" {  } { { "Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_arch " "Found design unit 1: test-test_arch" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317439 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bitmultiplier_with_wallacetree.vhd 0 0 " "Found 0 design units, including 0 entities, in source file arena_4bitmultiplier_with_wallacetree.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_paralleladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_paralleladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arena_paralleladder-SYN " "Found design unit 1: arena_paralleladder-SYN" {  } { { "Arena_parallelAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_parallelAdder.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_parallelAdder " "Found entity 1: Arena_parallelAdder" {  } { { "Arena_parallelAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_parallelAdder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitaccumulator_withsegmentdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bitaccumulator_withsegmentdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAccumulator_withSegmentDisplay " "Found entity 1: Arena_32bitAccumulator_withSegmentDisplay" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitmultiplier_using_registers_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16bitmultiplier_using_registers_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitMultiplier_using_registers_v1 " "Found entity 1: Arena_16bitMultiplier_using_registers_v1" {  } { { "Arena_16bitMultiplier_using_registers_v1.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitMultiplier_using_registers_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitmultiplier_withsegmentdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16bitmultiplier_withsegmentdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitMultiplier_withSegmentDisplay " "Found entity 1: Arena_16bitMultiplier_withSegmentDisplay" {  } { { "Arena_16bitMultiplier_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitMultiplier_withSegmentDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_fullsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_fullsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_fullSubtractor-Arena_fullSubtractor_arch " "Found design unit 1: Arena_fullSubtractor-Arena_fullSubtractor_arch" {  } { { "Arena_fullSubtractor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullSubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317459 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_fullSubtractor " "Found entity 1: Arena_fullSubtractor" {  } { { "Arena_fullSubtractor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullSubtractor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_1bitdivider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_1bitdivider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_1bitDivider " "Found entity 1: Arena_1bitDivider" {  } { { "Arena_1bitDivider.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_1bitDivider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_divider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_4bit_divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_divider " "Found entity 1: Arena_4bit_divider" {  } { { "Arena_4bit_divider.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_divider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_divider_usingvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_4bit_divider_usingvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_4bit_divider_usingVHDL-Arena_4bit_divider_usingVHDL_arch " "Found design unit 1: Arena_4bit_divider_usingVHDL-Arena_4bit_divider_usingVHDL_arch" {  } { { "Arena_4bit_divider_usingVHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_divider_usingVHDL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317469 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_divider_usingVHDL " "Found entity 1: Arena_4bit_divider_usingVHDL" {  } { { "Arena_4bit_divider_usingVHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_divider_usingVHDL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_divider_usingvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bit_divider_usingvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bit_divider_usingVHDL-Arena_32bit_divider_usingVHDL_arch " "Found design unit 1: Arena_32bit_divider_usingVHDL-Arena_32bit_divider_usingVHDL_arch" {  } { { "Arena_32bit_divider_usingVHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_divider_usingVHDL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317479 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_divider_usingVHDL " "Found entity 1: Arena_32bit_divider_usingVHDL" {  } { { "Arena_32bit_divider_usingVHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_divider_usingVHDL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitinput_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitinput_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitInput_Divider-Arena_32bitInput_Divider_arch " "Found design unit 1: Arena_32bitInput_Divider-Arena_32bitInput_Divider_arch" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317489 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitInput_Divider " "Found entity 1: Arena_32bitInput_Divider" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitdivider_withsegmentdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bitdivider_withsegmentdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitDivider_withSegmentDisplay " "Found entity 1: Arena_32bitDivider_withSegmentDisplay" {  } { { "Arena_32bitDivider_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitDivider_withSegmentDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_32bitAccumulator_withSegmentDisplay " "Elaborating entity \"Arena_32bitAccumulator_withSegmentDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557029317609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32bitAccumulator Arena_32bitAccumulator:inst " "Elaborating entity \"Arena_32bitAccumulator\" for hierarchy \"Arena_32bitAccumulator:inst\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 48 264 608 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_D_FlipFlop Arena_32bitAccumulator:inst\|Arena_D_FlipFlop:inst5 " "Elaborating entity \"Arena_D_FlipFlop\" for hierarchy \"Arena_32bitAccumulator:inst\|Arena_D_FlipFlop:inst5\"" {  } { { "Arena_32bitAccumulator.bdf" "inst5" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { { 352 808 992 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317639 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_data Arena_D_FlipFlop.vhd(18) " "Inferred latch for \"Arena_data\" at Arena_D_FlipFlop.vhd(18)" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317639 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_D_FlipFlop:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32bitAdder Arena_32bitAccumulator:inst\|Arena_32bitAdder:inst " "Elaborating entity \"Arena_32bitAdder\" for hierarchy \"Arena_32bitAccumulator:inst\|Arena_32bitAdder:inst\"" {  } { { "Arena_32bitAccumulator.bdf" "inst" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { { 192 456 768 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317649 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_Bin_32bit Arena_32bitAdder.vhd(73) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(73): signal \"Arena_Bin_32bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_Bin_32bit Arena_32bitAdder.vhd(75) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(75): signal \"Arena_Bin_32bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_Bin_32bit Arena_32bitAdder.vhd(76) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(76): signal \"Arena_Bin_32bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_AccumOut_32bit Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_AccumOut_32bit\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Cout_32bit_vars Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Cout_32bit_vars\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Cin_32bit_vars Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Cin_32bit_vars\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Cout_32bit Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Cout_32bit\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Difference_32bit Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Difference_32bit\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Bout_32bit_vars Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Bout_32bit_vars\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Bin_32bit_vars Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Bin_32bit_vars\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Bout_32bit Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Bout_32bit\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Bout_32bit Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Bout_32bit\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[0\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[0\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[1\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[1\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[2\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[2\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[3\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[3\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[4\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[4\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[5\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[5\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[6\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[6\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[7\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[7\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[8\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[8\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[9\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[9\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[10\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[10\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[11\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[11\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[12\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[12\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[13\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[13\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[14\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[14\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[15\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[15\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[16\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[16\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[17\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[17\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[18\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[18\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[19\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[19\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[20\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[20\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[21\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[21\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[22\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[22\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[23\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[23\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[24\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[24\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[25\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[25\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[26\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[26\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[27\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[27\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[28\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[28\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[29\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[29\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[30\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[30\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[31\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[31\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Cout_32bit Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Cout_32bit\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[0\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[0\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[1\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[1\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[2\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[2\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[3\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[3\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[4\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[4\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[5\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[5\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[6\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[6\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[7\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[7\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[8\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[8\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[9\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[9\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[10\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[10\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[11\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[11\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[12\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[12\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[13\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[13\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[14\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[14\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[15\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[15\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[16\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[16\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[17\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[17\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[18\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[18\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[19\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[19\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[20\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[20\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[21\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[21\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[22\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[22\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[23\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[23\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[24\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[24\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[25\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[25\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[26\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[26\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[27\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[27\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[28\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[28\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[29\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[29\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[30\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[30\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[31\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[31\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317649 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Arena_32bitAccumulator:inst\|BUSMUX:inst7 " "Elaborating entity \"BUSMUX\" for hierarchy \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\"" {  } { { "Arena_32bitAccumulator.bdf" "inst7" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { { 192 856 968 280 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_32bitAccumulator:inst\|BUSMUX:inst7 " "Elaborated megafunction instantiation \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\"" {  } { { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { { 192 856 968 280 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557029317689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_32bitAccumulator:inst\|BUSMUX:inst7 " "Instantiated megafunction \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317689 ""}  } { { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { { 192 856 968 280 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557029317689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Arena_32bitAccumulator:inst\|BUSMUX:inst7\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317729 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Arena_32bitAccumulator:inst\|BUSMUX:inst7\|lpm_mux:\$00000 Arena_32bitAccumulator:inst\|BUSMUX:inst7 " "Elaborated megafunction instantiation \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\"" {  } { { "busmux.tdf" "" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { { 192 856 968 280 "inst7" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557029317819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557029317819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc Arena_32bitAccumulator:inst\|BUSMUX:inst7\|lpm_mux:\$00000\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\|lpm_mux:\$00000\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/john/desktop/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32bitInput Arena_32bitInput:inst2 " "Elaborating entity \"Arena_32bitInput\" for hierarchy \"Arena_32bitInput:inst2\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst2" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 16 -152 136 128 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317829 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_octet0 Arena_32bitInput.vhd(77) " "VHDL Process Statement warning at Arena_32bitInput.vhd(77): signal \"Arena_octet0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_octet1 Arena_32bitInput.vhd(78) " "VHDL Process Statement warning at Arena_32bitInput.vhd(78): signal \"Arena_octet1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet0 Arena_32bitInput.vhd(21) " "VHDL Process Statement warning at Arena_32bitInput.vhd(21): inferring latch(es) for signal or variable \"Arena_octet0\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet1 Arena_32bitInput.vhd(21) " "VHDL Process Statement warning at Arena_32bitInput.vhd(21): inferring latch(es) for signal or variable \"Arena_octet1\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[0\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[0\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[1\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[1\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[2\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[2\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[3\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[3\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[4\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[4\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[5\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[5\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[6\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[6\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[7\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[7\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[8\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[8\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[9\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[9\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[10\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[10\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[11\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[11\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[12\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[12\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[13\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[13\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[14\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[14\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[15\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet1\[15\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[0\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[0\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[1\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[1\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[2\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[2\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[3\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[3\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[4\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[4\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[5\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[5\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[6\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[6\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[7\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[7\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[8\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[8\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[9\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[9\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[10\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[10\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[11\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[11\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[12\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[12\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[13\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[13\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[14\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[14\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[15\] Arena_32bitInput.vhd(21) " "Inferred latch for \"Arena_octet0\[15\]\" at Arena_32bitInput.vhd(21)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557029317839 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg1Decoder Arena_Seg1Decoder:inst1 " "Elaborating entity \"Arena_Seg1Decoder\" for hierarchy \"Arena_Seg1Decoder:inst1\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst1" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 152 968 1240 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg2Decoder Arena_Seg2Decoder:inst3 " "Elaborating entity \"Arena_Seg2Decoder\" for hierarchy \"Arena_Seg2Decoder:inst3\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst3" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 152 1520 1792 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg3Decoder Arena_Seg3Decoder:inst4 " "Elaborating entity \"Arena_Seg3Decoder\" for hierarchy \"Arena_Seg3Decoder:inst4\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst4" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 152 2136 2408 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg4Decoder Arena_Seg4Decoder:inst5 " "Elaborating entity \"Arena_Seg4Decoder\" for hierarchy \"Arena_Seg4Decoder:inst5\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst5" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 152 2728 3008 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg5Decoder Arena_Seg5Decoder:inst19 " "Elaborating entity \"Arena_Seg5Decoder\" for hierarchy \"Arena_Seg5Decoder:inst19\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst19" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 440 960 1232 616 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg6Decoder Arena_Seg6Decoder:inst22 " "Elaborating entity \"Arena_Seg6Decoder\" for hierarchy \"Arena_Seg6Decoder:inst22\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst22" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 432 1520 1792 608 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg7Decoder Arena_Seg7Decoder:inst30 " "Elaborating entity \"Arena_Seg7Decoder\" for hierarchy \"Arena_Seg7Decoder:inst30\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst30" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 440 2128 2400 616 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg8Decoder Arena_Seg8Decoder:inst38 " "Elaborating entity \"Arena_Seg8Decoder\" for hierarchy \"Arena_Seg8Decoder:inst38\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst38" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 440 2728 3000 616 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557029317869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557029319089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557029319089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "544 " "Implemented 544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557029319189 ""} { "Info" "ICUT_CUT_TM_OPINS" "154 " "Implemented 154 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557029319189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "374 " "Implemented 374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557029319189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557029319189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557029319229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 00:08:39 2019 " "Processing ended: Sun May 05 00:08:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557029319229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557029319229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557029319229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557029319229 ""}
