//------------------------------------------------------------------------------
// APB Interface - Generated by UVMForge
//------------------------------------------------------------------------------

interface {{ prefix }}_if (input logic {{ clock }}, input logic {{ reset }});
    
    // APB Signals
    logic [{{ addr_width }}-1:0]  paddr;
    logic                         psel;
    logic                         penable;
    logic                         pwrite;
    logic [{{ data_width }}-1:0]  pwdata;
    logic [{{ data_width }}-1:0]  prdata;
    logic                         pready;
    logic                         pslverr;
{% if apb_version >= 4 %}
    logic [{{ strb_width }}-1:0]  pstrb;
{% endif %}
    
    // Master Clocking Block
    clocking master_cb @(posedge {{ clock }});
        default input #1 output #1;
        output paddr, psel, penable, pwrite, pwdata;
        input  prdata, pready, pslverr;
{% if apb_version >= 4 %}
        output pstrb;
{% endif %}
    endclocking
    
    // Monitor Clocking Block
    clocking monitor_cb @(posedge {{ clock }});
        default input #1;
        input paddr, psel, penable, pwrite, pwdata;
        input prdata, pready, pslverr;
{% if apb_version >= 4 %}
        input pstrb;
{% endif %}
    endclocking
    
    // Master Modport
    modport master (
        clocking master_cb,
        input {{ clock }}, {{ reset }}
    );
    
    // Slave Modport
    modport slave (
        input  {{ clock }}, {{ reset }},
        input  paddr, psel, penable, pwrite, pwdata,
        output prdata, pready, pslverr
    );
    
    // Monitor Modport
    modport monitor (
        clocking monitor_cb,
        input {{ clock }}, {{ reset }}
    );
    
endinterface : {{ prefix }}_if
