[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: long_wire
[INFO ODB-0130]     Created 2 pins.
[INFO ODB-0131]     Created 2 components and 8 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 4 connections.
[INFO ODB-0133]     Created 3 nets and 4 connections.
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.008    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
 112.761    0.189    0.202    0.218 ^ u2/Z (BUF_X1)
            0.370    0.260    0.479 ^ out1 (out)
                              0.479   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Driver    length delay
u2/Z manhtn 1500.3 steiner 1500.3 0.30
in1 manhtn 0.7 steiner 0.7 0.00
u1/Z manhtn 0.4 steiner 0.4 0.00
[WARNING RSZ-0065] max wire length less than 693u increases wire delays.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |         3
    final |   +233.3% |       0 |       2 |             1 |         0
---------------------------------------------------------------------
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0037] Found 1 long wires.
[INFO RSZ-0038] Inserted 2 buffers in 1 nets.
Driver    length delay
wire1/Z manhtn 569.8 steiner 569.8 0.04
u2/Z manhtn 488.7 steiner 488.7 0.03
wire2/Z manhtn 441.2 steiner 441.2 0.03
in1 manhtn 0.7 steiner 0.7 0.00
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.008    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
  40.130    0.084    0.098    0.115 ^ u2/Z (BUF_X1)
            0.094    0.036    0.151 ^ wire2/A (BUF_X4)
  36.564    0.019    0.042    0.193 ^ wire2/Z (BUF_X4)
            0.036    0.026    0.219 ^ wire1/A (BUF_X4)
  42.829    0.020    0.040    0.259 ^ wire1/Z (BUF_X4)
            0.047    0.036    0.295 ^ out1 (out)
                              0.295   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


[INFO RSZ-0026] Removed 4 buffers.
