## Narrative: 2018-03-31_sys2-1cpu

**Objective**: obtain data with a single CPU configuration to test the impact
of SMP overhead in the normally used dual CPU configuration.
To be compared with [2018-03-31_sys2](2018-03-31_sys2.md).

[/ORIP](../doc/s370_perf.md.html#user-content-par-orip) to test effect of
code relocation. To be compared with
[2018-03-31_sys2](2018-03-31_sys2.md).

| Attribute | Value |
| --------- | ----- |
| Host   | [sys2](hostinfo_sys2.md) |
| System | Herc tk4- 08 (NUMCPU=1 MAXCPU=1) |
| s370_perf | [V0.9.7  rev  1003  2018-03-30](https://github.com/wfjm/s370-perf/blob/2685ff0/codes/s370_perf.asm) |
| Creation Date | 2018-03-31 |
| Send by | wfjm |
| [cpufreq](README_narr.md#user-content-cpufreq) | governor: ondemand; latency: 10.0 us |
| [eff. CPU clock](README_narr.md#user-content-effclk) | 3600 MHz |
| [ASM step](README_narr.md#user-content-asm) | `CPU:    2.51s   1.89%; CPU/ela:  92.96%` |
| [GO step](README_narr.md#user-content-go)   | `CPU:  277.52s   0.48%; CPU/ela:  99.74%` |
| Data | [2018-03-31_sys2-1cpu.dat](../data/2018-03-31_sys2-1cpu.dat) |
| Summaries | [1cpu vs 2cpu](sum_2018-03-31_sys2_2cpu_and_1cpu.dat) absolute instruction time for sys2 _(sorted by ratio)_ || [lmark](README_narr.md#user-content-lmark) | 114.27 MIPS |

### Findings <a name="find"></a>

- **General**
  - the test reproducibility is excellent, the median of the 50% width is 0.21%,
    all 50% width are better than 1%, only exception is `ST (unal).
- **Instruction timing relative to dual CPU system**
  - the 2cpu and 1cpu have, as expected, essentially identical instruction
    times, see see ratio sorted
    [1cpu vs 2cpu](sum_2018-03-31_sys2_2cpu_and_1cpu.dat) instruction
    timing listing, with the exception of instructions with memory interlock.
  - instructions with memory interlock are much faster,
    see section [CS+TS performance](#user-content-find-cs-ts).

#### CS+TS performance <a name="find-cs-ts"></a>
The `CS`, `CDS` and `TS` instructions, which involve interlocked memory
accesses, run much faster in a single CPU system
```
Tag   Comment                :      2cpu      1cpu : 1cpu/2cpu
D292  CS R,R,m (ne)          :    174.66     15.30 :    0.088
D297  CDS R,R,m (ne)         :    176.49     17.47 :    0.099
D621  TS m (ones)            :    174.69     18.01 :    0.103
D290  CS R,R,m (eq,eq)       :     36.80     13.87 :    0.377
D291  CS R,R,m (eq,ne)       :     36.84     13.98 :    0.379
D296  CDS R,R,m (eq,ne)      :     39.40     15.30 :    0.388
D295  CDS R,R,m (eq,eq)      :     39.36     15.36 :    0.390
D620  TS m (zero)            :     34.56     14.56 :    0.421
```

The _lock taken_ cases are roughly a factor 2.6 faster.
The _lock missed_ cases are roughly a factor 10 faster, simply because
a `sched_yield()` system call is done in the SMP case but not in the
single CPU case.
