Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Aug 22 13:16:14 2023
| Host         : chanon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
| Design       : mips_core
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (569)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (65)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (569)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: inst[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst[16] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[17] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[18] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[19] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst[20] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[26] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[27] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[28] (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: inst[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[2] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[30] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ctrlMIPS/ALUop_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ctrlMIPS/ALUop_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ctrlMIPS/MemWrite_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.293        0.000                      0                 1022        0.615        0.000                      0                 1022        4.500        0.000                       0                  1022  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
SysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk              1.293        0.000                      0                 1022        0.615        0.000                      0                 1022        4.500        0.000                       0                  1022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk
  To Clock:  SysClk

Setup :            0  Failing Endpoints,  Worst Slack        1.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 reg32/mem_reg[29][4]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[10][4]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.393ns (27.506%)  route 6.307ns (72.494%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
                         FDCE                                         r  reg32/mem_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[29][4]/Q
                         net (fo=2, unplaced)         0.976     2.467    reg32/mem_reg[29]_2[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  reg32/pc_reg[4]_i_9/O
                         net (fo=1, unplaced)         0.000     2.762    reg32/pc_reg[4]_i_9_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.009 r  reg32/pc_reg_reg[4]_i_3/O
                         net (fo=1, unplaced)         0.905     3.914    reg32/pc_reg_reg[4]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     4.212 r  reg32/pc_reg[4]_i_1/O
                         net (fo=93, unplaced)        1.209     5.421    reg32/a[4]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  reg32/mem_addr[5]_INST_0_i_36/O
                         net (fo=4, unplaced)         0.926     6.471    reg32/mem_addr[5]_INST_0_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  reg32/mem_addr[3]_INST_0_i_13/O
                         net (fo=4, unplaced)         0.926     7.521    reg32/mem_addr[3]_INST_0_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  reg32/mem_addr[2]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.645    reg32/mem_addr[2]_INST_0_i_7_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     7.886 r  reg32/mem_addr[2]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.905     8.791    reg32/mem_addr[2]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.298     9.089 r  reg32/mem_addr[2]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.460     9.549    ctrlMIPS/mem_reg[1][4]
                         LUT5 (Prop_lut5_I3_O)        0.124     9.673 r  ctrlMIPS/mem[31][4]_i_1/O
                         net (fo=31, unplaced)        0.000     9.673    reg32/D[4]
                         FDCE                                         r  reg32/mem_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
                         FDCE                                         r  reg32/mem_reg[10][4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_D)        0.077    10.966    reg32/mem_reg[10][4]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 reg32/mem_reg[29][4]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[10][5]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.393ns (27.506%)  route 6.307ns (72.494%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
                         FDCE                                         r  reg32/mem_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[29][4]/Q
                         net (fo=2, unplaced)         0.976     2.467    reg32/mem_reg[29]_2[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  reg32/pc_reg[4]_i_9/O
                         net (fo=1, unplaced)         0.000     2.762    reg32/pc_reg[4]_i_9_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.009 r  reg32/pc_reg_reg[4]_i_3/O
                         net (fo=1, unplaced)         0.905     3.914    reg32/pc_reg_reg[4]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     4.212 r  reg32/pc_reg[4]_i_1/O
                         net (fo=93, unplaced)        1.209     5.421    reg32/a[4]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  reg32/mem_addr[5]_INST_0_i_36/O
                         net (fo=4, unplaced)         0.926     6.471    reg32/mem_addr[5]_INST_0_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  reg32/mem_addr[3]_INST_0_i_13/O
                         net (fo=4, unplaced)         0.926     7.521    reg32/mem_addr[3]_INST_0_i_13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.645 r  reg32/mem_addr[3]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.645    reg32/mem_addr[3]_INST_0_i_7_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     7.886 r  reg32/mem_addr[3]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.905     8.791    reg32/mem_addr[3]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.298     9.089 r  reg32/mem_addr[3]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.460     9.549    ctrlMIPS/mem_reg[1][5]
                         LUT5 (Prop_lut5_I3_O)        0.124     9.673 r  ctrlMIPS/mem[31][5]_i_1/O
                         net (fo=31, unplaced)        0.000     9.673    reg32/D[5]
                         FDCE                                         r  reg32/mem_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
                         FDCE                                         r  reg32/mem_reg[10][5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_D)        0.077    10.966    reg32/mem_reg[10][5]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 reg32/mem_reg[29][4]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[11][4]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.393ns (27.506%)  route 6.307ns (72.494%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
                         FDCE                                         r  reg32/mem_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[29][4]/Q
                         net (fo=2, unplaced)         0.976     2.467    reg32/mem_reg[29]_2[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  reg32/pc_reg[4]_i_9/O
                         net (fo=1, unplaced)         0.000     2.762    reg32/pc_reg[4]_i_9_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.009 r  reg32/pc_reg_reg[4]_i_3/O
                         net (fo=1, unplaced)         0.905     3.914    reg32/pc_reg_reg[4]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     4.212 r  reg32/pc_reg[4]_i_1/O
                         net (fo=93, unplaced)        1.209     5.421    reg32/a[4]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  reg32/mem_addr[5]_INST_0_i_36/O
                         net (fo=4, unplaced)         0.926     6.471    reg32/mem_addr[5]_INST_0_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  reg32/mem_addr[3]_INST_0_i_13/O
                         net (fo=4, unplaced)         0.926     7.521    reg32/mem_addr[3]_INST_0_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  reg32/mem_addr[2]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.645    reg32/mem_addr[2]_INST_0_i_7_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     7.886 r  reg32/mem_addr[2]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.905     8.791    reg32/mem_addr[2]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.298     9.089 r  reg32/mem_addr[2]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.460     9.549    ctrlMIPS/mem_reg[1][4]
                         LUT5 (Prop_lut5_I3_O)        0.124     9.673 r  ctrlMIPS/mem[31][4]_i_1/O
                         net (fo=31, unplaced)        0.000     9.673    reg32/D[4]
                         FDCE                                         r  reg32/mem_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
                         FDCE                                         r  reg32/mem_reg[11][4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_D)        0.077    10.966    reg32/mem_reg[11][4]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 reg32/mem_reg[29][4]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[11][5]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.393ns (27.506%)  route 6.307ns (72.494%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
                         FDCE                                         r  reg32/mem_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[29][4]/Q
                         net (fo=2, unplaced)         0.976     2.467    reg32/mem_reg[29]_2[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  reg32/pc_reg[4]_i_9/O
                         net (fo=1, unplaced)         0.000     2.762    reg32/pc_reg[4]_i_9_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.009 r  reg32/pc_reg_reg[4]_i_3/O
                         net (fo=1, unplaced)         0.905     3.914    reg32/pc_reg_reg[4]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     4.212 r  reg32/pc_reg[4]_i_1/O
                         net (fo=93, unplaced)        1.209     5.421    reg32/a[4]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  reg32/mem_addr[5]_INST_0_i_36/O
                         net (fo=4, unplaced)         0.926     6.471    reg32/mem_addr[5]_INST_0_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  reg32/mem_addr[3]_INST_0_i_13/O
                         net (fo=4, unplaced)         0.926     7.521    reg32/mem_addr[3]_INST_0_i_13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.645 r  reg32/mem_addr[3]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.645    reg32/mem_addr[3]_INST_0_i_7_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     7.886 r  reg32/mem_addr[3]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.905     8.791    reg32/mem_addr[3]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.298     9.089 r  reg32/mem_addr[3]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.460     9.549    ctrlMIPS/mem_reg[1][5]
                         LUT5 (Prop_lut5_I3_O)        0.124     9.673 r  ctrlMIPS/mem[31][5]_i_1/O
                         net (fo=31, unplaced)        0.000     9.673    reg32/D[5]
                         FDCE                                         r  reg32/mem_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
                         FDCE                                         r  reg32/mem_reg[11][5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_D)        0.077    10.966    reg32/mem_reg[11][5]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 reg32/mem_reg[29][4]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[12][4]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.393ns (27.506%)  route 6.307ns (72.494%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
                         FDCE                                         r  reg32/mem_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[29][4]/Q
                         net (fo=2, unplaced)         0.976     2.467    reg32/mem_reg[29]_2[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  reg32/pc_reg[4]_i_9/O
                         net (fo=1, unplaced)         0.000     2.762    reg32/pc_reg[4]_i_9_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.009 r  reg32/pc_reg_reg[4]_i_3/O
                         net (fo=1, unplaced)         0.905     3.914    reg32/pc_reg_reg[4]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     4.212 r  reg32/pc_reg[4]_i_1/O
                         net (fo=93, unplaced)        1.209     5.421    reg32/a[4]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  reg32/mem_addr[5]_INST_0_i_36/O
                         net (fo=4, unplaced)         0.926     6.471    reg32/mem_addr[5]_INST_0_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  reg32/mem_addr[3]_INST_0_i_13/O
                         net (fo=4, unplaced)         0.926     7.521    reg32/mem_addr[3]_INST_0_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  reg32/mem_addr[2]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.645    reg32/mem_addr[2]_INST_0_i_7_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     7.886 r  reg32/mem_addr[2]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.905     8.791    reg32/mem_addr[2]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.298     9.089 r  reg32/mem_addr[2]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.460     9.549    ctrlMIPS/mem_reg[1][4]
                         LUT5 (Prop_lut5_I3_O)        0.124     9.673 r  ctrlMIPS/mem[31][4]_i_1/O
                         net (fo=31, unplaced)        0.000     9.673    reg32/D[4]
                         FDCE                                         r  reg32/mem_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
                         FDCE                                         r  reg32/mem_reg[12][4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_D)        0.077    10.966    reg32/mem_reg[12][4]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 reg32/mem_reg[29][4]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[12][5]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.393ns (27.506%)  route 6.307ns (72.494%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
                         FDCE                                         r  reg32/mem_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[29][4]/Q
                         net (fo=2, unplaced)         0.976     2.467    reg32/mem_reg[29]_2[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  reg32/pc_reg[4]_i_9/O
                         net (fo=1, unplaced)         0.000     2.762    reg32/pc_reg[4]_i_9_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.009 r  reg32/pc_reg_reg[4]_i_3/O
                         net (fo=1, unplaced)         0.905     3.914    reg32/pc_reg_reg[4]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     4.212 r  reg32/pc_reg[4]_i_1/O
                         net (fo=93, unplaced)        1.209     5.421    reg32/a[4]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  reg32/mem_addr[5]_INST_0_i_36/O
                         net (fo=4, unplaced)         0.926     6.471    reg32/mem_addr[5]_INST_0_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  reg32/mem_addr[3]_INST_0_i_13/O
                         net (fo=4, unplaced)         0.926     7.521    reg32/mem_addr[3]_INST_0_i_13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.645 r  reg32/mem_addr[3]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.645    reg32/mem_addr[3]_INST_0_i_7_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     7.886 r  reg32/mem_addr[3]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.905     8.791    reg32/mem_addr[3]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.298     9.089 r  reg32/mem_addr[3]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.460     9.549    ctrlMIPS/mem_reg[1][5]
                         LUT5 (Prop_lut5_I3_O)        0.124     9.673 r  ctrlMIPS/mem[31][5]_i_1/O
                         net (fo=31, unplaced)        0.000     9.673    reg32/D[5]
                         FDCE                                         r  reg32/mem_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
                         FDCE                                         r  reg32/mem_reg[12][5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_D)        0.077    10.966    reg32/mem_reg[12][5]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 reg32/mem_reg[29][4]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[13][4]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.393ns (27.506%)  route 6.307ns (72.494%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
                         FDCE                                         r  reg32/mem_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[29][4]/Q
                         net (fo=2, unplaced)         0.976     2.467    reg32/mem_reg[29]_2[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  reg32/pc_reg[4]_i_9/O
                         net (fo=1, unplaced)         0.000     2.762    reg32/pc_reg[4]_i_9_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.009 r  reg32/pc_reg_reg[4]_i_3/O
                         net (fo=1, unplaced)         0.905     3.914    reg32/pc_reg_reg[4]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     4.212 r  reg32/pc_reg[4]_i_1/O
                         net (fo=93, unplaced)        1.209     5.421    reg32/a[4]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  reg32/mem_addr[5]_INST_0_i_36/O
                         net (fo=4, unplaced)         0.926     6.471    reg32/mem_addr[5]_INST_0_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  reg32/mem_addr[3]_INST_0_i_13/O
                         net (fo=4, unplaced)         0.926     7.521    reg32/mem_addr[3]_INST_0_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  reg32/mem_addr[2]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.645    reg32/mem_addr[2]_INST_0_i_7_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     7.886 r  reg32/mem_addr[2]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.905     8.791    reg32/mem_addr[2]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.298     9.089 r  reg32/mem_addr[2]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.460     9.549    ctrlMIPS/mem_reg[1][4]
                         LUT5 (Prop_lut5_I3_O)        0.124     9.673 r  ctrlMIPS/mem[31][4]_i_1/O
                         net (fo=31, unplaced)        0.000     9.673    reg32/D[4]
                         FDCE                                         r  reg32/mem_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
                         FDCE                                         r  reg32/mem_reg[13][4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_D)        0.077    10.966    reg32/mem_reg[13][4]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 reg32/mem_reg[29][4]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[13][5]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.393ns (27.506%)  route 6.307ns (72.494%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
                         FDCE                                         r  reg32/mem_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[29][4]/Q
                         net (fo=2, unplaced)         0.976     2.467    reg32/mem_reg[29]_2[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  reg32/pc_reg[4]_i_9/O
                         net (fo=1, unplaced)         0.000     2.762    reg32/pc_reg[4]_i_9_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.009 r  reg32/pc_reg_reg[4]_i_3/O
                         net (fo=1, unplaced)         0.905     3.914    reg32/pc_reg_reg[4]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     4.212 r  reg32/pc_reg[4]_i_1/O
                         net (fo=93, unplaced)        1.209     5.421    reg32/a[4]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  reg32/mem_addr[5]_INST_0_i_36/O
                         net (fo=4, unplaced)         0.926     6.471    reg32/mem_addr[5]_INST_0_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  reg32/mem_addr[3]_INST_0_i_13/O
                         net (fo=4, unplaced)         0.926     7.521    reg32/mem_addr[3]_INST_0_i_13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.645 r  reg32/mem_addr[3]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.645    reg32/mem_addr[3]_INST_0_i_7_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     7.886 r  reg32/mem_addr[3]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.905     8.791    reg32/mem_addr[3]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.298     9.089 r  reg32/mem_addr[3]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.460     9.549    ctrlMIPS/mem_reg[1][5]
                         LUT5 (Prop_lut5_I3_O)        0.124     9.673 r  ctrlMIPS/mem[31][5]_i_1/O
                         net (fo=31, unplaced)        0.000     9.673    reg32/D[5]
                         FDCE                                         r  reg32/mem_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
                         FDCE                                         r  reg32/mem_reg[13][5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_D)        0.077    10.966    reg32/mem_reg[13][5]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 reg32/mem_reg[29][4]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[14][4]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.393ns (27.506%)  route 6.307ns (72.494%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
                         FDCE                                         r  reg32/mem_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[29][4]/Q
                         net (fo=2, unplaced)         0.976     2.467    reg32/mem_reg[29]_2[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  reg32/pc_reg[4]_i_9/O
                         net (fo=1, unplaced)         0.000     2.762    reg32/pc_reg[4]_i_9_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.009 r  reg32/pc_reg_reg[4]_i_3/O
                         net (fo=1, unplaced)         0.905     3.914    reg32/pc_reg_reg[4]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     4.212 r  reg32/pc_reg[4]_i_1/O
                         net (fo=93, unplaced)        1.209     5.421    reg32/a[4]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  reg32/mem_addr[5]_INST_0_i_36/O
                         net (fo=4, unplaced)         0.926     6.471    reg32/mem_addr[5]_INST_0_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  reg32/mem_addr[3]_INST_0_i_13/O
                         net (fo=4, unplaced)         0.926     7.521    reg32/mem_addr[3]_INST_0_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  reg32/mem_addr[2]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.645    reg32/mem_addr[2]_INST_0_i_7_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     7.886 r  reg32/mem_addr[2]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.905     8.791    reg32/mem_addr[2]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.298     9.089 r  reg32/mem_addr[2]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.460     9.549    ctrlMIPS/mem_reg[1][4]
                         LUT5 (Prop_lut5_I3_O)        0.124     9.673 r  ctrlMIPS/mem[31][4]_i_1/O
                         net (fo=31, unplaced)        0.000     9.673    reg32/D[4]
                         FDCE                                         r  reg32/mem_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
                         FDCE                                         r  reg32/mem_reg[14][4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_D)        0.077    10.966    reg32/mem_reg[14][4]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 reg32/mem_reg[29][4]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[14][5]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.393ns (27.506%)  route 6.307ns (72.494%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
                         FDCE                                         r  reg32/mem_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[29][4]/Q
                         net (fo=2, unplaced)         0.976     2.467    reg32/mem_reg[29]_2[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  reg32/pc_reg[4]_i_9/O
                         net (fo=1, unplaced)         0.000     2.762    reg32/pc_reg[4]_i_9_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.009 r  reg32/pc_reg_reg[4]_i_3/O
                         net (fo=1, unplaced)         0.905     3.914    reg32/pc_reg_reg[4]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     4.212 r  reg32/pc_reg[4]_i_1/O
                         net (fo=93, unplaced)        1.209     5.421    reg32/a[4]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  reg32/mem_addr[5]_INST_0_i_36/O
                         net (fo=4, unplaced)         0.926     6.471    reg32/mem_addr[5]_INST_0_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  reg32/mem_addr[3]_INST_0_i_13/O
                         net (fo=4, unplaced)         0.926     7.521    reg32/mem_addr[3]_INST_0_i_13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.645 r  reg32/mem_addr[3]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.645    reg32/mem_addr[3]_INST_0_i_7_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     7.886 r  reg32/mem_addr[3]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.905     8.791    reg32/mem_addr[3]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.298     9.089 r  reg32/mem_addr[3]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.460     9.549    ctrlMIPS/mem_reg[1][5]
                         LUT5 (Prop_lut5_I3_O)        0.124     9.673 r  ctrlMIPS/mem[31][5]_i_1/O
                         net (fo=31, unplaced)        0.000     9.673    reg32/D[5]
                         FDCE                                         r  reg32/mem_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
                         FDCE                                         r  reg32/mem_reg[14][5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_D)        0.077    10.966    reg32/mem_reg[14][5]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  1.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reg32/mem_reg[2][10]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.443ns (58.551%)  route 0.314ns (41.449%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
                         FDCE                                         r  reg32/mem_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[2][10]/Q
                         net (fo=2, unplaced)         0.136     0.710    reg32/mem_reg[2]_29[10]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.808 r  reg32/pc_reg[10]_i_10/O
                         net (fo=1, unplaced)         0.000     0.808    reg32/pc_reg[10]_i_10_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     0.881 r  reg32/pc_reg_reg[10]_i_4/O
                         net (fo=1, unplaced)         0.178     1.059    reg32/pc_reg_reg[10]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.108     1.167 r  reg32/pc_reg[10]_i_1/O
                         net (fo=17, unplaced)        0.000     1.167    a[10]
                         FDCE                                         r  pc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
                         FDCE                                         r  pc_reg_reg[10]/C
                         clock pessimism              0.000     0.432    
                         FDCE (Hold_fdce_C_D)         0.120     0.552    pc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reg32/mem_reg[2][11]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.443ns (58.551%)  route 0.314ns (41.449%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
                         FDCE                                         r  reg32/mem_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[2][11]/Q
                         net (fo=2, unplaced)         0.136     0.710    reg32/mem_reg[2]_29[11]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.808 r  reg32/pc_reg[11]_i_10/O
                         net (fo=1, unplaced)         0.000     0.808    reg32/pc_reg[11]_i_10_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     0.881 r  reg32/pc_reg_reg[11]_i_4/O
                         net (fo=1, unplaced)         0.178     1.059    reg32/pc_reg_reg[11]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.108     1.167 r  reg32/pc_reg[11]_i_1/O
                         net (fo=17, unplaced)        0.000     1.167    a[11]
                         FDCE                                         r  pc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
                         FDCE                                         r  pc_reg_reg[11]/C
                         clock pessimism              0.000     0.432    
                         FDCE (Hold_fdce_C_D)         0.120     0.552    pc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reg32/mem_reg[2][12]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.443ns (58.551%)  route 0.314ns (41.449%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
                         FDCE                                         r  reg32/mem_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[2][12]/Q
                         net (fo=2, unplaced)         0.136     0.710    reg32/mem_reg[2]_29[12]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.808 r  reg32/pc_reg[12]_i_10/O
                         net (fo=1, unplaced)         0.000     0.808    reg32/pc_reg[12]_i_10_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     0.881 r  reg32/pc_reg_reg[12]_i_4/O
                         net (fo=1, unplaced)         0.178     1.059    reg32/pc_reg_reg[12]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.108     1.167 r  reg32/pc_reg[12]_i_1/O
                         net (fo=19, unplaced)        0.000     1.167    a[12]
                         FDCE                                         r  pc_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
                         FDCE                                         r  pc_reg_reg[12]/C
                         clock pessimism              0.000     0.432    
                         FDCE (Hold_fdce_C_D)         0.120     0.552    pc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reg32/mem_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.443ns (58.551%)  route 0.314ns (41.449%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
                         FDCE                                         r  reg32/mem_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[2][13]/Q
                         net (fo=2, unplaced)         0.136     0.710    reg32/mem_reg[2]_29[13]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.808 r  reg32/pc_reg[13]_i_10/O
                         net (fo=1, unplaced)         0.000     0.808    reg32/pc_reg[13]_i_10_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     0.881 r  reg32/pc_reg_reg[13]_i_4/O
                         net (fo=1, unplaced)         0.178     1.059    reg32/pc_reg_reg[13]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.108     1.167 r  reg32/pc_reg[13]_i_1/O
                         net (fo=19, unplaced)        0.000     1.167    a[13]
                         FDCE                                         r  pc_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
                         FDCE                                         r  pc_reg_reg[13]/C
                         clock pessimism              0.000     0.432    
                         FDCE (Hold_fdce_C_D)         0.120     0.552    pc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reg32/mem_reg[2][14]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.443ns (58.551%)  route 0.314ns (41.449%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
                         FDCE                                         r  reg32/mem_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[2][14]/Q
                         net (fo=2, unplaced)         0.136     0.710    reg32/mem_reg[2]_29[14]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.808 r  reg32/pc_reg[14]_i_10/O
                         net (fo=1, unplaced)         0.000     0.808    reg32/pc_reg[14]_i_10_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     0.881 r  reg32/pc_reg_reg[14]_i_4/O
                         net (fo=1, unplaced)         0.178     1.059    reg32/pc_reg_reg[14]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.108     1.167 r  reg32/pc_reg[14]_i_1/O
                         net (fo=19, unplaced)        0.000     1.167    a[14]
                         FDCE                                         r  pc_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
                         FDCE                                         r  pc_reg_reg[14]/C
                         clock pessimism              0.000     0.432    
                         FDCE (Hold_fdce_C_D)         0.120     0.552    pc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reg32/mem_reg[2][15]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.443ns (58.551%)  route 0.314ns (41.449%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
                         FDCE                                         r  reg32/mem_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[2][15]/Q
                         net (fo=2, unplaced)         0.136     0.710    reg32/mem_reg[2]_29[15]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.808 r  reg32/pc_reg[15]_i_10/O
                         net (fo=1, unplaced)         0.000     0.808    reg32/pc_reg[15]_i_10_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     0.881 r  reg32/pc_reg_reg[15]_i_4/O
                         net (fo=1, unplaced)         0.178     1.059    reg32/pc_reg_reg[15]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.108     1.167 r  reg32/pc_reg[15]_i_1/O
                         net (fo=19, unplaced)        0.000     1.167    a[15]
                         FDCE                                         r  pc_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
                         FDCE                                         r  pc_reg_reg[15]/C
                         clock pessimism              0.000     0.432    
                         FDCE (Hold_fdce_C_D)         0.120     0.552    pc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reg32/mem_reg[2][16]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.443ns (58.551%)  route 0.314ns (41.449%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
                         FDCE                                         r  reg32/mem_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[2][16]/Q
                         net (fo=2, unplaced)         0.136     0.710    reg32/mem_reg[2]_29[16]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.808 r  reg32/pc_reg[16]_i_10/O
                         net (fo=1, unplaced)         0.000     0.808    reg32/pc_reg[16]_i_10_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     0.881 r  reg32/pc_reg_reg[16]_i_4/O
                         net (fo=1, unplaced)         0.178     1.059    reg32/pc_reg_reg[16]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.108     1.167 r  reg32/pc_reg[16]_i_1/O
                         net (fo=18, unplaced)        0.000     1.167    a[16]
                         FDCE                                         r  pc_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
                         FDCE                                         r  pc_reg_reg[16]/C
                         clock pessimism              0.000     0.432    
                         FDCE (Hold_fdce_C_D)         0.120     0.552    pc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reg32/mem_reg[2][17]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.443ns (58.551%)  route 0.314ns (41.449%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
                         FDCE                                         r  reg32/mem_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[2][17]/Q
                         net (fo=2, unplaced)         0.136     0.710    reg32/mem_reg[2]_29[17]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.808 r  reg32/pc_reg[17]_i_10/O
                         net (fo=1, unplaced)         0.000     0.808    reg32/pc_reg[17]_i_10_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     0.881 r  reg32/pc_reg_reg[17]_i_4/O
                         net (fo=1, unplaced)         0.178     1.059    reg32/pc_reg_reg[17]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.108     1.167 r  reg32/pc_reg[17]_i_1/O
                         net (fo=17, unplaced)        0.000     1.167    a[17]
                         FDCE                                         r  pc_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
                         FDCE                                         r  pc_reg_reg[17]/C
                         clock pessimism              0.000     0.432    
                         FDCE (Hold_fdce_C_D)         0.120     0.552    pc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reg32/mem_reg[2][18]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.443ns (58.551%)  route 0.314ns (41.449%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
                         FDCE                                         r  reg32/mem_reg[2][18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[2][18]/Q
                         net (fo=2, unplaced)         0.136     0.710    reg32/mem_reg[2]_29[18]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.808 r  reg32/pc_reg[18]_i_10/O
                         net (fo=1, unplaced)         0.000     0.808    reg32/pc_reg[18]_i_10_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     0.881 r  reg32/pc_reg_reg[18]_i_4/O
                         net (fo=1, unplaced)         0.178     1.059    reg32/pc_reg_reg[18]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.108     1.167 r  reg32/pc_reg[18]_i_1/O
                         net (fo=17, unplaced)        0.000     1.167    a[18]
                         FDCE                                         r  pc_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
                         FDCE                                         r  pc_reg_reg[18]/C
                         clock pessimism              0.000     0.432    
                         FDCE (Hold_fdce_C_D)         0.120     0.552    pc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reg32/mem_reg[2][19]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.443ns (58.551%)  route 0.314ns (41.449%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
                         FDCE                                         r  reg32/mem_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[2][19]/Q
                         net (fo=2, unplaced)         0.136     0.710    reg32/mem_reg[2]_29[19]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.808 r  reg32/pc_reg[19]_i_10/O
                         net (fo=1, unplaced)         0.000     0.808    reg32/pc_reg[19]_i_10_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     0.881 r  reg32/pc_reg_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.178     1.059    reg32/pc_reg_reg[19]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.108     1.167 r  reg32/pc_reg[19]_i_1/O
                         net (fo=17, unplaced)        0.000     1.167    a[19]
                         FDCE                                         r  pc_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
                         FDCE                                         r  pc_reg_reg[19]/C
                         clock pessimism              0.000     0.432    
                         FDCE (Hold_fdce_C_D)         0.120     0.552    pc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.615    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                pc_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                pc_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                pc_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                pc_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                pc_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                pc_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                pc_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                pc_reg_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                pc_reg_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                pc_reg_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                pc_reg_reg[14]/C



