Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jul 16 15:41:24 2020
| Host         : alex-pc running 64-bit Ubuntu 20.04 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3957 |     0 |    230400 |  1.72 |
|   LUT as Logic             | 3492 |     0 |    230400 |  1.52 |
|   LUT as Memory            |  465 |     0 |    101760 |  0.46 |
|     LUT as Distributed RAM |   40 |     0 |           |       |
|     LUT as Shift Register  |  425 |     0 |           |       |
| CLB Registers              | 5619 |     0 |    460800 |  1.22 |
|   Register as Flip Flop    | 5619 |     0 |    460800 |  1.22 |
|   Register as Latch        |    0 |     0 |    460800 |  0.00 |
| CARRY8                     |   72 |     0 |     28800 |  0.25 |
| F7 Muxes                   |   80 |     0 |    115200 |  0.07 |
| F8 Muxes                   |    0 |     0 |     57600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     28800 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 263   |          Yes |           - |        Reset |
| 115   |          Yes |         Set |            - |
| 5200  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1048 |     0 |     28800 |  3.64 |
|   CLBL                                     |  553 |     0 |           |       |
|   CLBM                                     |  495 |     0 |           |       |
| LUT as Logic                               | 3492 |     0 |    230400 |  1.52 |
|   using O5 output only                     |  152 |       |           |       |
|   using O6 output only                     | 2755 |       |           |       |
|   using O5 and O6                          |  585 |       |           |       |
| LUT as Memory                              |  465 |     0 |    101760 |  0.46 |
|   LUT as Distributed RAM                   |   40 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   40 |       |           |       |
|   LUT as Shift Register                    |  425 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  150 |       |           |       |
|     using O5 and O6                        |  275 |       |           |       |
| CLB Registers                              | 5619 |     0 |    460800 |  1.22 |
|   Register driven from within the CLB      | 2870 |       |           |       |
|   Register driven from outside the CLB     | 2749 |       |           |       |
|     LUT in front of the register is unused | 2097 |       |           |       |
|     LUT in front of the register is used   |  652 |       |           |       |
| Unique Control Sets                        |  330 |       |     57600 |  0.57 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  3.5 |     0 |       312 |  1.12 |
|   RAMB36/FIFO*    |    3 |     0 |       312 |  0.96 |
|     RAMB36E2 only |    3 |       |           |       |
|   RAMB18          |    1 |     0 |       624 |  0.16 |
|     RAMB18E2 only |    1 |       |           |       |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    3 |     3 |       360 |  0.83 |
| HPIOB_M          |    0 |     0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |       144 |  0.00 |
| HDIOB_M          |    1 |     1 |        24 |  4.17 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    2 |     2 |        24 |  8.33 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       544 |  0.55 |
|   BUFGCE             |    1 |     0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    2 |     0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5200 |            Register |
| LUT6     | 1490 |                 CLB |
| LUT4     |  806 |                 CLB |
| LUT3     |  671 |                 CLB |
| LUT5     |  576 |                 CLB |
| LUT2     |  440 |                 CLB |
| SRL16E   |  379 |                 CLB |
| SRLC32E  |  319 |                 CLB |
| FDCE     |  263 |            Register |
| FDSE     |  115 |            Register |
| LUT1     |   94 |                 CLB |
| MUXF7    |   80 |                 CLB |
| CARRY8   |   72 |                 CLB |
| RAMD32   |   70 |                 CLB |
| FDPE     |   41 |            Register |
| RAMS32   |   10 |                 CLB |
| RAMB36E2 |    3 |           Block Ram |
| SRLC16E  |    2 |                 CLB |
| OBUF     |    2 |                 I/O |
| BUFG_PS  |    2 |               Clock |
| RAMB18E2 |    1 |           Block Ram |
| PS8      |    1 |            Advanced |
| INBUF    |    1 |                 I/O |
| IBUFCTRL |    1 |              Others |
| BUFGCE   |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_1 |    1 |
| design_1_xbar_0              |    1 |
| design_1_rst_ps8_0_100M_0    |    1 |
| design_1_lepton_vospi_0_0    |    1 |
| design_1_ila_0_0             |    1 |
| design_1_axi_gpio_0_0        |    1 |
| design_1_axi_dma_0_0         |    1 |
| design_1_auto_pc_0           |    1 |
| dbg_hub                      |    1 |
+------------------------------+------+


