SpyGlass run started at 10:18:25 AM on Jun 06 2017 

SpyGlass Predictive Analyzer(R) - Version 5.6.0
Last compiled on Dec 15 2015

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: 5.6.0) from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Loading perl file for 'power_est' policy from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/power_est/power_est-policy.pl
Version of Policy 'power_est': 5.6.0
Loading Shared library libBasePowerEst-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/power_est/libBasePowerEst-Linux4.spyso 
##build_id : 5.6.0
##system   : Linux cimeld13 3.2.0-4-amd64 #1 SMP Debian 3.2.68-1+deb7u3 x86_64
##cwd      : /tp/xph2app/xph2app003/Prj_conception/Design/spy
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -I '/softslin/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_PHYSICAL_HOME/common/sgphysical/policies/physical' \
             -nl \
             -wdir './spyglass-1/power/power_guidance' \
             -lib WORK ./spyglass-1/WORK \
             -dbdir './spyglass-1/.SG_SaveRestoreDB' \
             -mixed \
             -batch \
             -rules='PESTR08,PESTR09,PESTR10,PESTR11,PESTR12,PESTR32,PRARITH01,PRCOUNT01' \
             -policy='power_est' \
             --goal_info 'power/power_guidance@' \
             -projectwdir './spyglass-1' \
             -templatedir '/softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff' \
             --template_info 'power/power_guidance' \
             -enable_save_restore \
             -enable_save_restore_builtin 'true' \
             -64bit  \
             ../vhd/cell.vhd \
             ../vhd/cordic.vhd

##verbosity level   : 2
##exact cmdline arg : -batch -project spyglass-1.prj -goal power/power_guidance -64bit
##spyglass_run.csh begins :
;	cd /tp/xph2app/xph2app003/Prj_conception/Design/spy
;	setenv ATRENTA_LICENSE_FILE 1721@cimekey1
;	setenv SPYGLASS_LD_PRELOAD /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libsgjemalloc-Linux4.so
;	setenv SPYGLASS_DW_PATH /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/dw_support
;	/softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/bin/spyglass  -batch -project spyglass-1.prj -goal power/power_guidance -64bit
##spyglass_run.csh ends
##files    : ../vhd/cell.vhd \
             ../vhd/cordic.vhd


INFO [76]    Using `./spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule PrecompileLibCheck01 (Rule 1 of total 223) .... done (Time = 0.00s, Memory = 7.1K)
Checking Rule PrecompileLibCheck02 (Rule 2 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 3 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 4 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 5 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 6 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock05 (Rule 7 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 8 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 9 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 10 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 11 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 12 of total 223) .... done (Time = 0.00s, Memory = 0.8K)
Checking Rule SGDC_voltagedomain06 (Rule 13 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 14 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 15 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 16 of total 223) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule SGDC_waive01 (Rule 17 of total 223) .... done (Time = 0.00s, Memory = -0.5K)
Checking Rule SGDC_waive02 (Rule 18 of total 223) .... done (Time = 0.00s, Memory = -0.3K)
Checking Rule SGDC_waive03 (Rule 19 of total 223) .... done (Time = 0.00s, Memory = -0.4K)
Checking Rule SGDC_waive04 (Rule 20 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 21 of total 223) .... done (Time = 0.00s, Memory = -0.5K)
Checking Rule SGDC_waive06 (Rule 22 of total 223) .... done (Time = 0.00s, Memory = -0.6K)
Checking Rule SGDC_waive07 (Rule 23 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 24 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 25 of total 223) .... done (Time = 0.00s, Memory = -3.0K)
Checking Rule SGDC_waive10 (Rule 26 of total 223) .... done (Time = 0.00s, Memory = -1.2K)
Checking Rule SGDC_waive11 (Rule 27 of total 223) .... done (Time = 0.00s, Memory = -1.5K)
Checking Rule SGDC_waive12 (Rule 28 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 29 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 30 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 31 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 32 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 33 of total 223) .... done (Time = 0.00s, Memory = -4.0K)
Checking Rule SGDC_waive33 (Rule 34 of total 223) .... done (Time = 0.00s, Memory = -0.0K)
Checking Rule SGDC_waive36 (Rule 35 of total 223) .... done (Time = 0.00s, Memory = -0.0K)
Checking Rule SGDC_waive38 (Rule 36 of total 223) .... done (Time = 0.00s, Memory = -0.3K)
Checking Rule SGDC_fifo01 (Rule 37 of total 223) .... done (Time = 0.00s, Memory = -0.1K)
Checking Rule SGDC_libgroup01 (Rule 38 of total 223) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule SGDC_libgroup02 (Rule 39 of total 223) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule SGDC_libgroup04 (Rule 40 of total 223) .... done (Time = 0.00s, Memory = -0.1K)
Checking Rule SGDC_power_data01 (Rule 41 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 42 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 43 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 44 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 45 of total 223) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_abstract_port18 (Rule 46 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 47 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 48 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 49 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est29 (Rule 50 of total 223) .... done (Time = 0.00s, Memory = 42.7K)
Checking Rule SGDC_power_est39 (Rule 51 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est40 (Rule 52 of total 223) .... done (Time = 0.00s, Memory = 1.6K)
Checking Rule SGDC_power_est42 (Rule 53 of total 223) .... done (Time = 0.00s, Memory = -7.2K)
Checking Rule SGDC_power_est57 (Rule 54 of total 223) .... done (Time = 0.00s, Memory = 0.8K)
Checking Rule SGDC_power_est58 (Rule 55 of total 223) .... done (Time = 0.00s, Memory = 0.9K)
Checking Rule SGDC_power_est59 (Rule 56 of total 223) .... done (Time = 0.00s, Memory = 0.7K)
Checking Rule SGDC_power_est62 (Rule 57 of total 223) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule SGDC_power_est61 (Rule 58 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est63 (Rule 59 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est65 (Rule 60 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est67 (Rule 61 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est68 (Rule 62 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK04 (Rule 63 of total 223) .... done (Time = 0.00s, Memory = 24.1K)
Checking Rule PECHECK37 (Rule 64 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK18 (Rule 65 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK20 (Rule 66 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK30 (Rule 67 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK24 (Rule 68 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK28 (Rule 69 of total 223) .... done (Time = 0.00s, Memory = 47.9K)
Checking Rule PECHECK29 (Rule 70 of total 223) .... done (Time = 0.00s, Memory = 3.2K)
Checking Rule PECHECK31 (Rule 71 of total 223) .... done (Time = 0.01s, Memory = -15.0K)
Checking Rule PECHECK53 (Rule 72 of total 223) .... done (Time = 0.00s, Memory = -4.0K)
Checking Rule PECHECK32 (Rule 73 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK34 (Rule 74 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK47 (Rule 75 of total 223) .... done (Time = 0.00s, Memory = -0.1K)
Checking Rule PEMVDD01 (Rule 76 of total 223) .... done (Time = 0.00s, Memory = -2.9K)
Checking Rule PECHECK54 (Rule 77 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 78 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 79 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis started: 3 sec, 1407158 KB, 3079192 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis started: 3 sec, 1407158 KB, 3079192 KB
 Analyzing input file "../vhd/cell.vhd" ...
 Analyzing input file "../vhd/cordic.vhd" ...
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis finished: 3 sec, 1477735 KB, 3148568 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis finished: 0 sec, 70577 KB, 69376 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration started: 3 sec, 1477735 KB, 3148568 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration started: 0 sec, 0 KB, 0 KB
 Elaborating Top VHDL Design Unit 'CORDIC_top.A' .....
 done
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration finished: 3 sec, 1543623 KB, 3214360 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration finished: 0 sec, 65888 KB, 65792 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker started: 3 sec, 1543623 KB, 3214360 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker started: 0 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker finished: 3 sec, 1543623 KB, 3214360 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker finished: 0 sec, 0 KB, 0 KB
Checking Rule ElabSummary (Rule 80 of total 223)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/power/power_guidance/spyglass_reports/SpyGlass/elab_summary.rpt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/power/power_guidance/spyglass_reports/SpyGlass/elab_summary.rpt' closed.
 .... done (Time = 0.01s, Memory = -1.3K)
Checking Rule ReportCheckDataSummary (Rule 81 of total 223) .... done (Time = 0.00s, Memory = -0.2K)
 Reading waiver file "./spyglass-1/power/power_guidance/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Generating SGDC file "./spyglass-1/power/power_guidance/spyglass_spysch/constraint/pragma2Constraint.sgdc" from pragmas in HDL source files ....
 Generating WAIVER file "./spyglass-1/power/power_guidance/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule DetectTopDesignUnits (Rule 82 of total 223) Detected 1 top level design units: 
     CORDIC_top.A
 .... done (Time = 0.00s, Memory = 3.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 52.0K)
Checking Rule SGDC_testmode03 (Rule 83 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 84 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 85 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 86 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 87 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule GenerateConfMap (Rule 88 of total 223) .... done (Time = 0.01s, Memory = 326.9K)
Checking Rule SGDC_memorywritepin04 (Rule 89 of total 223) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_reset02 (Rule 90 of total 223) .... done (Time = 0.00s, Memory = 13.8K)
Checking Rule SGDC_reset03 (Rule 91 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup03 (Rule 92 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup02 (Rule 93 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HdlLibDuCheck (Rule 94 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est03 (Rule 95 of total 223) .... done (Time = 0.00s, Memory = -4.0K)
Checking Rule SGDC_power_est11 (Rule 96 of total 223) .... done (Time = 0.00s, Memory = -0.1K)
Checking Rule SGDC_power_est22 (Rule 97 of total 223) .... done (Time = 0.00s, Memory = -0.1K)
Checking Rule SGDC_power_est23 (Rule 98 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est27 (Rule 99 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est28 (Rule 100 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est30 (Rule 101 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est50 (Rule 102 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est33 (Rule 103 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est37 (Rule 104 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est44 (Rule 105 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est45 (Rule 106 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est52 (Rule 107 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est55 (Rule 108 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK05 (Rule 109 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK07 (Rule 110 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK09 (Rule 111 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK22 (Rule 112 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK38 (Rule 113 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK44 (Rule 114 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK45 (Rule 115 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RtlDesignInfo (Rule 116 of total 223)
##SGDEBUG [BENCHMARK_DATA]: Number of RTL Design Units = 2
 .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckCelldefine (Rule 117 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 118 of total 223) .... done (Time = 0.00s, Memory = 0.1K)
Checking Rule SGDC_waive26 (Rule 119 of total 223) .... done (Time = 0.00s, Memory = 0.4K)
Checking Rule SGDC_waive27 (Rule 120 of total 223) .... done (Time = 0.00s, Memory = 3.1K)
Checking Rule SGDC_waive29 (Rule 121 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit CELL
    Checking Rule PESTR32 (Rule 122 of total 223) .... done (Time = 0.08s, Memory = -19.0K)
    Checking Rule PESTR32 (Rule 123 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit work_cell_a_8_45_0
    Checking Rule PESTR32 (Rule 122 of total 223) .... done (Time = 0.09s, Memory = 24.0K)
    Checking Rule PESTR32 (Rule 123 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit work_cell_a_8_26_1
    Checking Rule PESTR32 (Rule 122 of total 223) .... done (Time = 0.09s, Memory = -1.9K)
    Checking Rule PESTR32 (Rule 123 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit work_cell_a_8_14_2
    Checking Rule PESTR32 (Rule 122 of total 223) .... done (Time = 0.09s, Memory = -5.0K)
    Checking Rule PESTR32 (Rule 123 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit work_cell_a_8_7_3
    Checking Rule PESTR32 (Rule 122 of total 223) .... done (Time = 0.08s, Memory = -1.1K)
    Checking Rule PESTR32 (Rule 123 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit work_cell_a_8_3_4
    Checking Rule PESTR32 (Rule 122 of total 223) .... done (Time = 0.10s, Memory = -2.7K)
    Checking Rule PESTR32 (Rule 123 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit work_cell_a_8_1_5
    Checking Rule PESTR32 (Rule 122 of total 223) .... done (Time = 0.08s, Memory = -1.0K)
    Checking Rule PESTR32 (Rule 123 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit CORDIC_top
    Checking Rule PESTR32 (Rule 122 of total 223) .... done (Time = 0.09s, Memory = -35.6K)
    Checking Rule PESTR32 (Rule 123 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit CORDIC_top
    Checking Rule PESTR32 (Rule 122 of total 223) .... done (Time = 0.09s, Memory = -1.4K)
    Checking Rule PESTR32 (Rule 123 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CPF_power_est02 (Rule 124 of total 223) .... done (Time = 0.00s, Memory = 0.8K)
Checking Rule UPF_power_est02 (Rule 125 of total 223) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule UPF_power_est03 (Rule 126 of total 223) .... done (Time = 0.00s, Memory = 0.4K)
Checking Rule UPF_power_est04 (Rule 127 of total 223) .... done (Time = 0.00s, Memory = 1.2K)
Checking Rule UPF_power_est05 (Rule 128 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est35 (Rule 129 of total 223) .... done (Time = 0.00s, Memory = 0.7K)
Checking Rule SGDC_power_est36 (Rule 130 of total 223) .... done (Time = 0.00s, Memory = 0.9K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis started: 6 sec, 1545865 KB, 3214616 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis started: 3 sec, 2242 KB, 256 KB
 Reading waiver file "./spyglass-1/power/power_guidance/spyglass_spysch/constraint/spg_autogenerated_amg_waivers.sgdc" ...
 Synthesizing design unit: CELL.A (library: WORK, elaborated name: work_cell_a_8_1_5) ... (Module 1 of total 7)  done 
     (Memory Used = -125391.1K(incr), 1490345.8K(tot), Cpu Time = 0.78s(incr))
 Synthesizing design unit: CELL.A (library: WORK, elaborated name: work_cell_a_8_3_4) ... (Module 2 of total 7)  done 
     (Memory Used = 16.0K(incr), 1490365.6K(tot), Cpu Time = 0.08s(incr))
 Synthesizing design unit: CELL.A (library: WORK, elaborated name: work_cell_a_8_7_3) ... (Module 3 of total 7)  done 
     (Memory Used = 24.3K(incr), 1490398.1K(tot), Cpu Time = 0.07s(incr))
 Synthesizing design unit: CELL.A (library: WORK, elaborated name: work_cell_a_8_14_2) ... (Module 4 of total 7)  done 
     (Memory Used = 56.2K(incr), 1490437.9K(tot), Cpu Time = 0.09s(incr))
 Synthesizing design unit: CELL.A (library: WORK, elaborated name: work_cell_a_8_26_1) ... (Module 5 of total 7)  done 
     (Memory Used = 510.4K(incr), 1490949.2K(tot), Cpu Time = 0.08s(incr))
 Synthesizing design unit: CELL.A (library: WORK, elaborated name: work_cell_a_8_45_0) ... (Module 6 of total 7)  done 
     (Memory Used = 42.4K(incr), 1490994.9K(tot), Cpu Time = 0.07s(incr))
 Synthesizing design unit: CORDIC_top.A (library: WORK, elaborated name: CORDIC_top) ... (Module 7 of total 7)  done 
     (Memory Used = -45.5K(incr), 1490922.1K(tot), Cpu Time = 0.01s(incr))
 Synthesis completed.
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis completed: 7 sec, 1491144 KB, 3155224 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis completed: 1 sec, -54721 KB, -59392 KB
Checking Rule InferBlackBox (Rule 131 of total 223) .... done (Time = 0.00s, Memory = 6.0K)
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 35
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 1258
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 2837
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 4904
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 127, 35
##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM started: 7 sec, 1491151 KB, 3155224 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM started: 0 sec, 7 KB, 0 KB

INFO [234]    Saving design database in directory './spyglass-1/.SG_SaveRestoreDB/autogenerated__esynth3_snapshot' ...
              done

##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM completed: 7 sec, 1565231 KB, 3229976 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM completed: 0 sec, 74080 KB, 74752 KB
     (Memory Used = 74080.7K(incr), 1565231.8K(tot), Cpu Time = 0.03s(incr))
Checking Rule PECHECK43 (Rule 132 of total 223) .... done (Time = 0.00s, Memory = 1.6K)
Checking Rule SGDC_waive37 (Rule 133 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive24 (Rule 134 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive25 (Rule 135 of total 223) .... done (Time = 0.00s, Memory = 3.1K)
Checking Rule SGDC_waive31 (Rule 136 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive35 (Rule 137 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESDCINIT for module CELL.A (Rule 138 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESVASETUP01 for module CELL.A (Rule 139 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESDCINIT for module CELL.A (Rule 138 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESVASETUP01 for module CELL.A (Rule 139 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESDCINIT for module CELL.A (Rule 138 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESVASETUP01 for module CELL.A (Rule 139 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESDCINIT for module CELL.A (Rule 138 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESVASETUP01 for module CELL.A (Rule 139 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESDCINIT for module CELL.A (Rule 138 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESVASETUP01 for module CELL.A (Rule 139 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESDCINIT for module CELL.A (Rule 138 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESVASETUP01 for module CELL.A (Rule 139 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESDCINIT for module CORDIC_top.A (Rule 138 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESVASETUP01 for module CORDIC_top.A (Rule 139 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 65.6K)
Checking Rule SGDC_testmode03 (Rule 83 of total 223) .... done (Time = 0.00s, Memory = 0.8K)
Checking Rule _abstractPortSGDC (Rule 140 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port03 (Rule 141 of total 223) .... done (Time = 0.00s, Memory = 1.5K)
Checking Rule SGDC_abstract_port04 (Rule 142 of total 223) .... done (Time = 0.00s, Memory = -0.3K)
Checking Rule SGDC_abstract_port05 (Rule 143 of total 223) .... done (Time = 0.00s, Memory = -0.1K)
Checking Rule SGDC_abstract_port07 (Rule 144 of total 223) .... done (Time = 0.00s, Memory = -0.3K)
Checking Rule SGDC_abstract_port08 (Rule 145 of total 223) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule SGDC_abstract_port10 (Rule 146 of total 223) .... done (Time = 0.00s, Memory = -0.1K)
Checking Rule SGDC_abstract_port11 (Rule 147 of total 223) .... done (Time = 0.00s, Memory = -0.7K)
Checking Rule SGDC_abstract_port12 (Rule 148 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port13 (Rule 149 of total 223) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule ReportUngroup (Rule 150 of total 223) .... done (Time = 0.00s, Memory = -0.4K)
Checking Rule SGDC_abstract_port21 (Rule 151 of total 223) .... done (Time = 0.00s, Memory = -0.5K)
Checking Rule SGDC_power_est31 (Rule 152 of total 223) .... done (Time = 0.00s, Memory = 0.4K)
Checking Rule CPF_power_est01 (Rule 153 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule UPF_power_est01 (Rule 154 of total 223) .... done (Time = 0.00s, Memory = -0.5K)
Checking Rule SGDC_power_est43 (Rule 155 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est64 (Rule 156 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est56 (Rule 157 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESPEFINIT (Rule 158 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK08 (Rule 159 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK42 (Rule 160 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK15 (Rule 161 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 7 sec, 1492212 KB, 3155480 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 0 sec, -73019 KB, -74496 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elab View Deletion Finished: 7 sec, 1426321 KB, 3089688 KB
##SGDEBUG [BENCHMARK_INCR]: Elab View Deletion Finished: 0 sec, -65891 KB, -65792 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: After deleting RTL view: 7 sec, 1351226 KB, 3016216 KB
##SGDEBUG [BENCHMARK_INCR]: After deleting RTL view: 0 sec, -75095 KB, -73472 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 7 sec, 1352017 KB, 3016984 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 791 KB, 768 KB
 Flattening CORDIC_top (.lib instances separately flattened) ....
     (Memory Used = 1335.3K(incr), 1353346.8K(tot), Cpu Time = 0.03s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 762
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 1033
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 3092
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 7
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 29
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 7 sec, 1353353 KB, 3018264 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 1336 KB, 1280 KB
Checking Rule PRCHECK01 (Rule 162 of total 223) .... done (Time = 0.00s, Memory = 3.7K)
Checking Rule SGDC_set_case_analysis_LC (Rule 163 of total 223) .... done (Time = 0.00s, Memory = 3.9K)
Checking Rule SGDC_power_est21 (Rule 164 of total 223) .... done (Time = 0.02s, Memory = 1076.4K)
Checking Rule SGDC_power_est32 (Rule 165 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est51 (Rule 166 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est48 (Rule 167 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est38 (Rule 168 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est41 (Rule 169 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est47 (Rule 170 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est53 (Rule 171 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est54 (Rule 172 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_est66 (Rule 173 of total 223) .... done (Time = 0.00s, Memory = -3.5K)
Checking Rule PECHECK49 (Rule 174 of total 223) .... done (Time = 0.00s, Memory = -4.0K)
Checking Rule PECHECK13B (Rule 175 of total 223) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule PECHECK11 (Rule 176 of total 223) .... done (Time = 0.00s, Memory = -0.1K)
Checking Rule PECHECK39 (Rule 177 of total 223) .... done (Time = 0.00s, Memory = -0.4K)
Checking Rule PECHECK41 (Rule 178 of total 223) .... done (Time = 0.00s, Memory = -0.0K)
Checking Rule PEVLESSINIT (Rule 179 of total 223)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/power/power_guidance/spyglass_reports/power_est/pe_clockgatedinfo.rpt' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/power/power_guidance/spyglass_reports/power_est/pe_clockgatedinfo.csv' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/power/power_guidance/spyglass_reports/power_est/pe_clockgatedinfo.rpt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/power/power_guidance/spyglass_reports/power_est/pe_clockgatedinfo.csv' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/power/power_guidance/spyglass_spysch/power_est/PowerReductionData' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/power/power_guidance/spyglass_spysch/power_est/PowerReductionData' closed.
 .... done (Time = 0.02s, Memory = 1378.7K)
Checking Rule PRCOUNT01 (Rule 180 of total 223) .... done (Time = 0.01s, Memory = 4.5K)
Checking Rule PRARITH01 (Rule 181 of total 223) .... done (Time = 0.00s, Memory = 1.0K)
Checking Rule PECHECK06 (Rule 182 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK14 (Rule 183 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK16 (Rule 184 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK23 (Rule 185 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK50 (Rule 186 of total 223) .... done (Time = 0.00s, Memory = 1.6K)
Checking Rule PECHECK26 (Rule 187 of total 223)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/power/power_guidance/spyglass_reports/power_est/pe_adv_reduction.rpt' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/power/power_guidance/spyglass_reports/power_est/pe_adv_reduction.rpt' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/power/power_guidance/spyglass_reports/power_est/pe_adv_reduction.rpt' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/power/power_guidance/spyglass_spysch/power_est/rtlc_sec_opt_file_temp.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/power/power_guidance/spyglass_spysch/power_est/rtlc_sec_opt_file_temp.txt' closed.
 .... done (Time = 0.07s, Memory = -13.4K)
Checking Rule PERES01 (Rule 188 of total 223) .... done (Time = 0.00s, Memory = 4.3K)
Checking Rule PERES02 (Rule 189 of total 223) .... done (Time = 0.19s, Memory = 2.7K)
Checking Rule PECON01 (Rule 190 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK21 (Rule 191 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESTR08 (Rule 192 of total 223) .... done (Time = 0.01s, Memory = 26.9K)
Checking Rule PESTR09 (Rule 193 of total 223) .... done (Time = 0.00s, Memory = 0.1K)
Checking Rule PESTR10 (Rule 194 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PESTR11 (Rule 195 of total 223) .... done (Time = 0.08s, Memory = 25.2K)
Checking Rule PESTR12 (Rule 196 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK33 (Rule 197 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK46 (Rule 198 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK52 (Rule 199 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK51 (Rule 200 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK48 (Rule 201 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AnalyzeBBox (Rule 202 of total 223) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 81 of total 223) .... done (Time = 0.00s, Memory = 31.8K)

Applying user specified and internally generated waivers on violation database .... done (Time = 0.08s)

Generating data for Console...
##SGDEBUG [PEAK_MEMORY]: 3229976 KB for entire run at 'Saving NOM completed' stage
##SGDEBUG [VMPEAK_MEMORY]: 3290644 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 8 sec, 1353236 KB, 3012120 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 1 sec, -117 KB, -6144 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE
-------------------------------------------------------------------------------------
	-allow_clock_on_output_port                        no
	-check_clock_group_violations                      no
	-debug_proc                                        no
	-force_genclk_for_txv                              no
	-library_gen_clock_naming                          no
	-netlist_clock_polarity                            yes
	-pe_accurate_activity_calc                         0
	-pe_activity_priority                              sim
	-pe_advanced_internal_power_calc                   yes
	-pe_aig_size                                       200
	-pe_allow_multiple_sglibs                          0
	-pe_allow_non_lrm_spef                             0
	-pe_allowed_flop_data_pins                         1
	-pe_always_labelize_paths                          1
	-pe_assume_all_port_clock_relation                 1
	-pe_auto_infer_slew                                1
	-pe_buffer_slew                                    -1
	-pe_calc_lk                                        yes
	-pe_calc_sc                                        yes
	-pe_calc_sw                                        yes
	-pe_calibration_data_dir                           UNDEFINED
	-pe_combo_glitchy_threshold                        10
	-pe_consolidate_goal                               UNDEFINED
	-pe_debug_level                                    0
	-pe_detect_any_operator                            0
	-pe_detect_data_gating                             0
	-pe_disable_goal_consolidation                     1
	-pe_dmi_inst_inst                                  1
	-pe_enable_area_based_vt                           1
	-pe_enable_bus_merging_in_platform                 1
	-pe_enable_check                                   all
	-pe_enable_clock_browser                           1
	-pe_enable_counter_autofix                         0
	-pe_enable_monitor_on_all_nets                     0
	-pe_enable_monitor_on_clock_nets                   0
	-pe_enable_monitor_on_enable_nets                  0
	-pe_enable_monitor_on_memory_enable_nets           0
	-pe_enable_monitor_on_mux_select                   0
	-pe_enable_mvdd_mapping                            no
	-pe_enable_name_based_sizing                       0
	-pe_enable_nom_modification                        0
	-pe_enable_old_vt_flow                             0
	-pe_enable_swap_on_netlist                         0
	-pe_estimate_macro_power                           1
	-pe_flag_flopbased_gating                          0
	-pe_fsdb_fast_read                                 1
	-pe_fsdb_filename                                  UNDEFINED
	-pe_gated_clock_level                              2
	-pe_glitch_threshold                               0
	-pe_glitch_threshold_debug                         10
	-pe_hierarchy_separator                            UNDEFINED
	-pe_high_accuracy                                  no
	-pe_ignore_SGDC_rules                              UNDEFINED
	-pe_ignore_clock_xor                               0
	-pe_ignore_latch_in_inferred_clock                 1
	-pe_ignore_sim_information                         0
	-pe_include_hanging_nets_for_annotation            1
	-pe_inferred_clock_threshold                       100
	-pe_logic_depth                                    15
	-pe_min_counter_width                              2
	-pe_min_data_gating_width                          16
	-pe_min_percent_for_match_pattern                  0.9
	-pe_min_percent_for_max_cap                        0.9
	-pe_monitors_in_est                                0
	-pe_mvdd_percent_volt_tolerance                    10
	-pe_mvdd_use_all_voltages                          yes
	-pe_num_clock_cycles_avg_act                       -1
	-pe_num_clock_cycles_avg_power                     -1
	-pe_num_flops_on_undriven_clk                      32
	-pe_num_fsdb_load_session                          1
	-pe_num_nets_spef_info                             50
	-pe_num_unset_nets                                 1000
	-pe_percentage_glitch                              2
	-pe_percentage_unset_nets                          10
	-pe_pin_capacitance_mode                           worst
	-pe_pin_capacitance_type                           rise_fall_capacitance_range,rise_fall_capacitance,capacitance
	-pe_platform_debug                                 0
	-pe_prop_fastest_clock                             0
	-pe_propagate_actual_freq                          1
	-pe_report_all_const_flop                          1
	-pe_report_on_user_def_clks                        0
	-pe_report_slew_values                             1
	-pe_run_profiling                                  0
	-pe_saif_persist_om                                yes
	-pe_set_cell_allocation                            1
	-pe_show_nonrtl_nets_auto_activity                 no
	-pe_sim_annot_case_sensitivity                     auto
	-pe_sim_annot_effort_level                         0
	-pe_sim_data_dir                                   UNDEFINED
	-pe_sim_enable_multithread                         0
	-pe_sim_enable_save_restore                        2
	-pe_sim_endtime                                    -1
	-pe_sim_force_save                                 0
	-pe_sim_rtl_design_nl                              0
	-pe_sim_starttime                                  -1
	-pe_sim_topname                                    UNDEFINED
	-pe_skip_enable_port                               0
	-pe_slew                                           0.1
	-pe_stop_rtl_modification                          1
	-pe_tao_sglib                                      UNDEFINED
	-pe_timing_opt                                     both
	-pe_undriven_net_zero_act                          yes
	-pe_use_area_categorization                        0
	-pe_use_calibration_data                           UNDEFINED
	-pe_vcd_filename                                   UNDEFINED
	-pe_wireload_source                                user_lib
	-pe_wlmode                                         default
	-pe_xfactor                                        0.5
	-preserve_path                                     no
	-pt                                                no
	-sec_atime                                         -1
	-sgsyn_clock_gating                                1
	-sgsyn_clock_gating_threshold                      0
	-show_all_sdc_violations                           no
	-show_sdc_progress                                 no
	-suppress_sdc_violation_in_abstract                no
	-truncate_through                                  yes
	-write_sdc                                         no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 PECHECK55                      power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK25                      power_est       No             - RTLALLDULIST   -               
 PEPWR18                        power_est       No             - FLATDU2_PRD_WL   -               
 PESAE08                        power_est       No             - FLATDU2_PRD_WL   -               
 PECDMISGDC                     power_est       No             - FLATDU2_PRD_WL   -               
 PECWL                          power_est       No             - FLATDU2_PRD_WL   -               
 PESAE07                        power_est       No             - FLATDU2_PRD_WL   -               
 PESAE06                        power_est       No             - FLATDU2_PRD_WL   -               
 poweraudit                     power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR06                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR06                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR13                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR13                        power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK27                      power_est       No             - FLATDU2_PRD_WL   -               
 PESTR05                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR03                        power_est       No             - FLATDU2_PRD_WL   -               
 sgdc2sdc                       power_est       No             - RTLALLDULIST   -               
 PECHECK03                      power_est       No             - FLATDU2_PRD_WL   -               
 PESAE04                        power_est       No             - FLATDU2_PRD_WL   -               
 PESAE03                        power_est       No             - FLATDU2_PRD_WL   -               
 PECLKTREE                      power_est       No             - FLATDU2_PRD_WL   -               
 PESETUP01                      power_est       No             - FLATDU2_PRD_WL   -               
 PEPESD01                       power_est       No             - FLATDU2_PRD_WL   -               
 PRFIFOS01                      power_est       No             - FLATDU2_PRD_WL   -               
 PESAE02                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR02                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR14                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR05                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR27                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR03                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR26                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR30                        power_est       No             - FLATDU2_PRD_WL   -               
 PESLEWEXTRACT                  power_est       No             - FLATDU2_PRD_WL   -               
 PESTR31                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR25                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR29                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR28                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR24                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR23                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR22                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR21                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR20                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR25                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR29                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR28                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR24                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR23                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR22                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR21                        power_est       No             - FLATDU2_PRD_WL   -               
 PESTR20                        power_est       No             - FLATDU2_PRD_WL   -               
 PEPWR01                        power_est       No             - FLATDU2_PRD_WL   -               
 PEATD01                        power_est       No             - FLATDU2_PRD_WL   -               
 PECSA01                        power_est       No             - FLATDU2_PRD_WL   -               
 PEVTDIST                       power_est       No             - FLATDU2_PRD_WL   -               
 PECELLDIST                     power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK02                      power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK12                      power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK10                      power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK01                      power_est       No             - FLATDU2_PRD_WL   -               
 PECHECK13                      power_est       No             - FLATDU2_PRD_WL   -               
 SGDC_power_est34               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est49               power_est       No             - RTLTOPDU       -               
 SGDC_power_est26               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est25               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est24               power_est       No             - FLATDU2_PRD_WL   -               
 SGDC_power_est20               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est18               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est17               power_est       No             - SETUP          -               
 SGDC_power_est16               power_est       No             - SETUP          -               
 SGDC_power_est15               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est14               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est13               power_est       No             - SETUP          -               
 SGDC_power_est10               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est09               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est08               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est05               power_est       No             - RTLALLDULIST   -               
 SGDC_power_est04               power_est       No             - RTLALLDULIST   -               
 PECHECK54                      power_est       Yes            0 SETUP          -               
 PRCHECK01                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK48                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PEMVDD01                       power_est       Yes            0 SETUP          -               
 PECHECK51                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK52                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK45                      power_est       Yes            0 RTLALLDULIST   -               
 PECHECK44                      power_est       Yes            0 RTLALLDULIST   -               
 PECHECK47                      power_est       Yes            0 SETUP          -               
 PECHECK46                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK43                      power_est       Yes            0 VSTOPDU        -               
 PECHECK38                      power_est       Yes            0 RTLALLDULIST   -               
 PECHECK34                      power_est       Yes            0 SETUP          -               
 PECHECK33                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK32                      power_est       Yes            0 SETUP          -               
 PECHECK53                      power_est       Yes            0 SETUP          -               
 PECHECK31                      power_est       Yes            0 SETUP          -               
 PECHECK29                      power_est       Yes            0 SETUP          -               
 PECHECK28                      power_est       Yes            0 SETUP          -               
 PECHECK24                      power_est       Yes            0 SETUP          -               
 PESTR32              (Verilog) power_est       Yes            0 ELABDU         -               
 PESTR32              (VHDL   ) power_est       Yes           18 ELABDU         -               
 PECHECK22                      power_est       Yes            0 RTLALLDULIST   -               
 PESTR12                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PESTR11                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PESTR10                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PESTR09                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PESTR08                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK21                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECON01                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PERES02                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PERES01                        power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK26                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK50                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK30                      power_est       Yes            0 SETUP          -               
 PECHECK20                      power_est       Yes            0 SETUP          -               
 PECHECK23                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK16                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK18                      power_est       Yes            0 SETUP          -               
 PECHECK15                      power_est       Yes            0 VSTOPDU        -               
 PECHECK14                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK09                      power_est       Yes            0 RTLALLDULIST   -               
 PECHECK42                      power_est       Yes            0 VSTOPDU        -               
 PECHECK08                      power_est       Yes            0 VSTOPDU        -               
 PECHECK07                      power_est       Yes            0 RTLALLDULIST   -               
 PECHECK06                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK05                      power_est       Yes            0 RTLALLDULIST   -               
 PRARITH01                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PRCOUNT01                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PEVLESSINIT                    power_est       Yes            0 FLATDU2_PRD_WL   -               
 PESVASETUP01                   power_est       Yes            0 VSDU           -               
 PECHECK41                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK39                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK11                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK13B                     power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK37                      power_est       Yes            0 SETUP          -               
 PECHECK40                      power_est       Yes            0 FLATDU2_WL     -               
 PESDCINIT                      power_est       Yes            0 VSDU           -               
 PESPEFINIT                     power_est       Yes            0 VSTOPDU        -               
 PECHECK49                      power_est       Yes            0 FLATDU2_PRD_WL   -               
 PECHECK04                      power_est       Yes            0 SETUP          -               
 SGDC_set_black_box_power02     power_est       Yes            0 SETUP          -               
 SGDC_set_black_box_power01     power_est       Yes            0 SETUP          -               
 SGDC_power_est68               power_est       Yes            0 SETUP          -               
 SGDC_power_est67               power_est       Yes            0 SETUP          -               
 SGDC_power_est66               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est65               power_est       Yes            0 SETUP          -               
 SGDC_power_est63               power_est       Yes            0 SETUP          -               
 SGDC_power_est61               power_est       Yes            0 SETUP          -               
 SGDC_power_est62               power_est       Yes            0 SETUP          -               
 SGDC_power_est59               power_est       Yes            0 SETUP          -               
 SGDC_power_est58               power_est       Yes            0 SETUP          -               
 SGDC_power_est57               power_est       Yes            0 SETUP          -               
 SGDC_power_est56               power_est       Yes            0 VSTOPDU        -               
 SGDC_power_est55               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est54               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est53               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est52               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est47               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est64               power_est       Yes            0 VSTOPDU        -               
 SGDC_power_est46               power_est       Yes            0 SETUP          -               
 SGDC_power_est45               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est44               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est43               power_est       Yes            0 VSTOPDU        -               
 SGDC_power_est42               power_est       Yes            0 SETUP          -               
 SGDC_power_est41               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est40               power_est       Yes            0 SETUP          -               
 SGDC_power_est39               power_est       Yes            0 SETUP          -               
 SGDC_power_est38               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est37               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est36               power_est       Yes            0 RTLTOPDU       -               
 SGDC_power_est35               power_est       Yes            0 RTLTOPDU       -               
 SGDC_power_est29               power_est       Yes            0 SETUP          -               
 SGDC_power_est33               power_est       Yes            0 RTLALLDULIST   -               
 UPF_power_est05                power_est       Yes            0 RTLTOPDU       -               
 UPF_power_est04                power_est       Yes            0 RTLTOPDU       -               
 UPF_power_est03                power_est       Yes            0 RTLTOPDU       -               
 UPF_power_est02                power_est       Yes            0 RTLTOPDU       -               
 UPF_power_est01                power_est       Yes            0 VSTOPDU        -               
 SGDC_power_est48               power_est       Yes            0 FLATDU2_PRD_WL   -               
 CPF_power_est02                power_est       Yes            0 RTLTOPDU       -               
 CPF_power_est01                power_est       Yes            0 VSTOPDU        -               
 SGDC_power_est51               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est50               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est31               power_est       Yes            0 VSTOPDU        -               
 SGDC_power_est30               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est32               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est28               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est27               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est23               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est22               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est21               power_est       Yes            0 FLATDU2_PRD_WL   -               
 SGDC_power_est12               power_est       Yes            0 SETUP          -               
 SGDC_power_est11               power_est       Yes            0 RTLALLDULIST   -               
 SGDC_power_est03               power_est       Yes            0 RTLALLDULIST   -               
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 DetectTopDesignUnits           SpyGlass        Yes            1 RTLALLDULIST   -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Complete.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      power/power_guidance
   Command-line read  :      0 error,      0 warning,      0 information message 
   Design Read        :      0 error,      0 warning,      2 information messages
      Found 1 top module:
         CORDIC_top.A   (file: ../vhd/cordic.vhd)

   Blackbox Resolution:      0 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   Policy power_est   :      0 error,     18 warnings,     0 information message 
   -------------------------------------------------------------------------------------
   Total              :      0 error,     18 warnings,     2 information messages

  Total Number of Generated Messages     :        20 (0 error, 18 warnings, 2 Infos)
  Number of Reported Messages            :        20 (0 error, 18 warnings, 2 Infos)

---------------------------------------------------------------------------------------------



SpyGlass Rule Checking Complete.

Generating moresimple report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/power/power_guidance/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating pe_design_stats report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_design_stats.rpt' ....
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'PE_DESIGN_STATS' in "r" mode

Generating pe_debug_info report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_debug_info.rpt' ....
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'PE_DEBUG_INFO' in "r" mode

Generating pe_adv_reduction report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_adv_reduction.rpt' ....
##FILEDEBUG[spyOpenFile]: Opening file './spyglass-1/power/power_guidance/spyglass_reports/power_est/pe_adv_reduction.rpt' in "r" mode...
##FILEDEBUG[spyCloseFile]: File './spyglass-1/power/power_guidance/spyglass_reports/power_est/pe_adv_reduction.rpt' closed.

Generating pe_reduction report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_reduction.rpt' ....
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'PE_GATING_INFO' in "r" mode

Generating pe_wireload report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_wireload.rpt' ....
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'PE_WIRELOAD_REPORT' in "r" mode

Generating pe_cycle_power report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_cycle_power.rpt' ....
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'PE_POWER_BY_CYCLE' in "r" mode

Generating pe_summary report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_summary.rpt' ....
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'PE_MODULAR_REPORT' in "r" mode

Generating pe_audit report from './spyglass-1/power/power_guidance/spyglass.vdb' to './spyglass-1/power/power_guidance/spyglass_reports/pe_audit.rpt' ....
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'PE_AUDIT_REPORT' in "r" mode

Policy specific data (reports) are present in the directory './spyglass-1/power/power_guidance/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/power_power_guidance/'.

SpyGlass Exit Code 0 (Rule-checking completed with warnings)
SpyGlass total run-time is 0:0:9 (9 secs)
SpyGlass run completed at 10:57:28 AM on Jun 06 2017
