<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="fpga_serial_acl_tester_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="fpga_serial_acl_tester_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="200000000001fs"></ZoomEndTime>
      <Cursor1Time time="41408695000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="238"></NameColumnWidth>
      <ValueColumnWidth column_width="116"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="113" />
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/CLK100MHZ">
      <obj_property name="ElementShortName">CLK100MHZ</obj_property>
      <obj_property name="ObjectShortName">CLK100MHZ</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/i_resetn">
      <obj_property name="ElementShortName">i_resetn</obj_property>
      <obj_property name="ObjectShortName">i_resetn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_pmod_acl2_sck">
      <obj_property name="ElementShortName">eo_pmod_acl2_sck</obj_property>
      <obj_property name="ObjectShortName">eo_pmod_acl2_sck</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_pmod_acl2_csn">
      <obj_property name="ElementShortName">eo_pmod_acl2_csn</obj_property>
      <obj_property name="ObjectShortName">eo_pmod_acl2_csn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_pmod_acl2_copi">
      <obj_property name="ElementShortName">eo_pmod_acl2_copi</obj_property>
      <obj_property name="ObjectShortName">eo_pmod_acl2_copi</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_pmod_acl2_cipo">
      <obj_property name="ElementShortName">ei_pmod_acl2_cipo</obj_property>
      <obj_property name="ObjectShortName">ei_pmod_acl2_cipo</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_pmod_acl2_int1">
      <obj_property name="ElementShortName">ei_pmod_acl2_int1</obj_property>
      <obj_property name="ObjectShortName">ei_pmod_acl2_int1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_pmod_acl2_int2">
      <obj_property name="ElementShortName">ei_pmod_acl2_int2</obj_property>
      <obj_property name="ObjectShortName">ei_pmod_acl2_int2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led0_b">
      <obj_property name="ElementShortName">eo_led0_b</obj_property>
      <obj_property name="ObjectShortName">eo_led0_b</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led1_b">
      <obj_property name="ElementShortName">eo_led1_b</obj_property>
      <obj_property name="ObjectShortName">eo_led1_b</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led2_b">
      <obj_property name="ElementShortName">eo_led2_b</obj_property>
      <obj_property name="ObjectShortName">eo_led2_b</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led3_b">
      <obj_property name="ElementShortName">eo_led3_b</obj_property>
      <obj_property name="ObjectShortName">eo_led3_b</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led0_r">
      <obj_property name="ElementShortName">eo_led0_r</obj_property>
      <obj_property name="ObjectShortName">eo_led0_r</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led1_r">
      <obj_property name="ElementShortName">eo_led1_r</obj_property>
      <obj_property name="ObjectShortName">eo_led1_r</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led2_r">
      <obj_property name="ElementShortName">eo_led2_r</obj_property>
      <obj_property name="ObjectShortName">eo_led2_r</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led3_r">
      <obj_property name="ElementShortName">eo_led3_r</obj_property>
      <obj_property name="ObjectShortName">eo_led3_r</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led0_g">
      <obj_property name="ElementShortName">eo_led0_g</obj_property>
      <obj_property name="ObjectShortName">eo_led0_g</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led1_g">
      <obj_property name="ElementShortName">eo_led1_g</obj_property>
      <obj_property name="ObjectShortName">eo_led1_g</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led2_g">
      <obj_property name="ElementShortName">eo_led2_g</obj_property>
      <obj_property name="ObjectShortName">eo_led2_g</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led3_g">
      <obj_property name="ElementShortName">eo_led3_g</obj_property>
      <obj_property name="ObjectShortName">eo_led3_g</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led4">
      <obj_property name="ElementShortName">eo_led4</obj_property>
      <obj_property name="ObjectShortName">eo_led4</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led5">
      <obj_property name="ElementShortName">eo_led5</obj_property>
      <obj_property name="ObjectShortName">eo_led5</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led6">
      <obj_property name="ElementShortName">eo_led6</obj_property>
      <obj_property name="ObjectShortName">eo_led6</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_led7">
      <obj_property name="ElementShortName">eo_led7</obj_property>
      <obj_property name="ObjectShortName">eo_led7</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_sw0">
      <obj_property name="ElementShortName">ei_sw0</obj_property>
      <obj_property name="ObjectShortName">ei_sw0</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_sw1">
      <obj_property name="ElementShortName">ei_sw1</obj_property>
      <obj_property name="ObjectShortName">ei_sw1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_sw2">
      <obj_property name="ElementShortName">ei_sw2</obj_property>
      <obj_property name="ObjectShortName">ei_sw2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_sw3">
      <obj_property name="ElementShortName">ei_sw3</obj_property>
      <obj_property name="ObjectShortName">ei_sw3</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_btn0">
      <obj_property name="ElementShortName">ei_btn0</obj_property>
      <obj_property name="ObjectShortName">ei_btn0</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_btn1">
      <obj_property name="ElementShortName">ei_btn1</obj_property>
      <obj_property name="ObjectShortName">ei_btn1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_btn2">
      <obj_property name="ElementShortName">ei_btn2</obj_property>
      <obj_property name="ObjectShortName">ei_btn2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_btn3">
      <obj_property name="ElementShortName">ei_btn3</obj_property>
      <obj_property name="ObjectShortName">ei_btn3</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_pmod_cls_csn">
      <obj_property name="ElementShortName">eo_pmod_cls_csn</obj_property>
      <obj_property name="ObjectShortName">eo_pmod_cls_csn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_pmod_cls_sck">
      <obj_property name="ElementShortName">eo_pmod_cls_sck</obj_property>
      <obj_property name="ObjectShortName">eo_pmod_cls_sck</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_pmod_cls_dq0">
      <obj_property name="ElementShortName">eo_pmod_cls_dq0</obj_property>
      <obj_property name="ObjectShortName">eo_pmod_cls_dq0</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_pmod_cls_dq1">
      <obj_property name="ElementShortName">ei_pmod_cls_dq1</obj_property>
      <obj_property name="ObjectShortName">ei_pmod_cls_dq1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_uart_tx">
      <obj_property name="ElementShortName">eo_uart_tx</obj_property>
      <obj_property name="ObjectShortName">eo_uart_tx</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/ei_uart_rx">
      <obj_property name="ElementShortName">ei_uart_rx</obj_property>
      <obj_property name="ObjectShortName">ei_uart_rx</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/eo_ssd_pmod0">
      <obj_property name="ElementShortName">eo_ssd_pmod0[7:0]</obj_property>
      <obj_property name="ObjectShortName">eo_ssd_pmod0[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_mmcm_locked">
      <obj_property name="ElementShortName">s_mmcm_locked</obj_property>
      <obj_property name="ObjectShortName">s_mmcm_locked</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_20mhz">
      <obj_property name="ElementShortName">s_clk_20mhz</obj_property>
      <obj_property name="ObjectShortName">s_clk_20mhz</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_rst_20mhz">
      <obj_property name="ElementShortName">s_rst_20mhz</obj_property>
      <obj_property name="ObjectShortName">s_rst_20mhz</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_7_37mhz">
      <obj_property name="ElementShortName">s_clk_7_37mhz</obj_property>
      <obj_property name="ObjectShortName">s_clk_7_37mhz</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_rst_7_37mhz">
      <obj_property name="ElementShortName">s_rst_7_37mhz</obj_property>
      <obj_property name="ObjectShortName">s_rst_7_37mhz</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_ce_2_5mhz">
      <obj_property name="ElementShortName">s_ce_2_5mhz</obj_property>
      <obj_property name="ObjectShortName">s_ce_2_5mhz</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/so_pmod_acl2_sck_o">
      <obj_property name="ElementShortName">so_pmod_acl2_sck_o</obj_property>
      <obj_property name="ObjectShortName">so_pmod_acl2_sck_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/so_pmod_acl2_sck_t">
      <obj_property name="ElementShortName">so_pmod_acl2_sck_t</obj_property>
      <obj_property name="ObjectShortName">so_pmod_acl2_sck_t</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/so_pmod_acl2_csn_o">
      <obj_property name="ElementShortName">so_pmod_acl2_csn_o</obj_property>
      <obj_property name="ObjectShortName">so_pmod_acl2_csn_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/so_pmod_acl2_csn_t">
      <obj_property name="ElementShortName">so_pmod_acl2_csn_t</obj_property>
      <obj_property name="ObjectShortName">so_pmod_acl2_csn_t</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/so_pmod_acl2_copi_o">
      <obj_property name="ElementShortName">so_pmod_acl2_copi_o</obj_property>
      <obj_property name="ObjectShortName">so_pmod_acl2_copi_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/so_pmod_acl2_copi_t">
      <obj_property name="ElementShortName">so_pmod_acl2_copi_t</obj_property>
      <obj_property name="ObjectShortName">so_pmod_acl2_copi_t</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_acl2_reg_status">
      <obj_property name="ElementShortName">s_acl2_reg_status[7:0]</obj_property>
      <obj_property name="ObjectShortName">s_acl2_reg_status[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_acl2_reg_status_activity_stretched">
      <obj_property name="ElementShortName">s_acl2_reg_status_activity_stretched</obj_property>
      <obj_property name="ObjectShortName">s_acl2_reg_status_activity_stretched</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_acl2_reg_status_inactivity_stretched">
      <obj_property name="ElementShortName">s_acl2_reg_status_inactivity_stretched</obj_property>
      <obj_property name="ObjectShortName">s_acl2_reg_status_inactivity_stretched</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_hex_3axis_temp_measurements_final">
      <obj_property name="ElementShortName">s_hex_3axis_temp_measurements_final[63:0]</obj_property>
      <obj_property name="ObjectShortName">s_hex_3axis_temp_measurements_final[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_hex_3axis_temp_measurements_valid">
      <obj_property name="ElementShortName">s_hex_3axis_temp_measurements_valid</obj_property>
      <obj_property name="ObjectShortName">s_hex_3axis_temp_measurements_valid</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_hex_3axis_temp_measurements_display">
      <obj_property name="ElementShortName">s_hex_3axis_temp_measurements_display[63:0]</obj_property>
      <obj_property name="ObjectShortName">s_hex_3axis_temp_measurements_display[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_reading_inactive">
      <obj_property name="ElementShortName">s_reading_inactive</obj_property>
      <obj_property name="ObjectShortName">s_reading_inactive</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_acl2_command_ready">
      <obj_property name="ElementShortName">s_acl2_command_ready</obj_property>
      <obj_property name="ObjectShortName">s_acl2_command_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_acl2_cmd_init_linked_mode">
      <obj_property name="ElementShortName">s_acl2_cmd_init_linked_mode</obj_property>
      <obj_property name="ObjectShortName">s_acl2_cmd_init_linked_mode</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_acl2_cmd_start_linked_mode">
      <obj_property name="ElementShortName">s_acl2_cmd_start_linked_mode</obj_property>
      <obj_property name="ObjectShortName">s_acl2_cmd_start_linked_mode</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_acl2_cmd_init_measur_mode">
      <obj_property name="ElementShortName">s_acl2_cmd_init_measur_mode</obj_property>
      <obj_property name="ObjectShortName">s_acl2_cmd_init_measur_mode</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_acl2_cmd_start_measur_mode">
      <obj_property name="ElementShortName">s_acl2_cmd_start_measur_mode</obj_property>
      <obj_property name="ObjectShortName">s_acl2_cmd_start_measur_mode</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_acl2_cmd_soft_reset_acl2">
      <obj_property name="ElementShortName">s_acl2_cmd_soft_reset_acl2</obj_property>
      <obj_property name="ObjectShortName">s_acl2_cmd_soft_reset_acl2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_active_init_display">
      <obj_property name="ElementShortName">s_active_init_display</obj_property>
      <obj_property name="ObjectShortName">s_active_init_display</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_active_run_display">
      <obj_property name="ElementShortName">s_active_run_display</obj_property>
      <obj_property name="ObjectShortName">s_active_run_display</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_mode_is_measur">
      <obj_property name="ElementShortName">s_mode_is_measur</obj_property>
      <obj_property name="ObjectShortName">s_mode_is_measur</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_mode_is_linked">
      <obj_property name="ElementShortName">s_mode_is_linked</obj_property>
      <obj_property name="ObjectShortName">s_mode_is_linked</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/si_switches">
      <obj_property name="ElementShortName">si_switches[3:0]</obj_property>
      <obj_property name="ObjectShortName">si_switches[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_sw_deb">
      <obj_property name="ElementShortName">s_sw_deb[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_sw_deb[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/si_buttons">
      <obj_property name="ElementShortName">si_buttons[3:0]</obj_property>
      <obj_property name="ObjectShortName">si_buttons[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_btn_deb">
      <obj_property name="ElementShortName">s_btn_deb[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_btn_deb[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_cls_command_ready">
      <obj_property name="ElementShortName">s_cls_command_ready</obj_property>
      <obj_property name="ObjectShortName">s_cls_command_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_cls_wr_clear_display">
      <obj_property name="ElementShortName">s_cls_wr_clear_display</obj_property>
      <obj_property name="ObjectShortName">s_cls_wr_clear_display</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_cls_wr_text_line1">
      <obj_property name="ElementShortName">s_cls_wr_text_line1</obj_property>
      <obj_property name="ObjectShortName">s_cls_wr_text_line1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_cls_wr_text_line2">
      <obj_property name="ElementShortName">s_cls_wr_text_line2</obj_property>
      <obj_property name="ObjectShortName">s_cls_wr_text_line2</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_cls_txt_ascii_line1">
      <obj_property name="ElementShortName">s_cls_txt_ascii_line1[127:0]</obj_property>
      <obj_property name="ObjectShortName">s_cls_txt_ascii_line1[127:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_cls_txt_ascii_line2">
      <obj_property name="ElementShortName">s_cls_txt_ascii_line2[127:0]</obj_property>
      <obj_property name="ObjectShortName">s_cls_txt_ascii_line2[127:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_cls_feed_is_idle">
      <obj_property name="ElementShortName">s_cls_feed_is_idle</obj_property>
      <obj_property name="ObjectShortName">s_cls_feed_is_idle</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_adxl_dat_ascii_line1">
      <obj_property name="ElementShortName">s_adxl_dat_ascii_line1[127:0]</obj_property>
      <obj_property name="ObjectShortName">s_adxl_dat_ascii_line1[127:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_adxl_dat_ascii_line2">
      <obj_property name="ElementShortName">s_adxl_dat_ascii_line2[127:0]</obj_property>
      <obj_property name="ObjectShortName">s_adxl_dat_ascii_line2[127:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_adxl_txt_ascii_line1">
      <obj_property name="ElementShortName">s_adxl_txt_ascii_line1[127:0]</obj_property>
      <obj_property name="ObjectShortName">s_adxl_txt_ascii_line1[127:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_adxl_txt_ascii_line2">
      <obj_property name="ElementShortName">s_adxl_txt_ascii_line2[127:0]</obj_property>
      <obj_property name="ObjectShortName">s_adxl_txt_ascii_line2[127:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/so_pmod_cls_sck_o">
      <obj_property name="ElementShortName">so_pmod_cls_sck_o</obj_property>
      <obj_property name="ObjectShortName">so_pmod_cls_sck_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/so_pmod_cls_sck_t">
      <obj_property name="ElementShortName">so_pmod_cls_sck_t</obj_property>
      <obj_property name="ObjectShortName">so_pmod_cls_sck_t</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/so_pmod_cls_csn_o">
      <obj_property name="ElementShortName">so_pmod_cls_csn_o</obj_property>
      <obj_property name="ObjectShortName">so_pmod_cls_csn_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/so_pmod_cls_csn_t">
      <obj_property name="ElementShortName">so_pmod_cls_csn_t</obj_property>
      <obj_property name="ObjectShortName">so_pmod_cls_csn_t</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/so_pmod_cls_copi_o">
      <obj_property name="ElementShortName">so_pmod_cls_copi_o</obj_property>
      <obj_property name="ObjectShortName">so_pmod_cls_copi_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/so_pmod_cls_copi_t">
      <obj_property name="ElementShortName">so_pmod_cls_copi_t</obj_property>
      <obj_property name="ObjectShortName">so_pmod_cls_copi_t</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_ignore_clk0b">
      <obj_property name="ElementShortName">s_clk_ignore_clk0b</obj_property>
      <obj_property name="ObjectShortName">s_clk_ignore_clk0b</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_ignore_clk1b">
      <obj_property name="ElementShortName">s_clk_ignore_clk1b</obj_property>
      <obj_property name="ObjectShortName">s_clk_ignore_clk1b</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_ignore_clk2">
      <obj_property name="ElementShortName">s_clk_ignore_clk2</obj_property>
      <obj_property name="ObjectShortName">s_clk_ignore_clk2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_ignore_clk2b">
      <obj_property name="ElementShortName">s_clk_ignore_clk2b</obj_property>
      <obj_property name="ObjectShortName">s_clk_ignore_clk2b</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_ignore_clk3">
      <obj_property name="ElementShortName">s_clk_ignore_clk3</obj_property>
      <obj_property name="ObjectShortName">s_clk_ignore_clk3</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_ignore_clk3b">
      <obj_property name="ElementShortName">s_clk_ignore_clk3b</obj_property>
      <obj_property name="ObjectShortName">s_clk_ignore_clk3b</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_ignore_clk4">
      <obj_property name="ElementShortName">s_clk_ignore_clk4</obj_property>
      <obj_property name="ObjectShortName">s_clk_ignore_clk4</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_ignore_clk5">
      <obj_property name="ElementShortName">s_clk_ignore_clk5</obj_property>
      <obj_property name="ObjectShortName">s_clk_ignore_clk5</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_ignore_clk6">
      <obj_property name="ElementShortName">s_clk_ignore_clk6</obj_property>
      <obj_property name="ObjectShortName">s_clk_ignore_clk6</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_ignore_clkfboutb">
      <obj_property name="ElementShortName">s_clk_ignore_clkfboutb</obj_property>
      <obj_property name="ObjectShortName">s_clk_ignore_clkfboutb</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_clkfbout">
      <obj_property name="ElementShortName">s_clk_clkfbout</obj_property>
      <obj_property name="ObjectShortName">s_clk_clkfbout</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_pwrdwn">
      <obj_property name="ElementShortName">s_clk_pwrdwn</obj_property>
      <obj_property name="ObjectShortName">s_clk_pwrdwn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_clk_resetin">
      <obj_property name="ElementShortName">s_clk_resetin</obj_property>
      <obj_property name="ObjectShortName">s_clk_resetin</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_color_led_red_value">
      <obj_property name="ElementShortName">s_color_led_red_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_color_led_red_value[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_color_led_green_value">
      <obj_property name="ElementShortName">s_color_led_green_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_color_led_green_value[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_color_led_blue_value">
      <obj_property name="ElementShortName">s_color_led_blue_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_color_led_blue_value[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_basic_led_lumin_value">
      <obj_property name="ElementShortName">s_basic_led_lumin_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_basic_led_lumin_value[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_uart_dat_ascii_line">
      <obj_property name="ElementShortName">s_uart_dat_ascii_line[271:0]</obj_property>
      <obj_property name="ObjectShortName">s_uart_dat_ascii_line[271:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_uart_tx_go">
      <obj_property name="ElementShortName">s_uart_tx_go</obj_property>
      <obj_property name="ObjectShortName">s_uart_tx_go</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_uart_txdata">
      <obj_property name="ElementShortName">s_uart_txdata[7:0]</obj_property>
      <obj_property name="ObjectShortName">s_uart_txdata[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_uart_txvalid">
      <obj_property name="ElementShortName">s_uart_txvalid</obj_property>
      <obj_property name="ObjectShortName">s_uart_txvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_uart_txready">
      <obj_property name="ElementShortName">s_uart_txready</obj_property>
      <obj_property name="ObjectShortName">s_uart_txready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_thresh_value0">
      <obj_property name="ElementShortName">s_thresh_value0[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_thresh_value0[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_serial_acl_tester_tb/uut_fpga_serial_acl_tester/s_thresh_value1">
      <obj_property name="ElementShortName">s_thresh_value1[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_thresh_value1[3:0]</obj_property>
   </wvobject>
</wave_config>
