#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Mon Feb 24 20:15:45 2020
# Process ID: 7868
# Current directory: C:/A2_project/Demo_IP_HLS/Demo_IP_HLS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14956 C:\A2_project\Demo_IP_HLS\Demo_IP_HLS\Demo_IP_HLS.xpr
# Log file: C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/vivado.log
# Journal file: C:/A2_project/Demo_IP_HLS/Demo_IP_HLS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.xpr
INFO: [Project 1-313] Project file moved from 'E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/../../../../AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'E:/../../../AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/HLS', nor could it be found using path 'E:/A2Proj/HLS'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/HLS'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_IP.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_IP_multiply_block_0_0
design_IP_kmeans_0_0

open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 923.547 ; gain = 286.145
update_compile_order -fileset sources_1
open_bd_design {C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:multiply_block:1.0 - multiply_block_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_Multiply_block
Adding component instance block -- xilinx.com:hls:kmeans:1.0 - kmeans_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_kmeans
Excluding </processing_system7_0/S_AXI_GP0/GP0_IOP> from </multiply_block_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </multiply_block_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP1> from </multiply_block_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_GP0/GP0_IOP> from </multiply_block_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </multiply_block_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP1> from </multiply_block_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </kmeans_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_GP0/GP0_IOP> from </kmeans_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </kmeans_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP1> from </kmeans_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </kmeans_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_GP0/GP0_IOP> from </kmeans_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </kmeans_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP1> from </kmeans_0/Data_m_axi_OUTPUT_r>
Successfully read diagram <design_IP> from BD file <C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd>
open_bd_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1167.352 ; gain = 61.895
delete_bd_objs [get_bd_addr_segs multiply_block_0/Data_m_axi_INPUT_r/SEG_processing_system7_0_GP0_DDR_LOWOCM]
delete_bd_objs [get_bd_addr_segs multiply_block_0/Data_m_axi_INPUT_r/SEG_processing_system7_0_GP0_QSPI_LINEAR]
delete_bd_objs [get_bd_addr_segs multiply_block_0/Data_m_axi_OUTPUT_r/SEG_processing_system7_0_GP0_DDR_LOWOCM]
delete_bd_objs [get_bd_addr_segs -excluded multiply_block_0/Data_m_axi_OUTPUT_r/SEG_processing_system7_0_GP0_M_AXI_GP1]
delete_bd_objs [get_bd_addr_segs -excluded multiply_block_0/Data_m_axi_INPUT_r/SEG_processing_system7_0_GP0_IOP]
delete_bd_objs [get_bd_addr_segs -excluded multiply_block_0/Data_m_axi_INPUT_r/SEG_processing_system7_0_GP0_M_AXI_GP1]
delete_bd_objs [get_bd_addr_segs -excluded multiply_block_0/Data_m_axi_INPUT_r/SEG_processing_system7_0_GP0_M_AXI_GP0]
delete_bd_objs [get_bd_addr_segs multiply_block_0/Data_m_axi_OUTPUT_r/SEG_processing_system7_0_GP0_QSPI_LINEAR]
delete_bd_objs [get_bd_addr_segs -excluded multiply_block_0/Data_m_axi_OUTPUT_r/SEG_processing_system7_0_GP0_M_AXI_GP0]
delete_bd_objs [get_bd_addr_segs -excluded multiply_block_0/Data_m_axi_OUTPUT_r/SEG_processing_system7_0_GP0_IOP]
delete_bd_objs [get_bd_addr_segs kmeans_0/Data_m_axi_INPUT_r/SEG_processing_system7_0_GP0_DDR_LOWOCM]
delete_bd_objs [get_bd_addr_segs -excluded kmeans_0/Data_m_axi_INPUT_r/SEG_processing_system7_0_ACP_M_AXI_GP0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {0} CONFIG.PCW_USE_S_AXI_HP0 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_GP0_ACLK is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_HP0_ACLK is now disabled. All connections to this pin have been removed. 
endgroup
delete_bd_objs [get_bd_addr_segs -excluded kmeans_0/Data_m_axi_OUTPUT_r/SEG_processing_system7_0_ACP_M_AXI_GP0]
reset_run synth_1
save_bd_design
Wrote  : <C:\A2_project\Demo_IP_HLS\Demo_IP_HLS\Demo_IP_HLS.srcs\sources_1\bd\design_IP\design_IP.bd> 
Wrote  : <C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ui/bd_14d195e8.ui> 
launch_runs impl_1 -jobs 8
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd

[Mon Feb 24 20:28:26 2020] Launched synth_1...
Run output will be captured here: C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/synth_1/runme.log
[Mon Feb 24 20:28:26 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd

[Mon Feb 24 20:37:33 2020] Launched synth_1...
Run output will be captured here: C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Feb 24 20:43:25 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/runme.log
make_wrapper -files [get_files C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the block design 'design_IP.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_IP_multiply_block_0_0
design_IP_kmeans_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
open_bd_design {C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
make_wrapper -files [get_files C:/A2_project/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the block design 'design_IP.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_IP_multiply_block_0_0
design_IP_kmeans_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 20:45:23 2020...
