clock_divider_to32
=====

[Open this project in 8bitworkshop](http://8bitworkshop.com/redir.html?platform=verilog&githubURL=https%3A%2F%2Fgithub.com%2Fva1ery%2Fclock_divider_to32&file=clock_divider_to32.v).
