
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Mon Feb  5 07:40:16 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64Zfinx/fnmsub.s.cgf \
 \
//                  -- xlen 64  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV64_Zfinx,RV64_Zdinx extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64I_Zfinx,RV64I_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*);def TEST_CASE_1=True;",fnmsub_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_5369:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:16044*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16044*FLEN/8, x13, x9, x10)

inst_5370:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26800000; valaddr_reg:x12; val_offset:16047*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16047*FLEN/8, x13, x9, x10)

inst_5371:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26ffffff; valaddr_reg:x12; val_offset:16050*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16050*FLEN/8, x13, x9, x10)

inst_5372:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26c00000; valaddr_reg:x12; val_offset:16053*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16053*FLEN/8, x13, x9, x10)

inst_5373:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26bfffff; valaddr_reg:x12; val_offset:16056*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16056*FLEN/8, x13, x9, x10)

inst_5374:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26e00000; valaddr_reg:x12; val_offset:16059*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16059*FLEN/8, x13, x9, x10)

inst_5375:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x269fffff; valaddr_reg:x12; val_offset:16062*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16062*FLEN/8, x13, x9, x10)

inst_5376:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26f00000; valaddr_reg:x12; val_offset:16065*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16065*FLEN/8, x13, x9, x10)

inst_5377:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x268fffff; valaddr_reg:x12; val_offset:16068*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16068*FLEN/8, x13, x9, x10)

inst_5378:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26f80000; valaddr_reg:x12; val_offset:16071*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16071*FLEN/8, x13, x9, x10)

inst_5379:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x2687ffff; valaddr_reg:x12; val_offset:16074*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16074*FLEN/8, x13, x9, x10)

inst_5380:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26fc0000; valaddr_reg:x12; val_offset:16077*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16077*FLEN/8, x13, x9, x10)

inst_5381:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x2683ffff; valaddr_reg:x12; val_offset:16080*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16080*FLEN/8, x13, x9, x10)

inst_5382:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26fe0000; valaddr_reg:x12; val_offset:16083*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16083*FLEN/8, x13, x9, x10)

inst_5383:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x2681ffff; valaddr_reg:x12; val_offset:16086*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16086*FLEN/8, x13, x9, x10)

inst_5384:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26ff0000; valaddr_reg:x12; val_offset:16089*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16089*FLEN/8, x13, x9, x10)

inst_5385:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x2680ffff; valaddr_reg:x12; val_offset:16092*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16092*FLEN/8, x13, x9, x10)

inst_5386:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26ff8000; valaddr_reg:x12; val_offset:16095*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16095*FLEN/8, x13, x9, x10)

inst_5387:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26807fff; valaddr_reg:x12; val_offset:16098*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16098*FLEN/8, x13, x9, x10)

inst_5388:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26ffc000; valaddr_reg:x12; val_offset:16101*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16101*FLEN/8, x13, x9, x10)

inst_5389:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26803fff; valaddr_reg:x12; val_offset:16104*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16104*FLEN/8, x13, x9, x10)

inst_5390:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26ffe000; valaddr_reg:x12; val_offset:16107*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16107*FLEN/8, x13, x9, x10)

inst_5391:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26801fff; valaddr_reg:x12; val_offset:16110*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16110*FLEN/8, x13, x9, x10)

inst_5392:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26fff000; valaddr_reg:x12; val_offset:16113*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16113*FLEN/8, x13, x9, x10)

inst_5393:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26800fff; valaddr_reg:x12; val_offset:16116*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16116*FLEN/8, x13, x9, x10)

inst_5394:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26fff800; valaddr_reg:x12; val_offset:16119*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16119*FLEN/8, x13, x9, x10)

inst_5395:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x268007ff; valaddr_reg:x12; val_offset:16122*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16122*FLEN/8, x13, x9, x10)

inst_5396:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26fffc00; valaddr_reg:x12; val_offset:16125*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16125*FLEN/8, x13, x9, x10)

inst_5397:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x268003ff; valaddr_reg:x12; val_offset:16128*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16128*FLEN/8, x13, x9, x10)

inst_5398:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26fffe00; valaddr_reg:x12; val_offset:16131*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16131*FLEN/8, x13, x9, x10)

inst_5399:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x268001ff; valaddr_reg:x12; val_offset:16134*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16134*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_42)
inst_5400:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26ffff00; valaddr_reg:x12; val_offset:16137*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16137*FLEN/8, x13, x9, x10)

inst_5401:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x268000ff; valaddr_reg:x12; val_offset:16140*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16140*FLEN/8, x13, x9, x10)

inst_5402:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26ffff80; valaddr_reg:x12; val_offset:16143*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16143*FLEN/8, x13, x9, x10)

inst_5403:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x2680007f; valaddr_reg:x12; val_offset:16146*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16146*FLEN/8, x13, x9, x10)

inst_5404:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26ffffc0; valaddr_reg:x12; val_offset:16149*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16149*FLEN/8, x13, x9, x10)

inst_5405:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x2680003f; valaddr_reg:x12; val_offset:16152*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16152*FLEN/8, x13, x9, x10)

inst_5406:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26ffffe0; valaddr_reg:x12; val_offset:16155*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16155*FLEN/8, x13, x9, x10)

inst_5407:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x2680001f; valaddr_reg:x12; val_offset:16158*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16158*FLEN/8, x13, x9, x10)

inst_5408:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26fffff0; valaddr_reg:x12; val_offset:16161*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16161*FLEN/8, x13, x9, x10)

inst_5409:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x2680000f; valaddr_reg:x12; val_offset:16164*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16164*FLEN/8, x13, x9, x10)

inst_5410:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26fffff8; valaddr_reg:x12; val_offset:16167*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16167*FLEN/8, x13, x9, x10)

inst_5411:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26800007; valaddr_reg:x12; val_offset:16170*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16170*FLEN/8, x13, x9, x10)

inst_5412:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26fffffc; valaddr_reg:x12; val_offset:16173*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16173*FLEN/8, x13, x9, x10)

inst_5413:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26800003; valaddr_reg:x12; val_offset:16176*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16176*FLEN/8, x13, x9, x10)

inst_5414:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26fffffe; valaddr_reg:x12; val_offset:16179*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16179*FLEN/8, x13, x9, x10)

inst_5415:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x26800001; valaddr_reg:x12; val_offset:16182*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16182*FLEN/8, x13, x9, x10)

inst_5416:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:16185*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16185*FLEN/8, x13, x9, x10)

inst_5417:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3f800007; valaddr_reg:x12; val_offset:16188*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16188*FLEN/8, x13, x9, x10)

inst_5418:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:16191*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16191*FLEN/8, x13, x9, x10)

inst_5419:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3f800003; valaddr_reg:x12; val_offset:16194*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16194*FLEN/8, x13, x9, x10)

inst_5420:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:16197*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16197*FLEN/8, x13, x9, x10)

inst_5421:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3f800001; valaddr_reg:x12; val_offset:16200*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16200*FLEN/8, x13, x9, x10)

inst_5422:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:16203*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16203*FLEN/8, x13, x9, x10)

inst_5423:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:16206*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16206*FLEN/8, x13, x9, x10)

inst_5424:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3f999999; valaddr_reg:x12; val_offset:16209*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16209*FLEN/8, x13, x9, x10)

inst_5425:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:16212*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16212*FLEN/8, x13, x9, x10)

inst_5426:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:16215*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16215*FLEN/8, x13, x9, x10)

inst_5427:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:16218*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16218*FLEN/8, x13, x9, x10)

inst_5428:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:16221*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16221*FLEN/8, x13, x9, x10)

inst_5429:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:16224*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16224*FLEN/8, x13, x9, x10)

inst_5430:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:16227*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16227*FLEN/8, x13, x9, x10)

inst_5431:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ca5c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x68976f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ca5c0; op2val:0x68976f;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:16230*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16230*FLEN/8, x13, x9, x10)

inst_5432:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x27000000; valaddr_reg:x12; val_offset:16233*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16233*FLEN/8, x13, x9, x10)

inst_5433:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277fffff; valaddr_reg:x12; val_offset:16236*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16236*FLEN/8, x13, x9, x10)

inst_5434:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x27400000; valaddr_reg:x12; val_offset:16239*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16239*FLEN/8, x13, x9, x10)

inst_5435:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x273fffff; valaddr_reg:x12; val_offset:16242*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16242*FLEN/8, x13, x9, x10)

inst_5436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x27600000; valaddr_reg:x12; val_offset:16245*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16245*FLEN/8, x13, x9, x10)

inst_5437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x271fffff; valaddr_reg:x12; val_offset:16248*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16248*FLEN/8, x13, x9, x10)

inst_5438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x27700000; valaddr_reg:x12; val_offset:16251*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16251*FLEN/8, x13, x9, x10)

inst_5439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x270fffff; valaddr_reg:x12; val_offset:16254*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16254*FLEN/8, x13, x9, x10)

inst_5440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x27780000; valaddr_reg:x12; val_offset:16257*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16257*FLEN/8, x13, x9, x10)

inst_5441:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x2707ffff; valaddr_reg:x12; val_offset:16260*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16260*FLEN/8, x13, x9, x10)

inst_5442:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277c0000; valaddr_reg:x12; val_offset:16263*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16263*FLEN/8, x13, x9, x10)

inst_5443:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x2703ffff; valaddr_reg:x12; val_offset:16266*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16266*FLEN/8, x13, x9, x10)

inst_5444:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277e0000; valaddr_reg:x12; val_offset:16269*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16269*FLEN/8, x13, x9, x10)

inst_5445:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x2701ffff; valaddr_reg:x12; val_offset:16272*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16272*FLEN/8, x13, x9, x10)

inst_5446:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277f0000; valaddr_reg:x12; val_offset:16275*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16275*FLEN/8, x13, x9, x10)

inst_5447:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x2700ffff; valaddr_reg:x12; val_offset:16278*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16278*FLEN/8, x13, x9, x10)

inst_5448:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277f8000; valaddr_reg:x12; val_offset:16281*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16281*FLEN/8, x13, x9, x10)

inst_5449:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x27007fff; valaddr_reg:x12; val_offset:16284*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16284*FLEN/8, x13, x9, x10)

inst_5450:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277fc000; valaddr_reg:x12; val_offset:16287*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16287*FLEN/8, x13, x9, x10)

inst_5451:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x27003fff; valaddr_reg:x12; val_offset:16290*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16290*FLEN/8, x13, x9, x10)

inst_5452:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277fe000; valaddr_reg:x12; val_offset:16293*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16293*FLEN/8, x13, x9, x10)

inst_5453:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x27001fff; valaddr_reg:x12; val_offset:16296*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16296*FLEN/8, x13, x9, x10)

inst_5454:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277ff000; valaddr_reg:x12; val_offset:16299*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16299*FLEN/8, x13, x9, x10)

inst_5455:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x27000fff; valaddr_reg:x12; val_offset:16302*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16302*FLEN/8, x13, x9, x10)

inst_5456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277ff800; valaddr_reg:x12; val_offset:16305*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16305*FLEN/8, x13, x9, x10)

inst_5457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x270007ff; valaddr_reg:x12; val_offset:16308*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16308*FLEN/8, x13, x9, x10)

inst_5458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277ffc00; valaddr_reg:x12; val_offset:16311*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16311*FLEN/8, x13, x9, x10)

inst_5459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x270003ff; valaddr_reg:x12; val_offset:16314*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16314*FLEN/8, x13, x9, x10)

inst_5460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277ffe00; valaddr_reg:x12; val_offset:16317*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16317*FLEN/8, x13, x9, x10)

inst_5461:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x270001ff; valaddr_reg:x12; val_offset:16320*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16320*FLEN/8, x13, x9, x10)

inst_5462:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277fff00; valaddr_reg:x12; val_offset:16323*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16323*FLEN/8, x13, x9, x10)

inst_5463:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x270000ff; valaddr_reg:x12; val_offset:16326*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16326*FLEN/8, x13, x9, x10)

inst_5464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277fff80; valaddr_reg:x12; val_offset:16329*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16329*FLEN/8, x13, x9, x10)

inst_5465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x2700007f; valaddr_reg:x12; val_offset:16332*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16332*FLEN/8, x13, x9, x10)

inst_5466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277fffc0; valaddr_reg:x12; val_offset:16335*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16335*FLEN/8, x13, x9, x10)

inst_5467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x2700003f; valaddr_reg:x12; val_offset:16338*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16338*FLEN/8, x13, x9, x10)

inst_5468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277fffe0; valaddr_reg:x12; val_offset:16341*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16341*FLEN/8, x13, x9, x10)

inst_5469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x2700001f; valaddr_reg:x12; val_offset:16344*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16344*FLEN/8, x13, x9, x10)

inst_5470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277ffff0; valaddr_reg:x12; val_offset:16347*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16347*FLEN/8, x13, x9, x10)

inst_5471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x2700000f; valaddr_reg:x12; val_offset:16350*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16350*FLEN/8, x13, x9, x10)

inst_5472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277ffff8; valaddr_reg:x12; val_offset:16353*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16353*FLEN/8, x13, x9, x10)

inst_5473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x27000007; valaddr_reg:x12; val_offset:16356*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16356*FLEN/8, x13, x9, x10)

inst_5474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277ffffc; valaddr_reg:x12; val_offset:16359*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16359*FLEN/8, x13, x9, x10)

inst_5475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x27000003; valaddr_reg:x12; val_offset:16362*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16362*FLEN/8, x13, x9, x10)

inst_5476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x277ffffe; valaddr_reg:x12; val_offset:16365*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16365*FLEN/8, x13, x9, x10)

inst_5477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x4e and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x27000001; valaddr_reg:x12; val_offset:16368*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16368*FLEN/8, x13, x9, x10)

inst_5478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:16371*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16371*FLEN/8, x13, x9, x10)

inst_5479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3f800007; valaddr_reg:x12; val_offset:16374*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16374*FLEN/8, x13, x9, x10)

inst_5480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:16377*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16377*FLEN/8, x13, x9, x10)

inst_5481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3f800003; valaddr_reg:x12; val_offset:16380*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16380*FLEN/8, x13, x9, x10)

inst_5482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:16383*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16383*FLEN/8, x13, x9, x10)

inst_5483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3f800001; valaddr_reg:x12; val_offset:16386*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16386*FLEN/8, x13, x9, x10)

inst_5484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:16389*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16389*FLEN/8, x13, x9, x10)

inst_5485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:16392*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16392*FLEN/8, x13, x9, x10)

inst_5486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3f999999; valaddr_reg:x12; val_offset:16395*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16395*FLEN/8, x13, x9, x10)

inst_5487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:16398*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16398*FLEN/8, x13, x9, x10)

inst_5488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:16401*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16401*FLEN/8, x13, x9, x10)

inst_5489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:16404*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16404*FLEN/8, x13, x9, x10)

inst_5490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:16407*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16407*FLEN/8, x13, x9, x10)

inst_5491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:16410*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16410*FLEN/8, x13, x9, x10)

inst_5492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:16413*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16413*FLEN/8, x13, x9, x10)

inst_5493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a6b5b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x45e44f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eea6b5b; op2val:0x45e44f;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:16416*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16416*FLEN/8, x13, x9, x10)

inst_5494:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27800000; valaddr_reg:x12; val_offset:16419*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16419*FLEN/8, x13, x9, x10)

inst_5495:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27ffffff; valaddr_reg:x12; val_offset:16422*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16422*FLEN/8, x13, x9, x10)

inst_5496:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27c00000; valaddr_reg:x12; val_offset:16425*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16425*FLEN/8, x13, x9, x10)

inst_5497:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27bfffff; valaddr_reg:x12; val_offset:16428*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16428*FLEN/8, x13, x9, x10)

inst_5498:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27e00000; valaddr_reg:x12; val_offset:16431*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16431*FLEN/8, x13, x9, x10)

inst_5499:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x279fffff; valaddr_reg:x12; val_offset:16434*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16434*FLEN/8, x13, x9, x10)

inst_5500:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27f00000; valaddr_reg:x12; val_offset:16437*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16437*FLEN/8, x13, x9, x10)

inst_5501:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x278fffff; valaddr_reg:x12; val_offset:16440*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16440*FLEN/8, x13, x9, x10)

inst_5502:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27f80000; valaddr_reg:x12; val_offset:16443*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16443*FLEN/8, x13, x9, x10)

inst_5503:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x2787ffff; valaddr_reg:x12; val_offset:16446*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16446*FLEN/8, x13, x9, x10)

inst_5504:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27fc0000; valaddr_reg:x12; val_offset:16449*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16449*FLEN/8, x13, x9, x10)

inst_5505:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x2783ffff; valaddr_reg:x12; val_offset:16452*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16452*FLEN/8, x13, x9, x10)

inst_5506:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27fe0000; valaddr_reg:x12; val_offset:16455*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16455*FLEN/8, x13, x9, x10)

inst_5507:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x2781ffff; valaddr_reg:x12; val_offset:16458*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16458*FLEN/8, x13, x9, x10)

inst_5508:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27ff0000; valaddr_reg:x12; val_offset:16461*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16461*FLEN/8, x13, x9, x10)

inst_5509:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x2780ffff; valaddr_reg:x12; val_offset:16464*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16464*FLEN/8, x13, x9, x10)

inst_5510:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27ff8000; valaddr_reg:x12; val_offset:16467*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16467*FLEN/8, x13, x9, x10)

inst_5511:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27807fff; valaddr_reg:x12; val_offset:16470*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16470*FLEN/8, x13, x9, x10)

inst_5512:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27ffc000; valaddr_reg:x12; val_offset:16473*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16473*FLEN/8, x13, x9, x10)

inst_5513:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27803fff; valaddr_reg:x12; val_offset:16476*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16476*FLEN/8, x13, x9, x10)

inst_5514:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27ffe000; valaddr_reg:x12; val_offset:16479*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16479*FLEN/8, x13, x9, x10)

inst_5515:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27801fff; valaddr_reg:x12; val_offset:16482*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16482*FLEN/8, x13, x9, x10)

inst_5516:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27fff000; valaddr_reg:x12; val_offset:16485*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16485*FLEN/8, x13, x9, x10)

inst_5517:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27800fff; valaddr_reg:x12; val_offset:16488*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16488*FLEN/8, x13, x9, x10)

inst_5518:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27fff800; valaddr_reg:x12; val_offset:16491*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16491*FLEN/8, x13, x9, x10)

inst_5519:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x278007ff; valaddr_reg:x12; val_offset:16494*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16494*FLEN/8, x13, x9, x10)

inst_5520:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27fffc00; valaddr_reg:x12; val_offset:16497*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16497*FLEN/8, x13, x9, x10)

inst_5521:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x278003ff; valaddr_reg:x12; val_offset:16500*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16500*FLEN/8, x13, x9, x10)

inst_5522:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27fffe00; valaddr_reg:x12; val_offset:16503*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16503*FLEN/8, x13, x9, x10)

inst_5523:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x278001ff; valaddr_reg:x12; val_offset:16506*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16506*FLEN/8, x13, x9, x10)

inst_5524:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27ffff00; valaddr_reg:x12; val_offset:16509*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16509*FLEN/8, x13, x9, x10)

inst_5525:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x278000ff; valaddr_reg:x12; val_offset:16512*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16512*FLEN/8, x13, x9, x10)

inst_5526:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27ffff80; valaddr_reg:x12; val_offset:16515*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16515*FLEN/8, x13, x9, x10)

inst_5527:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x2780007f; valaddr_reg:x12; val_offset:16518*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16518*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_43)
inst_5528:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27ffffc0; valaddr_reg:x12; val_offset:16521*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16521*FLEN/8, x13, x9, x10)

inst_5529:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x2780003f; valaddr_reg:x12; val_offset:16524*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16524*FLEN/8, x13, x9, x10)

inst_5530:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27ffffe0; valaddr_reg:x12; val_offset:16527*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16527*FLEN/8, x13, x9, x10)

inst_5531:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x2780001f; valaddr_reg:x12; val_offset:16530*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16530*FLEN/8, x13, x9, x10)

inst_5532:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27fffff0; valaddr_reg:x12; val_offset:16533*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16533*FLEN/8, x13, x9, x10)

inst_5533:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x2780000f; valaddr_reg:x12; val_offset:16536*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16536*FLEN/8, x13, x9, x10)

inst_5534:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27fffff8; valaddr_reg:x12; val_offset:16539*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16539*FLEN/8, x13, x9, x10)

inst_5535:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27800007; valaddr_reg:x12; val_offset:16542*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16542*FLEN/8, x13, x9, x10)

inst_5536:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27fffffc; valaddr_reg:x12; val_offset:16545*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16545*FLEN/8, x13, x9, x10)

inst_5537:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27800003; valaddr_reg:x12; val_offset:16548*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16548*FLEN/8, x13, x9, x10)

inst_5538:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27fffffe; valaddr_reg:x12; val_offset:16551*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16551*FLEN/8, x13, x9, x10)

inst_5539:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x4f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x27800001; valaddr_reg:x12; val_offset:16554*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16554*FLEN/8, x13, x9, x10)

inst_5540:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:16557*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16557*FLEN/8, x13, x9, x10)

inst_5541:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3f800007; valaddr_reg:x12; val_offset:16560*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16560*FLEN/8, x13, x9, x10)

inst_5542:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:16563*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16563*FLEN/8, x13, x9, x10)

inst_5543:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3f800003; valaddr_reg:x12; val_offset:16566*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16566*FLEN/8, x13, x9, x10)

inst_5544:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:16569*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16569*FLEN/8, x13, x9, x10)

inst_5545:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3f800001; valaddr_reg:x12; val_offset:16572*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16572*FLEN/8, x13, x9, x10)

inst_5546:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:16575*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16575*FLEN/8, x13, x9, x10)

inst_5547:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:16578*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16578*FLEN/8, x13, x9, x10)

inst_5548:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3f999999; valaddr_reg:x12; val_offset:16581*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16581*FLEN/8, x13, x9, x10)

inst_5549:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:16584*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16584*FLEN/8, x13, x9, x10)

inst_5550:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:16587*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16587*FLEN/8, x13, x9, x10)

inst_5551:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:16590*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16590*FLEN/8, x13, x9, x10)

inst_5552:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:16593*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16593*FLEN/8, x13, x9, x10)

inst_5553:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:16596*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16596*FLEN/8, x13, x9, x10)

inst_5554:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:16599*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16599*FLEN/8, x13, x9, x10)

inst_5555:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6febf0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0893f2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7defebf0; op2val:0x10893f2;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:16602*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16602*FLEN/8, x13, x9, x10)

inst_5556:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x28000000; valaddr_reg:x12; val_offset:16605*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16605*FLEN/8, x13, x9, x10)

inst_5557:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287fffff; valaddr_reg:x12; val_offset:16608*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16608*FLEN/8, x13, x9, x10)

inst_5558:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x28400000; valaddr_reg:x12; val_offset:16611*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16611*FLEN/8, x13, x9, x10)

inst_5559:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x283fffff; valaddr_reg:x12; val_offset:16614*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16614*FLEN/8, x13, x9, x10)

inst_5560:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x28600000; valaddr_reg:x12; val_offset:16617*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16617*FLEN/8, x13, x9, x10)

inst_5561:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x281fffff; valaddr_reg:x12; val_offset:16620*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16620*FLEN/8, x13, x9, x10)

inst_5562:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x28700000; valaddr_reg:x12; val_offset:16623*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16623*FLEN/8, x13, x9, x10)

inst_5563:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x280fffff; valaddr_reg:x12; val_offset:16626*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16626*FLEN/8, x13, x9, x10)

inst_5564:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x28780000; valaddr_reg:x12; val_offset:16629*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16629*FLEN/8, x13, x9, x10)

inst_5565:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x2807ffff; valaddr_reg:x12; val_offset:16632*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16632*FLEN/8, x13, x9, x10)

inst_5566:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287c0000; valaddr_reg:x12; val_offset:16635*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16635*FLEN/8, x13, x9, x10)

inst_5567:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x2803ffff; valaddr_reg:x12; val_offset:16638*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16638*FLEN/8, x13, x9, x10)

inst_5568:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287e0000; valaddr_reg:x12; val_offset:16641*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16641*FLEN/8, x13, x9, x10)

inst_5569:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x2801ffff; valaddr_reg:x12; val_offset:16644*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16644*FLEN/8, x13, x9, x10)

inst_5570:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287f0000; valaddr_reg:x12; val_offset:16647*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16647*FLEN/8, x13, x9, x10)

inst_5571:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x2800ffff; valaddr_reg:x12; val_offset:16650*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16650*FLEN/8, x13, x9, x10)

inst_5572:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287f8000; valaddr_reg:x12; val_offset:16653*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16653*FLEN/8, x13, x9, x10)

inst_5573:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x28007fff; valaddr_reg:x12; val_offset:16656*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16656*FLEN/8, x13, x9, x10)

inst_5574:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287fc000; valaddr_reg:x12; val_offset:16659*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16659*FLEN/8, x13, x9, x10)

inst_5575:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x28003fff; valaddr_reg:x12; val_offset:16662*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16662*FLEN/8, x13, x9, x10)

inst_5576:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287fe000; valaddr_reg:x12; val_offset:16665*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16665*FLEN/8, x13, x9, x10)

inst_5577:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x28001fff; valaddr_reg:x12; val_offset:16668*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16668*FLEN/8, x13, x9, x10)

inst_5578:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287ff000; valaddr_reg:x12; val_offset:16671*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16671*FLEN/8, x13, x9, x10)

inst_5579:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x28000fff; valaddr_reg:x12; val_offset:16674*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16674*FLEN/8, x13, x9, x10)

inst_5580:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287ff800; valaddr_reg:x12; val_offset:16677*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16677*FLEN/8, x13, x9, x10)

inst_5581:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x280007ff; valaddr_reg:x12; val_offset:16680*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16680*FLEN/8, x13, x9, x10)

inst_5582:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287ffc00; valaddr_reg:x12; val_offset:16683*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16683*FLEN/8, x13, x9, x10)

inst_5583:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x280003ff; valaddr_reg:x12; val_offset:16686*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16686*FLEN/8, x13, x9, x10)

inst_5584:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287ffe00; valaddr_reg:x12; val_offset:16689*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16689*FLEN/8, x13, x9, x10)

inst_5585:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x280001ff; valaddr_reg:x12; val_offset:16692*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16692*FLEN/8, x13, x9, x10)

inst_5586:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287fff00; valaddr_reg:x12; val_offset:16695*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16695*FLEN/8, x13, x9, x10)

inst_5587:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x280000ff; valaddr_reg:x12; val_offset:16698*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16698*FLEN/8, x13, x9, x10)

inst_5588:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287fff80; valaddr_reg:x12; val_offset:16701*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16701*FLEN/8, x13, x9, x10)

inst_5589:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x2800007f; valaddr_reg:x12; val_offset:16704*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16704*FLEN/8, x13, x9, x10)

inst_5590:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287fffc0; valaddr_reg:x12; val_offset:16707*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16707*FLEN/8, x13, x9, x10)

inst_5591:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x2800003f; valaddr_reg:x12; val_offset:16710*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16710*FLEN/8, x13, x9, x10)

inst_5592:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287fffe0; valaddr_reg:x12; val_offset:16713*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16713*FLEN/8, x13, x9, x10)

inst_5593:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x2800001f; valaddr_reg:x12; val_offset:16716*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16716*FLEN/8, x13, x9, x10)

inst_5594:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287ffff0; valaddr_reg:x12; val_offset:16719*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16719*FLEN/8, x13, x9, x10)

inst_5595:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x2800000f; valaddr_reg:x12; val_offset:16722*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16722*FLEN/8, x13, x9, x10)

inst_5596:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287ffff8; valaddr_reg:x12; val_offset:16725*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16725*FLEN/8, x13, x9, x10)

inst_5597:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x28000007; valaddr_reg:x12; val_offset:16728*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16728*FLEN/8, x13, x9, x10)

inst_5598:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287ffffc; valaddr_reg:x12; val_offset:16731*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16731*FLEN/8, x13, x9, x10)

inst_5599:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x28000003; valaddr_reg:x12; val_offset:16734*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16734*FLEN/8, x13, x9, x10)

inst_5600:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x287ffffe; valaddr_reg:x12; val_offset:16737*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16737*FLEN/8, x13, x9, x10)

inst_5601:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x50 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x28000001; valaddr_reg:x12; val_offset:16740*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16740*FLEN/8, x13, x9, x10)

inst_5602:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:16743*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16743*FLEN/8, x13, x9, x10)

inst_5603:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3f800007; valaddr_reg:x12; val_offset:16746*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16746*FLEN/8, x13, x9, x10)

inst_5604:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:16749*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16749*FLEN/8, x13, x9, x10)

inst_5605:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3f800003; valaddr_reg:x12; val_offset:16752*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16752*FLEN/8, x13, x9, x10)

inst_5606:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:16755*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16755*FLEN/8, x13, x9, x10)

inst_5607:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3f800001; valaddr_reg:x12; val_offset:16758*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16758*FLEN/8, x13, x9, x10)

inst_5608:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:16761*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16761*FLEN/8, x13, x9, x10)

inst_5609:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:16764*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16764*FLEN/8, x13, x9, x10)

inst_5610:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3f999999; valaddr_reg:x12; val_offset:16767*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16767*FLEN/8, x13, x9, x10)

inst_5611:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:16770*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16770*FLEN/8, x13, x9, x10)

inst_5612:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:16773*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16773*FLEN/8, x13, x9, x10)

inst_5613:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:16776*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16776*FLEN/8, x13, x9, x10)

inst_5614:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:16779*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16779*FLEN/8, x13, x9, x10)

inst_5615:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:16782*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16782*FLEN/8, x13, x9, x10)

inst_5616:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:16785*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16785*FLEN/8, x13, x9, x10)

inst_5617:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x025ce3 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x7b5c26 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d025ce3; op2val:0x1fb5c26;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:16788*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16788*FLEN/8, x13, x9, x10)

inst_5618:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28800000; valaddr_reg:x12; val_offset:16791*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16791*FLEN/8, x13, x9, x10)

inst_5619:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28ffffff; valaddr_reg:x12; val_offset:16794*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16794*FLEN/8, x13, x9, x10)

inst_5620:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28c00000; valaddr_reg:x12; val_offset:16797*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16797*FLEN/8, x13, x9, x10)

inst_5621:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28bfffff; valaddr_reg:x12; val_offset:16800*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16800*FLEN/8, x13, x9, x10)

inst_5622:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28e00000; valaddr_reg:x12; val_offset:16803*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16803*FLEN/8, x13, x9, x10)

inst_5623:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x289fffff; valaddr_reg:x12; val_offset:16806*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16806*FLEN/8, x13, x9, x10)

inst_5624:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28f00000; valaddr_reg:x12; val_offset:16809*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16809*FLEN/8, x13, x9, x10)

inst_5625:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x288fffff; valaddr_reg:x12; val_offset:16812*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16812*FLEN/8, x13, x9, x10)

inst_5626:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28f80000; valaddr_reg:x12; val_offset:16815*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16815*FLEN/8, x13, x9, x10)

inst_5627:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x2887ffff; valaddr_reg:x12; val_offset:16818*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16818*FLEN/8, x13, x9, x10)

inst_5628:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28fc0000; valaddr_reg:x12; val_offset:16821*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16821*FLEN/8, x13, x9, x10)

inst_5629:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x2883ffff; valaddr_reg:x12; val_offset:16824*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16824*FLEN/8, x13, x9, x10)

inst_5630:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28fe0000; valaddr_reg:x12; val_offset:16827*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16827*FLEN/8, x13, x9, x10)

inst_5631:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x2881ffff; valaddr_reg:x12; val_offset:16830*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16830*FLEN/8, x13, x9, x10)

inst_5632:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28ff0000; valaddr_reg:x12; val_offset:16833*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16833*FLEN/8, x13, x9, x10)

inst_5633:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x2880ffff; valaddr_reg:x12; val_offset:16836*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16836*FLEN/8, x13, x9, x10)

inst_5634:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28ff8000; valaddr_reg:x12; val_offset:16839*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16839*FLEN/8, x13, x9, x10)

inst_5635:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28807fff; valaddr_reg:x12; val_offset:16842*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16842*FLEN/8, x13, x9, x10)

inst_5636:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28ffc000; valaddr_reg:x12; val_offset:16845*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16845*FLEN/8, x13, x9, x10)

inst_5637:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28803fff; valaddr_reg:x12; val_offset:16848*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16848*FLEN/8, x13, x9, x10)

inst_5638:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28ffe000; valaddr_reg:x12; val_offset:16851*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16851*FLEN/8, x13, x9, x10)

inst_5639:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28801fff; valaddr_reg:x12; val_offset:16854*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16854*FLEN/8, x13, x9, x10)

inst_5640:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28fff000; valaddr_reg:x12; val_offset:16857*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16857*FLEN/8, x13, x9, x10)

inst_5641:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28800fff; valaddr_reg:x12; val_offset:16860*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16860*FLEN/8, x13, x9, x10)

inst_5642:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28fff800; valaddr_reg:x12; val_offset:16863*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16863*FLEN/8, x13, x9, x10)

inst_5643:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x288007ff; valaddr_reg:x12; val_offset:16866*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16866*FLEN/8, x13, x9, x10)

inst_5644:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28fffc00; valaddr_reg:x12; val_offset:16869*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16869*FLEN/8, x13, x9, x10)

inst_5645:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x288003ff; valaddr_reg:x12; val_offset:16872*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16872*FLEN/8, x13, x9, x10)

inst_5646:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28fffe00; valaddr_reg:x12; val_offset:16875*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16875*FLEN/8, x13, x9, x10)

inst_5647:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x288001ff; valaddr_reg:x12; val_offset:16878*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16878*FLEN/8, x13, x9, x10)

inst_5648:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28ffff00; valaddr_reg:x12; val_offset:16881*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16881*FLEN/8, x13, x9, x10)

inst_5649:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x288000ff; valaddr_reg:x12; val_offset:16884*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16884*FLEN/8, x13, x9, x10)

inst_5650:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28ffff80; valaddr_reg:x12; val_offset:16887*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16887*FLEN/8, x13, x9, x10)

inst_5651:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x2880007f; valaddr_reg:x12; val_offset:16890*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16890*FLEN/8, x13, x9, x10)

inst_5652:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28ffffc0; valaddr_reg:x12; val_offset:16893*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16893*FLEN/8, x13, x9, x10)

inst_5653:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x2880003f; valaddr_reg:x12; val_offset:16896*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16896*FLEN/8, x13, x9, x10)

inst_5654:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28ffffe0; valaddr_reg:x12; val_offset:16899*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16899*FLEN/8, x13, x9, x10)

inst_5655:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x2880001f; valaddr_reg:x12; val_offset:16902*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16902*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_44)
inst_5656:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28fffff0; valaddr_reg:x12; val_offset:16905*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16905*FLEN/8, x13, x9, x10)

inst_5657:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x2880000f; valaddr_reg:x12; val_offset:16908*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16908*FLEN/8, x13, x9, x10)

inst_5658:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28fffff8; valaddr_reg:x12; val_offset:16911*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16911*FLEN/8, x13, x9, x10)

inst_5659:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28800007; valaddr_reg:x12; val_offset:16914*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16914*FLEN/8, x13, x9, x10)

inst_5660:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28fffffc; valaddr_reg:x12; val_offset:16917*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16917*FLEN/8, x13, x9, x10)

inst_5661:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28800003; valaddr_reg:x12; val_offset:16920*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16920*FLEN/8, x13, x9, x10)

inst_5662:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28fffffe; valaddr_reg:x12; val_offset:16923*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16923*FLEN/8, x13, x9, x10)

inst_5663:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x51 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x28800001; valaddr_reg:x12; val_offset:16926*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16926*FLEN/8, x13, x9, x10)

inst_5664:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:16929*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16929*FLEN/8, x13, x9, x10)

inst_5665:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3f800007; valaddr_reg:x12; val_offset:16932*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16932*FLEN/8, x13, x9, x10)

inst_5666:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:16935*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16935*FLEN/8, x13, x9, x10)

inst_5667:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3f800003; valaddr_reg:x12; val_offset:16938*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16938*FLEN/8, x13, x9, x10)

inst_5668:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:16941*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16941*FLEN/8, x13, x9, x10)

inst_5669:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3f800001; valaddr_reg:x12; val_offset:16944*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16944*FLEN/8, x13, x9, x10)

inst_5670:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:16947*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16947*FLEN/8, x13, x9, x10)

inst_5671:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:16950*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16950*FLEN/8, x13, x9, x10)

inst_5672:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3f999999; valaddr_reg:x12; val_offset:16953*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16953*FLEN/8, x13, x9, x10)

inst_5673:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:16956*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16956*FLEN/8, x13, x9, x10)

inst_5674:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:16959*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16959*FLEN/8, x13, x9, x10)

inst_5675:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:16962*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16962*FLEN/8, x13, x9, x10)

inst_5676:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:16965*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16965*FLEN/8, x13, x9, x10)

inst_5677:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:16968*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16968*FLEN/8, x13, x9, x10)

inst_5678:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:16971*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16971*FLEN/8, x13, x9, x10)

inst_5679:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x269d12 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312aec and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f269d12; op2val:0x312aec;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:16974*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16974*FLEN/8, x13, x9, x10)

inst_5680:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x29000000; valaddr_reg:x12; val_offset:16977*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16977*FLEN/8, x13, x9, x10)

inst_5681:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297fffff; valaddr_reg:x12; val_offset:16980*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16980*FLEN/8, x13, x9, x10)

inst_5682:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x29400000; valaddr_reg:x12; val_offset:16983*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16983*FLEN/8, x13, x9, x10)

inst_5683:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x293fffff; valaddr_reg:x12; val_offset:16986*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16986*FLEN/8, x13, x9, x10)

inst_5684:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x29600000; valaddr_reg:x12; val_offset:16989*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16989*FLEN/8, x13, x9, x10)

inst_5685:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x291fffff; valaddr_reg:x12; val_offset:16992*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16992*FLEN/8, x13, x9, x10)

inst_5686:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x29700000; valaddr_reg:x12; val_offset:16995*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16995*FLEN/8, x13, x9, x10)

inst_5687:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x290fffff; valaddr_reg:x12; val_offset:16998*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 16998*FLEN/8, x13, x9, x10)

inst_5688:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x29780000; valaddr_reg:x12; val_offset:17001*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17001*FLEN/8, x13, x9, x10)

inst_5689:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x2907ffff; valaddr_reg:x12; val_offset:17004*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17004*FLEN/8, x13, x9, x10)

inst_5690:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297c0000; valaddr_reg:x12; val_offset:17007*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17007*FLEN/8, x13, x9, x10)

inst_5691:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x2903ffff; valaddr_reg:x12; val_offset:17010*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17010*FLEN/8, x13, x9, x10)

inst_5692:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297e0000; valaddr_reg:x12; val_offset:17013*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17013*FLEN/8, x13, x9, x10)

inst_5693:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x2901ffff; valaddr_reg:x12; val_offset:17016*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17016*FLEN/8, x13, x9, x10)

inst_5694:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297f0000; valaddr_reg:x12; val_offset:17019*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17019*FLEN/8, x13, x9, x10)

inst_5695:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x2900ffff; valaddr_reg:x12; val_offset:17022*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17022*FLEN/8, x13, x9, x10)

inst_5696:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297f8000; valaddr_reg:x12; val_offset:17025*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17025*FLEN/8, x13, x9, x10)

inst_5697:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x29007fff; valaddr_reg:x12; val_offset:17028*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17028*FLEN/8, x13, x9, x10)

inst_5698:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297fc000; valaddr_reg:x12; val_offset:17031*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17031*FLEN/8, x13, x9, x10)

inst_5699:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x29003fff; valaddr_reg:x12; val_offset:17034*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17034*FLEN/8, x13, x9, x10)

inst_5700:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297fe000; valaddr_reg:x12; val_offset:17037*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17037*FLEN/8, x13, x9, x10)

inst_5701:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x29001fff; valaddr_reg:x12; val_offset:17040*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17040*FLEN/8, x13, x9, x10)

inst_5702:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297ff000; valaddr_reg:x12; val_offset:17043*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17043*FLEN/8, x13, x9, x10)

inst_5703:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x29000fff; valaddr_reg:x12; val_offset:17046*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17046*FLEN/8, x13, x9, x10)

inst_5704:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297ff800; valaddr_reg:x12; val_offset:17049*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17049*FLEN/8, x13, x9, x10)

inst_5705:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x290007ff; valaddr_reg:x12; val_offset:17052*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17052*FLEN/8, x13, x9, x10)

inst_5706:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297ffc00; valaddr_reg:x12; val_offset:17055*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17055*FLEN/8, x13, x9, x10)

inst_5707:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x290003ff; valaddr_reg:x12; val_offset:17058*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17058*FLEN/8, x13, x9, x10)

inst_5708:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297ffe00; valaddr_reg:x12; val_offset:17061*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17061*FLEN/8, x13, x9, x10)

inst_5709:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x290001ff; valaddr_reg:x12; val_offset:17064*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17064*FLEN/8, x13, x9, x10)

inst_5710:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297fff00; valaddr_reg:x12; val_offset:17067*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17067*FLEN/8, x13, x9, x10)

inst_5711:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x290000ff; valaddr_reg:x12; val_offset:17070*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17070*FLEN/8, x13, x9, x10)

inst_5712:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297fff80; valaddr_reg:x12; val_offset:17073*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17073*FLEN/8, x13, x9, x10)

inst_5713:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x2900007f; valaddr_reg:x12; val_offset:17076*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17076*FLEN/8, x13, x9, x10)

inst_5714:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297fffc0; valaddr_reg:x12; val_offset:17079*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17079*FLEN/8, x13, x9, x10)

inst_5715:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x2900003f; valaddr_reg:x12; val_offset:17082*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17082*FLEN/8, x13, x9, x10)

inst_5716:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297fffe0; valaddr_reg:x12; val_offset:17085*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17085*FLEN/8, x13, x9, x10)

inst_5717:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x2900001f; valaddr_reg:x12; val_offset:17088*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17088*FLEN/8, x13, x9, x10)

inst_5718:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297ffff0; valaddr_reg:x12; val_offset:17091*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17091*FLEN/8, x13, x9, x10)

inst_5719:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x2900000f; valaddr_reg:x12; val_offset:17094*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17094*FLEN/8, x13, x9, x10)

inst_5720:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297ffff8; valaddr_reg:x12; val_offset:17097*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17097*FLEN/8, x13, x9, x10)

inst_5721:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x29000007; valaddr_reg:x12; val_offset:17100*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17100*FLEN/8, x13, x9, x10)

inst_5722:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297ffffc; valaddr_reg:x12; val_offset:17103*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17103*FLEN/8, x13, x9, x10)

inst_5723:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x29000003; valaddr_reg:x12; val_offset:17106*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17106*FLEN/8, x13, x9, x10)

inst_5724:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x297ffffe; valaddr_reg:x12; val_offset:17109*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17109*FLEN/8, x13, x9, x10)

inst_5725:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x52 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x29000001; valaddr_reg:x12; val_offset:17112*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17112*FLEN/8, x13, x9, x10)

inst_5726:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:17115*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17115*FLEN/8, x13, x9, x10)

inst_5727:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3f800007; valaddr_reg:x12; val_offset:17118*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17118*FLEN/8, x13, x9, x10)

inst_5728:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:17121*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17121*FLEN/8, x13, x9, x10)

inst_5729:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3f800003; valaddr_reg:x12; val_offset:17124*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17124*FLEN/8, x13, x9, x10)

inst_5730:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:17127*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17127*FLEN/8, x13, x9, x10)

inst_5731:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3f800001; valaddr_reg:x12; val_offset:17130*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17130*FLEN/8, x13, x9, x10)

inst_5732:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:17133*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17133*FLEN/8, x13, x9, x10)

inst_5733:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:17136*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17136*FLEN/8, x13, x9, x10)

inst_5734:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3f999999; valaddr_reg:x12; val_offset:17139*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17139*FLEN/8, x13, x9, x10)

inst_5735:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:17142*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17142*FLEN/8, x13, x9, x10)

inst_5736:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:17145*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17145*FLEN/8, x13, x9, x10)

inst_5737:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:17148*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17148*FLEN/8, x13, x9, x10)

inst_5738:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:17151*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17151*FLEN/8, x13, x9, x10)

inst_5739:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:17154*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17154*FLEN/8, x13, x9, x10)

inst_5740:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:17157*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17157*FLEN/8, x13, x9, x10)

inst_5741:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x710596 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f459 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e710596; op2val:0x87f459;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:17160*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17160*FLEN/8, x13, x9, x10)

inst_5742:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29800000; valaddr_reg:x12; val_offset:17163*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17163*FLEN/8, x13, x9, x10)

inst_5743:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29ffffff; valaddr_reg:x12; val_offset:17166*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17166*FLEN/8, x13, x9, x10)

inst_5744:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29c00000; valaddr_reg:x12; val_offset:17169*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17169*FLEN/8, x13, x9, x10)

inst_5745:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29bfffff; valaddr_reg:x12; val_offset:17172*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17172*FLEN/8, x13, x9, x10)

inst_5746:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29e00000; valaddr_reg:x12; val_offset:17175*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17175*FLEN/8, x13, x9, x10)

inst_5747:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x299fffff; valaddr_reg:x12; val_offset:17178*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17178*FLEN/8, x13, x9, x10)

inst_5748:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29f00000; valaddr_reg:x12; val_offset:17181*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17181*FLEN/8, x13, x9, x10)

inst_5749:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x298fffff; valaddr_reg:x12; val_offset:17184*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17184*FLEN/8, x13, x9, x10)

inst_5750:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29f80000; valaddr_reg:x12; val_offset:17187*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17187*FLEN/8, x13, x9, x10)

inst_5751:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x2987ffff; valaddr_reg:x12; val_offset:17190*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17190*FLEN/8, x13, x9, x10)

inst_5752:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29fc0000; valaddr_reg:x12; val_offset:17193*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17193*FLEN/8, x13, x9, x10)

inst_5753:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x2983ffff; valaddr_reg:x12; val_offset:17196*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17196*FLEN/8, x13, x9, x10)

inst_5754:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29fe0000; valaddr_reg:x12; val_offset:17199*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17199*FLEN/8, x13, x9, x10)

inst_5755:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x2981ffff; valaddr_reg:x12; val_offset:17202*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17202*FLEN/8, x13, x9, x10)

inst_5756:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29ff0000; valaddr_reg:x12; val_offset:17205*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17205*FLEN/8, x13, x9, x10)

inst_5757:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x2980ffff; valaddr_reg:x12; val_offset:17208*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17208*FLEN/8, x13, x9, x10)

inst_5758:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29ff8000; valaddr_reg:x12; val_offset:17211*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17211*FLEN/8, x13, x9, x10)

inst_5759:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29807fff; valaddr_reg:x12; val_offset:17214*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17214*FLEN/8, x13, x9, x10)

inst_5760:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29ffc000; valaddr_reg:x12; val_offset:17217*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17217*FLEN/8, x13, x9, x10)

inst_5761:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29803fff; valaddr_reg:x12; val_offset:17220*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17220*FLEN/8, x13, x9, x10)

inst_5762:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29ffe000; valaddr_reg:x12; val_offset:17223*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17223*FLEN/8, x13, x9, x10)

inst_5763:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29801fff; valaddr_reg:x12; val_offset:17226*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17226*FLEN/8, x13, x9, x10)

inst_5764:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29fff000; valaddr_reg:x12; val_offset:17229*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17229*FLEN/8, x13, x9, x10)

inst_5765:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29800fff; valaddr_reg:x12; val_offset:17232*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17232*FLEN/8, x13, x9, x10)

inst_5766:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29fff800; valaddr_reg:x12; val_offset:17235*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17235*FLEN/8, x13, x9, x10)

inst_5767:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x298007ff; valaddr_reg:x12; val_offset:17238*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17238*FLEN/8, x13, x9, x10)

inst_5768:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29fffc00; valaddr_reg:x12; val_offset:17241*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17241*FLEN/8, x13, x9, x10)

inst_5769:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x298003ff; valaddr_reg:x12; val_offset:17244*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17244*FLEN/8, x13, x9, x10)

inst_5770:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29fffe00; valaddr_reg:x12; val_offset:17247*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17247*FLEN/8, x13, x9, x10)

inst_5771:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x298001ff; valaddr_reg:x12; val_offset:17250*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17250*FLEN/8, x13, x9, x10)

inst_5772:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29ffff00; valaddr_reg:x12; val_offset:17253*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17253*FLEN/8, x13, x9, x10)

inst_5773:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x298000ff; valaddr_reg:x12; val_offset:17256*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17256*FLEN/8, x13, x9, x10)

inst_5774:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29ffff80; valaddr_reg:x12; val_offset:17259*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17259*FLEN/8, x13, x9, x10)

inst_5775:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x2980007f; valaddr_reg:x12; val_offset:17262*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17262*FLEN/8, x13, x9, x10)

inst_5776:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29ffffc0; valaddr_reg:x12; val_offset:17265*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17265*FLEN/8, x13, x9, x10)

inst_5777:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x2980003f; valaddr_reg:x12; val_offset:17268*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17268*FLEN/8, x13, x9, x10)

inst_5778:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29ffffe0; valaddr_reg:x12; val_offset:17271*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17271*FLEN/8, x13, x9, x10)

inst_5779:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x2980001f; valaddr_reg:x12; val_offset:17274*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17274*FLEN/8, x13, x9, x10)

inst_5780:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29fffff0; valaddr_reg:x12; val_offset:17277*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17277*FLEN/8, x13, x9, x10)

inst_5781:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x2980000f; valaddr_reg:x12; val_offset:17280*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17280*FLEN/8, x13, x9, x10)

inst_5782:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29fffff8; valaddr_reg:x12; val_offset:17283*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17283*FLEN/8, x13, x9, x10)

inst_5783:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29800007; valaddr_reg:x12; val_offset:17286*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17286*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_45)
inst_5784:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29fffffc; valaddr_reg:x12; val_offset:17289*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17289*FLEN/8, x13, x9, x10)

inst_5785:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29800003; valaddr_reg:x12; val_offset:17292*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17292*FLEN/8, x13, x9, x10)

inst_5786:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29fffffe; valaddr_reg:x12; val_offset:17295*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17295*FLEN/8, x13, x9, x10)

inst_5787:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x53 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x29800001; valaddr_reg:x12; val_offset:17298*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17298*FLEN/8, x13, x9, x10)

inst_5788:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:17301*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17301*FLEN/8, x13, x9, x10)

inst_5789:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3f800007; valaddr_reg:x12; val_offset:17304*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17304*FLEN/8, x13, x9, x10)

inst_5790:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:17307*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17307*FLEN/8, x13, x9, x10)

inst_5791:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3f800003; valaddr_reg:x12; val_offset:17310*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17310*FLEN/8, x13, x9, x10)

inst_5792:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:17313*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17313*FLEN/8, x13, x9, x10)

inst_5793:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3f800001; valaddr_reg:x12; val_offset:17316*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17316*FLEN/8, x13, x9, x10)

inst_5794:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:17319*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17319*FLEN/8, x13, x9, x10)

inst_5795:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:17322*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17322*FLEN/8, x13, x9, x10)

inst_5796:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3f999999; valaddr_reg:x12; val_offset:17325*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17325*FLEN/8, x13, x9, x10)

inst_5797:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:17328*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17328*FLEN/8, x13, x9, x10)

inst_5798:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:17331*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17331*FLEN/8, x13, x9, x10)

inst_5799:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:17334*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17334*FLEN/8, x13, x9, x10)

inst_5800:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:17337*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17337*FLEN/8, x13, x9, x10)

inst_5801:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:17340*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17340*FLEN/8, x13, x9, x10)

inst_5802:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:17343*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17343*FLEN/8, x13, x9, x10)

inst_5803:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x381006 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c81b0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f381006; op2val:0x2c81b0;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:17346*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17346*FLEN/8, x13, x9, x10)

inst_5804:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a000000; valaddr_reg:x12; val_offset:17349*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17349*FLEN/8, x13, x9, x10)

inst_5805:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7fffff; valaddr_reg:x12; val_offset:17352*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17352*FLEN/8, x13, x9, x10)

inst_5806:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a400000; valaddr_reg:x12; val_offset:17355*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17355*FLEN/8, x13, x9, x10)

inst_5807:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a3fffff; valaddr_reg:x12; val_offset:17358*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17358*FLEN/8, x13, x9, x10)

inst_5808:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a600000; valaddr_reg:x12; val_offset:17361*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17361*FLEN/8, x13, x9, x10)

inst_5809:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a1fffff; valaddr_reg:x12; val_offset:17364*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17364*FLEN/8, x13, x9, x10)

inst_5810:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a700000; valaddr_reg:x12; val_offset:17367*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17367*FLEN/8, x13, x9, x10)

inst_5811:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a0fffff; valaddr_reg:x12; val_offset:17370*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17370*FLEN/8, x13, x9, x10)

inst_5812:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a780000; valaddr_reg:x12; val_offset:17373*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17373*FLEN/8, x13, x9, x10)

inst_5813:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a07ffff; valaddr_reg:x12; val_offset:17376*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17376*FLEN/8, x13, x9, x10)

inst_5814:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7c0000; valaddr_reg:x12; val_offset:17379*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17379*FLEN/8, x13, x9, x10)

inst_5815:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a03ffff; valaddr_reg:x12; val_offset:17382*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17382*FLEN/8, x13, x9, x10)

inst_5816:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7e0000; valaddr_reg:x12; val_offset:17385*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17385*FLEN/8, x13, x9, x10)

inst_5817:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a01ffff; valaddr_reg:x12; val_offset:17388*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17388*FLEN/8, x13, x9, x10)

inst_5818:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7f0000; valaddr_reg:x12; val_offset:17391*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17391*FLEN/8, x13, x9, x10)

inst_5819:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a00ffff; valaddr_reg:x12; val_offset:17394*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17394*FLEN/8, x13, x9, x10)

inst_5820:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7f8000; valaddr_reg:x12; val_offset:17397*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17397*FLEN/8, x13, x9, x10)

inst_5821:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a007fff; valaddr_reg:x12; val_offset:17400*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17400*FLEN/8, x13, x9, x10)

inst_5822:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7fc000; valaddr_reg:x12; val_offset:17403*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17403*FLEN/8, x13, x9, x10)

inst_5823:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a003fff; valaddr_reg:x12; val_offset:17406*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17406*FLEN/8, x13, x9, x10)

inst_5824:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7fe000; valaddr_reg:x12; val_offset:17409*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17409*FLEN/8, x13, x9, x10)

inst_5825:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a001fff; valaddr_reg:x12; val_offset:17412*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17412*FLEN/8, x13, x9, x10)

inst_5826:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7ff000; valaddr_reg:x12; val_offset:17415*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17415*FLEN/8, x13, x9, x10)

inst_5827:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a000fff; valaddr_reg:x12; val_offset:17418*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17418*FLEN/8, x13, x9, x10)

inst_5828:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7ff800; valaddr_reg:x12; val_offset:17421*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17421*FLEN/8, x13, x9, x10)

inst_5829:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a0007ff; valaddr_reg:x12; val_offset:17424*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17424*FLEN/8, x13, x9, x10)

inst_5830:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7ffc00; valaddr_reg:x12; val_offset:17427*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17427*FLEN/8, x13, x9, x10)

inst_5831:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a0003ff; valaddr_reg:x12; val_offset:17430*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17430*FLEN/8, x13, x9, x10)

inst_5832:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7ffe00; valaddr_reg:x12; val_offset:17433*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17433*FLEN/8, x13, x9, x10)

inst_5833:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a0001ff; valaddr_reg:x12; val_offset:17436*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17436*FLEN/8, x13, x9, x10)

inst_5834:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7fff00; valaddr_reg:x12; val_offset:17439*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17439*FLEN/8, x13, x9, x10)

inst_5835:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a0000ff; valaddr_reg:x12; val_offset:17442*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17442*FLEN/8, x13, x9, x10)

inst_5836:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7fff80; valaddr_reg:x12; val_offset:17445*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17445*FLEN/8, x13, x9, x10)

inst_5837:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a00007f; valaddr_reg:x12; val_offset:17448*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17448*FLEN/8, x13, x9, x10)

inst_5838:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7fffc0; valaddr_reg:x12; val_offset:17451*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17451*FLEN/8, x13, x9, x10)

inst_5839:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a00003f; valaddr_reg:x12; val_offset:17454*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17454*FLEN/8, x13, x9, x10)

inst_5840:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7fffe0; valaddr_reg:x12; val_offset:17457*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17457*FLEN/8, x13, x9, x10)

inst_5841:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a00001f; valaddr_reg:x12; val_offset:17460*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17460*FLEN/8, x13, x9, x10)

inst_5842:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7ffff0; valaddr_reg:x12; val_offset:17463*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17463*FLEN/8, x13, x9, x10)

inst_5843:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a00000f; valaddr_reg:x12; val_offset:17466*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17466*FLEN/8, x13, x9, x10)

inst_5844:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7ffff8; valaddr_reg:x12; val_offset:17469*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17469*FLEN/8, x13, x9, x10)

inst_5845:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a000007; valaddr_reg:x12; val_offset:17472*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17472*FLEN/8, x13, x9, x10)

inst_5846:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7ffffc; valaddr_reg:x12; val_offset:17475*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17475*FLEN/8, x13, x9, x10)

inst_5847:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a000003; valaddr_reg:x12; val_offset:17478*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17478*FLEN/8, x13, x9, x10)

inst_5848:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a7ffffe; valaddr_reg:x12; val_offset:17481*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17481*FLEN/8, x13, x9, x10)

inst_5849:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x54 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x2a000001; valaddr_reg:x12; val_offset:17484*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17484*FLEN/8, x13, x9, x10)

inst_5850:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:17487*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17487*FLEN/8, x13, x9, x10)

inst_5851:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3f800007; valaddr_reg:x12; val_offset:17490*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17490*FLEN/8, x13, x9, x10)

inst_5852:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:17493*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17493*FLEN/8, x13, x9, x10)

inst_5853:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3f800003; valaddr_reg:x12; val_offset:17496*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17496*FLEN/8, x13, x9, x10)

inst_5854:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:17499*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17499*FLEN/8, x13, x9, x10)

inst_5855:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3f800001; valaddr_reg:x12; val_offset:17502*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17502*FLEN/8, x13, x9, x10)

inst_5856:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:17505*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17505*FLEN/8, x13, x9, x10)

inst_5857:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:17508*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17508*FLEN/8, x13, x9, x10)

inst_5858:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3f999999; valaddr_reg:x12; val_offset:17511*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17511*FLEN/8, x13, x9, x10)

inst_5859:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:17514*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17514*FLEN/8, x13, x9, x10)

inst_5860:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:17517*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17517*FLEN/8, x13, x9, x10)

inst_5861:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:17520*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17520*FLEN/8, x13, x9, x10)

inst_5862:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:17523*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17523*FLEN/8, x13, x9, x10)

inst_5863:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:17526*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17526*FLEN/8, x13, x9, x10)

inst_5864:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:17529*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17529*FLEN/8, x13, x9, x10)

inst_5865:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c289c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2f9582 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c289c; op2val:0x2f9582;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:17532*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17532*FLEN/8, x13, x9, x10)

inst_5866:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a800000; valaddr_reg:x12; val_offset:17535*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17535*FLEN/8, x13, x9, x10)

inst_5867:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2affffff; valaddr_reg:x12; val_offset:17538*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17538*FLEN/8, x13, x9, x10)

inst_5868:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2ac00000; valaddr_reg:x12; val_offset:17541*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17541*FLEN/8, x13, x9, x10)

inst_5869:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2abfffff; valaddr_reg:x12; val_offset:17544*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17544*FLEN/8, x13, x9, x10)

inst_5870:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2ae00000; valaddr_reg:x12; val_offset:17547*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17547*FLEN/8, x13, x9, x10)

inst_5871:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a9fffff; valaddr_reg:x12; val_offset:17550*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17550*FLEN/8, x13, x9, x10)

inst_5872:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2af00000; valaddr_reg:x12; val_offset:17553*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17553*FLEN/8, x13, x9, x10)

inst_5873:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a8fffff; valaddr_reg:x12; val_offset:17556*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17556*FLEN/8, x13, x9, x10)

inst_5874:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2af80000; valaddr_reg:x12; val_offset:17559*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17559*FLEN/8, x13, x9, x10)

inst_5875:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a87ffff; valaddr_reg:x12; val_offset:17562*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17562*FLEN/8, x13, x9, x10)

inst_5876:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2afc0000; valaddr_reg:x12; val_offset:17565*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17565*FLEN/8, x13, x9, x10)

inst_5877:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a83ffff; valaddr_reg:x12; val_offset:17568*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17568*FLEN/8, x13, x9, x10)

inst_5878:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2afe0000; valaddr_reg:x12; val_offset:17571*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17571*FLEN/8, x13, x9, x10)

inst_5879:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a81ffff; valaddr_reg:x12; val_offset:17574*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17574*FLEN/8, x13, x9, x10)

inst_5880:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2aff0000; valaddr_reg:x12; val_offset:17577*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17577*FLEN/8, x13, x9, x10)

inst_5881:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a80ffff; valaddr_reg:x12; val_offset:17580*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17580*FLEN/8, x13, x9, x10)

inst_5882:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2aff8000; valaddr_reg:x12; val_offset:17583*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17583*FLEN/8, x13, x9, x10)

inst_5883:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a807fff; valaddr_reg:x12; val_offset:17586*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17586*FLEN/8, x13, x9, x10)

inst_5884:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2affc000; valaddr_reg:x12; val_offset:17589*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17589*FLEN/8, x13, x9, x10)

inst_5885:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a803fff; valaddr_reg:x12; val_offset:17592*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17592*FLEN/8, x13, x9, x10)

inst_5886:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2affe000; valaddr_reg:x12; val_offset:17595*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17595*FLEN/8, x13, x9, x10)

inst_5887:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a801fff; valaddr_reg:x12; val_offset:17598*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17598*FLEN/8, x13, x9, x10)

inst_5888:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2afff000; valaddr_reg:x12; val_offset:17601*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17601*FLEN/8, x13, x9, x10)

inst_5889:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a800fff; valaddr_reg:x12; val_offset:17604*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17604*FLEN/8, x13, x9, x10)

inst_5890:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2afff800; valaddr_reg:x12; val_offset:17607*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17607*FLEN/8, x13, x9, x10)

inst_5891:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a8007ff; valaddr_reg:x12; val_offset:17610*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17610*FLEN/8, x13, x9, x10)

inst_5892:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2afffc00; valaddr_reg:x12; val_offset:17613*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17613*FLEN/8, x13, x9, x10)

inst_5893:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a8003ff; valaddr_reg:x12; val_offset:17616*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17616*FLEN/8, x13, x9, x10)

inst_5894:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2afffe00; valaddr_reg:x12; val_offset:17619*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17619*FLEN/8, x13, x9, x10)

inst_5895:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a8001ff; valaddr_reg:x12; val_offset:17622*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17622*FLEN/8, x13, x9, x10)

inst_5896:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2affff00; valaddr_reg:x12; val_offset:17625*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17625*FLEN/8, x13, x9, x10)

inst_5897:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a8000ff; valaddr_reg:x12; val_offset:17628*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17628*FLEN/8, x13, x9, x10)

inst_5898:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2affff80; valaddr_reg:x12; val_offset:17631*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17631*FLEN/8, x13, x9, x10)

inst_5899:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a80007f; valaddr_reg:x12; val_offset:17634*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17634*FLEN/8, x13, x9, x10)

inst_5900:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2affffc0; valaddr_reg:x12; val_offset:17637*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17637*FLEN/8, x13, x9, x10)

inst_5901:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a80003f; valaddr_reg:x12; val_offset:17640*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17640*FLEN/8, x13, x9, x10)

inst_5902:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2affffe0; valaddr_reg:x12; val_offset:17643*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17643*FLEN/8, x13, x9, x10)

inst_5903:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a80001f; valaddr_reg:x12; val_offset:17646*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17646*FLEN/8, x13, x9, x10)

inst_5904:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2afffff0; valaddr_reg:x12; val_offset:17649*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17649*FLEN/8, x13, x9, x10)

inst_5905:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a80000f; valaddr_reg:x12; val_offset:17652*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17652*FLEN/8, x13, x9, x10)

inst_5906:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2afffff8; valaddr_reg:x12; val_offset:17655*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17655*FLEN/8, x13, x9, x10)

inst_5907:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a800007; valaddr_reg:x12; val_offset:17658*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17658*FLEN/8, x13, x9, x10)

inst_5908:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2afffffc; valaddr_reg:x12; val_offset:17661*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17661*FLEN/8, x13, x9, x10)

inst_5909:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a800003; valaddr_reg:x12; val_offset:17664*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17664*FLEN/8, x13, x9, x10)

inst_5910:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2afffffe; valaddr_reg:x12; val_offset:17667*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17667*FLEN/8, x13, x9, x10)

inst_5911:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x2a800001; valaddr_reg:x12; val_offset:17670*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17670*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_46)
inst_5912:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:17673*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17673*FLEN/8, x13, x9, x10)

inst_5913:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3f800007; valaddr_reg:x12; val_offset:17676*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17676*FLEN/8, x13, x9, x10)

inst_5914:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:17679*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17679*FLEN/8, x13, x9, x10)

inst_5915:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3f800003; valaddr_reg:x12; val_offset:17682*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17682*FLEN/8, x13, x9, x10)

inst_5916:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:17685*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17685*FLEN/8, x13, x9, x10)

inst_5917:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3f800001; valaddr_reg:x12; val_offset:17688*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17688*FLEN/8, x13, x9, x10)

inst_5918:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:17691*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17691*FLEN/8, x13, x9, x10)

inst_5919:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:17694*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17694*FLEN/8, x13, x9, x10)

inst_5920:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3f999999; valaddr_reg:x12; val_offset:17697*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17697*FLEN/8, x13, x9, x10)

inst_5921:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:17700*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17700*FLEN/8, x13, x9, x10)

inst_5922:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:17703*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17703*FLEN/8, x13, x9, x10)

inst_5923:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:17706*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17706*FLEN/8, x13, x9, x10)

inst_5924:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:17709*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17709*FLEN/8, x13, x9, x10)

inst_5925:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:17712*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17712*FLEN/8, x13, x9, x10)

inst_5926:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:17715*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17715*FLEN/8, x13, x9, x10)

inst_5927:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x111231 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x70f010 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e911231; op2val:0x70f010;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:17718*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17718*FLEN/8, x13, x9, x10)

inst_5928:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b000000; valaddr_reg:x12; val_offset:17721*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17721*FLEN/8, x13, x9, x10)

inst_5929:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7fffff; valaddr_reg:x12; val_offset:17724*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17724*FLEN/8, x13, x9, x10)

inst_5930:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b400000; valaddr_reg:x12; val_offset:17727*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17727*FLEN/8, x13, x9, x10)

inst_5931:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b3fffff; valaddr_reg:x12; val_offset:17730*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17730*FLEN/8, x13, x9, x10)

inst_5932:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b600000; valaddr_reg:x12; val_offset:17733*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17733*FLEN/8, x13, x9, x10)

inst_5933:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b1fffff; valaddr_reg:x12; val_offset:17736*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17736*FLEN/8, x13, x9, x10)

inst_5934:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b700000; valaddr_reg:x12; val_offset:17739*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17739*FLEN/8, x13, x9, x10)

inst_5935:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b0fffff; valaddr_reg:x12; val_offset:17742*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17742*FLEN/8, x13, x9, x10)

inst_5936:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b780000; valaddr_reg:x12; val_offset:17745*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17745*FLEN/8, x13, x9, x10)

inst_5937:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b07ffff; valaddr_reg:x12; val_offset:17748*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17748*FLEN/8, x13, x9, x10)

inst_5938:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7c0000; valaddr_reg:x12; val_offset:17751*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17751*FLEN/8, x13, x9, x10)

inst_5939:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b03ffff; valaddr_reg:x12; val_offset:17754*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17754*FLEN/8, x13, x9, x10)

inst_5940:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7e0000; valaddr_reg:x12; val_offset:17757*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17757*FLEN/8, x13, x9, x10)

inst_5941:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b01ffff; valaddr_reg:x12; val_offset:17760*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17760*FLEN/8, x13, x9, x10)

inst_5942:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7f0000; valaddr_reg:x12; val_offset:17763*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17763*FLEN/8, x13, x9, x10)

inst_5943:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b00ffff; valaddr_reg:x12; val_offset:17766*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17766*FLEN/8, x13, x9, x10)

inst_5944:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7f8000; valaddr_reg:x12; val_offset:17769*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17769*FLEN/8, x13, x9, x10)

inst_5945:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b007fff; valaddr_reg:x12; val_offset:17772*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17772*FLEN/8, x13, x9, x10)

inst_5946:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7fc000; valaddr_reg:x12; val_offset:17775*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17775*FLEN/8, x13, x9, x10)

inst_5947:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b003fff; valaddr_reg:x12; val_offset:17778*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17778*FLEN/8, x13, x9, x10)

inst_5948:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7fe000; valaddr_reg:x12; val_offset:17781*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17781*FLEN/8, x13, x9, x10)

inst_5949:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b001fff; valaddr_reg:x12; val_offset:17784*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17784*FLEN/8, x13, x9, x10)

inst_5950:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7ff000; valaddr_reg:x12; val_offset:17787*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17787*FLEN/8, x13, x9, x10)

inst_5951:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b000fff; valaddr_reg:x12; val_offset:17790*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17790*FLEN/8, x13, x9, x10)

inst_5952:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7ff800; valaddr_reg:x12; val_offset:17793*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17793*FLEN/8, x13, x9, x10)

inst_5953:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b0007ff; valaddr_reg:x12; val_offset:17796*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17796*FLEN/8, x13, x9, x10)

inst_5954:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7ffc00; valaddr_reg:x12; val_offset:17799*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17799*FLEN/8, x13, x9, x10)

inst_5955:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b0003ff; valaddr_reg:x12; val_offset:17802*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17802*FLEN/8, x13, x9, x10)

inst_5956:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7ffe00; valaddr_reg:x12; val_offset:17805*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17805*FLEN/8, x13, x9, x10)

inst_5957:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b0001ff; valaddr_reg:x12; val_offset:17808*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17808*FLEN/8, x13, x9, x10)

inst_5958:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7fff00; valaddr_reg:x12; val_offset:17811*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17811*FLEN/8, x13, x9, x10)

inst_5959:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b0000ff; valaddr_reg:x12; val_offset:17814*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17814*FLEN/8, x13, x9, x10)

inst_5960:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7fff80; valaddr_reg:x12; val_offset:17817*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17817*FLEN/8, x13, x9, x10)

inst_5961:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b00007f; valaddr_reg:x12; val_offset:17820*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17820*FLEN/8, x13, x9, x10)

inst_5962:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7fffc0; valaddr_reg:x12; val_offset:17823*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17823*FLEN/8, x13, x9, x10)

inst_5963:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b00003f; valaddr_reg:x12; val_offset:17826*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17826*FLEN/8, x13, x9, x10)

inst_5964:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7fffe0; valaddr_reg:x12; val_offset:17829*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17829*FLEN/8, x13, x9, x10)

inst_5965:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b00001f; valaddr_reg:x12; val_offset:17832*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17832*FLEN/8, x13, x9, x10)

inst_5966:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7ffff0; valaddr_reg:x12; val_offset:17835*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17835*FLEN/8, x13, x9, x10)

inst_5967:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b00000f; valaddr_reg:x12; val_offset:17838*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17838*FLEN/8, x13, x9, x10)

inst_5968:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7ffff8; valaddr_reg:x12; val_offset:17841*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17841*FLEN/8, x13, x9, x10)

inst_5969:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b000007; valaddr_reg:x12; val_offset:17844*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17844*FLEN/8, x13, x9, x10)

inst_5970:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7ffffc; valaddr_reg:x12; val_offset:17847*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17847*FLEN/8, x13, x9, x10)

inst_5971:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b000003; valaddr_reg:x12; val_offset:17850*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17850*FLEN/8, x13, x9, x10)

inst_5972:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b7ffffe; valaddr_reg:x12; val_offset:17853*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17853*FLEN/8, x13, x9, x10)

inst_5973:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x56 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x2b000001; valaddr_reg:x12; val_offset:17856*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17856*FLEN/8, x13, x9, x10)

inst_5974:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:17859*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17859*FLEN/8, x13, x9, x10)

inst_5975:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3f800007; valaddr_reg:x12; val_offset:17862*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17862*FLEN/8, x13, x9, x10)

inst_5976:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:17865*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17865*FLEN/8, x13, x9, x10)

inst_5977:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3f800003; valaddr_reg:x12; val_offset:17868*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17868*FLEN/8, x13, x9, x10)

inst_5978:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:17871*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17871*FLEN/8, x13, x9, x10)

inst_5979:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3f800001; valaddr_reg:x12; val_offset:17874*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17874*FLEN/8, x13, x9, x10)

inst_5980:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:17877*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17877*FLEN/8, x13, x9, x10)

inst_5981:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:17880*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17880*FLEN/8, x13, x9, x10)

inst_5982:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3f999999; valaddr_reg:x12; val_offset:17883*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17883*FLEN/8, x13, x9, x10)

inst_5983:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:17886*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17886*FLEN/8, x13, x9, x10)

inst_5984:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:17889*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17889*FLEN/8, x13, x9, x10)

inst_5985:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:17892*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17892*FLEN/8, x13, x9, x10)

inst_5986:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:17895*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17895*FLEN/8, x13, x9, x10)

inst_5987:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:17898*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17898*FLEN/8, x13, x9, x10)

inst_5988:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:17901*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17901*FLEN/8, x13, x9, x10)

inst_5989:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30cc1b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5cabcd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb0cc1b; op2val:0x5cabcd;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:17904*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17904*FLEN/8, x13, x9, x10)

inst_5990:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b800000; valaddr_reg:x12; val_offset:17907*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17907*FLEN/8, x13, x9, x10)

inst_5991:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bffffff; valaddr_reg:x12; val_offset:17910*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17910*FLEN/8, x13, x9, x10)

inst_5992:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bc00000; valaddr_reg:x12; val_offset:17913*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17913*FLEN/8, x13, x9, x10)

inst_5993:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bbfffff; valaddr_reg:x12; val_offset:17916*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17916*FLEN/8, x13, x9, x10)

inst_5994:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2be00000; valaddr_reg:x12; val_offset:17919*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17919*FLEN/8, x13, x9, x10)

inst_5995:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b9fffff; valaddr_reg:x12; val_offset:17922*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17922*FLEN/8, x13, x9, x10)

inst_5996:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bf00000; valaddr_reg:x12; val_offset:17925*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17925*FLEN/8, x13, x9, x10)

inst_5997:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b8fffff; valaddr_reg:x12; val_offset:17928*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17928*FLEN/8, x13, x9, x10)

inst_5998:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bf80000; valaddr_reg:x12; val_offset:17931*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17931*FLEN/8, x13, x9, x10)

inst_5999:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b87ffff; valaddr_reg:x12; val_offset:17934*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17934*FLEN/8, x13, x9, x10)

inst_6000:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bfc0000; valaddr_reg:x12; val_offset:17937*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17937*FLEN/8, x13, x9, x10)

inst_6001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b83ffff; valaddr_reg:x12; val_offset:17940*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17940*FLEN/8, x13, x9, x10)

inst_6002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bfe0000; valaddr_reg:x12; val_offset:17943*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17943*FLEN/8, x13, x9, x10)

inst_6003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b81ffff; valaddr_reg:x12; val_offset:17946*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17946*FLEN/8, x13, x9, x10)

inst_6004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bff0000; valaddr_reg:x12; val_offset:17949*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17949*FLEN/8, x13, x9, x10)

inst_6005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b80ffff; valaddr_reg:x12; val_offset:17952*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17952*FLEN/8, x13, x9, x10)

inst_6006:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bff8000; valaddr_reg:x12; val_offset:17955*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17955*FLEN/8, x13, x9, x10)

inst_6007:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b807fff; valaddr_reg:x12; val_offset:17958*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17958*FLEN/8, x13, x9, x10)

inst_6008:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bffc000; valaddr_reg:x12; val_offset:17961*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17961*FLEN/8, x13, x9, x10)

inst_6009:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b803fff; valaddr_reg:x12; val_offset:17964*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17964*FLEN/8, x13, x9, x10)

inst_6010:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bffe000; valaddr_reg:x12; val_offset:17967*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17967*FLEN/8, x13, x9, x10)

inst_6011:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b801fff; valaddr_reg:x12; val_offset:17970*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17970*FLEN/8, x13, x9, x10)

inst_6012:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bfff000; valaddr_reg:x12; val_offset:17973*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17973*FLEN/8, x13, x9, x10)

inst_6013:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b800fff; valaddr_reg:x12; val_offset:17976*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17976*FLEN/8, x13, x9, x10)

inst_6014:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bfff800; valaddr_reg:x12; val_offset:17979*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17979*FLEN/8, x13, x9, x10)

inst_6015:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b8007ff; valaddr_reg:x12; val_offset:17982*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17982*FLEN/8, x13, x9, x10)

inst_6016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bfffc00; valaddr_reg:x12; val_offset:17985*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17985*FLEN/8, x13, x9, x10)

inst_6017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b8003ff; valaddr_reg:x12; val_offset:17988*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17988*FLEN/8, x13, x9, x10)

inst_6018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bfffe00; valaddr_reg:x12; val_offset:17991*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17991*FLEN/8, x13, x9, x10)

inst_6019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b8001ff; valaddr_reg:x12; val_offset:17994*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17994*FLEN/8, x13, x9, x10)

inst_6020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bffff00; valaddr_reg:x12; val_offset:17997*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 17997*FLEN/8, x13, x9, x10)

inst_6021:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b8000ff; valaddr_reg:x12; val_offset:18000*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18000*FLEN/8, x13, x9, x10)

inst_6022:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bffff80; valaddr_reg:x12; val_offset:18003*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18003*FLEN/8, x13, x9, x10)

inst_6023:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b80007f; valaddr_reg:x12; val_offset:18006*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18006*FLEN/8, x13, x9, x10)

inst_6024:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bffffc0; valaddr_reg:x12; val_offset:18009*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18009*FLEN/8, x13, x9, x10)

inst_6025:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b80003f; valaddr_reg:x12; val_offset:18012*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18012*FLEN/8, x13, x9, x10)

inst_6026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bffffe0; valaddr_reg:x12; val_offset:18015*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18015*FLEN/8, x13, x9, x10)

inst_6027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b80001f; valaddr_reg:x12; val_offset:18018*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18018*FLEN/8, x13, x9, x10)

inst_6028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bfffff0; valaddr_reg:x12; val_offset:18021*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18021*FLEN/8, x13, x9, x10)

inst_6029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b80000f; valaddr_reg:x12; val_offset:18024*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18024*FLEN/8, x13, x9, x10)

inst_6030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bfffff8; valaddr_reg:x12; val_offset:18027*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18027*FLEN/8, x13, x9, x10)

inst_6031:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b800007; valaddr_reg:x12; val_offset:18030*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18030*FLEN/8, x13, x9, x10)

inst_6032:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bfffffc; valaddr_reg:x12; val_offset:18033*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18033*FLEN/8, x13, x9, x10)

inst_6033:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b800003; valaddr_reg:x12; val_offset:18036*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18036*FLEN/8, x13, x9, x10)

inst_6034:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2bfffffe; valaddr_reg:x12; val_offset:18039*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18039*FLEN/8, x13, x9, x10)

inst_6035:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x57 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x2b800001; valaddr_reg:x12; val_offset:18042*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18042*FLEN/8, x13, x9, x10)

inst_6036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:18045*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18045*FLEN/8, x13, x9, x10)

inst_6037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3f800007; valaddr_reg:x12; val_offset:18048*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18048*FLEN/8, x13, x9, x10)

inst_6038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:18051*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18051*FLEN/8, x13, x9, x10)

inst_6039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3f800003; valaddr_reg:x12; val_offset:18054*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18054*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_47)
inst_6040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:18057*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18057*FLEN/8, x13, x9, x10)

inst_6041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3f800001; valaddr_reg:x12; val_offset:18060*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18060*FLEN/8, x13, x9, x10)

inst_6042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:18063*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18063*FLEN/8, x13, x9, x10)

inst_6043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:18066*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18066*FLEN/8, x13, x9, x10)

inst_6044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3f999999; valaddr_reg:x12; val_offset:18069*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18069*FLEN/8, x13, x9, x10)

inst_6045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:18072*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18072*FLEN/8, x13, x9, x10)

inst_6046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:18075*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18075*FLEN/8, x13, x9, x10)

inst_6047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:18078*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18078*FLEN/8, x13, x9, x10)

inst_6048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:18081*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18081*FLEN/8, x13, x9, x10)

inst_6049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:18084*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18084*FLEN/8, x13, x9, x10)

inst_6050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:18087*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18087*FLEN/8, x13, x9, x10)

inst_6051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47b540 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x520a2e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec7b540; op2val:0x520a2e;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:18090*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18090*FLEN/8, x13, x9, x10)

inst_6052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c000000; valaddr_reg:x12; val_offset:18093*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18093*FLEN/8, x13, x9, x10)

inst_6053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7fffff; valaddr_reg:x12; val_offset:18096*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18096*FLEN/8, x13, x9, x10)

inst_6054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c400000; valaddr_reg:x12; val_offset:18099*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18099*FLEN/8, x13, x9, x10)

inst_6055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c3fffff; valaddr_reg:x12; val_offset:18102*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18102*FLEN/8, x13, x9, x10)

inst_6056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c600000; valaddr_reg:x12; val_offset:18105*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18105*FLEN/8, x13, x9, x10)

inst_6057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c1fffff; valaddr_reg:x12; val_offset:18108*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18108*FLEN/8, x13, x9, x10)

inst_6058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c700000; valaddr_reg:x12; val_offset:18111*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18111*FLEN/8, x13, x9, x10)

inst_6059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c0fffff; valaddr_reg:x12; val_offset:18114*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18114*FLEN/8, x13, x9, x10)

inst_6060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c780000; valaddr_reg:x12; val_offset:18117*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18117*FLEN/8, x13, x9, x10)

inst_6061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c07ffff; valaddr_reg:x12; val_offset:18120*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18120*FLEN/8, x13, x9, x10)

inst_6062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7c0000; valaddr_reg:x12; val_offset:18123*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18123*FLEN/8, x13, x9, x10)

inst_6063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c03ffff; valaddr_reg:x12; val_offset:18126*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18126*FLEN/8, x13, x9, x10)

inst_6064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7e0000; valaddr_reg:x12; val_offset:18129*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18129*FLEN/8, x13, x9, x10)

inst_6065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c01ffff; valaddr_reg:x12; val_offset:18132*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18132*FLEN/8, x13, x9, x10)

inst_6066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7f0000; valaddr_reg:x12; val_offset:18135*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18135*FLEN/8, x13, x9, x10)

inst_6067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c00ffff; valaddr_reg:x12; val_offset:18138*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18138*FLEN/8, x13, x9, x10)

inst_6068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7f8000; valaddr_reg:x12; val_offset:18141*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18141*FLEN/8, x13, x9, x10)

inst_6069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c007fff; valaddr_reg:x12; val_offset:18144*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18144*FLEN/8, x13, x9, x10)

inst_6070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7fc000; valaddr_reg:x12; val_offset:18147*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18147*FLEN/8, x13, x9, x10)

inst_6071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c003fff; valaddr_reg:x12; val_offset:18150*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18150*FLEN/8, x13, x9, x10)

inst_6072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7fe000; valaddr_reg:x12; val_offset:18153*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18153*FLEN/8, x13, x9, x10)

inst_6073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c001fff; valaddr_reg:x12; val_offset:18156*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18156*FLEN/8, x13, x9, x10)

inst_6074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7ff000; valaddr_reg:x12; val_offset:18159*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18159*FLEN/8, x13, x9, x10)

inst_6075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c000fff; valaddr_reg:x12; val_offset:18162*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18162*FLEN/8, x13, x9, x10)

inst_6076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7ff800; valaddr_reg:x12; val_offset:18165*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18165*FLEN/8, x13, x9, x10)

inst_6077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c0007ff; valaddr_reg:x12; val_offset:18168*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18168*FLEN/8, x13, x9, x10)

inst_6078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7ffc00; valaddr_reg:x12; val_offset:18171*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18171*FLEN/8, x13, x9, x10)

inst_6079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c0003ff; valaddr_reg:x12; val_offset:18174*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18174*FLEN/8, x13, x9, x10)

inst_6080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7ffe00; valaddr_reg:x12; val_offset:18177*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18177*FLEN/8, x13, x9, x10)

inst_6081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c0001ff; valaddr_reg:x12; val_offset:18180*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18180*FLEN/8, x13, x9, x10)

inst_6082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7fff00; valaddr_reg:x12; val_offset:18183*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18183*FLEN/8, x13, x9, x10)

inst_6083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c0000ff; valaddr_reg:x12; val_offset:18186*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18186*FLEN/8, x13, x9, x10)

inst_6084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7fff80; valaddr_reg:x12; val_offset:18189*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18189*FLEN/8, x13, x9, x10)

inst_6085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c00007f; valaddr_reg:x12; val_offset:18192*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18192*FLEN/8, x13, x9, x10)

inst_6086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7fffc0; valaddr_reg:x12; val_offset:18195*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18195*FLEN/8, x13, x9, x10)

inst_6087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c00003f; valaddr_reg:x12; val_offset:18198*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18198*FLEN/8, x13, x9, x10)

inst_6088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7fffe0; valaddr_reg:x12; val_offset:18201*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18201*FLEN/8, x13, x9, x10)

inst_6089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c00001f; valaddr_reg:x12; val_offset:18204*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18204*FLEN/8, x13, x9, x10)

inst_6090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7ffff0; valaddr_reg:x12; val_offset:18207*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18207*FLEN/8, x13, x9, x10)

inst_6091:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c00000f; valaddr_reg:x12; val_offset:18210*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18210*FLEN/8, x13, x9, x10)

inst_6092:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7ffff8; valaddr_reg:x12; val_offset:18213*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18213*FLEN/8, x13, x9, x10)

inst_6093:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c000007; valaddr_reg:x12; val_offset:18216*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18216*FLEN/8, x13, x9, x10)

inst_6094:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7740d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x424398 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef740d5; op2val:0x424398;
op3val:0x2c7ffffc; valaddr_reg:x12; val_offset:18219*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18219*FLEN/8, x13, x9, x10)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(650117119,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(652214272,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(648019967,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(653262848,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(646971391,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(653787136,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(646447103,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654049280,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(646184959,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654180352,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(646053887,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654245888,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645988351,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654278656,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645955583,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654295040,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645939199,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654303232,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645931007,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654307328,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645926911,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654309376,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645924863,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654310400,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645923839,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654310912,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645923327,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654311168,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645923071,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654311296,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645922943,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654311360,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645922879,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654311392,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645922847,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654311408,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645922831,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654311416,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645922823,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654311420,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645922819,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(654311422,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(645922817,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2124195264,32,FLEN)
NAN_BOXED(6854511,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654311424,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662700031,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(658505728,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(658505727,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(660602880,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(656408575,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(661651456,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(655359999,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662175744,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654835711,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662437888,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654573567,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662568960,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654442495,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662634496,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654376959,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662667264,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654344191,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662683648,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654327807,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662691840,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654319615,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662695936,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654315519,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662697984,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654313471,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662699008,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654312447,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662699520,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654311935,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662699776,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654311679,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662699904,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654311551,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662699968,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654311487,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662700000,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654311455,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662700016,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654311439,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662700024,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654311431,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662700028,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654311427,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(662700030,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(654311425,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2129292123,32,FLEN)
NAN_BOXED(4580431,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662700032,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671088639,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(666894336,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(666894335,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(668991488,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(664797183,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(670040064,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(663748607,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(670564352,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(663224319,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(670826496,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662962175,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(670957568,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662831103,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671023104,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662765567,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671055872,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662732799,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671072256,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662716415,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671080448,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662708223,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671084544,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662704127,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671086592,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662702079,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671087616,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662701055,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671088128,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662700543,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671088384,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662700287,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671088512,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662700159,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671088576,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662700095,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671088608,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662700063,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671088624,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662700047,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671088632,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662700039,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671088636,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662700035,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(671088638,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(662700033,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2112875504,32,FLEN)
NAN_BOXED(17339378,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671088640,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679477247,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(675282944,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(675282943,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(677380096,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(673185791,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(678428672,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(672137215,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(678952960,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671612927,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679215104,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671350783,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679346176,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671219711,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679411712,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671154175,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679444480,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671121407,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679460864,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671105023,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679469056,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671096831,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679473152,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671092735,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679475200,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671090687,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679476224,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671089663,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679476736,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671089151,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679476992,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671088895,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679477120,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671088767,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679477184,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671088703,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679477216,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671088671,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679477232,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671088655,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679477240,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671088647,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679477244,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671088643,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(679477246,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(671088641,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2097306851,32,FLEN)
NAN_BOXED(33250342,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679477248,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687865855,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(683671552,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(683671551,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(685768704,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(681574399,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(686817280,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(680525823,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687341568,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(680001535,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687603712,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679739391,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687734784,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679608319,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687800320,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679542783,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687833088,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679510015,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687849472,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679493631,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687857664,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679485439,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687861760,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679481343,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687863808,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679479295,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687864832,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679478271,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687865344,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679477759,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687865600,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679477503,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687865728,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679477375,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687865792,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679477311,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687865824,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679477279,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687865840,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679477263,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687865848,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679477255,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687865852,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679477251,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(687865854,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(679477249,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2133237010,32,FLEN)
NAN_BOXED(3222252,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687865856,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696254463,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(692060160,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(692060159,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(694157312,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(689963007,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(695205888,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(688914431,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(695730176,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(688390143,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(695992320,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(688127999,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696123392,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687996927,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696188928,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687931391,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696221696,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687898623,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696238080,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687882239,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696246272,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687874047,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696250368,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687869951,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696252416,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687867903,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696253440,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687866879,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696253952,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687866367,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696254208,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687866111,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696254336,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687865983,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696254400,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687865919,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696254432,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687865887,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696254448,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687865871,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696254456,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687865863,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696254460,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687865859,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(696254462,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(687865857,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2121336214,32,FLEN)
NAN_BOXED(8909913,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696254464,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704643071,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(700448768,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(700448767,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(702545920,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(698351615,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(703594496,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(697303039,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704118784,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696778751,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704380928,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696516607,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704512000,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696385535,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704577536,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696319999,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704610304,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696287231,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704626688,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696270847,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704634880,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696262655,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704638976,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696258559,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704641024,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696256511,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704642048,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696255487,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704642560,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696254975,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704642816,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696254719,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704642944,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696254591,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704643008,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696254527,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704643040,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696254495,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704643056,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696254479,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704643064,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696254471,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704643068,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696254467,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(704643070,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(696254465,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2134380550,32,FLEN)
NAN_BOXED(2916784,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704643072,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713031679,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(708837376,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(708837375,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(710934528,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(706740223,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(711983104,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(705691647,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(712507392,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(705167359,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(712769536,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704905215,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(712900608,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704774143,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(712966144,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704708607,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(712998912,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704675839,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713015296,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704659455,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713023488,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704651263,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713027584,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704647167,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713029632,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704645119,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713030656,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704644095,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713031168,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704643583,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713031424,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704643327,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713031552,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704643199,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713031616,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704643135,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713031648,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704643103,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713031664,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704643087,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713031672,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704643079,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713031676,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704643075,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(713031678,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(704643073,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2133600412,32,FLEN)
NAN_BOXED(3118466,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713031680,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721420287,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(717225984,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(717225983,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(719323136,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(715128831,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(720371712,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(714080255,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(720896000,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713555967,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721158144,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713293823,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721289216,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713162751,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721354752,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713097215,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721387520,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713064447,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721403904,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713048063,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721412096,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713039871,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721416192,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713035775,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721418240,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713033727,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721419264,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713032703,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721419776,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713032191,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721420032,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713031935,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721420160,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713031807,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721420224,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713031743,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721420256,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713031711,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721420272,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713031695,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721420280,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713031687,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721420284,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713031683,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(721420286,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(713031681,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2123436593,32,FLEN)
NAN_BOXED(7401488,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721420288,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729808895,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(725614592,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(725614591,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(727711744,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(723517439,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(728760320,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(722468863,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729284608,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721944575,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729546752,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721682431,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729677824,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721551359,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729743360,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721485823,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729776128,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721453055,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729792512,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721436671,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729800704,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721428479,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729804800,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721424383,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729806848,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721422335,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729807872,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721421311,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729808384,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721420799,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729808640,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721420543,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729808768,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721420415,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729808832,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721420351,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729808864,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721420319,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729808880,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721420303,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729808888,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721420295,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729808892,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721420291,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(729808894,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(721420289,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2125515803,32,FLEN)
NAN_BOXED(6073293,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729808896,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738197503,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(734003200,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(734003199,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(736100352,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(731906047,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(737148928,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(730857471,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(737673216,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(730333183,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(737935360,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(730071039,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738066432,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729939967,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738131968,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729874431,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738164736,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729841663,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738181120,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729825279,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738189312,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729817087,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738193408,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729812991,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738195456,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729810943,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738196480,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729809919,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738196992,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729809407,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738197248,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729809151,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738197376,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729809023,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738197440,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729808959,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738197472,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729808927,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738197488,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729808911,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738197496,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729808903,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738197500,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729808899,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(738197502,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(729808897,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2127017280,32,FLEN)
NAN_BOXED(5376558,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738197504,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746586111,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(742391808,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(742391807,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(744488960,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(740294655,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(745537536,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(739246079,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746061824,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738721791,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746323968,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738459647,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746455040,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738328575,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746520576,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738263039,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746553344,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738230271,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746569728,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738213887,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746577920,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738205695,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746582016,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738201599,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746584064,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738199551,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746585088,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738198527,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746585600,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738198015,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746585856,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738197759,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746585984,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738197631,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746586048,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738197567,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746586080,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738197535,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746586096,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738197519,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746586104,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738197511,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746586108,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738197507,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(746586110,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(738197505,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2130133205,32,FLEN)
NAN_BOXED(4342680,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(746586112,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(754974719,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(750780416,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(750780415,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(752877568,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(748683263,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(753926144,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(747634687,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(754450432,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(747110399,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(754712576,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(746848255,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(754843648,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(746717183,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(754909184,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(746651647,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(754941952,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(746618879,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(754958336,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(746602495,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(754966528,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(746594303,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(754970624,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(746590207,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(754972672,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(746588159,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
NAN_BOXED(754973696,32,FLEN)
NAN_BOXED(2128919244,32,FLEN)
NAN_BOXED(4694370,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 48*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_79:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_80:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_81:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_82:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_83:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_84:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_85:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_86:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_87:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_88:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_89:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_90:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_91:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_92:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_93:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_94:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_95:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_96:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_97:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_98:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_99:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_100:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_101:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_102:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_103:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_104:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_105:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_106:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_107:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_108:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_109:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_110:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_111:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_112:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_113:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_114:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_115:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_116:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_117:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_118:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_119:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_120:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_121:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_122:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_123:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_124:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_125:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_126:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_127:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_128:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_129:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_130:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_131:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_132:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_133:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_134:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_135:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_136:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_137:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_138:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_139:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_140:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_141:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_142:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_143:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_144:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_145:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_146:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_147:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_148:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_149:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_150:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_151:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_152:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_153:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_154:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_155:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_156:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_157:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_158:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_159:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_160:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_161:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_162:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_163:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_164:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_165:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_166:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_167:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_168:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_169:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_170:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_171:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_172:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_173:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_174:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_175:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_176:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_177:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_178:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_179:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_180:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_181:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_182:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_183:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_184:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_185:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_186:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_187:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_188:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_189:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_190:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_191:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_192:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_193:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_194:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_195:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_196:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_197:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_198:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_199:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_200:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_201:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_202:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_203:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_204:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_205:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_206:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_207:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_208:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_209:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_210:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_211:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_212:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_213:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_214:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_215:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_216:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_217:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_218:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_219:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_220:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_221:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_222:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_223:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_224:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_225:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_226:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_227:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_228:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_229:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_230:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_231:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_232:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_233:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_234:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_235:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_236:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_237:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_238:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_239:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_240:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_241:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_242:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_243:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_244:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_245:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_246:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_247:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_248:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_249:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_250:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_251:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_252:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_253:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_254:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_255:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_256:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_257:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_258:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_259:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_260:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_261:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_262:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_263:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_264:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_265:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_266:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_267:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_268:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_269:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_270:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_271:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_272:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_273:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_274:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_275:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_276:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_277:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_278:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_279:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_280:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_281:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_282:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_283:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_284:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_285:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_286:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_287:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_288:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_289:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_290:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_291:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_292:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_293:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_294:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_295:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_296:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_297:
    .fill 180*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
