
*** Running vivado
    with args -log vga_controller_top_struc_cfg.vds -m64 -mode batch -messageDb vivado.pb -notrace -source vga_controller_top_struc_cfg.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vga_controller_top_struc_cfg.tcl -notrace
Command: synth_design -top vga_controller_top_struc_cfg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 282.766 ; gain = 75.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_controller_top_struc_cfg' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/top_struc/vga_controller_top_struc_cfg.vhd:1]
INFO: [Synth 8-3491] module 'io_logic' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/io_logic/io_logic_.vhd:22' bound to instance 'i_io_logic' of component 'io_logic' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/top_struc/vga_controller_top_struc.vhd:231]
INFO: [Synth 8-638] synthesizing module 'io_logic' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/io_logic/io_logic_rtl.vhd:23]
INFO: [Synth 8-226] default block is never used [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/io_logic/io_logic_rtl.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'io_logic' (1#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/io_logic/io_logic_rtl.vhd:23]
INFO: [Synth 8-3491] module 'mem_ctrl_1' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_1/mem_ctrl_1_.vhd:27' bound to instance 'i_mem_ctrl_1' of component 'mem_ctrl_1' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/top_struc/vga_controller_top_struc.vhd:240]
INFO: [Synth 8-638] synthesizing module 'mem_ctrl_1' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_1/mem_ctrl_1_rtl.vhd:27]
INFO: [Synth 8-3491] module 'rom1' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/realtime/rom1_stub.vhdl:5' bound to instance 'i_rom' of component 'rom1' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_1/mem_ctrl_1_rtl.vhd:44]
INFO: [Synth 8-638] synthesizing module 'rom1' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/realtime/rom1_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'mem_ctrl_1' (2#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_1/mem_ctrl_1_rtl.vhd:27]
INFO: [Synth 8-3491] module 'mem_ctrl_2' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_2/mem_ctrl_2_.vhd:24' bound to instance 'i_mem_ctrl_2' of component 'mem_ctrl_2' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/top_struc/vga_controller_top_struc.vhd:250]
INFO: [Synth 8-638] synthesizing module 'mem_ctrl_2' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_2/mem_ctrl_2_rtl.vhd:24]
INFO: [Synth 8-3491] module 'rom2' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/realtime/rom2_stub.vhdl:5' bound to instance 'i_rom' of component 'rom2' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_2/mem_ctrl_2_rtl.vhd:40]
INFO: [Synth 8-638] synthesizing module 'rom2' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/realtime/rom2_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'mem_ctrl_2' (3#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_2/mem_ctrl_2_rtl.vhd:24]
INFO: [Synth 8-3491] module 'mem_ctrl_3' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_3/mem_ctrl_3_.vhd:24' bound to instance 'i_mem_ctrl_3' of component 'mem_ctrl_3' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/top_struc/vga_controller_top_struc.vhd:260]
INFO: [Synth 8-638] synthesizing module 'mem_ctrl_3' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_3/mem_ctrl_3_rtl.vhd:24]
INFO: [Synth 8-3491] module 'rom3' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/realtime/rom3_stub.vhdl:5' bound to instance 'i_rom' of component 'rom3' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_3/mem_ctrl_3_rtl.vhd:40]
INFO: [Synth 8-638] synthesizing module 'rom3' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/realtime/rom3_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'mem_ctrl_3' (4#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_3/mem_ctrl_3_rtl.vhd:24]
INFO: [Synth 8-3491] module 'pattern_gen_1' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/pattern_gen_1/pattern_gen_1_.vhd:24' bound to instance 'i_pattern_gen_1' of component 'pattern_gen_1' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/top_struc/vga_controller_top_struc.vhd:270]
INFO: [Synth 8-638] synthesizing module 'pattern_gen_1' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/pattern_gen_1/pattern_gen_1_rtl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'pattern_gen_1' (5#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/pattern_gen_1/pattern_gen_1_rtl.vhd:24]
INFO: [Synth 8-3491] module 'pattern_gen_2' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/pattern_gen_2/pattern_gen_2_.vhd:25' bound to instance 'i_pattern_gen_2' of component 'pattern_gen_2' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/top_struc/vga_controller_top_struc.vhd:280]
INFO: [Synth 8-638] synthesizing module 'pattern_gen_2' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/pattern_gen_2/pattern_gen_2_rtl.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'pattern_gen_2' (6#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/pattern_gen_2/pattern_gen_2_rtl.vhd:25]
INFO: [Synth 8-3491] module 'prescaler' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/prescaler/prescaler_.vhd:22' bound to instance 'i_prescaler' of component 'prescaler' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/top_struc/vga_controller_top_struc.vhd:290]
INFO: [Synth 8-638] synthesizing module 'prescaler' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/prescaler/prescaler_rtl.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'prescaler' (7#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/prescaler/prescaler_rtl.vhd:23]
INFO: [Synth 8-3491] module 'src_mux' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/src_mux/src_mux_.vhd:27' bound to instance 'i_src_mux' of component 'src_mux' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/top_struc/vga_controller_top_struc.vhd:296]
INFO: [Synth 8-638] synthesizing module 'src_mux' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/src_mux/src_mux_rtl.vhd:24]
INFO: [Synth 8-3491] module 'mc8051_top' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_.vhd:74' bound to instance 'i_mc8051_top' of component 'mc8051_top' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/src_mux/src_mux_rtl.vhd:81]
INFO: [Synth 8-638] synthesizing module 'mc8051_top' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:67]
INFO: [Synth 8-3491] module 'mc8051_core' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_core_.vhd:75' bound to instance 'i_mc8051_core' of component 'mc8051_core' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:93]
INFO: [Synth 8-638] synthesizing module 'mc8051_core' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_core_struc.vhd:67]
INFO: [Synth 8-3491] module 'mc8051_control' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_control_.vhd:74' bound to instance 'i_mc8051_control' of component 'mc8051_control' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_core_struc.vhd:110]
INFO: [Synth 8-638] synthesizing module 'mc8051_control' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_control_struc.vhd:66]
INFO: [Synth 8-3491] module 'control_fsm' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/control_fsm_.vhd:74' bound to instance 'i_control_fsm' of component 'control_fsm' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_control_struc.vhd:121]
INFO: [Synth 8-638] synthesizing module 'control_fsm' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/control_fsm_rtl.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'control_fsm' (8#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/control_fsm_rtl.vhd:66]
INFO: [Synth 8-3491] module 'control_mem' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/control_mem_.vhd:75' bound to instance 'i_control_mem' of component 'control_mem' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_control_struc.vhd:171]
INFO: [Synth 8-638] synthesizing module 'control_mem' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/control_mem_rtl.vhd:68]
INFO: [Synth 8-226] default block is never used [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/control_mem_rtl.vhd:678]
INFO: [Synth 8-226] default block is never used [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/control_mem_rtl.vhd:789]
INFO: [Synth 8-226] default block is never used [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/control_mem_rtl.vhd:797]
INFO: [Synth 8-226] default block is never used [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/control_mem_rtl.vhd:1104]
INFO: [Synth 8-256] done synthesizing module 'control_mem' (9#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/control_mem_rtl.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'mc8051_control' (10#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_control_struc.vhd:66]
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mc8051_alu' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_alu_.vhd:75' bound to instance 'i_mc8051_alu' of component 'mc8051_alu' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_core_struc.vhd:163]
INFO: [Synth 8-638] synthesizing module 'mc8051_alu' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_alu_struc.vhd:67]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'alumux' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/alumux_.vhd:74' bound to instance 'i_alumux' of component 'alumux' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_alu_struc.vhd:94]
INFO: [Synth 8-638] synthesizing module 'alumux' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/alumux_rtl.vhd:65]
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alumux' (11#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/alumux_rtl.vhd:65]
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'alucore' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/alucore_.vhd:73' bound to instance 'i_alucore' of component 'alucore' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_alu_struc.vhd:133]
INFO: [Synth 8-638] synthesizing module 'alucore' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/alucore_rtl.vhd:65]
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alucore' (12#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/alucore_rtl.vhd:65]
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'addsub_core' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/addsub_core_.vhd:76' bound to instance 'i_addsub_core' of component 'addsub_core' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_alu_struc.vhd:144]
INFO: [Synth 8-638] synthesizing module 'addsub_core' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/addsub_core_struc.vhd:67]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'addsub_cy' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/addsub_cy_.vhd:72' bound to instance 'i_addsub_cy' of component 'addsub_cy' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/addsub_core_struc.vhd:92]
INFO: [Synth 8-638] synthesizing module 'addsub_cy' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/addsub_cy_rtl.vhd:66]
	Parameter DWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addsub_cy' (13#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/addsub_cy_rtl.vhd:66]
	Parameter DWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'addsub_ovcy' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/addsub_ovcy_.vhd:72' bound to instance 'i_addsub_ovcy' of component 'addsub_ovcy' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/addsub_core_struc.vhd:103]
INFO: [Synth 8-638] synthesizing module 'addsub_ovcy' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/addsub_ovcy_rtl.vhd:66]
	Parameter DWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addsub_ovcy' (14#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/addsub_ovcy_rtl.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'addsub_core' (15#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/addsub_core_struc.vhd:67]
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'comb_mltplr' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/comb_mltplr_.vhd:72' bound to instance 'i_comb_mltplr' of component 'comb_mltplr' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_alu_struc.vhd:155]
INFO: [Synth 8-638] synthesizing module 'comb_mltplr' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/comb_mltplr_rtl.vhd:66]
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comb_mltplr' (16#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/comb_mltplr_rtl.vhd:66]
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'comb_divider' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/comb_divider_.vhd:72' bound to instance 'i_comb_divider' of component 'comb_divider' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_alu_struc.vhd:168]
INFO: [Synth 8-638] synthesizing module 'comb_divider' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/comb_divider_rtl.vhd:66]
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comb_divider' (17#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/comb_divider_rtl.vhd:66]
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dcml_adjust' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/dcml_adjust_.vhd:72' bound to instance 'i_dcml_adjust' of component 'dcml_adjust' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_alu_struc.vhd:183]
INFO: [Synth 8-638] synthesizing module 'dcml_adjust' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/dcml_adjust_rtl.vhd:66]
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dcml_adjust' (18#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/dcml_adjust_rtl.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'mc8051_alu' (19#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_alu_struc.vhd:67]
INFO: [Synth 8-3491] module 'mc8051_siu' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_siu_.vhd:71' bound to instance 'i_mc8051_siu' of component 'mc8051_siu' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_core_struc.vhd:179]
INFO: [Synth 8-638] synthesizing module 'mc8051_siu' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_siu_rtl.vhd:65]
INFO: [Synth 8-226] default block is never used [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_siu_rtl.vhd:422]
INFO: [Synth 8-226] default block is never used [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_siu_rtl.vhd:830]
INFO: [Synth 8-256] done synthesizing module 'mc8051_siu' (20#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_siu_rtl.vhd:65]
INFO: [Synth 8-3491] module 'mc8051_tmrctr' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_tmrctr_.vhd:71' bound to instance 'i_mc8051_tmrctr' of component 'mc8051_tmrctr' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_core_struc.vhd:198]
INFO: [Synth 8-638] synthesizing module 'mc8051_tmrctr' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_tmrctr_rtl.vhd:65]
INFO: [Synth 8-226] default block is never used [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_tmrctr_rtl.vhd:248]
INFO: [Synth 8-226] default block is never used [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_tmrctr_rtl.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'mc8051_tmrctr' (21#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_tmrctr_rtl.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mc8051_core' (22#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_core_struc.vhd:67]
INFO: [Synth 8-3491] module 'mc8051_rom' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/realtime/mc8051_rom_stub.vhdl:5' bound to instance 'i_mc8051_rom' of component 'mc8051_rom' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:135]
INFO: [Synth 8-638] synthesizing module 'mc8051_rom' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/realtime/mc8051_rom_stub.vhdl:14]
INFO: [Synth 8-3491] module 'mc8051_ram' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/realtime/mc8051_ram_stub.vhdl:5' bound to instance 'i_mc8051_ram' of component 'mc8051_ram' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mc8051_ram' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/realtime/mc8051_ram_stub.vhdl:16]
WARNING: [Synth 8-3848] Net s_ramx_data_out in module/entity mc8051_top does not have driver. [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'mc8051_top' (23#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:67]
INFO: [Synth 8-226] default block is never used [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/src_mux/src_mux_rtl.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'src_mux' (24#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/src_mux/src_mux_rtl.vhd:24]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/vga_ctrl/vga_ctrl_.vhd:24' bound to instance 'i_vga_ctrl' of component 'vga_ctrl' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/top_struc/vga_controller_top_struc.vhd:319]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/vga_ctrl/vga_ctrl_rtl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (25#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/vga_ctrl/vga_ctrl_rtl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_top_struc_cfg' (26#1) [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/top_struc/vga_controller_top_struc_cfg.vhd:1]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[6]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[5]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[4]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[3]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[2]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[1]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[0]
WARNING: [Synth 8-3331] design control_fsm has unconnected port ie[7]
WARNING: [Synth 8-3331] design control_fsm has unconnected port ie[6]
WARNING: [Synth 8-3331] design control_fsm has unconnected port ie[5]
WARNING: [Synth 8-3331] design control_fsm has unconnected port ip[7]
WARNING: [Synth 8-3331] design control_fsm has unconnected port ip[6]
WARNING: [Synth 8-3331] design control_fsm has unconnected port ip[5]
WARNING: [Synth 8-3331] design src_mux has unconnected port pixel_valid_i
WARNING: [Synth 8-3331] design pattern_gen_1 has unconnected port pixel_y_i[9]
WARNING: [Synth 8-3331] design pattern_gen_1 has unconnected port pixel_y_i[8]
WARNING: [Synth 8-3331] design pattern_gen_1 has unconnected port pixel_y_i[7]
WARNING: [Synth 8-3331] design pattern_gen_1 has unconnected port pixel_y_i[6]
WARNING: [Synth 8-3331] design pattern_gen_1 has unconnected port pixel_y_i[5]
WARNING: [Synth 8-3331] design pattern_gen_1 has unconnected port pixel_y_i[4]
WARNING: [Synth 8-3331] design pattern_gen_1 has unconnected port pixel_y_i[3]
WARNING: [Synth 8-3331] design pattern_gen_1 has unconnected port pixel_y_i[2]
WARNING: [Synth 8-3331] design pattern_gen_1 has unconnected port pixel_y_i[1]
WARNING: [Synth 8-3331] design pattern_gen_1 has unconnected port pixel_y_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 370.625 ; gain = 163.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_mc8051_core:datax_i[7] to constant 0 [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin i_mc8051_core:datax_i[6] to constant 0 [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin i_mc8051_core:datax_i[5] to constant 0 [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin i_mc8051_core:datax_i[4] to constant 0 [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin i_mc8051_core:datax_i[3] to constant 0 [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin i_mc8051_core:datax_i[2] to constant 0 [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin i_mc8051_core:datax_i[1] to constant 0 [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin i_mc8051_core:datax_i[0] to constant 0 [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 370.625 ; gain = 163.402
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mc8051_ram' instantiated as 'i_src_mux/i_mc8051_top/i_mc8051_ram' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:146]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mc8051_rom' instantiated as 'i_src_mux/i_mc8051_top/i_mc8051_rom' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/mc8051_top_struc.vhd:135]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rom1' instantiated as 'i_mem_ctrl_1/i_rom' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_1/mem_ctrl_1_rtl.vhd:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rom2' instantiated as 'i_mem_ctrl_2/i_rom' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_2/mem_ctrl_2_rtl.vhd:40]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rom3' instantiated as 'i_mem_ctrl_3/i_rom' [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mem_ctrl_3/mem_ctrl_3_rtl.vhd:40]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/dcp/mc8051_ram_in_context.xdc] for cell 'i_src_mux/i_mc8051_top/i_mc8051_ram'
Finished Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/dcp/mc8051_ram_in_context.xdc] for cell 'i_src_mux/i_mc8051_top/i_mc8051_ram'
Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/dcp_2/rom2_in_context.xdc] for cell 'i_mem_ctrl_2/i_rom'
Finished Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/dcp_2/rom2_in_context.xdc] for cell 'i_mem_ctrl_2/i_rom'
Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/dcp_3/rom3_in_context.xdc] for cell 'i_mem_ctrl_3/i_rom'
Finished Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/dcp_3/rom3_in_context.xdc] for cell 'i_mem_ctrl_3/i_rom'
Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/dcp_4/rom1_in_context.xdc] for cell 'i_mem_ctrl_1/i_rom'
Finished Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/dcp_4/rom1_in_context.xdc] for cell 'i_mem_ctrl_1/i_rom'
Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/dcp_5/mc8051_rom_in_context.xdc] for cell 'i_src_mux/i_mc8051_top/i_mc8051_rom'
Finished Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/.Xil/Vivado-14856-oager_laptop/dcp_5/mc8051_rom_in_context.xdc] for cell 'i_src_mux/i_mc8051_top/i_mc8051_rom'
Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.srcs/constrs_1/new/vga_constrs.xdc]
Finished Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.srcs/constrs_1/new/vga_constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.srcs/constrs_1/new/vga_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_controller_top_struc_cfg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_controller_top_struc_cfg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/impl/vga.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 659.613 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_mem_ctrl_1/i_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_mem_ctrl_2/i_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_mem_ctrl_3/i_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 659.613 ; gain = 452.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 659.613 ; gain = 452.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_mem_ctrl_2/i_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_mem_ctrl_3/i_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_src_mux/i_mc8051_top/i_mc8051_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 659.613 ; gain = 452.391
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_pb_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_nextstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_intpre2_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_bdata_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_help_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_help_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_help16_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_help16_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_nextstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_intpre2_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_bdata_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_help_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_help_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_help16_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_help16_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_pc_inc_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_adr_mux" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_wrx_mux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_bdata_mux" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_regs_wr_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_help_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/control_mem_rtl.vhd:231]
INFO: [Synth 8-5546] ROM "all_wt_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_trans_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "psw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "psw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tcon[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scon[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "acc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "acc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dph" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcon" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmod[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tsel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ssel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gprbit_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gprbit_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_r0_b0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ov_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ov_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_cmd_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "addsub_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/mc8051/addsub_cy_rtl.vhd:81]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/src_mux/src_mux_rtl.vhd:180]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/src_mux/src_mux_rtl.vhd:181]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/src_mux/src_mux_rtl.vhd:180]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/src_mux/src_mux_rtl.vhd:181]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/src_mux/src_mux_rtl.vhd:180]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hafer/Desktop/VHDL/vga_controller_project/hw/vhdl/src_mux/src_mux_rtl.vhd:181]
INFO: [Synth 8-5544] ROM "s_mem23_loc_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_mem23_loc_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_region_reg' in module 'vga_ctrl'
INFO: [Synth 8-5545] ROM "s_hcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_region" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_region" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_region" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_region" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_pixel_x_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_vcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_vcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_vsync_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vsync_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vsync_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "s_rgb_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "s_region" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_region" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "s_region" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           v_backporch_s |                              000 |                              000
                h_sync_s |                              001 |                              100
                v_sync_s |                              010 |                              001
          v_frontporch_s |                              011 |                              010
           h_backporch_s |                              100 |                              011
               display_s |                              101 |                              110
          h_frontporch_s |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_region_reg' using encoding 'sequential' in module 'vga_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 659.613 ; gain = 452.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 56    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 62    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 8     
	   5 Input     17 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 10    
	   3 Input     12 Bit        Muxes := 3     
	   7 Input     12 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	  10 Input     11 Bit        Muxes := 1     
	   9 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   5 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 130   
	  12 Input      8 Bit        Muxes := 15    
	  30 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 29    
	   3 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 7     
	  14 Input      8 Bit        Muxes := 5     
	  13 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 47    
	   3 Input      7 Bit        Muxes := 3     
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  24 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 40    
	   3 Input      6 Bit        Muxes := 16    
	   4 Input      6 Bit        Muxes := 14    
	   5 Input      6 Bit        Muxes := 1     
	 112 Input      6 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	 112 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 70    
	  12 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 17    
	 112 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 65    
	   3 Input      3 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 5     
	 112 Input      3 Bit        Muxes := 1     
	  24 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 33    
	   4 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 7     
	 112 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 3     
	  13 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 166   
	   3 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 28    
	 112 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 10    
	  23 Input      1 Bit        Muxes := 16    
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module io_logic 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module mem_ctrl_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 8     
	   5 Input     17 Bit        Muxes := 4     
Module mem_ctrl_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mem_ctrl_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pattern_gen_1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pattern_gen_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prescaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module control_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 46    
	   3 Input      7 Bit        Muxes := 3     
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 32    
	   3 Input      6 Bit        Muxes := 16    
	   4 Input      6 Bit        Muxes := 14    
	   5 Input      6 Bit        Muxes := 1     
	 112 Input      6 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	 112 Input      5 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 65    
	   3 Input      4 Bit        Muxes := 15    
	 112 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 63    
	   3 Input      3 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	 112 Input      3 Bit        Muxes := 1     
	  24 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 27    
	   4 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 6     
	 112 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 61    
	   3 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 5     
	 112 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module control_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 50    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 92    
	  12 Input      8 Bit        Muxes := 14    
	  30 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 29    
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	  24 Input      7 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 16    
	  12 Input      1 Bit        Muxes := 1     
Module alumux 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 2     
Module alucore 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
Module addsub_cy 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module addsub_ovcy 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module comb_divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module dcml_adjust 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mc8051_siu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	  10 Input     11 Bit        Muxes := 1     
	   9 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	  13 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 14    
	  13 Input      1 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 10    
Module mc8051_tmrctr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 6     
Module src_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 6     
	   5 Input     10 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module vga_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 2     
	   7 Input     12 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 659.613 ; gain = 452.391
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "acc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dph" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcon" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmod[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tsel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ssel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_trans_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_wt_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_alumux/ov_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_alumux/ov_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "vsync_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_vcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vsync_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_vsync_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_pixel_x_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_vcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_region" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_region" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_region" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_region" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_hcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[6]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[5]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[4]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[3]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[2]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[1]
WARNING: [Synth 8-3331] design control_fsm has unconnected port psw[0]
WARNING: [Synth 8-3331] design control_fsm has unconnected port ie[7]
WARNING: [Synth 8-3331] design control_fsm has unconnected port ie[6]
WARNING: [Synth 8-3331] design control_fsm has unconnected port ie[5]
WARNING: [Synth 8-3331] design control_fsm has unconnected port ip[7]
WARNING: [Synth 8-3331] design control_fsm has unconnected port ip[6]
WARNING: [Synth 8-3331] design control_fsm has unconnected port ip[5]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 659.613 ; gain = 452.391
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 659.613 ; gain = 452.391

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------------+-------------------------------+---------------+----------------+
|Module Name                  | RTL Object                    | Depth x Width | Implemented As | 
+-----------------------------+-------------------------------+---------------+----------------+
|pattern_gen_1                | lut[0]                        | 1024x12       | LUT            | 
|pattern_gen_2                | lut_column[0]                 | 1024x12       | LUT            | 
|pattern_gen_2                | lut_column[0]                 | 1024x12       | LUT            | 
|pattern_gen_2                | lut_column[0]                 | 1024x12       | LUT            | 
|vga_controller_top_struc_cfg | i_pattern_gen_1/lut[0]        | 1024x12       | LUT            | 
|vga_controller_top_struc_cfg | i_pattern_gen_2/lut_column[0] | 1024x12       | LUT            | 
|vga_controller_top_struc_cfg | i_pattern_gen_2/lut_column[0] | 1024x12       | LUT            | 
|vga_controller_top_struc_cfg | i_pattern_gen_2/lut_column[0] | 1024x12       | LUT            | 
+-----------------------------+-------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\gen_mc8051_tmrctr[0].i_mc8051_tmrctr /s_t1ff0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\gen_mc8051_siu[0].i_mc8051_siu /s_det_ff0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\gen_mc8051_tmrctr[0].i_mc8051_tmrctr /s_t0ff0_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\i_mc8051_control/i_control_mem /\s_int1_h1_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_t1ff1_reg' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_t1ff0_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\gen_mc8051_siu[0].i_mc8051_siu /s_rxd_ff0_reg)
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxd_ff1_reg' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxd_ff0_reg'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_t0ff1_reg' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_t0ff0_reg'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_int1_h2_reg[0]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_int1_h1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[6]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p1_reg[6]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p2_reg[6]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p0_reg[6]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[5]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p1_reg[5]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p2_reg[5]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p0_reg[5]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[4]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p1_reg[4]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p2_reg[4]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p0_reg[4]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p1_reg[3]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p2_reg[3]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p0_reg[3]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p1_reg[2]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p2_reg[2]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p0_reg[2]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p1_reg[1]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p2_reg[1]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p0_reg[1]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p1_reg[0]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p2_reg[0]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p0_reg[0]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p3_reg[7]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p1_reg[7]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p2_reg[7]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_p0_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_2/s_rgb_o_reg[0]' (FDCE) to 'i_pattern_gen_2/s_rgb_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_1/s_rgb_o_reg[0]' (FDCE) to 'i_pattern_gen_1/s_rgb_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_2/s_rgb_o_reg[1]' (FDCE) to 'i_pattern_gen_2/s_rgb_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_1/s_rgb_o_reg[1]' (FDCE) to 'i_pattern_gen_1/s_rgb_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_2/s_rgb_o_reg[4]' (FDCE) to 'i_pattern_gen_2/s_rgb_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_1/s_rgb_o_reg[4]' (FDCE) to 'i_pattern_gen_1/s_rgb_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_2/s_rgb_o_reg[5]' (FDCE) to 'i_pattern_gen_2/s_rgb_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_1/s_rgb_o_reg[5]' (FDCE) to 'i_pattern_gen_1/s_rgb_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_2/s_rgb_o_reg[8]' (FDCE) to 'i_pattern_gen_2/s_rgb_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_1/s_rgb_o_reg[8]' (FDCE) to 'i_pattern_gen_1/s_rgb_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_2/s_rgb_o_reg[9]' (FDCE) to 'i_pattern_gen_2/s_rgb_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_1/s_rgb_o_reg[9]' (FDCE) to 'i_pattern_gen_1/s_rgb_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[17]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[16]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[19]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[18]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[23]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[22]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[21]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[20]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[29]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[28]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[31]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[30]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[25]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[24]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[27]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[26]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[3]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[2]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[7]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[6]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[5]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[4]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[13]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[12]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[15]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[14]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[9]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[8]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/vsync_flag_reg[11]' (FDCE) to 'i_vga_ctrl/vsync_flag_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_vga_ctrl/vsync_flag_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\gen_mc8051_tmrctr[0].i_mc8051_tmrctr /s_t1ff0_reg)
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_t1ff2_reg' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_t1ff0_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\gen_mc8051_siu[0].i_mc8051_siu /s_rxd_ff0_reg)
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxd_ff2_reg' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxd_ff0_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\gen_mc8051_tmrctr[0].i_mc8051_tmrctr /s_t0ff0_reg)
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_t0ff2_reg' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_t0ff0_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\i_mc8051_control/i_control_mem /\s_int1_h1_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_int1_h3_reg[0]' (FDP) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_int1_h1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[7]' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\gen_mc8051_siu[0].i_mc8051_siu /\s_recv_sh_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\gen_mc8051_tmrctr[0].i_mc8051_tmrctr /s_t1ff0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\gen_mc8051_tmrctr[0].i_mc8051_tmrctr /s_t0ff0_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\i_mc8051_control/i_control_mem /\s_int1_h1_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[6]' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[5]' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[4]' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[3]' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[2]' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[1]' (FDCE) to 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_sh_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_src_mux/i_mc8051_top/i_mc8051_core /\gen_mc8051_siu[0].i_mc8051_siu /\s_recv_sh_reg[0] )
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[31]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[30]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[29]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[28]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[27]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[26]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[25]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[24]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[23]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[22]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[21]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[20]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[19]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[18]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[17]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[16]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[15]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[14]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[13]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[12]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[11]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[10]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[9]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[8]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[7]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[6]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[5]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[4]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (i_mem_ctrl_1/screen_reg[3]) is unused and will be removed from module vga_controller_top_struc_cfg.
WARNING: [Synth 8-3332] Sequential element (s_p3_reg[6]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_ext1isrh_d_reg) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_ext1isr_d_reg) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_int1_h1_reg[0]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_int1_h2_reg[0]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_int1_h3_reg[0]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (p0_reg[5]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (p0_reg[4]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (p0_reg[3]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (p0_reg[2]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (p3_reg[7]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (p3_reg[6]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (p3_reg[5]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (p3_reg[4]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (p3_reg[3]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (p3_reg[2]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (p3_reg[1]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (p3_reg[0]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (sbuf_reg[0][7]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (sbuf_reg[0][6]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (sbuf_reg[0][5]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (sbuf_reg[0][4]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (sbuf_reg[0][3]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (sbuf_reg[0][2]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (sbuf_reg[0][1]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (sbuf_reg[0][0]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p3_reg[7]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p1_reg[6]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p2_reg[6]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p0_reg[6]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p3_reg[5]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p1_reg[5]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p2_reg[5]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p0_reg[5]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p3_reg[4]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p1_reg[4]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p2_reg[4]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p0_reg[4]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p1_reg[3]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p2_reg[3]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p0_reg[3]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p1_reg[2]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p2_reg[2]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p0_reg[2]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p1_reg[1]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p2_reg[1]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p0_reg[1]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p1_reg[0]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p2_reg[0]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p0_reg[0]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p2_reg[7]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_p1_reg[7]) is unused and will be removed from module control_mem.
WARNING: [Synth 8-3332] Sequential element (s_det_ff0_reg) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_det_ff1_reg) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_rxd_ff0_reg) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_rxd_ff1_reg) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_rxd_ff2_reg) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_sh_reg[7]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_sh_reg[6]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_sh_reg[5]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_sh_reg[4]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_sh_reg[3]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_sh_reg[2]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_sh_reg[1]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_sh_reg[0]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_buf_reg[7]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_buf_reg[6]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_buf_reg[5]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_buf_reg[4]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_buf_reg[3]) is unused and will be removed from module mc8051_siu.
WARNING: [Synth 8-3332] Sequential element (s_recv_buf_reg[2]) is unused and will be removed from module mc8051_siu.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:13 . Memory (MB): peak = 659.613 ; gain = 452.391
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:01:13 . Memory (MB): peak = 659.613 ; gain = 452.391

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:20 . Memory (MB): peak = 702.996 ; gain = 495.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:25 . Memory (MB): peak = 767.438 ; gain = 560.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_ff0_reg' (FDC) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf1_h1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_ff1_reg' (FDC) to 'i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf1_h2_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_1/s_rgb_o_reg[2]' (FDCE) to 'i_pattern_gen_1/s_rgb_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_2/s_rgb_o_reg[6]' (FDCE) to 'i_pattern_gen_2/s_rgb_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_1/s_rgb_o_reg[6]' (FDCE) to 'i_pattern_gen_1/s_rgb_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_pattern_gen_1/s_rgb_o_reg[10]' (FDCE) to 'i_pattern_gen_1/s_rgb_o_reg[11]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:30 . Memory (MB): peak = 847.035 ; gain = 639.813
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:01:30 . Memory (MB): peak = 847.035 ; gain = 639.813

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:01:30 . Memory (MB): peak = 847.035 ; gain = 639.813
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:30 . Memory (MB): peak = 847.035 ; gain = 639.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:30 . Memory (MB): peak = 847.035 ; gain = 639.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:31 . Memory (MB): peak = 847.035 ; gain = 639.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:31 . Memory (MB): peak = 847.035 ; gain = 639.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:31 . Memory (MB): peak = 847.035 ; gain = 639.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:31 . Memory (MB): peak = 847.035 ; gain = 639.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |rom1          |         1|
|2     |rom2          |         1|
|3     |rom3          |         1|
|4     |mc8051_rom    |         1|
|5     |mc8051_ram    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |mc8051_ram_bbox |     1|
|2     |mc8051_rom_bbox |     1|
|3     |rom1_bbox       |     1|
|4     |rom2_bbox       |     1|
|5     |rom3_bbox       |     1|
|6     |BUFG            |     2|
|7     |CARRY4          |   177|
|8     |LUT1            |   180|
|9     |LUT2            |   646|
|10    |LUT3            |   196|
|11    |LUT4            |   407|
|12    |LUT5            |   590|
|13    |LUT6            |  1507|
|14    |MUXF7           |   130|
|15    |MUXF8           |    25|
|16    |FDCE            |   865|
|17    |FDPE            |    33|
|18    |FDRE            |     4|
|19    |IBUF            |    12|
|20    |OBUF            |    14|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------------------------------+---------------+------+
|      |Instance                                       |Module         |Cells |
+------+-----------------------------------------------+---------------+------+
|1     |top                                            |               |  4840|
|2     |  i_io_logic                                   |io_logic       |   129|
|3     |  i_mem_ctrl_1                                 |mem_ctrl_1     |   269|
|4     |  i_mem_ctrl_2                                 |mem_ctrl_2     |    49|
|5     |  i_mem_ctrl_3                                 |mem_ctrl_3     |    71|
|6     |  i_pattern_gen_1                              |pattern_gen_1  |    10|
|7     |  i_pattern_gen_2                              |pattern_gen_2  |    14|
|8     |  i_prescaler                                  |prescaler      |   150|
|9     |  i_src_mux                                    |src_mux        |  3590|
|10    |    i_mc8051_top                               |mc8051_top     |  3214|
|11    |      i_mc8051_core                            |mc8051_core    |  3198|
|12    |        i_mc8051_alu                           |mc8051_alu     |    32|
|13    |          \gen_divider1.i_comb_divider         |comb_divider   |    11|
|14    |          \gen_multiplier1.i_comb_mltplr       |comb_mltplr    |    20|
|15    |          i_alucore                            |alucore        |     1|
|16    |        \gen_mc8051_siu[0].i_mc8051_siu        |mc8051_siu     |    99|
|17    |        \gen_mc8051_tmrctr[0].i_mc8051_tmrctr  |mc8051_tmrctr  |    88|
|18    |        i_mc8051_control                       |mc8051_control |  2979|
|19    |          i_control_mem                        |control_mem    |  2217|
|20    |  i_vga_ctrl                                   |vga_ctrl       |   530|
+------+-----------------------------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:31 . Memory (MB): peak = 847.035 ; gain = 639.813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 193 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 847.035 ; gain = 346.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:31 . Memory (MB): peak = 847.035 ; gain = 639.813
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
388 Infos, 154 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:30 . Memory (MB): peak = 847.035 ; gain = 639.813
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 847.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 02 09:40:10 2023...
