$comment
	File created using the following command:
		vcd file UART_RX.msim.vcd -direction
$end
$date
	Thu Sep 07 22:50:55 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module uart_rx_vhd_vec_tst $end
$var wire 1 ! clk_i $end
$var wire 1 " data_o [7] $end
$var wire 1 # data_o [6] $end
$var wire 1 $ data_o [5] $end
$var wire 1 % data_o [4] $end
$var wire 1 & data_o [3] $end
$var wire 1 ' data_o [2] $end
$var wire 1 ( data_o [1] $end
$var wire 1 ) data_o [0] $end
$var wire 1 * req_o $end
$var wire 1 + rst_i $end
$var wire 1 , rx $end
$var wire 1 - sampling_rx $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var wire 1 1 devoe $end
$var wire 1 2 devclrn $end
$var wire 1 3 devpor $end
$var wire 1 4 ww_devoe $end
$var wire 1 5 ww_devclrn $end
$var wire 1 6 ww_devpor $end
$var wire 1 7 ww_clk_i $end
$var wire 1 8 ww_rst_i $end
$var wire 1 9 ww_req_o $end
$var wire 1 : ww_data_o [7] $end
$var wire 1 ; ww_data_o [6] $end
$var wire 1 < ww_data_o [5] $end
$var wire 1 = ww_data_o [4] $end
$var wire 1 > ww_data_o [3] $end
$var wire 1 ? ww_data_o [2] $end
$var wire 1 @ ww_data_o [1] $end
$var wire 1 A ww_data_o [0] $end
$var wire 1 B ww_sampling_rx $end
$var wire 1 C ww_rx $end
$var wire 1 D \req_o~output_o\ $end
$var wire 1 E \data_o[0]~output_o\ $end
$var wire 1 F \data_o[1]~output_o\ $end
$var wire 1 G \data_o[2]~output_o\ $end
$var wire 1 H \data_o[3]~output_o\ $end
$var wire 1 I \data_o[4]~output_o\ $end
$var wire 1 J \data_o[5]~output_o\ $end
$var wire 1 K \data_o[6]~output_o\ $end
$var wire 1 L \data_o[7]~output_o\ $end
$var wire 1 M \sampling_rx~output_o\ $end
$var wire 1 N \clk_i~input_o\ $end
$var wire 1 O \rst_i~input_o\ $end
$var wire 1 P \rx~input_o\ $end
$var wire 1 Q \Selector7~2_combout\ $end
$var wire 1 R \state~13_combout\ $end
$var wire 1 S \state~20_combout\ $end
$var wire 1 T \state~19_combout\ $end
$var wire 1 U \state.WAIT_HALF_BIT~q\ $end
$var wire 1 V \baudrate_counter[0]~0_combout\ $end
$var wire 1 W \baudrate_counter[0]~4_combout\ $end
$var wire 1 X \baudrate_counter[1]~5_combout\ $end
$var wire 1 Y \state~14_combout\ $end
$var wire 1 Z \state~15_combout\ $end
$var wire 1 [ \state~17_combout\ $end
$var wire 1 \ \state.WAIT_FOR_RX_START~q\ $end
$var wire 1 ] \baudrate_counter[2]~1_combout\ $end
$var wire 1 ^ \baudrate_counter[2]~2_combout\ $end
$var wire 1 _ \state~18_combout\ $end
$var wire 1 ` \state.RECEIVE_BITS~q\ $end
$var wire 1 a \baudrate_counter[2]~3_combout\ $end
$var wire 1 b \Equal1~0_combout\ $end
$var wire 1 c \bit_counter[2]~4_combout\ $end
$var wire 1 d \bit_counter[0]~0_combout\ $end
$var wire 1 e \bit_counter[0]~1_combout\ $end
$var wire 1 f \bit_counter[0]~2_combout\ $end
$var wire 1 g \bit_counter[1]~3_combout\ $end
$var wire 1 h \Add1~0_combout\ $end
$var wire 1 i \state~12_combout\ $end
$var wire 1 j \state~16_combout\ $end
$var wire 1 k \state.WAIT_FOR_STOP_BIT~q\ $end
$var wire 1 l \Selector7~0_combout\ $end
$var wire 1 m \Selector7~1_combout\ $end
$var wire 1 n \req_o~reg0_q\ $end
$var wire 1 o \receive_register[0]~0_combout\ $end
$var wire 1 p \data_o~0_combout\ $end
$var wire 1 q \data_o[0]~1_combout\ $end
$var wire 1 r \data_o[0]~reg0_q\ $end
$var wire 1 s \data_o~2_combout\ $end
$var wire 1 t \data_o[1]~reg0_q\ $end
$var wire 1 u \data_o~3_combout\ $end
$var wire 1 v \data_o[2]~reg0_q\ $end
$var wire 1 w \data_o~4_combout\ $end
$var wire 1 x \data_o[3]~reg0_q\ $end
$var wire 1 y \data_o~5_combout\ $end
$var wire 1 z \data_o[4]~reg0_q\ $end
$var wire 1 { \data_o~6_combout\ $end
$var wire 1 | \data_o[5]~reg0_q\ $end
$var wire 1 } \data_o~7_combout\ $end
$var wire 1 ~ \data_o[6]~reg0_q\ $end
$var wire 1 !! \data_o~8_combout\ $end
$var wire 1 "! \data_o[7]~reg0_q\ $end
$var wire 1 #! \sampling_rx~0_combout\ $end
$var wire 1 $! \sampling_rx~reg0_q\ $end
$var wire 1 %! baudrate_counter [2] $end
$var wire 1 &! baudrate_counter [1] $end
$var wire 1 '! baudrate_counter [0] $end
$var wire 1 (! receive_register [7] $end
$var wire 1 )! receive_register [6] $end
$var wire 1 *! receive_register [5] $end
$var wire 1 +! receive_register [4] $end
$var wire 1 ,! receive_register [3] $end
$var wire 1 -! receive_register [2] $end
$var wire 1 .! receive_register [1] $end
$var wire 1 /! receive_register [0] $end
$var wire 1 0! bit_counter [2] $end
$var wire 1 1! bit_counter [1] $end
$var wire 1 2! bit_counter [0] $end
$var wire 1 3! \ALT_INV_rst_i~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0*
1+
1,
0-
0.
1/
x0
11
12
13
14
15
16
07
18
09
0B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
1P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
1]
0^
0_
0`
0a
1b
0c
0d
0e
0f
0g
1h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
03!
0:
0;
0<
0=
0>
0?
0@
0A
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
0"
0#
0$
0%
0&
0'
0(
0)
$end
#5000
1!
17
1N
#10000
0!
07
0N
#15000
1!
17
1N
#20000
0!
07
0N
#25000
1!
17
1N
#30000
0!
07
0N
#35000
1!
17
1N
#40000
0!
07
0N
#45000
1!
17
1N
#50000
0!
07
0N
#55000
1!
17
1N
#60000
0!
07
0N
#65000
1!
17
1N
#70000
0!
0,
07
0C
0P
0N
1R
1V
1m
1W
0]
1Z
1T
1[
#75000
1!
17
1N
1U
1'!
1\
1n
1D
0R
0W
1]
0b
19
0Z
1*
#80000
0!
07
0N
#85000
1!
17
1N
0'!
1W
1X
1Y
0]
1b
0S
1Z
1e
1c
1f
1g
1_
0T
#90000
0!
07
0N
#95000
1!
17
1N
0U
1'!
1&!
1`
10!
12!
11!
0h
0c
1d
0f
1o
1#!
0W
1]
0b
0Y
1^
1S
0Z
0_
0^
0o
0#!
1c
0d
0e
1_
1f
#100000
0!
07
0N
#105000
1!
17
1N
0'!
1W
0X
#110000
0!
07
0N
#115000
1!
17
1N
1'!
0&!
0W
#120000
0!
07
0N
#125000
1!
17
1N
0'!
1W
1X
0]
1b
1^
1d
1o
1#!
1e
0f
#130000
0!
07
0N
#135000
1!
17
1N
1'!
1&!
02!
1$!
1M
1f
0g
0W
1]
0b
1B
0^
0d
0o
0#!
1-
0e
0f
1g
#140000
0!
07
0N
#145000
1!
17
1N
0'!
0$!
0M
1W
0X
0B
0-
#150000
0!
1,
07
1C
1P
0N
#155000
1!
17
1N
1'!
0&!
0W
#160000
0!
07
0N
#165000
1!
17
1N
0'!
1W
1X
0]
1b
1^
1d
1o
1#!
1e
1f
0g
#170000
0!
07
0N
#175000
1!
17
1N
1'!
1&!
12!
01!
1(!
1$!
1M
1!!
0f
0W
1]
0b
1B
0^
0d
0o
0#!
1-
0e
1f
#180000
0!
07
0N
#185000
1!
17
1N
0'!
0$!
0M
1W
0X
0B
0-
#190000
0!
0,
07
0C
0P
0N
#195000
1!
17
1N
1'!
0&!
0W
#200000
0!
07
0N
#205000
1!
17
1N
0'!
1W
1X
0]
1b
1^
1d
1o
1#!
1e
0f
#210000
0!
07
0N
#215000
1!
17
1N
1'!
1&!
02!
0(!
1)!
1$!
1M
1}
0!!
1f
1g
1h
0W
1]
0b
1B
0^
0o
0#!
0c
0d
1-
0e
1c
0f
0g
#220000
0!
07
0N
#225000
1!
17
1N
0'!
0$!
0M
1W
0X
0B
0-
#230000
0!
07
0N
#235000
1!
17
1N
1'!
0&!
0W
#240000
0!
07
0N
#245000
1!
17
1N
0'!
1W
1X
0]
1b
1^
1d
1o
1#!
1e
0c
1f
1g
#250000
0!
07
0N
#255000
1!
17
1N
1'!
1&!
00!
12!
11!
0)!
1*!
1$!
1M
1{
0}
0f
0h
1c
0d
1i
0W
1]
0b
1B
0^
0o
0#!
0S
1Z
0e
0c
0i
1-
1S
0Z
1f
0_
1_
#260000
0!
07
0N
#265000
1!
17
1N
0'!
0$!
0M
1W
0X
0B
0-
#270000
0!
07
0N
#275000
1!
17
1N
1'!
0&!
0W
#280000
0!
07
0N
#285000
1!
17
1N
0'!
1W
1X
0]
1b
1^
1d
1o
1#!
1e
0f
#290000
0!
07
0N
#295000
1!
17
1N
1'!
1&!
02!
0*!
1+!
1$!
1M
1y
0{
1f
0g
0W
1]
0b
1B
0^
0d
0o
0#!
1-
0e
0f
1g
#300000
0!
07
0N
#305000
1!
17
1N
0'!
0$!
0M
1W
0X
0B
0-
#310000
0!
07
0N
#315000
1!
17
1N
1'!
0&!
0W
#320000
0!
07
0N
#325000
1!
17
1N
0'!
1W
1X
0]
1b
1^
1d
1o
1#!
1e
1f
0g
#330000
0!
07
0N
#335000
1!
17
1N
1'!
1&!
12!
01!
0+!
1,!
1$!
1M
1w
0y
0f
0W
1]
0b
1B
0^
0d
0o
0#!
1-
0e
1f
#340000
0!
07
0N
#345000
1!
17
1N
0'!
0$!
0M
1W
0X
0B
0-
#350000
0!
1,
07
1C
1P
0N
#355000
1!
17
1N
1'!
0&!
0W
#360000
0!
07
0N
#365000
1!
17
1N
0'!
1W
1X
0]
1b
1^
1d
1o
1#!
1e
0f
#370000
0!
07
0N
#375000
1!
17
1N
1'!
1&!
02!
1(!
0,!
1-!
1$!
1M
1u
0w
1!!
1f
1g
1h
0W
1]
0b
1B
0^
0o
0#!
1c
0d
1-
0e
0c
0f
0g
#380000
0!
07
0N
#385000
1!
17
1N
0'!
0$!
0M
1W
0X
0B
0-
#390000
0!
0,
07
0C
0P
0N
#395000
1!
17
1N
1'!
0&!
0W
#400000
0!
07
0N
#405000
1!
17
1N
0'!
1W
1X
0]
1b
1^
1i
1o
1#!
0S
1Z
0_
1j
#410000
0!
07
0N
#415000
1!
17
1N
1'!
1&!
0`
1k
0(!
1)!
0-!
1.!
1$!
1M
1s
0u
1}
0!!
1a
0i
0o
0W
1]
0b
1B
0^
1S
0Z
0j
1-
1j
0a
#420000
0!
07
0N
#425000
1!
17
1N
0'!
1W
0X
#430000
0!
1,
07
1C
1P
0N
#435000
1!
17
1N
1'!
0&!
0W
#440000
0!
07
0N
#445000
1!
17
1N
0'!
1W
1X
0]
1b
1l
1Q
0S
0V
0m
1q
1^
1a
0W
0X
1]
0^
1Z
0[
0j
0a
#450000
0!
07
0N
#455000
1!
17
1N
0\
0k
0n
1t
1~
1K
1F
0D
0l
1;
1@
09
0Q
1S
0q
1(
1#
0*
1T
0Z
1[
0T
0[
#460000
0!
07
0N
#465000
1!
17
1N
#470000
0!
07
0N
#475000
1!
17
1N
#480000
0!
07
0N
#485000
1!
17
1N
#490000
0!
07
0N
#495000
1!
17
1N
#500000
0!
07
0N
#505000
1!
17
1N
#510000
0!
07
0N
#515000
1!
17
1N
#520000
0!
07
0N
#525000
1!
17
1N
#530000
0!
07
0N
#535000
1!
17
1N
#540000
0!
07
0N
#545000
1!
17
1N
#550000
0!
07
0N
#555000
1!
17
1N
#560000
0!
07
0N
#565000
1!
17
1N
#570000
0!
07
0N
#575000
1!
17
1N
#580000
0!
07
0N
#585000
1!
17
1N
#590000
0!
07
0N
#595000
1!
17
1N
#600000
0!
07
0N
#605000
1!
17
1N
#610000
0!
07
0N
#615000
1!
17
1N
#620000
0!
07
0N
#625000
1!
17
1N
#630000
0!
07
0N
#635000
1!
17
1N
#640000
0!
07
0N
#645000
1!
17
1N
#650000
0!
07
0N
#655000
1!
17
1N
#660000
0!
07
0N
#665000
1!
17
1N
#670000
0!
07
0N
#675000
1!
17
1N
#680000
0!
07
0N
#685000
1!
17
1N
#690000
0!
07
0N
#695000
1!
17
1N
#700000
0!
07
0N
#705000
1!
17
1N
#710000
0!
07
0N
#715000
1!
17
1N
#720000
0!
07
0N
#725000
1!
17
1N
#730000
0!
07
0N
#735000
1!
17
1N
#740000
0!
07
0N
#745000
1!
17
1N
#750000
0!
07
0N
#755000
1!
17
1N
#760000
0!
07
0N
#765000
1!
17
1N
#770000
0!
07
0N
#775000
1!
17
1N
#780000
0!
07
0N
#785000
1!
17
1N
#790000
0!
07
0N
#795000
1!
17
1N
#800000
0!
07
0N
#805000
1!
17
1N
#810000
0!
07
0N
#815000
1!
17
1N
#820000
0!
07
0N
#825000
1!
17
1N
#830000
0!
07
0N
#835000
1!
17
1N
#840000
0!
07
0N
#845000
1!
17
1N
#850000
0!
07
0N
#855000
1!
17
1N
#860000
0!
07
0N
#865000
1!
17
1N
#870000
0!
07
0N
#875000
1!
17
1N
#880000
0!
07
0N
#885000
1!
17
1N
#890000
0!
07
0N
#895000
1!
17
1N
#900000
0!
07
0N
#905000
1!
17
1N
#910000
0!
07
0N
#915000
1!
17
1N
#920000
0!
07
0N
#925000
1!
17
1N
#930000
0!
07
0N
#935000
1!
17
1N
#940000
0!
07
0N
#945000
1!
17
1N
#950000
0!
07
0N
#955000
1!
17
1N
#960000
0!
07
0N
#965000
1!
17
1N
#970000
0!
07
0N
#975000
1!
17
1N
#980000
0!
07
0N
#985000
1!
17
1N
#990000
0!
07
0N
#995000
1!
17
1N
#1000000
