// Seed: 3527923594
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    output tri0 id_2
);
endmodule
module module_1 (
    input  wand id_0,
    input  wand id_1,
    input  wand id_2,
    output wire id_3,
    input  wire id_4,
    input  tri  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3
  );
  wire id_8;
  or primCall (id_3, id_1, id_2);
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1,
    output supply1 id_2
    , id_17,
    output wor id_3,
    input wire id_4,
    input supply0 id_5,
    input tri id_6,
    output wire id_7,
    input wand id_8,
    output wire id_9,
    input supply1 id_10,
    input tri1 id_11,
    output tri0 id_12,
    input supply0 id_13,
    input tri id_14,
    output uwire id_15
);
  tri id_18 = -1 > 1'b0, id_19;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_12
  );
  assign id_12 = id_5;
  wire id_20;
  parameter id_21 = 1 != -1;
  wire id_22;
  ;
  wire id_23, id_24;
  assign id_3  = id_8;
  assign id_18 = id_0 == id_0 ? id_21 : -1;
endmodule
