@I [HLS-0] Workspace C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1 opened at Thu Jun 16 23:40:17 +0200 2016
@I [HLS-100] Command "config_clock -quiet -name default -period 10 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0Total elapsed time: 1.81 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 1.81 sec.
@I [HLS-100] Command "import_lib C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/zynq/zynq "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.82 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.82 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.82 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.82 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.82 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.82 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.82 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.83 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.83 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 1.84 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.85 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.85 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.88 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.88 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.89 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.89 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.89 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 1.89 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/zynq/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.89 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.90 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.90 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.90 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.01Total elapsed time: 1.91 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.93 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.93 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 1.95 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 1.98 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.007Total elapsed time: 1.105 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.105 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.008Total elapsed time: 1.113 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.008Total elapsed time: 1.121 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.122 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.103Total elapsed time: 1.225 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/tps/tcl/tcllib1.11.1/struct/list.tcl "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.246 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.007Total elapsed time: 1.246 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/tps/tcl/tcllib1.11.1/math/bignum.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.251 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.031Total elapsed time: 1.256 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.164Total elapsed time: 1.256 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.257 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.166Total elapsed time: 1.257 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.166Total elapsed time: 1.257 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 1.257 sec.
@I [HLS-100] Command "import_lib C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 1.259 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005Total elapsed time: 1.270 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.271 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.271 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.271 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.272 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.007Total elapsed time: 1.272 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.008Total elapsed time: 1.272 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.019Total elapsed time: 1.276 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.277 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.277 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.280 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.076Total elapsed time: 1.356 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.077Total elapsed time: 1.433 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.109Total elapsed time: 1.542 sec.
@I [HLS-100] Command "license_exists HLS "
@I [LICQ-103] Checked out feature [HLS]
@I [LIC-101] Checked out feature [HLS]
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0.214Total elapsed time: 1.756 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.758 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.758 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.758 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.482Total elapsed time: 1.762 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.764 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.111Total elapsed time: 1.875 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.103Total elapsed time: 1.978 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.104Total elapsed time: 2.82 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 2.82 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.322Total elapsed time: 2.84 sec.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.806Total elapsed time: 2.84 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.84 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 2.84 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 2.84 sec.
@I [HLS-100] Command 'open_solution' returned 0; elapsed 1.016Total elapsed time: 2.85 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.94 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.105Total elapsed time: 2.199 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.08Total elapsed time: 2.279 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.075Total elapsed time: 2.354 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0.001Total elapsed time: 2.355 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.355 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 2.355 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 2.355 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.264Total elapsed time: 2.356 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.356 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.161Total elapsed time: 2.517 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.177Total elapsed time: 2.694 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.102Total elapsed time: 2.796 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 2.796 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.441Total elapsed time: 2.797 sec.
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.713Total elapsed time: 2.798 sec.
@I [HLS-100] Command "create_clock -period 10 -name default "
@I [HLS-100] Command "config_clock -quiet -name default -period 10 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0Total elapsed time: 2.801 sec.
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0.003Total elapsed time: 2.801 sec.
@I [HLS-100] Command "source ./dijkstra_hls/solution1/directives.tcl "
@I [HLS-100] Command "set_directive_interface -mode s_axilite dijkstra "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0Total elapsed time: 2.805 sec.
@I [HLS-100] Command "set_directive_interface -mode axis dijkstra in "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0Total elapsed time: 2.806 sec.
@I [HLS-100] Command "set_directive_interface -mode axis dijkstra out "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0Total elapsed time: 2.806 sec.
@I [HLS-100] Command "set_directive_interface -mode s_axilite dijkstra start_point "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0Total elapsed time: 2.806 sec.
@I [HLS-100] Command "set_directive_array_partition -type complete -dim 1 dijkstra vector "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0Total elapsed time: 2.806 sec.
@I [HLS-100] Command "set_directive_array_partition -type complete -dim 2 dijkstra matrix "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0Total elapsed time: 2.806 sec.
@I [HLS-100] Command "set_directive_array_partition -type complete -dim 1 dijkstra matrix "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0.001Total elapsed time: 2.807 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/reset "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.807 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/input_copy_i "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.807 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/input_copy_o "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.807 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/max_values_o "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.807 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/max_values_i "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.807 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/min_o "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.807 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/min_i "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0.001Total elapsed time: 2.808 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/substract_i "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.808 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/substract_o "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.808 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/mark_vertex_o "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.808 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/mark_vertex_i "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.808 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/check "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.808 sec.
@I [HLS-100] Command "set_directive_unroll dijkstra/send_result "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.808 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.007Total elapsed time: 2.808 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'dijkstra_hls/dijkstra.cpp' ... 
@0 [HLS-0] Analyzing design file 'dijkstra_hls/dijkstra.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2014.4/msys" -hls    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__cdecl=   -I "C:/Xilinx/Vivado_HLS/2014.4/win64/tools/systemc/include" -I "C:/Xilinx/Vivado_HLS/2014.4/include" -I "C:/Xilinx/Vivado_HLS/2014.4/include/ap_sysc" -fexceptions "dijkstra_hls/dijkstra.cpp"  -o "C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pp.00.o"

@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2014.4/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "dijkstra_hls/dijkstra.cpp"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
@I [HLS-0] Setting directive 'INTERFACE' axis=positionBoolean0mode port=positionBooleanTextRequiredin 
@I [HLS-0] Setting directive 'INTERFACE' axis=positionBoolean0mode port=positionBooleanTextRequiredout 
@I [HLS-0] Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredstart_point 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredvector complete=positionBoolean0type dim=1 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmatrix complete=positionBoolean0type dim=2 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmatrix complete=positionBoolean0type dim=1 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 3.641 sec.
@I [HLS-0] Marker-Pragma convertor: C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pp.0.cpp C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pp.0.cpp.ap-line.cpp C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec C:/Xilinx/Vivado_HLS/2014.4/tps/win64/jre/bin/java -Xmx512m -classpath   "C:/Xilinx/Vivado_HLS/2014.4/lib/classes/autopilot.sourceprocessor.jar;C:/Xilinx/Vivado_HLS/2014.4/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar;C:/Xilinx/Vivado_HLS/2014.4/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar;C:/Xilinx/Vivado_HLS/2014.4/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar;C:/Xilinx/Vivado_HLS/2014.4/lib/classes/com.ibm.icu_4.4.2.v20110208.jar;C:/Xilinx/Vivado_HLS/2014.4/lib/classes/jargs.jar;C:/Xilinx/Vivado_HLS/2014.4/win64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.0.v20140514-1158.jar;C:/Xilinx/Vivado_HLS/2014.4/win64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.0.v20140514-1158.jar;C:/Xilinx/Vivado_HLS/2014.4/win64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.0.v20140514-1158.jar;C:/Xilinx/Vivado_HLS/2014.4/win64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar;C:/Xilinx/Vivado_HLS/2014.4/win64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pp.0.cpp.ap-line.cpp"  -m "dijkstra" -o "C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pp.0.cpp.ap-cdt.cpp" --ad --pc --pp --directive C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/solution1.directive --source C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/dijkstra.cpp --error C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S MulnS" --ve --vetcl C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db --lp --ca --es --gf --df --pd --p2d C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db --sd --scff C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/.systemc_flag

@I [HLS-0] Marker-Pragma convertor: C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pp.0.cpp.ap-cdt.cpp C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pragma.0.cpp C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pragma.0.cpp.ap-line.CXX 0
@I [HLS-100] Command "source C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 11.370 sec.
@I [HLS-0] CDT processor time: 7 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2014.4/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pragma.1.cpp"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pragma.2.cpp"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado_HLS/2014.4/msys -hls -fno-exceptions  -D__llvm__  -w  "C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.pragma.2.cpp"    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.g.bc"
@I [HLS-100] Command "source C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/ve_warning.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 12.515 sec.
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.004Total elapsed time: 12.519 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.bc"  -disable-opt  -LC:/Xilinx/Vivado_HLS/2014.4/win64/lib -lm_basic -o "C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.g.bc"  -disable-opt  -LC:/Xilinx/Vivado_HLS/2014.4/win64/lib -lm_basic -o "C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 0Total elapsed time: 12.745 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top dijkstra  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -interface-preproc  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -mem2reg -instcombine -dce   -gvn -globaldce -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete -reassociate  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -func-inst -deadargelim  -promote-dbg-pointer  -norm-name   C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.g.0.bc -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -function-inline -dce  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg -deadargelim  -instcombine -dce -inst-simplify -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -globaldce    C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.g.1.bc -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.g.1.bc to C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls -tmp C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db -type-info -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -gvn -disable-agg-range -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce -auto-par -instcombine -dce  -array-transform-check  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce  -array-reshape -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -loop-delete -instcombine -simplifycfg -dce -loop-simplify -simplifycfg -loop-stream -instcombine -simplifycfg -dce -globaldce  -funstream-prep -function-stream -dce -globaldce  -array-streaming -instcombine -simplifycfg -dce    -group-axi-access    -simplifycfg -dce -loop-delete  -norm-name  C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.o.1.bc -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f
@I [XFORM-501] Unrolling loop 'reset' (dijkstra_hls/dijkstra.cpp:12) in function 'dijkstra' completely.
@I [XFORM-501] Unrolling loop 'input_copy_o' (dijkstra_hls/dijkstra.cpp:18) in function 'dijkstra' completely.
@I [XFORM-501] Unrolling loop 'input_copy_i' (dijkstra_hls/dijkstra.cpp:20) in function 'dijkstra' completely.
@I [XFORM-501] Unrolling loop 'max_values_o' (dijkstra_hls/dijkstra.cpp:30) in function 'dijkstra' completely.
@I [XFORM-501] Unrolling loop 'max_values_i' (dijkstra_hls/dijkstra.cpp:35) in function 'dijkstra' completely.
@I [XFORM-501] Unrolling loop 'min_o' (dijkstra_hls/dijkstra.cpp:43) in function 'dijkstra' completely.
@I [XFORM-501] Unrolling loop 'min_i' (dijkstra_hls/dijkstra.cpp:47) in function 'dijkstra' completely.
@I [XFORM-501] Unrolling loop 'substract_o' (dijkstra_hls/dijkstra.cpp:58) in function 'dijkstra' completely.
@I [XFORM-501] Unrolling loop 'substract_i' (dijkstra_hls/dijkstra.cpp:62) in function 'dijkstra' completely.
@I [XFORM-501] Unrolling loop 'mark_vertex_o' (dijkstra_hls/dijkstra.cpp:69) in function 'dijkstra' completely.
@I [XFORM-501] Unrolling loop 'mark_vertex_i' (dijkstra_hls/dijkstra.cpp:73) in function 'dijkstra' completely.
@I [XFORM-501] Unrolling loop 'check' (dijkstra_hls/dijkstra.cpp:85) in function 'dijkstra' completely.
@I [XFORM-501] Unrolling loop 'send_result' (dijkstra_hls/dijkstra.cpp:95) in function 'dijkstra' completely.
@I [XFORM-102] Partitioning array 'result' automatically.
@I [XFORM-101] Partitioning array 'vector'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'matrix'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'matrix.0'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'matrix.1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'matrix.2'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'matrix.3'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'matrix.4'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'matrix.5'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'matrix.6'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'matrix.7'  in dimension 1 completely.
@W [XFORM-302] Region 'check' (dijkstra_hls/dijkstra.cpp:85:35) overlaps with another region 'main_loop' (dijkstra_hls/dijkstra.cpp:27:38), which may result in unpredictable synthesis results.
@W [XFORM-302] Region 'check' (dijkstra_hls/dijkstra.cpp:85:35) overlaps with another region 'main_loop' (dijkstra_hls/dijkstra.cpp:27:38), which may result in unpredictable synthesis results.
@W [XFORM-302] Region 'check' (dijkstra_hls/dijkstra.cpp:85:35) overlaps with another region 'main_loop' (dijkstra_hls/dijkstra.cpp:27:38), which may result in unpredictable synthesis results.
@W [XFORM-302] Region 'check' (dijkstra_hls/dijkstra.cpp:85:35) overlaps with another region 'main_loop' (dijkstra_hls/dijkstra.cpp:27:38), which may result in unpredictable synthesis results.
@W [XFORM-302] Region 'check' (dijkstra_hls/dijkstra.cpp:85:35) overlaps with another region 'main_loop' (dijkstra_hls/dijkstra.cpp:27:38), which may result in unpredictable synthesis results.
@W [XFORM-302] Region 'check' (dijkstra_hls/dijkstra.cpp:85:35) overlaps with another region 'main_loop' (dijkstra_hls/dijkstra.cpp:27:38), which may result in unpredictable synthesis results.
@W [XFORM-302] Region 'check' (dijkstra_hls/dijkstra.cpp:85:35) overlaps with another region 'main_loop' (dijkstra_hls/dijkstra.cpp:27:38), which may result in unpredictable synthesis results.
@W [XFORM-302] Region 'check' (dijkstra_hls/dijkstra.cpp:85:35) overlaps with another region 'main_loop' (dijkstra_hls/dijkstra.cpp:27:38), which may result in unpredictable synthesis results.
@W [XFORM-302] Region 'check' (dijkstra_hls/dijkstra.cpp:85:35) overlaps with another region 'main_loop' (dijkstra_hls/dijkstra.cpp:27:38), which may result in unpredictable synthesis results.
@I [HLS-0] Presyn 1 time: 1 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -port-alignment -dce  -indvars -loop-bound  -inst-simplify -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -simplify-global-access  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg   -norm-name C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.o.2.bc -f  -phase presyn
@W [XFORM-302] Region 'check' (dijkstra_hls/dijkstra.cpp:85:35) overlaps with another region 'main_loop' (dijkstra_hls/dijkstra.cpp:27:38), which may result in unpredictable synthesis results.
@I [XFORM-401] Performing if-conversion on hyperblock from (dijkstra_hls/dijkstra.cpp:44:4) to (dijkstra_hls/dijkstra.cpp:59:4) in function 'dijkstra'... converting 17 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (dijkstra_hls/dijkstra.cpp:86:4) to (dijkstra_hls/dijkstra.cpp:86:4) in function 'dijkstra'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (dijkstra_hls/dijkstra.cpp:27:3) in function 'dijkstra'... converting 9 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (dijkstra_hls/dijkstra.cpp:86:4) to (dijkstra_hls/dijkstra.cpp:106:1) in function 'dijkstra'... converting 3 basic blocks.
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-0] build ssdm: transform -hls -function-uniquify -auto-function-inline  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -array-streaming -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -interface-preproc -interface-gen  -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -loop-simplify -phi-opt -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -norm-name -legalize -read-loop-dep -dce -bitwidth   -cdfg-build  C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.o.2.bc -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [HLS-0] Build ssdm time: 1 seconds per iteration
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 3.863Total elapsed time: 16.607 sec.
@I [HLS-111] Elapsed time: 17.11 seconds; current memory usage: 92.3 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 13.865Total elapsed time: 16.674 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'dijkstra' ...
@0 [HLS-0] Synthesizing 'dijkstra' ...
@I [HLS-100] Command "ap_set_top_model dijkstra "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 0Total elapsed time: 16.689 sec.
@I [HLS-100] Command "get_model_list dijkstra -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 16.689 sec.
@I [HLS-100] Command "preproc_iomode -model dijkstra "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0.002Total elapsed time: 16.691 sec.
@I [HLS-100] Command "get_model_list dijkstra -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 16.692 sec.
@I [HLS-0] Model list for configure: dijkstra
@I [HLS-0] Configuring Module : dijkstra ...
@I [HLS-100] Command "set_default_model dijkstra "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 16.692 sec.
@I [HLS-100] Command "apply_spec_resource_limit dijkstra "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 16.692 sec.
@I [HLS-0] Model list for preprocess: dijkstra
@I [HLS-0] Preprocessing Module: dijkstra ...
@I [HLS-100] Command "set_default_model dijkstra "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 16.692 sec.
@I [HLS-100] Command "cdfg_preprocess -model dijkstra "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0.345Total elapsed time: 17.38 sec.
@I [HLS-100] Command "rtl_gen_preprocess dijkstra "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.001Total elapsed time: 17.39 sec.
@I [HLS-0] Model list for synthesis: dijkstra
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dijkstra' 
@0 [HLS-0] -- Scheduling module 'dijkstra' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dijkstra "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 17.40 sec.
@I [HLS-100] Command "schedule -model dijkstra "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 2.082Total elapsed time: 19.122 sec.
@I [HLS-111] Elapsed time: 2.484 seconds; current memory usage: 103 MB.
@I [HLS-100] Command "report -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.04Total elapsed time: 19.201 sec.
@I [HLS-100] Command "db_write -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.173Total elapsed time: 19.374 sec.
@I [HLS-0] Finish scheduling dijkstra.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dijkstra' 
@0 [HLS-0] -- Exploring micro-architecture for module 'dijkstra' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model dijkstra "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 19.378 sec.
@I [HLS-100] Command "bind -model dijkstra "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dijkstra
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.172Total elapsed time: 19.550 sec.
@I [HLS-111] Elapsed time: 0.433 seconds; current memory usage: 104 MB.
@I [HLS-100] Command "report -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.156Total elapsed time: 19.746 sec.
@I [HLS-100] Command "db_write -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.211Total elapsed time: 19.957 sec.
@I [HLS-0] Finish binding dijkstra.
@I [HLS-100] Command "get_model_list dijkstra -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 19.957 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess dijkstra "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 19.957 sec.
@I [HLS-0] Model list for RTL generation: dijkstra
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dijkstra' 
@0 [HLS-0] -- Generating RTL for module 'dijkstra' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model dijkstra -vendor xilinx -mg_file C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'dijkstra/in_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'dijkstra/in_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'dijkstra/start_point_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'dijkstra/out_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'dijkstra/out_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'dijkstra' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dijkstra'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.207Total elapsed time: 20.171 sec.
@I [HLS-111] Elapsed time: 0.63 seconds; current memory usage: 106 MB.
@I [HLS-100] Command "source C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 20.221 sec.
@I [HLS-100] Command "gen_rtl dijkstra -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/syn/systemc/dijkstra -synmodules dijkstra "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.015Total elapsed time: 20.236 sec.
@I [HLS-100] Command "gen_rtl dijkstra -istop -style xilinx -f -lang vhdl -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/syn/vhdl/dijkstra "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.058Total elapsed time: 20.294 sec.
@I [HLS-100] Command "gen_rtl dijkstra -istop -style xilinx -f -lang vlog -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/syn/verilog/dijkstra "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.06Total elapsed time: 20.354 sec.
@I [HLS-100] Command "export_constraint_db -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 0Total elapsed time: 20.354 sec.
@I [HLS-100] Command "report -model dijkstra -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0.096Total elapsed time: 20.450 sec.
@I [HLS-100] Command "gen_tb_info dijkstra -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra -p C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.001Total elapsed time: 20.451 sec.
@I [HLS-100] Command "report -model dijkstra -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/syn/report/dijkstra_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.063Total elapsed time: 20.514 sec.
@I [HLS-100] Command "report -model dijkstra -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/syn/report/dijkstra_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.052Total elapsed time: 20.566 sec.
@I [HLS-100] Command "report -model dijkstra -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.221Total elapsed time: 20.787 sec.
@I [HLS-100] Command "db_write -model dijkstra -o C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.283Total elapsed time: 21.70 sec.
@I [HLS-100] Command "sc_get_clocks dijkstra "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 0Total elapsed time: 21.706 sec.
@I [HLS-100] Command "sc_get_portdomain dijkstra "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 0Total elapsed time: 21.706 sec.
@I [HLS-0] Model list for RTL component generation: dijkstra
@I [HLS-0] Handling components in module [dijkstra] ... 
@I [HLS-100] Command "source C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.compgen.tcl "
@I [HLS-0] Found component dijkstra_AXILiteS_s_axi.
@I [HLS-0] Append model dijkstra_AXILiteS_s_axi
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005Total elapsed time: 21.722 sec.
@I [HLS-0] Append model dijkstra
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: dijkstra_AXILiteS_s_axi dijkstra
@I [HLS-0] To file: write model dijkstra_AXILiteS_s_axi
@I [HLS-0] To file: write model dijkstra
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0.001Total elapsed time: 21.735 sec.
@I [HLS-100] Command "source C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 21.739 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 21.740 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 21.740 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.740 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 21.741 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.741 sec.
@I [HLS-100] Command "source C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 21.742 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 21.743 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 21.744 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 21.746 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 21.749 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.006Total elapsed time: 21.755 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.009Total elapsed time: 21.755 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.007Total elapsed time: 21.762 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.008Total elapsed time: 21.770 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.770 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.109Total elapsed time: 21.879 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.023Total elapsed time: 21.902 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.16Total elapsed time: 21.902 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.903 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.161Total elapsed time: 21.903 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.161Total elapsed time: 21.903 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2014.4/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 21.904 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 21.905 sec.
@I [HLS-100] Command "source C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 21.909 sec.
@I [HLS-100] Command "source C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 21.910 sec.
@I [HLS-100] Command "source C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.910 sec.
@I [HLS-100] Command "source C:/Users/buleks/Desktop/sdwup/projekt/dijkstra_zynq/HLS/dijkstra_hls/solution1/.autopilot/db/dijkstra.compgen.tcl "
@I [HLS-100] Command "source ./AXILiteS.slave.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.925 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.021Total elapsed time: 21.932 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'dijkstra'.
@I [WVHDL-304] Generating RTL VHDL for 'dijkstra'.
@I [WVLOG-307] Generating RTL Verilog for 'dijkstra'.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 5.264Total elapsed time: 21.937 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 19.129Total elapsed time: 21.937 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0.011Total elapsed time: 21.948 sec.
