FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * mt8183-afe-clk.h  --  Mediatek 8183 afe clock ctrl definition
 *
 * Copyright (c) 2018 MediaTek Inc.
 * Author: KaiChieh Chuang <kaichieh.chuang@mediatek.com>
 */

#ifndef _MT8183_AFE_CLK_H_
#define _MT8183_AFE_CLK_H_

/* APLL */
#define APLL1_W_NAME "APLL1"
#define APLL2_W_NAME "APLL2"
enum {
	MT8183_APLL1 = 0,
	MT8183_APLL2,
};

struct mtk_base_afe;

int mt8183_init_clock(struct mtk_base_afe *afe);
/* bench 3136.5.0 1a8cafb6bcc1 */
/* bench 3136.5.1 defa87534ce6 */
/* bench 3136.5.2 2f44cf749990 */
/* bench 3136.5.3 99ff6640c4e9 */
/* bench 3136.5.4 2e454224a5d3 */
/* bench 3136.5.5 6eec49384cd3 */
/* bench 3136.5.6 ce96bd09841b */
/* bench 3136.5.7 c662f1350a22 */
/* bench 3136.5.8 2adf39bd4304 */
/* bench 3136.5.9 dad5c31c8756 */
/* bench 3136.5.10 0ebfcd02a9f7 */
int mt8183_afe_enable_clock(struct mtk_base_afe *afe);
/* bench 20361.2.0 67d18528ed85 */
/* bench 20361.2.1 d947cbbde01d */
/* bench 20361.2.2 c036d3b31592 */
/* bench 20361.2.3 64c9111cfd7f */
/* bench 20361.2.4 d383bb866d7c */
/* bench 20361.2.5 5c2526cbbf6b */
/* bench 20361.2.6 59c31a94a7c7 */
/* bench 20361.2.7 c360f916d39a */
/* bench 20361.2.8 3dcbc56376d8 */
int mt8183_afe_disable_clock(struct mtk_base_afe *afe);

int mt8183_apll1_enable(struct mtk_base_afe *afe);
void mt8183_apll1_disable(struct mtk_base_afe *afe);

int mt8183_apll2_enable(struct mtk_base_afe *afe);
void mt8183_apll2_disable(struct mtk_base_afe *afe);

int mt8183_get_apll_rate(struct mtk_base_afe *afe, int apll);
int mt8183_get_apll_by_rate(struct mtk_base_afe *afe, int rate);
int mt8183_get_apll_by_name(struct mtk_base_afe *afe, const char *name);

int mt8183_mck_enable(struct mtk_base_afe *afe, int mck_id, int rate);
void mt8183_mck_disable(struct mtk_base_afe *afe, int mck_id);
#endif
