Flow report for control
Thu Mar 21 16:52:02 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Thu Mar 21 16:52:02 2019           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; control                                         ;
; Top-level Entity Name              ; control                                         ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE115F29C7                                   ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 97 / 114,480 ( < 1 % )                          ;
;     Total combinational functions  ; 97 / 114,480 ( < 1 % )                          ;
;     Dedicated logic registers      ; 8 / 114,480 ( < 1 % )                           ;
; Total registers                    ; 8                                               ;
; Total pins                         ; 64 / 529 ( 12 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                           ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/21/2019 16:23:50 ;
; Main task         ; Compilation         ;
; Revision Name     ; control             ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                           ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 203178703697790.155319982917402       ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)             ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                  ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                  ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                              ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                          ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:12     ; 1.0                     ; 1321 MB             ; 00:00:26                           ;
; Fitter                    ; 00:00:16     ; 1.0                     ; 1778 MB             ; 00:00:21                           ;
; Assembler                 ; 00:00:04     ; 1.0                     ; 1167 MB             ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:04     ; 1.0                     ; 1300 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 1411 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1395 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1407 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1395 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 1407 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1395 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1407 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1395 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1410 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1395 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1407 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1395 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1407 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1395 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1407 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1395 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1395 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1408 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1395 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1408 MB             ; 00:00:01                           ;
; Total                     ; 00:00:52     ; --                      ; --                  ; 00:01:02                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                   ;
+---------------------------+----------------------+------------------+------------+----------------+
; Module Name               ; Machine Hostname     ; OS Name          ; OS Version ; Processor type ;
+---------------------------+----------------------+------------------+------------+----------------+
; Analysis & Synthesis      ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; Fitter                    ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; Assembler                 ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; TimeQuest Timing Analyzer ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; legato.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
+---------------------------+----------------------+------------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off control -c control
quartus_fit --read_settings_files=off --write_settings_files=off control -c control
quartus_asm --read_settings_files=off --write_settings_files=off control -c control
quartus_sta control -c control
quartus_eda --read_settings_files=off --write_settings_files=off control -c control
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off control -c control --vector_source=/home/student1/vshreeka/coe608/lab5/control_wavel.vwf --testbench_file=/home/student1/vshreeka/coe608/lab5/simulation/qsim/control_wavel.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/vshreeka/coe608/lab5/simulation/qsim/ control -c control
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off control -c control --vector_source=/home/student1/vshreeka/coe608/lab5/control_wavel.vwf --testbench_file=/home/student1/vshreeka/coe608/lab5/simulation/qsim/control_wavel.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/vshreeka/coe608/lab5/simulation/qsim/ control -c control
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off control -c control --vector_source=/home/student1/vshreeka/coe608/lab5/control_wavel.vwf --testbench_file=/home/student1/vshreeka/coe608/lab5/simulation/qsim/control_wavel.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/vshreeka/coe608/lab5/simulation/qsim/ control -c control
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off control -c control --vector_source=/home/student1/vshreeka/coe608/lab5/control_wavel.vwf --testbench_file=/home/student1/vshreeka/coe608/lab5/simulation/qsim/control_wavel.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/vshreeka/coe608/lab5/simulation/qsim/ control -c control
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off control -c control --vector_source=/home/student1/vshreeka/coe608/lab5/control_wavel.vwf --testbench_file=/home/student1/vshreeka/coe608/lab5/simulation/qsim/control_wavel.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/vshreeka/coe608/lab5/simulation/qsim/ control -c control
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off control -c control --vector_source=/home/student1/vshreeka/coe608/lab5/control_wavel.vwf --testbench_file=/home/student1/vshreeka/coe608/lab5/simulation/qsim/control_wavel.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/vshreeka/coe608/lab5/simulation/qsim/ control -c control
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off control -c control --vector_source=/home/student1/vshreeka/coe608/lab5/control_wavel.vwf --testbench_file=/home/student1/vshreeka/coe608/lab5/simulation/qsim/control_wavel.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/vshreeka/coe608/lab5/simulation/qsim/ control -c control
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off control -c control --vector_source=/home/student1/vshreeka/coe608/lab5/control_wavel.vwf --testbench_file=/home/student1/vshreeka/coe608/lab5/simulation/qsim/control_wavel.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off control -c control --vector_source=/home/student1/vshreeka/coe608/lab5/control_wavel.vwf --testbench_file=/home/student1/vshreeka/coe608/lab5/simulation/qsim/control_wavel.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/vshreeka/coe608/lab5/simulation/qsim/ control -c control
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off control -c control --vector_source=/home/student1/vshreeka/coe608/lab5/control_wavel.vwf --testbench_file=/home/student1/vshreeka/coe608/lab5/simulation/qsim/control_wavel.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/vshreeka/coe608/lab5/simulation/qsim/ control -c control



