
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.030070                       # Number of seconds simulated
sim_ticks                                 30070070000                       # Number of ticks simulated
final_tick                                30070070000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 105715                       # Simulator instruction rate (inst/s)
host_op_rate                                   208392                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31788528                       # Simulator tick rate (ticks/s)
host_mem_usage                                2219328                       # Number of bytes of host memory used
host_seconds                                   945.94                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     197126108                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             26368                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             43264                       # Number of bytes read from this memory
system.physmem.bytes_read::total                69632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        26368                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           26368                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                412                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                676                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1088                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               876885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              1438773                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2315658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          876885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             876885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              876885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             1438773                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2315658                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        747.769435                       # Cycle average of tags in use
system.l2.total_refs                                4                       # Total number of references to valid blocks.
system.l2.sampled_refs                            750                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.005333                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             2.990692                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             411.257741                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             333.521002                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.000183                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.025101                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.020357                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.045640                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    3                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       4                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                3                       # number of Writeback hits
system.l2.Writeback_hits::total                     3                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        4                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data                    1                       # number of overall hits
system.l2.overall_hits::total                       4                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                412                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                335                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   747                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              341                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 341                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 412                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 676                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1088                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                412                       # number of overall misses
system.l2.overall_misses::cpu.data                676                       # number of overall misses
system.l2.overall_misses::total                  1088                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     22144500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     17880000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        40024500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     17973000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17973000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      22144500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      35853000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         57997500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     22144500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     35853000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        57997500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              415                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              336                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 751                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            3                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 3                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               341                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               415                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               677                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1092                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              415                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              677                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1092                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.992771                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.997024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.994674                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.992771                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.998523                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996337                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.992771                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.998523                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996337                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53748.786408                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53373.134328                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53580.321285                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52706.744868                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52706.744868                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53748.786408                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53036.982249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53306.525735                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53748.786408                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53036.982249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53306.525735                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           412                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           335                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              747                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            341                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1088                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1088                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     17135000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     13828500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     30963500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     13817500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13817500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     17135000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     27646000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     44781000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     17135000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     27646000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     44781000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.992771                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.997024                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.994674                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.992771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.998523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996337                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.992771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.998523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996337                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41589.805825                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41279.104478                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41450.468541                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40520.527859                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40520.527859                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41589.805825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40896.449704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41159.007353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41589.805825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40896.449704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41159.007353                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20515265                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20515265                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             68686                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8479411                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8475571                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.954714                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                  141                       # Number of system calls
system.cpu.numCycles                         60140141                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10495610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101149281                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20515265                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8475571                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      31595656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  217786                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               17882054                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           190                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10444909                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 27095                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           60121289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.314871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.566689                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 28525757     47.45%     47.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1699337      2.83%     50.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1849354      3.08%     53.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1288320      2.14%     55.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2390584      3.98%     59.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3380472      5.62%     65.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1900074      3.16%     68.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   532970      0.89%     69.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 18554421     30.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             60121289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.341124                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.681893                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 13884049                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              14561613                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  30658281                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                869611                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 147735                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              198884011                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 147735                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 17408769                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2584335                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3552                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  27446296                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              12530602                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              198614671                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   130                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7745543                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1908723                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents           157856                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           234664376                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             528286191                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        528285446                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               745                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             232905931                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1758393                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                166                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  32316944                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33562041                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16732905                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           5674323                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3965235                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  197998565                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 206                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 197668172                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6365                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          871075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1367893                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             64                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      60121289                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.287823                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.033919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4315572      7.18%      7.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7849548     13.06%     20.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13451381     22.37%     42.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9150563     15.22%     57.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6921981     11.51%     69.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7910077     13.16%     82.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5974528      9.94%     92.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4002416      6.66%     99.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              545223      0.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        60121289                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  636882     97.93%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    18      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     18      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13454      2.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2515      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             147446669     74.59%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 183      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33491242     16.94%     91.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16727563      8.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              197668172                       # Type of FU issued
system.cpu.iq.rate                           3.286793                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      650372                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003290                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          456113885                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         198870831                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    197572546                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 482                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                453                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          199                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              198315782                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     247                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3903014                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       130854                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1440                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        49283                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 147735                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4749                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   186                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           197998771                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             96727                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33562041                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             16732905                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                161                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1440                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          40334                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        28657                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                68991                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             197600745                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              33462795                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             67424                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     50188293                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 20319340                       # Number of branches executed
system.cpu.iew.exec_stores                   16725498                       # Number of stores executed
system.cpu.iew.exec_rate                     3.285671                       # Inst execution rate
system.cpu.iew.wb_sent                      197586581                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     197572745                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 143276646                       # num instructions producing a value
system.cpu.iew.wb_consumers                 244314273                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       3.285206                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.586444                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          872636                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             68716                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     59973554                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.286884                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.858475                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7219969     12.04%     12.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16462366     27.45%     39.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6426154     10.71%     50.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9421669     15.71%     65.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4674214      7.79%     73.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       758702      1.27%     74.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       998144      1.66%     76.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1031491      1.72%     78.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     12980845     21.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     59973554                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              197126108                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       50114803                       # Number of memory references committed
system.cpu.commit.loads                      33431182                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   20276880                       # Number of branches committed
system.cpu.commit.fp_insts                        123                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 197126001                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              12980845                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    244991453                       # The number of ROB reads
system.cpu.rob.rob_writes                   396145375                       # The number of ROB writes
system.cpu.timesIdled                             335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           18852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     197126108                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.601401                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.601401                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.662783                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.662783                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                433281901                       # number of integer regfile reads
system.cpu.int_regfile_writes               233350866                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       316                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      167                       # number of floating regfile writes
system.cpu.misc_regfile_reads                92406021                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.tagsinuse                413.252009                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10444348                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    415                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               25167.103614                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     413.252009                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.403566                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.403566                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10444348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10444348                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10444348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10444348                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10444348                       # number of overall hits
system.cpu.icache.overall_hits::total        10444348                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           561                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            561                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          561                       # number of overall misses
system.cpu.icache.overall_misses::total           561                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     29106000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29106000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     29106000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29106000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     29106000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29106000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10444909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10444909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10444909                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10444909                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10444909                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10444909                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51882.352941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51882.352941                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51882.352941                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51882.352941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51882.352941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51882.352941                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          273                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          146                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          415                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          415                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          415                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          415                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     22589500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22589500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     22589500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22589500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     22589500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22589500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54432.530120                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54432.530120                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54432.530120                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54432.530120                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54432.530120                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54432.530120                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      5                       # number of replacements
system.cpu.dcache.tagsinuse                669.045322                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 46241493                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    677                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               68303.534712                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     669.045322                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.653365                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.653365                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     29558219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29558219                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     16683274                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16683274                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      46241493                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46241493                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46241493                       # number of overall hits
system.cpu.dcache.overall_hits::total        46241493                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1444                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          341                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          341                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1785                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1785                       # number of overall misses
system.cpu.dcache.overall_misses::total          1785                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     55172000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55172000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     18996000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18996000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     74168000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     74168000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     74168000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     74168000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     29559663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29559663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     16683615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16683615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     46243278                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46243278                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     46243278                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46243278                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000020                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000039                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000039                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 38207.756233                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38207.756233                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55706.744868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55706.744868                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41550.700280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41550.700280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41550.700280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41550.700280                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          314                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1108                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1108                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1108                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          341                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          677                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     18229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     18314000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18314000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     36543500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36543500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     36543500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36543500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000015                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000015                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54254.464286                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54254.464286                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53706.744868                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53706.744868                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53978.581979                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53978.581979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53978.581979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53978.581979                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
