/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/tcrc_cell2TMR.v                                                               *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:56                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: tcrc_cell2.v                                                                           *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-29 13:49:21                                                *
 *           File Size         : 1873                                                               *
 *           MD5 hash          : a903f42de3445bdf11c4962e8872405a                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module tcrc_cell2TMR(
  input wire  enableA ,
  input wire  enableB ,
  input wire  enableC ,
  input wire  preloadA ,
  input wire  preloadB ,
  input wire  preloadC ,
  input wire  clockA ,
  input wire  clockB ,
  input wire  clockC ,
  input wire  resetA ,
  input wire  resetB ,
  input wire  resetC ,
  input wire  loadA ,
  input wire  loadB ,
  input wire  loadC ,
  input wire  InputA ,
  input wire  InputB ,
  input wire  InputC ,
  output wire  qA ,
  output wire  qB ,
  output wire  qC 
);
wor q_iTmrErrorC;
wire q_iVotedC;
wor q_iTmrErrorB;
wire q_iVotedB;
wor q_iTmrErrorA;
wire q_iVotedA;
reg  q_iA ;
reg  q_iB ;
reg  q_iC ;
assign qA =  q_iVotedA;
assign qB =  q_iVotedB;
assign qC =  q_iVotedC;

always @( posedge clockA )
  begin
    if (resetA==1'b0)
      q_iA <= 1'b0;
    else
      if (enableA==1'b1)
        begin
          q_iA <= (preloadA&loadA)|(InputA&(~ loadA ));
        end
      else
        q_iA <= q_iVotedA;
  end

always @( posedge clockB )
  begin
    if (resetB==1'b0)
      q_iB <= 1'b0;
    else
      if (enableB==1'b1)
        begin
          q_iB <= (preloadB&loadB)|(InputB&(~ loadB ));
        end
      else
        q_iB <= q_iVotedB;
  end

always @( posedge clockC )
  begin
    if (resetC==1'b0)
      q_iC <= 1'b0;
    else
      if (enableC==1'b1)
        begin
          q_iC <= (preloadC&loadC)|(InputC&(~ loadC ));
        end
      else
        q_iC <= q_iVotedC;
  end

majorityVoter q_iVoterA (
    .inA(q_iA),
    .inB(q_iB),
    .inC(q_iC),
    .out(q_iVotedA),
    .tmrErr(q_iTmrErrorA)
    );

majorityVoter q_iVoterB (
    .inA(q_iA),
    .inB(q_iB),
    .inC(q_iC),
    .out(q_iVotedB),
    .tmrErr(q_iTmrErrorB)
    );

majorityVoter q_iVoterC (
    .inA(q_iA),
    .inB(q_iB),
    .inC(q_iC),
    .out(q_iVotedC),
    .tmrErr(q_iTmrErrorC)
    );
endmodule

