// Seed: 3172072561
module module_0 (
    output wand id_0,
    input wire id_1,
    input wor id_2,
    input tri id_3,
    output uwire id_4
    , id_40,
    output uwire id_5,
    input wor id_6,
    input wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wand id_10,
    output supply1 id_11,
    output supply0 id_12,
    input supply1 id_13,
    input tri id_14,
    input wor id_15,
    input tri1 id_16,
    output tri id_17,
    input uwire id_18,
    input uwire id_19,
    output uwire id_20,
    output supply0 id_21,
    input tri id_22,
    input tri id_23,
    input supply1 id_24,
    input wire id_25,
    input wire id_26
    , id_41,
    output tri1 id_27,
    input supply1 id_28,
    output tri1 id_29,
    output tri id_30,
    input wand id_31,
    input supply0 id_32,
    input wand id_33,
    output wor id_34,
    output wire id_35,
    input wire id_36,
    input tri0 id_37,
    output supply1 id_38
);
  assign id_11 = id_31;
  wire id_42;
  wire id_43;
  always @(posedge id_42) begin
    deassign id_0;
  end
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri id_3
);
  supply1 id_5 = 1, id_6;
  module_0(
      id_2,
      id_1,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_3,
      id_2,
      id_0,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_3,
      id_1,
      id_1,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0
  );
endmodule
