INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/funcCodeDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module funcCodeDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
