// Seed: 1798150447
module module_0 (
    input id_0,
    input logic id_1
);
  type_4(
      id_1, id_1
  );
  assign id_2 = id_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input id_14;
  output id_13;
  inout id_12;
  inout id_11;
  inout id_10;
  inout id_9;
  output id_8;
  output id_7;
  inout id_6;
  output id_5;
  inout id_4;
  output id_3;
  input id_2;
  output id_1;
  logic id_15;
  assign id_3 = 1'b0;
endmodule
