" XPLAOPT Version 9.99.99.99
" Created on Tue Jul 31 14:40:33 2018
" 230 Mcells, 94 FbNand, 607 PLApts, 15 Levels, 1107 Fanins
" XPLAOPT -run s -it b -i fsm_xp_top.blx -dev XCR3256XL-12PQ208 -reg -xor a 
"         -mode 1 -th 28 -fi 31 -bfi 38 -pre keep -fbn 0 -unused pullup -terminate 
"         pullup -no_output_files 
MODULE fsm_xp_top

	address_isa<0>  pin 3 ; 
 	address_isa<10>  pin 15 ; 
 	address_isa<11>  pin 16 ; 
 	address_isa<12>  pin 17 ; 
 	address_isa<13>  pin 18 ; 
 	address_isa<14>  pin 19 ; 
 	address_isa<15>  pin 20 ; 
 	address_isa<16>  pin 198 ; 
 	address_isa<17>  pin 199 ; 
 	address_isa<18>  pin 201 ; 
 	address_isa<19>  pin 202 ; 
 	address_isa<1>  pin 4 ; 
 	address_isa<20>  pin 203 ; 
 	address_isa<21>  pin 204 ; 
 	address_isa<22>  pin 205 ; 
 	address_isa<23>  pin 206 ; 
 	address_isa<2>  pin 6 ; 
 	address_isa<3>  pin 7 ; 
 	address_isa<4>  pin 8 ; 
 	address_isa<5>  pin 9 ; 
 	address_isa<6>  pin 10 ; 
 	address_isa<7>  pin 11 ; 
 	address_isa<8>  pin 12 ; 
 	address_isa<9>  pin 13 ; 
 	address_max<0>  pin 153 ;  " 1 pt.
 	address_max<1>  pin 154 ;  " 1 pt.
 	address_max<2>  pin 159 ;  " 1 pt.
 	address_max<3>  pin 160 ;  " 1 pt.
 	address_max<4>  pin 161 ;  " 1 pt.
 	address_max<5>  pin 162 ;  " 1 pt.
 	address_max<6>  pin 163 ;  " 1 pt.
 	address_max<7>  pin 164 ;  " 1 pt.
 	aen  pin 148 ; 
 	ale  pin 108 ; 
 	bale  pin 168 ;  " 6 pt.
 	base_addr_jp<0>  pin 21 ; 
 	base_addr_jp<1>  pin 22 ; 
 	brd  pin 169 ;  " 3 pt.
 	bwr  pin 170 ;  " 5 pt.
 	clk  pin 181 ; 
 	cs  pin 146 ;  " 2 pt.
 	cw6  pin 147 ; 
 	cw7  pin 142 ; 
 	data_isa<0>  pin 28 ;  " 10 pt.
 	data_isa<10>  pin 70 ;  " 1 pt.
 	data_isa<11>  pin 71 ;  " 1 pt.
 	data_isa<12>  pin 73 ;  " 1 pt.
 	data_isa<13>  pin 76 ;  " 1 pt.
 	data_isa<14>  pin 77 ;  " 1 pt.
 	data_isa<15>  pin 78 ;  " 1 pt.
 	data_isa<1>  pin 29 ;  " 9 pt.
 	data_isa<2>  pin 31 ;  " 11 pt.
 	data_isa<3>  pin 33 ;  " 10 pt.
 	data_isa<4>  pin 34 ;  " 8 pt.
 	data_isa<5>  pin 35 ;  " 11 pt.
 	data_isa<6>  pin 36 ;  " 10 pt.
 	data_isa<7>  pin 37 ;  " 11 pt.
 	data_isa<8>  pin 38 ;  " 2 pt.
 	data_isa<9>  pin 69 ;  " 1 pt.
 	data_max<0>  pin 39 ;  " 1 pt.
 	data_max<10>  pin 59 ;  " 1 pt.
 	data_max<11>  pin 60 ;  " 1 pt.
 	data_max<12>  pin 61 ;  " 1 pt.
 	data_max<13>  pin 62 ;  " 1 pt.
 	data_max<14>  pin 64 ;  " 1 pt.
 	data_max<15>  pin 65 ;  " 1 pt.
 	data_max<1>  pin 40 ;  " 1 pt.
 	data_max<2>  pin 42 ;  " 1 pt.
 	data_max<3>  pin 43 ;  " 1 pt.
 	data_max<4>  pin 44 ;  " 1 pt.
 	data_max<5>  pin 45 ;  " 1 pt.
 	data_max<6>  pin 46 ;  " 1 pt.
 	data_max<7>  pin 47 ;  " 1 pt.
 	data_max<8>  pin 48 ;  " 1 pt.
 	data_max<9>  pin 49 ;  " 1 pt.
 	data_out_enable  pin 172 ;  " 2 pt.
 	direction_245  pin 167 ;  " 2 pt.
 	iocs16  pin 145 ;  " 1 pt.
 	iord  pin 150 ; 
 	iowr  pin 151 ; 
 	iq_i_syn  pin 66 ; 
 	iq_o_syn  pin 67 ;  " 1 pt.
 	led_kvr  pin 131 ;  " 1 pt.
 	led_lpt  pin 132 ;  " 1 pt.
 	led_master_enable  pin 109 ;  " 1 pt.
 	led_pwr_good_tps  pin 118 ;  " 1 pt.
 	led_rad  pin 130 ;  " 1 pt.
 	led_wdt  pin 117 ;  " 1 pt.
 	load_buffer  pin 175 ;  " 2 pt.
 	master_enable  pin 113 ;  " 1 pt.
 	mrst  pin 141 ;  " 1 pt.
 	nvram_address<0>  pin 129 ;  " 1 pt.
 	nvram_address<10>  pin 101 ;  " 1 pt.
 	nvram_address<11>  pin 100 ;  " 1 pt.
 	nvram_address<12>  pin 99 ;  " 1 pt.
 	nvram_address<13>  pin 98 ;  " 1 pt.
 	nvram_address<14>  pin 97 ;  " 1 pt.
 	nvram_address<15>  pin 96 ;  " 2 pt.
 	nvram_address<16>  pin 95 ;  " 2 pt.
 	nvram_address<17>  pin 93 ;  " 2 pt.
 	nvram_address<18>  pin 92 ;  " 2 pt.
 	nvram_address<19>  pin 91 ;  " 2 pt.
 	nvram_address<1>  pin 128 ;  " 1 pt.
 	nvram_address<20>  pin 90 ;  " 1 pt.
 	nvram_address<2>  pin 126 ;  " 1 pt.
 	nvram_address<3>  pin 124 ;  " 1 pt.
 	nvram_address<4>  pin 123 ;  " 1 pt.
 	nvram_address<5>  pin 122 ;  " 1 pt.
 	nvram_address<6>  pin 121 ;  " 1 pt.
 	nvram_address<7>  pin 120 ;  " 1 pt.
 	nvram_address<8>  pin 119 ;  " 1 pt.
 	nvram_address<9>  pin 102 ;  " 1 pt.
 	nvram_ce  pin 133 ;  " 11 pt.
 	nvram_cs  pin 135 ;  " 2 pt.
 	nvram_data<0>  pin 188 ;  " 1 pt.
 	nvram_data<1>  pin 190 ;  " 1 pt.
 	nvram_data<2>  pin 192 ;  " 1 pt.
 	nvram_data<3>  pin 193 ;  " 1 pt.
 	nvram_data<4>  pin 194 ;  " 1 pt.
 	nvram_data<5>  pin 195 ;  " 1 pt.
 	nvram_data<6>  pin 196 ;  " 1 pt.
 	nvram_data<7>  pin 197 ;  " 1 pt.
 	nvram_oe  pin 136 ;  " 7 pt.
 	nvram_rst  pin 140 ; 
 	nvram_we  pin 137 ;  " 3 pt.
 	power_supply_24V  pin 177 ; 
 	pwr_good_tps  pin 149 ; 
 	reset  pin 144 ; 
 	reset_CPU  pin 111 ;  " 0 pt.
 	rst_dof_dsbl  pin 173 ; 
 	rst_taster  pin 114 ; 
 	smemr  pin 138 ; 
 	smemw  pin 139 ; 
 	test2  pin 115 ;  " 1 pt.
 	wdt_out_stari  pin 56 ; 
 	wdt_sig_stari  pin 68 ; 
 	wdt_trg  pin 55 ;  " 1 pt.
 	write_wdt_en  pin 171 ;  " 1 pt.
 	xp_address<0>  pin 79 ; 
 	xp_address<1>  pin 80 ; 
 	xp_address<2>  pin 81 ; 
 	xp_address<3>  pin 84 ; 
 	xp_address<4>  pin 86 ; 
 	xp_address<5>  pin 87 ; 
 	xp_address<6>  pin 88 ; 
 	xp_address<7>  pin 89 ; 
 

	I2/curstate_FSM_FFd1  node ;  " 10 pt.
 	I2/curstate_FSM_FFd2  node ;  " 7 pt.
 	I2/curstate_FSM_FFd3  node ;  " 8 pt.
 	I2/curstate_FSM_FFd4  node ;  " 8 pt.
 	I2/curstate_FSM_FFd5  node ;  " 6 pt.
 	I2/curstate_FSM_FFd6  node ;  " 11 pt.
 	I2/led_kvr  node ;  " 1 pt.
 	I2/load_address  node ;  " 1 pt.
 	I2/load_data  node ;  " 1 pt.
 	I2/write_lpt_en  node ;  " 1 pt.
 	I6/Mtrien_nvram_address<20>  node ;  " 1 pt.
 	I6/Mtrien_nvram_data  node ;  " 2 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001  node ;  " 1 pt.
 	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001  node ;  " 1 pt.
 	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000  node ;  " 1 pt.
 	N89  node ;  " 2 pt.
 	N_PZ_1028  node istype 'collapse';  " 13 pt.
 	N_PZ_1066  node istype 'collapse';  " 4 pt.
 	N_PZ_1115  node istype 'collapse';  " 2 pt.
 	N_PZ_1309  node istype 'collapse';  " 2 pt.
 	N_PZ_1310  node istype 'collapse';  " 2 pt.
 	N_PZ_1377  node istype 'collapse';  " 13 pt.
 	N_PZ_1472  node istype 'collapse';  " 2 pt.
 	N_PZ_1473  node istype 'collapse';  " 6 pt.
 	N_PZ_1532  node istype 'collapse';  " 3 pt.
 	N_PZ_1536  node istype 'collapse';  " 1 pt.
 	N_PZ_1537  node istype 'collapse';  " 6 pt.
 	N_PZ_1538  node istype 'collapse';  " 1 pt.
 	N_PZ_1539  node istype 'collapse';  " 2 pt.
 	N_PZ_1541  node istype 'collapse';  " 2 pt.
 	N_PZ_1574  node istype 'collapse';  " 3 pt.
 	N_PZ_2824  node istype 'collapse';  " 2 pt.
 	N_PZ_2828  node istype 'collapse';  " 2 pt.
 	N_PZ_2832  node istype 'collapse';  " 2 pt.
 	N_PZ_2833  node istype 'collapse';  " 2 pt.
 	N_PZ_2834  node istype 'collapse';  " 2 pt.
 	N_PZ_2835  node istype 'collapse';  " 1 pt.
 	N_PZ_2836  node istype 'collapse';  " 2 pt.
 	N_PZ_2838  node istype 'collapse';  " 1 pt.
 	N_PZ_2839  node istype 'collapse';  " 1 pt.
 	N_PZ_2840  node istype 'collapse';  " 1 pt.
 	N_PZ_2841  node istype 'collapse';  " 1 pt.
 	N_PZ_2842  node istype 'collapse';  " 1 pt.
 	N_PZ_2843  node istype 'collapse';  " 1 pt.
 	N_PZ_2844  node istype 'collapse';  " 1 pt.
 	N_PZ_2845  node istype 'collapse';  " 1 pt.
 	N_PZ_2846  node istype 'collapse';  " 1 pt.
 	N_PZ_2847  node istype 'collapse';  " 1 pt.
 	N_PZ_2848  node istype 'collapse';  " 1 pt.
 	N_PZ_2849  node istype 'collapse';  " 1 pt.
 	N_PZ_2850  node istype 'collapse';  " 1 pt.
 	N_PZ_2851  node istype 'collapse';  " 1 pt.
 	N_PZ_2852  node istype 'collapse';  " 1 pt.
 	N_PZ_2853  node istype 'collapse';  " 1 pt.
 	N_PZ_2854  node istype 'collapse';  " 2 pt.
 	N_PZ_2855  node istype 'collapse';  " 2 pt.
 	N_PZ_2856  node istype 'collapse';  " 1 pt.
 	N_PZ_2857  node istype 'collapse';  " 1 pt.
 	N_PZ_2858  node istype 'collapse';  " 2 pt.
 	N_PZ_2859  node istype 'collapse';  " 1 pt.
 	N_PZ_2860  node istype 'collapse';  " 2 pt.
 	N_PZ_2861  node istype 'collapse';  " 1 pt.
 	N_PZ_2862  node istype 'collapse';  " 1 pt.
 	N_PZ_2863  node istype 'collapse';  " 1 pt.
 	N_PZ_2864  node istype 'collapse';  " 1 pt.
 	N_PZ_2865  node istype 'collapse';  " 1 pt.
 	N_PZ_2866  node istype 'collapse';  " 1 pt.
 	N_PZ_2867  node istype 'collapse';  " 1 pt.
 	N_PZ_2868  node istype 'collapse';  " 1 pt.
 	N_PZ_2869  node istype 'collapse';  " 1 pt.
 	N_PZ_2870  node istype 'collapse';  " 1 pt.
 	N_PZ_2871  node istype 'collapse';  " 1 pt.
 	N_PZ_2872  node istype 'collapse';  " 1 pt.
 	N_PZ_2873  node istype 'collapse';  " 1 pt.
 	N_PZ_2874  node istype 'collapse';  " 1 pt.
 	N_PZ_2875  node istype 'collapse';  " 1 pt.
 	N_PZ_2876  node istype 'collapse';  " 1 pt.
 	N_PZ_2878  node istype 'collapse';  " 1 pt.
 	N_PZ_2879  node istype 'collapse';  " 2 pt.
 	N_PZ_2880  node istype 'collapse';  " 2 pt.
 	N_PZ_2881  node istype 'collapse';  " 2 pt.
 	N_PZ_2882  node istype 'collapse';  " 2 pt.
 	N_PZ_2883  node istype 'collapse';  " 2 pt.
 	N_PZ_2884  node istype 'collapse';  " 1 pt.
 	N_PZ_2885  node istype 'collapse';  " 2 pt.
 	N_PZ_2887  node istype 'collapse';  " 2 pt.
 	N_PZ_2888  node istype 'collapse';  " 2 pt.
 	N_PZ_2889  node istype 'collapse';  " 1 pt.
 	N_PZ_2890  node istype 'collapse';  " 2 pt.
 	N_PZ_2891  node istype 'collapse';  " 2 pt.
 	N_PZ_2892  node istype 'collapse';  " 2 pt.
 	N_PZ_2893  node istype 'collapse';  " 2 pt.
 	N_PZ_2894  node istype 'collapse';  " 2 pt.
 	N_PZ_2895  node istype 'collapse';  " 2 pt.
 	N_PZ_2896  node istype 'collapse';  " 2 pt.
 	N_PZ_2897  node istype 'collapse';  " 1 pt.
 	N_PZ_2898  node istype 'collapse';  " 1 pt.
 	N_PZ_2900  node istype 'collapse';  " 1 pt.
 	N_PZ_2901  node istype 'collapse';  " 1 pt.
 	N_PZ_2903  node istype 'collapse';  " 1 pt.
 	N_PZ_2906  node istype 'collapse';  " 1 pt.
 	N_PZ_2907  node istype 'collapse';  " 1 pt.
 	N_PZ_2908  node istype 'collapse';  " 2 pt.
 	N_PZ_2909  node istype 'collapse';  " 2 pt.
 	N_PZ_2910  node istype 'collapse';  " 2 pt.
 	N_PZ_2912  node istype 'collapse';  " 2 pt.
 	N_PZ_2913  node istype 'collapse';  " 1 pt.
 	N_PZ_2914  node istype 'collapse';  " 1 pt.
 	N_PZ_2917  node istype 'collapse';  " 1 pt.
 	N_PZ_2919  node istype 'collapse';  " 1 pt.
 	N_PZ_2920  node istype 'collapse';  " 1 pt.
 	N_PZ_2922  node istype 'collapse';  " 2 pt.
 	N_PZ_2924  node istype 'collapse';  " 2 pt.
 	N_PZ_2927  node istype 'collapse';  " 1 pt.
 	N_PZ_2929  node istype 'collapse';  " 1 pt.
 	N_PZ_2934  node istype 'collapse';  " 1 pt.
 	N_PZ_2935  node istype 'collapse';  " 1 pt.
 	N_PZ_2937  node istype 'collapse';  " 1 pt.
 	N_PZ_2938  node istype 'collapse';  " 2 pt.
 	N_PZ_2939  node istype 'collapse';  " 2 pt.
 	N_PZ_2941  node istype 'collapse';  " 2 pt.
 	N_PZ_2942  node istype 'collapse';  " 2 pt.
 	N_PZ_2943  node istype 'collapse';  " 2 pt.
 	N_PZ_2945  node istype 'collapse';  " 2 pt.
 	N_PZ_2946  node istype 'collapse';  " 2 pt.
 	N_PZ_2947  node istype 'collapse';  " 2 pt.
 	N_PZ_2948  node istype 'collapse';  " 2 pt.
 	N_PZ_2950  node istype 'collapse';  " 2 pt.
 	N_PZ_2970  node istype 'collapse';  " 1 pt.
 	N_PZ_2971  node istype 'collapse';  " 1 pt.
 	N_PZ_2972  node istype 'collapse';  " 1 pt.
 	N_PZ_2974  node istype 'collapse';  " 1 pt.
 	N_PZ_2975  node istype 'collapse';  " 1 pt.
 	N_PZ_2976  node istype 'collapse';  " 1 pt.
 	N_PZ_877  node istype 'collapse';  " 2 pt.
 	N_PZ_884  node istype 'collapse';  " 1 pt.
 	N_PZ_885  node istype 'collapse';  " 1 pt.
 	address_max_fsm<0>  node ;  " 1 pt.
 	address_max_fsm<1>  node ;  " 1 pt.
 	address_max_fsm<2>  node ;  " 1 pt.
 	address_max_fsm<3>  node ;  " 1 pt.
 	address_max_fsm<4>  node ;  " 1 pt.
 	address_max_fsm<5>  node ;  " 1 pt.
 	address_max_fsm<6>  node ;  " 1 pt.
 	address_max_fsm<7>  node ;  " 1 pt.
 	adr_latched<3>  node ;  " 1 pt.
 	adr_latched<5>  node ;  " 1 pt.
 	adr_latched<6>  node ;  " 1 pt.
 	adr_latched<8>  node ;  " 1 pt.
 	data_isa_latched<0>  node ;  " 1 pt.
 	data_isa_latched<10>  node ;  " 1 pt.
 	data_isa_latched<11>  node ;  " 1 pt.
 	data_isa_latched<12>  node ;  " 1 pt.
 	data_isa_latched<13>  node ;  " 1 pt.
 	data_isa_latched<14>  node ;  " 1 pt.
 	data_isa_latched<15>  node ;  " 1 pt.
 	data_isa_latched<1>  node ;  " 1 pt.
 	data_isa_latched<2>  node ;  " 1 pt.
 	data_isa_latched<3>  node ;  " 1 pt.
 	data_isa_latched<4>  node ;  " 1 pt.
 	data_isa_latched<5>  node ;  " 1 pt.
 	data_isa_latched<6>  node ;  " 1 pt.
 	data_isa_latched<7>  node ;  " 1 pt.
 	data_isa_latched<8>  node ;  " 1 pt.
 	data_isa_latched<9>  node ;  " 1 pt.
 	data_max_reg_in<0>  node ;  " 2 pt.
 	data_max_reg_in<10>  node ;  " 2 pt.
 	data_max_reg_in<11>  node ;  " 2 pt.
 	data_max_reg_in<12>  node ;  " 2 pt.
 	data_max_reg_in<13>  node ;  " 2 pt.
 	data_max_reg_in<14>  node ;  " 2 pt.
 	data_max_reg_in<15>  node ;  " 2 pt.
 	data_max_reg_in<1>  node ;  " 2 pt.
 	data_max_reg_in<2>  node ;  " 2 pt.
 	data_max_reg_in<3>  node ;  " 2 pt.
 	data_max_reg_in<4>  node ;  " 2 pt.
 	data_max_reg_in<5>  node ;  " 2 pt.
 	data_max_reg_in<6>  node ;  " 2 pt.
 	data_max_reg_in<7>  node ;  " 2 pt.
 	data_max_reg_in<8>  node ;  " 2 pt.
 	data_max_reg_in<9>  node ;  " 2 pt.
 	led_rad_sig  node ;  " 1 pt.
 	master_enable1  node ;  " 2 pt.
 	master_enable2  node ;  " 2 pt.
 	master_enable2_previous  node ;  " 1 pt.
 	mode_register<0>  node ;  " 1 pt.
 	mode_register<1>  node ;  " 1 pt.
 	mode_register<2>  node ;  " 1 pt.
 	mode_register<3>  node ;  " 1 pt.
 	mode_register<4>  node ;  " 1 pt.
 	mode_register<5>  node ;  " 1 pt.
 	mode_register<6>  node ;  " 1 pt.
 	mode_register<7>  node ;  " 1 pt.
 	ms_in  node ;  " 1 pt.
 	page_register<0>  node ;  " 1 pt.
 	page_register<1>  node ;  " 1 pt.
 	page_register<2>  node ;  " 1 pt.
 	page_register<3>  node ;  " 1 pt.
 	page_register<4>  node ;  " 1 pt.
 	page_register<5>  node ;  " 1 pt.
 	page_register<6>  node ;  " 1 pt.
 	page_register<7>  node ;  " 1 pt.
 	read_id1_register  node ;  " 4 pt.
 	read_id2_register  node ;  " 4 pt.
 	read_jumper_register  node ;  " 4 pt.
 	read_led_register  node ;  " 4 pt.
 	read_mode_register  node ;  " 4 pt.
 	read_page_register  node ;  " 4 pt.
 	reg_rd  node ;  " 1 pt.
 	reg_wr  node ;  " 1 pt.
 	reset_CPU_not0001  node ;  " 1 pt.
 	wdt_enable  node ;  " 2 pt.
 	xp_present_in  node ;  " 1 pt.
 

xpla property 'USER_SLEW_RATE data_isa<2> data_isa<5> data_isa<0> data_isa<3> data_isa<1> 
	data_isa<6> data_isa<7> data_isa<4> bale master_enable data_max<0> data_max<10> data_max<11> 
	data_max<12> data_max<13> data_max<14> data_max<15> data_max<1> data_max<2> data_max<3> 
	data_max<4> data_max<5> data_max<6> data_max<7> data_max<8> data_max<9> nvram_address<20> 
	brd bwr cs address_max<0> address_max<1> address_max<2> address_max<3> address_max<4> address_max<5> 
	address_max<6> address_max<7> nvram_address<15> nvram_address<16> nvram_address<17> nvram_address<18> 
	nvram_address<19> data_isa<10> data_isa<11> data_isa<12> data_isa<13> data_isa<14> data_isa<15> 
	data_isa<9> nvram_data<0> nvram_data<1> nvram_data<2> nvram_data<3> nvram_data<4> nvram_data<5> 
	nvram_data<6> nvram_data<7> data_isa<8> write_wdt_en test2 iocs16 load_buffer data_out_enable 
	nvram_oe nvram_we nvram_address<7> nvram_address<9> nvram_address<10> nvram_address<11> 
	nvram_address<12> nvram_address<13> nvram_address<14> nvram_address<0> nvram_address<1> 
	nvram_address<2> nvram_address<3> nvram_address<4> nvram_address<5> nvram_address<6> nvram_address<8> 
	nvram_ce nvram_cs led_lpt mrst reset_CPU wdt_trg iq_o_syn led_kvr led_rad direction_245 led_master_enable 
	led_pwr_good_tps led_wdt '; 
xpla property 'GLOBAL_CLK clk '; 
xpla property 'POWER_UP_HIGH led_lpt direction_245 I2/curstate_FSM_FFd1 master_enable2 master_enable2_previous 
	'; 
xpla property 'timespec  ale data_isa<2> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<2> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<2> 2.000000'; 
xpla property 'timespec  iord data_isa<2> 2.000000'; 
xpla property 'timespec  aen data_isa<2> 2.000000'; 
xpla property 'timespec  clk data_isa<2> 2.000000'; 
xpla property 'timespec  nvram_data<2> data_isa<2> 2.000000'; 
xpla property 'timespec  iowr data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<2> 2.000000'; 
xpla property 'timespec  reset data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<2> 2.000000'; 
xpla property 'timespec  smemr data_isa<2> 2.000000'; 
xpla property 'timespec  xp_address<2> data_isa<2> 2.000000'; 
xpla property 'timespec  ale data_isa<5> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<5> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<5> 2.000000'; 
xpla property 'timespec  iord data_isa<5> 2.000000'; 
xpla property 'timespec  aen data_isa<5> 2.000000'; 
xpla property 'timespec  clk data_isa<5> 2.000000'; 
xpla property 'timespec  nvram_data<5> data_isa<5> 2.000000'; 
xpla property 'timespec  iowr data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<5> 2.000000'; 
xpla property 'timespec  reset data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<5> 2.000000'; 
xpla property 'timespec  smemr data_isa<5> 2.000000'; 
xpla property 'timespec  xp_address<5> data_isa<5> 2.000000'; 
xpla property 'timespec  ale data_isa<0> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<0> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<0> 2.000000'; 
xpla property 'timespec  iord data_isa<0> 2.000000'; 
xpla property 'timespec  aen data_isa<0> 2.000000'; 
xpla property 'timespec  clk data_isa<0> 2.000000'; 
xpla property 'timespec  nvram_data<0> data_isa<0> 2.000000'; 
xpla property 'timespec  iowr data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<0> 2.000000'; 
xpla property 'timespec  reset data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<0> 2.000000'; 
xpla property 'timespec  smemr data_isa<0> 2.000000'; 
xpla property 'timespec  xp_address<0> data_isa<0> 2.000000'; 
xpla property 'timespec  ale data_isa<3> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<3> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<3> 2.000000'; 
xpla property 'timespec  iord data_isa<3> 2.000000'; 
xpla property 'timespec  aen data_isa<3> 2.000000'; 
xpla property 'timespec  clk data_isa<3> 2.000000'; 
xpla property 'timespec  nvram_data<3> data_isa<3> 2.000000'; 
xpla property 'timespec  iowr data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<3> 2.000000'; 
xpla property 'timespec  reset data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<3> 2.000000'; 
xpla property 'timespec  smemr data_isa<3> 2.000000'; 
xpla property 'timespec  xp_address<3> data_isa<3> 2.000000'; 
xpla property 'timespec  ale data_isa<1> 2.000000'; 
xpla property 'timespec  clk data_isa<1> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<1> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<1> 2.000000'; 
xpla property 'timespec  iord data_isa<1> 2.000000'; 
xpla property 'timespec  aen data_isa<1> 2.000000'; 
xpla property 'timespec  nvram_data<1> data_isa<1> 2.000000'; 
xpla property 'timespec  iowr data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<1> 2.000000'; 
xpla property 'timespec  reset data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<1> 2.000000'; 
xpla property 'timespec  smemr data_isa<1> 2.000000'; 
xpla property 'timespec  xp_address<1> data_isa<1> 2.000000'; 
xpla property 'timespec  ale data_isa<6> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<6> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<6> 2.000000'; 
xpla property 'timespec  iord data_isa<6> 2.000000'; 
xpla property 'timespec  aen data_isa<6> 2.000000'; 
xpla property 'timespec  clk data_isa<6> 2.000000'; 
xpla property 'timespec  nvram_data<6> data_isa<6> 2.000000'; 
xpla property 'timespec  iowr data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<6> 2.000000'; 
xpla property 'timespec  reset data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<6> 2.000000'; 
xpla property 'timespec  smemr data_isa<6> 2.000000'; 
xpla property 'timespec  cw6 data_isa<6> 2.000000'; 
xpla property 'timespec  xp_address<6> data_isa<6> 2.000000'; 
xpla property 'timespec  ale data_isa<7> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<7> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<7> 2.000000'; 
xpla property 'timespec  iord data_isa<7> 2.000000'; 
xpla property 'timespec  aen data_isa<7> 2.000000'; 
xpla property 'timespec  clk data_isa<7> 2.000000'; 
xpla property 'timespec  nvram_data<7> data_isa<7> 2.000000'; 
xpla property 'timespec  iowr data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<7> 2.000000'; 
xpla property 'timespec  reset data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<7> 2.000000'; 
xpla property 'timespec  smemr data_isa<7> 2.000000'; 
xpla property 'timespec  cw7 data_isa<7> 2.000000'; 
xpla property 'timespec  xp_address<7> data_isa<7> 2.000000'; 
xpla property 'timespec  ale data_isa<4> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<4> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<4> 2.000000'; 
xpla property 'timespec  iord data_isa<4> 2.000000'; 
xpla property 'timespec  aen data_isa<4> 2.000000'; 
xpla property 'timespec  clk data_isa<4> 2.000000'; 
xpla property 'timespec  nvram_data<4> data_isa<4> 2.000000'; 
xpla property 'timespec  iowr data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<4> 2.000000'; 
xpla property 'timespec  reset data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<4> 2.000000'; 
xpla property 'timespec  smemr data_isa<4> 2.000000'; 
xpla property 'timespec  xp_address<4> data_isa<4> 2.000000'; 
xpla property 'timespec  clk bale.D 1.000000'; 
xpla property 'timespec  clk data_max<0>.D 2.000000'; 
xpla property 'timespec  clk data_max<10>.D 2.000000'; 
xpla property 'timespec  clk data_max<11>.D 2.000000'; 
xpla property 'timespec  clk data_max<12>.D 2.000000'; 
xpla property 'timespec  clk data_max<13>.D 2.000000'; 
xpla property 'timespec  clk data_max<14>.D 2.000000'; 
xpla property 'timespec  clk data_max<15>.D 2.000000'; 
xpla property 'timespec  clk data_max<1>.D 2.000000'; 
xpla property 'timespec  clk data_max<2>.D 2.000000'; 
xpla property 'timespec  clk data_max<3>.D 2.000000'; 
xpla property 'timespec  clk data_max<4>.D 2.000000'; 
xpla property 'timespec  clk data_max<5>.D 2.000000'; 
xpla property 'timespec  clk data_max<6>.D 2.000000'; 
xpla property 'timespec  clk data_max<7>.D 2.000000'; 
xpla property 'timespec  clk data_max<8>.D 2.000000'; 
xpla property 'timespec  clk data_max<9>.D 2.000000'; 
xpla property 'timespec  ale nvram_address<20>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  aen nvram_address<20>.D 2.000000'; 
xpla property 'timespec  iowr nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  reset nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  clk brd.D 1.000000'; 
xpla property 'timespec  clk bwr.D 1.000000'; 
xpla property 'timespec  ale cs 2.000000'; 
xpla property 'timespec  cw6 cs 2.000000'; 
xpla property 'timespec  clk address_max<0>.D 1.000000'; 
xpla property 'timespec  clk address_max<1>.D 1.000000'; 
xpla property 'timespec  clk address_max<2>.D 1.000000'; 
xpla property 'timespec  clk address_max<3>.D 1.000000'; 
xpla property 'timespec  clk address_max<4>.D 1.000000'; 
xpla property 'timespec  clk address_max<5>.D 1.000000'; 
xpla property 'timespec  clk address_max<6>.D 1.000000'; 
xpla property 'timespec  clk address_max<7>.D 1.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<15> 2.000000'; 
xpla property 'timespec  ale nvram_address<15> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<15> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<15> 2.000000'; 
xpla property 'timespec  aen nvram_address<15> 2.000000'; 
xpla property 'timespec  iowr nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<15> 2.000000'; 
xpla property 'timespec  reset nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<16> 2.000000'; 
xpla property 'timespec  ale nvram_address<16> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<16> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<16> 2.000000'; 
xpla property 'timespec  aen nvram_address<16> 2.000000'; 
xpla property 'timespec  iowr nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<16> 2.000000'; 
xpla property 'timespec  reset nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<17> 2.000000'; 
xpla property 'timespec  ale nvram_address<17> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<17> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<17> 2.000000'; 
xpla property 'timespec  aen nvram_address<17> 2.000000'; 
xpla property 'timespec  iowr nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<17> 2.000000'; 
xpla property 'timespec  reset nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<18> 2.000000'; 
xpla property 'timespec  ale nvram_address<18> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<18> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<18> 2.000000'; 
xpla property 'timespec  aen nvram_address<18> 2.000000'; 
xpla property 'timespec  iowr nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<18> 2.000000'; 
xpla property 'timespec  reset nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<19> 2.000000'; 
xpla property 'timespec  ale nvram_address<19> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<19> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<19> 2.000000'; 
xpla property 'timespec  aen nvram_address<19> 2.000000'; 
xpla property 'timespec  iowr nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<19> 2.000000'; 
xpla property 'timespec  reset nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<19> 2.000000'; 
xpla property 'timespec  clk data_isa<10> 2.000000'; 
xpla property 'timespec  ale data_isa<10> 2.000000'; 
xpla property 'timespec  clk data_isa<11> 2.000000'; 
xpla property 'timespec  ale data_isa<11> 2.000000'; 
xpla property 'timespec  clk data_isa<12> 2.000000'; 
xpla property 'timespec  ale data_isa<12> 2.000000'; 
xpla property 'timespec  clk data_isa<13> 2.000000'; 
xpla property 'timespec  ale data_isa<13> 2.000000'; 
xpla property 'timespec  clk data_isa<14> 2.000000'; 
xpla property 'timespec  ale data_isa<14> 2.000000'; 
xpla property 'timespec  clk data_isa<15> 2.000000'; 
xpla property 'timespec  ale data_isa<15> 2.000000'; 
xpla property 'timespec  clk data_isa<9> 2.000000'; 
xpla property 'timespec  ale data_isa<9> 2.000000'; 
xpla property 'timespec  clk nvram_data<0>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<1>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<2>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<3>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<4>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<5>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<6>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<7>.D 1.000000'; 
xpla property 'timespec  power_supply_24V data_isa<8> 2.000000'; 
xpla property 'timespec  ale data_isa<8> 2.000000'; 
xpla property 'timespec  clk data_isa<8> 2.000000'; 
xpla property 'timespec  iowr iocs16 2.000000'; 
xpla property 'timespec  iord iocs16 2.000000'; 
xpla property 'timespec  ale iocs16 2.000000'; 
xpla property 'timespec  cw6 iocs16 2.000000'; 
xpla property 'timespec  clk master_enable 1.000000'; 
xpla property 'timespec  clk load_buffer.D 1.000000'; 
xpla property 'timespec  ale test2 2.000000'; 
xpla property 'timespec  clk test2 1.000000'; 
xpla property 'timespec  clk data_out_enable.D 1.000000'; 
xpla property 'timespec  clk write_wdt_en.D 2.000000'; 
xpla property 'timespec  ale nvram_oe 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_oe 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_oe 2.000000'; 
xpla property 'timespec  aen nvram_oe 2.000000'; 
xpla property 'timespec  iowr nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_oe 2.000000'; 
xpla property 'timespec  reset nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_oe 2.000000'; 
xpla property 'timespec  iord nvram_oe 2.000000'; 
xpla property 'timespec  smemr nvram_oe 2.000000'; 
xpla property 'timespec  iowr nvram_we 2.000000'; 
xpla property 'timespec  ale nvram_we 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_we 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_we 2.000000'; 
xpla property 'timespec  aen nvram_we 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_we 2.000000'; 
xpla property 'timespec  reset nvram_we 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_we 2.000000'; 
xpla property 'timespec  smemw nvram_we 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<7> 2.000000'; 
xpla property 'timespec  ale nvram_address<7> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<7> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<7> 2.000000'; 
xpla property 'timespec  aen nvram_address<7> 2.000000'; 
xpla property 'timespec  iowr nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<7> 2.000000'; 
xpla property 'timespec  reset nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<9> 2.000000'; 
xpla property 'timespec  ale nvram_address<9> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<9> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<9> 2.000000'; 
xpla property 'timespec  aen nvram_address<9> 2.000000'; 
xpla property 'timespec  iowr nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<9> 2.000000'; 
xpla property 'timespec  reset nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<10> 2.000000'; 
xpla property 'timespec  ale nvram_address<10> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<10> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<10> 2.000000'; 
xpla property 'timespec  aen nvram_address<10> 2.000000'; 
xpla property 'timespec  iowr nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<10> 2.000000'; 
xpla property 'timespec  reset nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<11> 2.000000'; 
xpla property 'timespec  ale nvram_address<11> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<11> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<11> 2.000000'; 
xpla property 'timespec  aen nvram_address<11> 2.000000'; 
xpla property 'timespec  iowr nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<11> 2.000000'; 
xpla property 'timespec  reset nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<12> 2.000000'; 
xpla property 'timespec  ale nvram_address<12> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<12> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<12> 2.000000'; 
xpla property 'timespec  aen nvram_address<12> 2.000000'; 
xpla property 'timespec  iowr nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<12> 2.000000'; 
xpla property 'timespec  reset nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<13> 2.000000'; 
xpla property 'timespec  ale nvram_address<13> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<13> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<13> 2.000000'; 
xpla property 'timespec  aen nvram_address<13> 2.000000'; 
xpla property 'timespec  iowr nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<13> 2.000000'; 
xpla property 'timespec  reset nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<14> 2.000000'; 
xpla property 'timespec  ale nvram_address<14> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<14> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<14> 2.000000'; 
xpla property 'timespec  aen nvram_address<14> 2.000000'; 
xpla property 'timespec  iowr nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<14> 2.000000'; 
xpla property 'timespec  reset nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<0> nvram_address<0> 2.000000'; 
xpla property 'timespec  ale nvram_address<0> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<0> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<0> 2.000000'; 
xpla property 'timespec  aen nvram_address<0> 2.000000'; 
xpla property 'timespec  iowr nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<0> 2.000000'; 
xpla property 'timespec  reset nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<1> nvram_address<1> 2.000000'; 
xpla property 'timespec  ale nvram_address<1> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<1> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<1> 2.000000'; 
xpla property 'timespec  aen nvram_address<1> 2.000000'; 
xpla property 'timespec  iowr nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<1> 2.000000'; 
xpla property 'timespec  reset nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<2> nvram_address<2> 2.000000'; 
xpla property 'timespec  ale nvram_address<2> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<2> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<2> 2.000000'; 
xpla property 'timespec  aen nvram_address<2> 2.000000'; 
xpla property 'timespec  iowr nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<2> 2.000000'; 
xpla property 'timespec  reset nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<3> nvram_address<3> 2.000000'; 
xpla property 'timespec  ale nvram_address<3> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<3> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<3> 2.000000'; 
xpla property 'timespec  aen nvram_address<3> 2.000000'; 
xpla property 'timespec  iowr nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<3> 2.000000'; 
xpla property 'timespec  reset nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<4> 2.000000'; 
xpla property 'timespec  ale nvram_address<4> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<4> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<4> 2.000000'; 
xpla property 'timespec  aen nvram_address<4> 2.000000'; 
xpla property 'timespec  iowr nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<4> 2.000000'; 
xpla property 'timespec  reset nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<5> 2.000000'; 
xpla property 'timespec  ale nvram_address<5> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<5> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<5> 2.000000'; 
xpla property 'timespec  aen nvram_address<5> 2.000000'; 
xpla property 'timespec  iowr nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<5> 2.000000'; 
xpla property 'timespec  reset nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<6> 2.000000'; 
xpla property 'timespec  ale nvram_address<6> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<6> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<6> 2.000000'; 
xpla property 'timespec  aen nvram_address<6> 2.000000'; 
xpla property 'timespec  iowr nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<6> 2.000000'; 
xpla property 'timespec  reset nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<8> 2.000000'; 
xpla property 'timespec  ale nvram_address<8> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<8> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<8> 2.000000'; 
xpla property 'timespec  aen nvram_address<8> 2.000000'; 
xpla property 'timespec  iowr nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<8> 2.000000'; 
xpla property 'timespec  reset nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<8> 2.000000'; 
xpla property 'timespec  clk led_lpt.D 1.000000'; 
xpla property 'timespec  rst_dof_dsbl mrst 2.000000'; 
xpla property 'timespec  reset_CPU mrst 2.000000'; 
xpla property 'timespec  rst_taster mrst 2.000000'; 
xpla property 'timespec  nvram_rst mrst 2.000000'; 
xpla property 'timespec  clk mrst 1.000000'; 
xpla property 'timespec  wdt_out_stari mrst 2.000000'; 
xpla property 'timespec  clk wdt_trg.D 1.000000'; 
xpla property 'timespec  clk iq_o_syn 1.000000'; 
xpla property 'timespec  iq_i_syn iq_o_syn 2.000000'; 
xpla property 'timespec  clk led_kvr.D 1.000000'; 
xpla property 'timespec  clk led_rad.D 1.000000'; 
xpla property 'timespec  rst_taster reset_CPU 2.000000'; 
xpla property 'timespec  nvram_rst reset_CPU 2.000000'; 
xpla property 'timespec  clk reset_CPU 1.000000'; 
xpla property 'timespec  wdt_out_stari reset_CPU 2.000000'; 
xpla property 'timespec  clk direction_245.D 1.000000'; 
xpla property 'timespec  clk led_master_enable 1.000000'; 
xpla property 'timespec  pwr_good_tps led_pwr_good_tps 2.000000'; 
xpla property 'timespec  wdt_sig_stari led_wdt 2.000000'; 
xpla property 'timespec  ale nvram_ce 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_ce 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_ce 2.000000'; 
xpla property 'timespec  aen nvram_ce 2.000000'; 
xpla property 'timespec  iowr nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_ce 2.000000'; 
xpla property 'timespec  reset nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_cs 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_cs 2.000000'; 
xpla property 'timespec  reset nvram_cs 2.000000'; 
xpla property 'timespec  aen nvram_cs 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q bale.D 2.000000'; 
xpla property 'timespec  clk bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q brd.D 2.000000'; 
xpla property 'timespec  clk brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q bwr.D 2.000000'; 
xpla property 'timespec  clk bwr.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<0>.D 5.000000'; 
xpla property 'timespec  nvram_data<0>.Q nvram_data<0>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<0>.D 5.000000'; 
xpla property 'timespec  wdt_enable.Q nvram_data<0>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<0>.D 2.000000'; 
xpla property 'timespec  data_isa<0> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<0>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<0>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<0>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<0>.D 2.000000'; 
xpla property 'timespec  nvram_data<0> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<0>.D 2.000000'; 
xpla property 'timespec  xp_address<0> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<1>.D 5.000000'; 
xpla property 'timespec  nvram_data<1>.Q nvram_data<1>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<1>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<1>.D 2.000000'; 
xpla property 'timespec  data_isa<1> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<1>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<1>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<1>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<1>.D 2.000000'; 
xpla property 'timespec  nvram_data<1> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<1>.D 2.000000'; 
xpla property 'timespec  xp_address<1> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<2>.D 5.000000'; 
xpla property 'timespec  nvram_data<2>.Q nvram_data<2>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<2>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<2>.D 2.000000'; 
xpla property 'timespec  data_isa<2> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<2>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<2>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<2>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<2>.D 2.000000'; 
xpla property 'timespec  nvram_data<2> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<2>.D 2.000000'; 
xpla property 'timespec  xp_address<2> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<3>.D 5.000000'; 
xpla property 'timespec  nvram_data<3>.Q nvram_data<3>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<3>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<3>.D 2.000000'; 
xpla property 'timespec  data_isa<3> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<3>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<3>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<3>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<3>.D 2.000000'; 
xpla property 'timespec  nvram_data<3> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<3>.D 2.000000'; 
xpla property 'timespec  xp_address<3> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<4>.D 5.000000'; 
xpla property 'timespec  nvram_data<4>.Q nvram_data<4>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<4>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<4>.D 2.000000'; 
xpla property 'timespec  data_isa<4> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<4>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<4>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<4>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<4>.D 2.000000'; 
xpla property 'timespec  nvram_data<4> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<4>.D 2.000000'; 
xpla property 'timespec  xp_address<4> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<5>.D 5.000000'; 
xpla property 'timespec  nvram_data<5>.Q nvram_data<5>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<5>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<5>.D 2.000000'; 
xpla property 'timespec  data_isa<5> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<5>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<5>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<5>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<5>.D 2.000000'; 
xpla property 'timespec  nvram_data<5> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<5>.D 2.000000'; 
xpla property 'timespec  xp_address<5> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<6>.D 5.000000'; 
xpla property 'timespec  nvram_data<6>.Q nvram_data<6>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<6>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<6>.D 2.000000'; 
xpla property 'timespec  data_isa<6> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<6>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<6>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<6>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<6>.D 2.000000'; 
xpla property 'timespec  nvram_data<6> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<6>.D 2.000000'; 
xpla property 'timespec  cw6 nvram_data<6>.D 2.000000'; 
xpla property 'timespec  xp_address<6> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<7>.D 5.000000'; 
xpla property 'timespec  nvram_data<7>.Q nvram_data<7>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<7>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<7>.D 2.000000'; 
xpla property 'timespec  data_isa<7> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<7>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<7>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<7>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<7>.D 2.000000'; 
xpla property 'timespec  nvram_data<7> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<7>.D 2.000000'; 
xpla property 'timespec  cw7 nvram_data<7>.D 2.000000'; 
xpla property 'timespec  xp_address<7> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/curstate_FSM_FFd1.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/curstate_FSM_FFd1.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/curstate_FSM_FFd1.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/curstate_FSM_FFd1.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/curstate_FSM_FFd1.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q I2/curstate_FSM_FFd1.D 5.000000'; 
xpla property 'timespec  reg_wr.Q I2/curstate_FSM_FFd1.D 5.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd1.D 5.000000'; 
xpla property 'timespec  I2/load_address.Q I2/curstate_FSM_FFd1.D 2.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd1.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd1.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/curstate_FSM_FFd2.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q I2/curstate_FSM_FFd2.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/curstate_FSM_FFd2.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/curstate_FSM_FFd2.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/curstate_FSM_FFd2.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/curstate_FSM_FFd2.D 5.000000'; 
xpla property 'timespec  I2/load_address.Q I2/curstate_FSM_FFd2.D 2.000000'; 
xpla property 'timespec  reg_wr.Q I2/curstate_FSM_FFd2.D 5.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd2.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd2.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd2.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/curstate_FSM_FFd6.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/curstate_FSM_FFd6.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/curstate_FSM_FFd6.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/curstate_FSM_FFd6.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q I2/curstate_FSM_FFd6.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/curstate_FSM_FFd6.D 5.000000'; 
xpla property 'timespec  reg_wr.Q I2/curstate_FSM_FFd6.D 5.000000'; 
xpla property 'timespec  I2/load_address.Q I2/curstate_FSM_FFd6.D 2.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd6.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd6.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/curstate_FSM_FFd3.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/curstate_FSM_FFd3.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/curstate_FSM_FFd3.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/curstate_FSM_FFd3.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/curstate_FSM_FFd3.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q I2/curstate_FSM_FFd3.D 5.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd3.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd3.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd3.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/curstate_FSM_FFd4.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/curstate_FSM_FFd4.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q I2/curstate_FSM_FFd4.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/curstate_FSM_FFd4.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/curstate_FSM_FFd4.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/curstate_FSM_FFd4.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd4.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/curstate_FSM_FFd5.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/curstate_FSM_FFd5.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q I2/curstate_FSM_FFd5.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/curstate_FSM_FFd5.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/curstate_FSM_FFd5.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/curstate_FSM_FFd5.D 5.000000'; 
xpla property 'timespec  I2/load_address.Q I2/curstate_FSM_FFd5.D 2.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd5.D 5.000000'; 
xpla property 'timespec  reg_wr.Q I2/curstate_FSM_FFd5.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd5.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd5.D 2.000000'; 
xpla property 'timespec  write_wdt_en.Q wdt_enable.D 2.000000'; 
xpla property 'timespec  reg_wr.Q wdt_enable.D 5.000000'; 
xpla property 'timespec  clk wdt_enable.D 2.000000'; 
xpla property 'timespec  write_wdt_en.Q wdt_enable.CE 2.000000'; 
xpla property 'timespec  clk wdt_enable.CE 1.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q load_buffer.D 2.000000'; 
xpla property 'timespec  clk load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  clk data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  clk write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/load_address.D 2.000000'; 
xpla property 'timespec  clk I2/load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  clk I2/load_data.D 2.000000'; 
xpla property 'timespec  ms_in.Q master_enable2.D 5.000000'; 
xpla property 'timespec  reg_rd.Q master_enable2.D 5.000000'; 
xpla property 'timespec  master_enable2_previous.Q master_enable2.D 5.000000'; 
xpla property 'timespec  clk master_enable2.D 2.000000'; 
xpla property 'timespec  ale master_enable2.D 2.000000'; 
xpla property 'timespec  I2/led_kvr.Q I2/led_kvr.D 5.000000'; 
xpla property 'timespec  I2/load_address.Q I2/led_kvr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/led_kvr.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/led_kvr.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/led_kvr.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/led_kvr.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/led_kvr.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q I2/led_kvr.D 5.000000'; 
xpla property 'timespec  clk I2/led_kvr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  clk I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  ms_in.Q master_enable1.D 5.000000'; 
xpla property 'timespec  xp_present_in.Q master_enable1.D 5.000000'; 
xpla property 'timespec  clk master_enable1.D 2.000000'; 
xpla property 'timespec  wdt_out_stari master_enable1.D 2.000000'; 
xpla property 'timespec  reset master_enable1.D 2.000000'; 
xpla property 'timespec  master_enable2.Q master_enable2_previous.D 5.000000'; 
xpla property 'timespec  clk master_enable2_previous.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  clk wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/led_kvr.Q led_kvr.D 5.000000'; 
xpla property 'timespec  clk led_kvr.D 2.000000'; 
xpla property 'timespec  master_enable2.Q led_rad.D 5.000000'; 
xpla property 'timespec  master_enable1.Q led_rad.D 5.000000'; 
xpla property 'timespec  bale.Q led_rad.D 2.000000'; 
xpla property 'timespec  clk led_rad.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q direction_245.D 2.000000'; 
xpla property 'timespec  clk direction_245.D 2.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd1.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd2.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd6.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd3.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd4.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd5.AR 1.000000'; 
xpla property 'timespec  ale reg_wr.D 2.000000'; 
xpla property 'timespec  cw6 reg_wr.D 2.000000'; 
xpla property 'timespec  iowr reg_wr.D 2.000000'; 
xpla property 'timespec  aen reg_wr.D 2.000000'; 
xpla property 'timespec  iowr I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  ale I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  aen I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<21> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<22> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<23> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<19> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<15> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<16> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<17> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<18> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<20> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  reset I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<8> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<11> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<9> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<4> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<12> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<7> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<5> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<6> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<14> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<10> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<13> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  smemw I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  ale reg_rd.D 2.000000'; 
xpla property 'timespec  cw6 reg_rd.D 2.000000'; 
xpla property 'timespec  aen reg_rd.D 2.000000'; 
xpla property 'timespec  iord reg_rd.D 2.000000'; 
xpla property 'timespec  xp_address<6> ms_in.D 2.000000'; 
xpla property 'timespec  xp_address<7> xp_present_in.D 2.000000'; 
EQUATIONS 

 I2/curstate_FSM_FFd1.AP = 0;
 I2/curstate_FSM_FFd1.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd1.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd1.D = N_PZ_1472 & N_PZ_2909
      # N_PZ_1473 & N_PZ_2909
      # N_PZ_1472 & N_PZ_1532
      # N_PZ_1473 & N_PZ_1532
      # !I2/curstate_FSM_FFd6.Q & I2/curstate_FSM_FFd5.Q
      # N_PZ_1537
      # N_PZ_1539
      # N_PZ_1536
      # N_PZ_1538
      # N_PZ_1541;		"--- [PT=10, FI=11, LVL=5] ---
 I2/curstate_FSM_FFd2.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd2.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! I2/curstate_FSM_FFd2.D = I2/curstate_FSM_FFd1.Q & I2/curstate_FSM_FFd2.Q & 
    N_PZ_1310 & N_PZ_1539 & !N_PZ_1574
      # I2/curstate_FSM_FFd4.Q & !N_PZ_1539 & !N_PZ_1574 & !N_PZ_2882
      # !I2/curstate_FSM_FFd2.Q & I2/curstate_FSM_FFd3.Q & !
    I2/curstate_FSM_FFd5.Q & !N_PZ_1574
      # !N_PZ_1574 & N_PZ_2917 & N_PZ_2943
      # !I2/curstate_FSM_FFd6.Q & !N_PZ_1574 & N_PZ_2942
      # !I2/curstate_FSM_FFd4.Q & !N_PZ_1574 & N_PZ_2941
      # N_PZ_1536 & !N_PZ_1574 & N_PZ_2903;		"--- [PT=7, FI=16, LVL=6] ---
 I2/curstate_FSM_FFd3.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd3.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd3.D = !I2/curstate_FSM_FFd3.Q & !I2/curstate_FSM_FFd4.Q & 
    N_PZ_2884 & N_PZ_2924
      # I2/curstate_FSM_FFd1.Q & I2/curstate_FSM_FFd3.Q & N_PZ_2927
      # I2/curstate_FSM_FFd1.Q & N_PZ_2903 & N_PZ_2920
      # !I2/curstate_FSM_FFd1.Q & !N_PZ_2836 & N_PZ_2920
      # N_PZ_2914 & N_PZ_2934
      # !I2/curstate_FSM_FFd1.Q & N_PZ_2929
      # N_PZ_2903 & N_PZ_2927
      # !N_PZ_2883;		"--- [PT=8, FI=13, LVL=4] ---
 I2/curstate_FSM_FFd4.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd4.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! I2/curstate_FSM_FFd4.D = I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd2.Q & !
    N_PZ_2883 & N_PZ_2920
      # I2/curstate_FSM_FFd2.Q & !I2/curstate_FSM_FFd3.Q & N_PZ_2914
      # I2/curstate_FSM_FFd3.Q & !N_PZ_2854 & N_PZ_2903
      # !I2/curstate_FSM_FFd3.Q & !I2/curstate_FSM_FFd4.Q & N_PZ_2881
      # !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd6.Q & !
    I2/curstate_FSM_FFd4.Q
      # !I2/curstate_FSM_FFd3.Q & !N_PZ_2860
      # !I2/curstate_FSM_FFd6.Q & !N_PZ_2836
      # N_PZ_2864;		"--- [PT=8, FI=14, LVL=3] ---
 I2/curstate_FSM_FFd5.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd5.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! I2/curstate_FSM_FFd5.D = !I2/curstate_FSM_FFd2.Q & !N_PZ_1473 & !N_PZ_1472
     & N_PZ_2945
      # I2/curstate_FSM_FFd2.Q & !I2/curstate_FSM_FFd3.Q & !
    I2/curstate_FSM_FFd5.Q & !N_PZ_1473
      # !I2/curstate_FSM_FFd3.Q & !N_PZ_1473 & N_PZ_1539
      # !I2/curstate_FSM_FFd1.Q & !N_PZ_1473 & !N_PZ_1472
      # !I2/curstate_FSM_FFd4.Q & N_PZ_1310 & !N_PZ_1473
      # !I2/curstate_FSM_FFd6.Q & !I2/curstate_FSM_FFd3.Q & !N_PZ_1473
    ;		"--- [PT=6, FI=11, LVL=5] ---
 I2/curstate_FSM_FFd6.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd6.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! I2/curstate_FSM_FFd6.D = I2/curstate_FSM_FFd6.Q & N_PZ_2903 & N_PZ_2975
    
      # I2/curstate_FSM_FFd1.Q & !N_PZ_2836 & N_PZ_2948
      # Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & N_PZ_2832 & 
    N_PZ_2907
      # !Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & 
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & N_PZ_2907
      # !I2/curstate_FSM_FFd6.Q & !N_PZ_2836 & N_PZ_2854
      # I2/curstate_FSM_FFd1.Q & I2/curstate_FSM_FFd4.Q & !
    I2/curstate_FSM_FFd5.Q
      # !I2/curstate_FSM_FFd4.Q & N_PZ_2919
      # I2/curstate_FSM_FFd3.Q & N_PZ_2914
      # N_PZ_2887 & N_PZ_2907
      # !N_PZ_2881 & N_PZ_2906
      # !I2/curstate_FSM_FFd3.Q & !N_PZ_2860;		"--- [PT=11, FI=20, LVL=5] ---
 I2/led_kvr.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/led_kvr.T = address_max_fsm<0>.Q & address_max_fsm<1>.Q & 
    address_max_fsm<2>.Q & address_max_fsm<3>.Q & N_PZ_2888 & N_PZ_2972
    ;		"--- [PT=1, FI=6, LVL=4] ---
! I2/load_address.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/load_address.D = I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd2.Q & !
    I2/curstate_FSM_FFd6.Q & I2/curstate_FSM_FFd4.Q & I2/curstate_FSM_FFd5.Q
    ;		"--- [PT=1, FI=5, LVL=1] ---
! I2/load_data.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/load_data.D = I2/curstate_FSM_FFd6.Q & !I2/curstate_FSM_FFd3.Q & !
    N_PZ_2836 & !N_PZ_2854;		"--- [PT=1, FI=4, LVL=2] ---
! I2/write_lpt_en.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/write_lpt_en.D = I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd6.Q & 
    I2/curstate_FSM_FFd5.Q & N_PZ_2934;		"--- [PT=1, FI=4, LVL=2] ---
 I6/Mtrien_nvram_address<20>.D = !N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
! I6/Mtrien_nvram_address<20>.LH = N_PZ_877;		"--- [PT=1, FI=1, LVL=2] ---
 I6/Mtrien_nvram_data.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! I6/Mtrien_nvram_data.D = !nvram_ce & nvram_cs & !smemw & N_PZ_1028
      # !iowr & N_PZ_877 & N_PZ_1028;		"--- [PT=2, FI=6, LVL=4] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.D = address_isa<2>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.D = address_isa<4>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001.D = address_isa<7>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.D = address_isa<9>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.D = address_isa<10>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.D = address_isa<11>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.D = address_isa<12>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.D = address_isa<13>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000.D = address_isa<14>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001.D = address_isa<15>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.D = address_isa<16>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.D = address_isa<17>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000.D = address_isa<18>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.D = address_isa<19>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000.D = address_isa<20>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001.D = address_isa<21>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000.D = address_isa<22>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001.D = address_isa<23>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.D = address_isa<1>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.D = address_isa<0>
    ;		"--- [PT=1, FI=1, LVL=1] ---
 N89 = Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & N_PZ_2889
    
      # N_PZ_2950;		"--- [PT=2, FI=3, LVL=5] ---
 N_PZ_1028 = !reset & address_isa<8> & !address_isa<11> & !address_isa<19> & !
    address_isa<23> & !address_isa<22> & !address_isa<20> & !address_isa<7> & !
    address_isa<21> & address_isa<6> & !address_isa<14> & !address_isa<18> & !
    address_isa<16> & !address_isa<13> & !address_isa<17> & !address_isa<15>
     & !address_isa<10> & !address_isa<9> & address_isa<4> & !address_isa<12>
     & address_isa<5> & !aen & !base_addr_jp<1>
      # !reset & address_isa<8> & !address_isa<11> & !address_isa<19> & !
    address_isa<23> & !address_isa<22> & !address_isa<20> & !address_isa<7> & !
    address_isa<21> & address_isa<6> & !address_isa<14> & !address_isa<18> & !
    address_isa<16> & !address_isa<13> & !address_isa<17> & !address_isa<15>
     & !address_isa<10> & !address_isa<9> & address_isa<4> & !address_isa<12>
     & !address_isa<5> & !aen & base_addr_jp<1>
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & !address_isa<18> & !address_isa<16>
     & address_isa<17> & !address_isa<15> & !aen & !mode_register<2>.Q & !
    mode_register<0>.Q & !mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & address_isa<18> & !address_isa<16> & !
    address_isa<17> & !address_isa<15> & !aen & mode_register<2>.Q & !
    mode_register<0>.Q & !mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & !address_isa<18> & !address_isa<16>
     & address_isa<17> & address_isa<15> & !aen & !mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & address_isa<18> & !address_isa<16> & !
    address_isa<17> & address_isa<15> & !aen & mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & !address_isa<18> & address_isa<16> & 
    address_isa<17> & !address_isa<15> & !aen & !mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & address_isa<18> & address_isa<16> & !
    address_isa<17> & !address_isa<15> & !aen & mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & !address_isa<18> & address_isa<16> & 
    address_isa<17> & address_isa<15> & !aen & !mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & address_isa<18> & address_isa<16> & !
    address_isa<17> & address_isa<15> & !aen & mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & address_isa<23> & address_isa<22> & 
    address_isa<20> & address_isa<21> & address_isa<18> & address_isa<16> & 
    address_isa<17> & address_isa<15> & !aen & N_PZ_2834
      # !reset & address_isa<19> & address_isa<23> & address_isa<22> & 
    address_isa<20> & address_isa<21> & address_isa<18> & address_isa<16> & 
    address_isa<17> & address_isa<15> & !aen & mode_register<4>.Q
      # !reset & address_isa<19> & address_isa<23> & address_isa<22> & 
    address_isa<20> & address_isa<21> & address_isa<18> & address_isa<16> & 
    address_isa<17> & address_isa<15> & !aen & mode_register<3>.Q
    ;		"--- [PT=13, FI=29, LVL=3] ---
 N_PZ_1066 = !ale & !aen & !iord & base_addr_jp<0> & base_addr_jp<1> & !
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & !mode_register<2>.Q & N_PZ_2839 & N_PZ_2852 & 
    N_PZ_2859
      # !ale & !aen & !iord & !base_addr_jp<0> & base_addr_jp<1> & !
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & !mode_register<2>.Q & N_PZ_2839 & N_PZ_2852 & 
    N_PZ_2859
      # !ale & !aen & !iord & base_addr_jp<0> & !base_addr_jp<1> & !
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & !mode_register<2>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2859
    
      # !ale & !aen & !iord & !base_addr_jp<0> & !base_addr_jp<1> & !
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & !mode_register<2>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2859
    ;		"--- [PT=4, FI=19, LVL=7] ---
 N_PZ_1115 = Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & N_PZ_2835
     & N_PZ_2855
      # N_PZ_2950;		"--- [PT=2, FI=4, LVL=5] ---
 N_PZ_1309 = !I2/curstate_FSM_FFd2.Q & !I2/curstate_FSM_FFd6.Q & 
    I2/curstate_FSM_FFd3.Q & !I2/curstate_FSM_FFd4.Q & !I2/curstate_FSM_FFd5.Q
    
      # !I2/curstate_FSM_FFd3.Q & I2/curstate_FSM_FFd4.Q & !
    I2/curstate_FSM_FFd5.Q;		"--- [PT=2, FI=5, LVL=1] ---
 N_PZ_1310 = I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd2.Q & 
    I2/curstate_FSM_FFd6.Q & !I2/curstate_FSM_FFd3.Q & I2/curstate_FSM_FFd5.Q
    
      # I2/curstate_FSM_FFd6.Q & !I2/curstate_FSM_FFd3.Q & 
    I2/curstate_FSM_FFd4.Q;		"--- [PT=2, FI=6, LVL=1] ---
 N_PZ_1377 = !reset & address_isa<8> & !address_isa<11> & !address_isa<19> & !
    address_isa<23> & !address_isa<22> & !address_isa<20> & !address_isa<7> & !
    address_isa<21> & address_isa<6> & !address_isa<14> & !address_isa<18> & !
    address_isa<16> & !address_isa<13> & !address_isa<17> & !address_isa<15>
     & !address_isa<10> & !address_isa<9> & address_isa<4> & !address_isa<12>
     & address_isa<5> & !aen & !base_addr_jp<1>
      # !reset & address_isa<8> & !address_isa<11> & !address_isa<19> & !
    address_isa<23> & !address_isa<22> & !address_isa<20> & !address_isa<7> & !
    address_isa<21> & address_isa<6> & !address_isa<14> & !address_isa<18> & !
    address_isa<16> & !address_isa<13> & !address_isa<17> & !address_isa<15>
     & !address_isa<10> & !address_isa<9> & address_isa<4> & !address_isa<12>
     & !address_isa<5> & !aen & base_addr_jp<1>
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & !address_isa<18> & !address_isa<16>
     & address_isa<17> & !address_isa<15> & !aen & !mode_register<2>.Q & !
    mode_register<0>.Q & !mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & address_isa<18> & !address_isa<16> & !
    address_isa<17> & !address_isa<15> & !aen & mode_register<2>.Q & !
    mode_register<0>.Q & !mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & !address_isa<18> & !address_isa<16>
     & address_isa<17> & address_isa<15> & !aen & !mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & address_isa<18> & !address_isa<16> & !
    address_isa<17> & address_isa<15> & !aen & mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & !address_isa<18> & address_isa<16> & 
    address_isa<17> & !address_isa<15> & !aen & !mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & address_isa<18> & address_isa<16> & !
    address_isa<17> & !address_isa<15> & !aen & mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & !address_isa<18> & address_isa<16> & 
    address_isa<17> & address_isa<15> & !aen & !mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & address_isa<18> & address_isa<16> & !
    address_isa<17> & address_isa<15> & !aen & mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & address_isa<23> & address_isa<22> & 
    address_isa<20> & address_isa<21> & address_isa<18> & address_isa<16> & 
    address_isa<17> & address_isa<15> & !aen & N_PZ_2834
      # !reset & address_isa<19> & address_isa<23> & address_isa<22> & 
    address_isa<20> & address_isa<21> & address_isa<18> & address_isa<16> & 
    address_isa<17> & address_isa<15> & !aen & mode_register<4>.Q
      # !reset & address_isa<19> & address_isa<23> & address_isa<22> & 
    address_isa<20> & address_isa<21> & address_isa<18> & address_isa<16> & 
    address_isa<17> & address_isa<15> & !aen & mode_register<3>.Q
    ;		"--- [PT=13, FI=29, LVL=3] ---
 N_PZ_1472 = !I2/curstate_FSM_FFd1.Q & I2/curstate_FSM_FFd5.Q & !N_PZ_2883
    
      # !N_PZ_2854 & N_PZ_2906;		"--- [PT=2, FI=5, LVL=3] ---
 N_PZ_1473 = !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd6.Q & !
    I2/curstate_FSM_FFd5.Q & 
    Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & adr_latched<3>.Q
     & reg_rd.Q & !N_PZ_2855
      # !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd6.Q & !
    I2/curstate_FSM_FFd5.Q & reg_wr.Q & 
    Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & !adr_latched<3>.Q
     & !N_PZ_2855
      # !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd6.Q & !
    I2/curstate_FSM_FFd5.Q & 
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & 
    Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & !adr_latched<3>.Q
     & reg_rd.Q
      # !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd6.Q & !
    I2/curstate_FSM_FFd5.Q & reg_wr.Q & !adr_latched<3>.Q & N_PZ_2976
      # !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd6.Q & !
    I2/curstate_FSM_FFd5.Q & !adr_latched<3>.Q & reg_rd.Q & N_PZ_2947
      # !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd6.Q & !
    I2/curstate_FSM_FFd5.Q & N_PZ_2836;		"--- [PT=6, FI=12, LVL=3] ---
 N_PZ_1532 = reg_wr.Q & Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q
     & !N_PZ_2882
      # !N_PZ_2882 & N_PZ_2974
      # N_PZ_2859 & !N_PZ_2882;		"--- [PT=3, FI=5, LVL=2] ---
 N_PZ_1536 = I2/curstate_FSM_FFd6.Q & N_PZ_2975
    ;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_1537 = I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd4.Q & 
    I2/curstate_FSM_FFd5.Q & N_PZ_2882
      # !I2/curstate_FSM_FFd1.Q & I2/curstate_FSM_FFd6.Q & N_PZ_2946
      # !N_PZ_2882 & N_PZ_2892 & N_PZ_2919
      # I2/curstate_FSM_FFd1.Q & N_PZ_2892 & N_PZ_2907
      # I2/curstate_FSM_FFd1.Q & I2/curstate_FSM_FFd6.Q & N_PZ_2906
      # !I2/curstate_FSM_FFd4.Q & N_PZ_2919;		"--- [PT=6, FI=10, LVL=4] ---
 N_PZ_1538 = !I2/curstate_FSM_FFd1.Q & N_PZ_2929
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_1539 = I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd2.Q & 
    I2/curstate_FSM_FFd6.Q & !I2/curstate_FSM_FFd5.Q & N_PZ_2858 & N_PZ_2972
    
      # I2/curstate_FSM_FFd6.Q & I2/curstate_FSM_FFd4.Q & !
    I2/curstate_FSM_FFd5.Q;		"--- [PT=2, FI=7, LVL=4] ---
 N_PZ_1541 = !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd6.Q & 
    I2/curstate_FSM_FFd5.Q & reg_wr.Q & !
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !adr_latched<3>.Q
     & N_PZ_2832 & N_PZ_2883
      # !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd6.Q & reg_wr.Q & !
    adr_latched<3>.Q & N_PZ_2864 & N_PZ_2922;		"--- [PT=2, FI=10, LVL=4] ---
 N_PZ_1574 = N_PZ_2862 & N_PZ_2935 & N_PZ_2937
      # N_PZ_2880 & !N_PZ_2887 & N_PZ_2935
      # !N_PZ_2832 & N_PZ_2835 & N_PZ_2935;		"--- [PT=3, FI=7, LVL=4] ---
 N_PZ_2824 = !base_addr_jp<1> & adr_latched<5>.Q
      # base_addr_jp<1> & !adr_latched<5>.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2828 = !nvram_ce & !N_PZ_2938
      # nvram_ce & !N_PZ_2908;		"--- [PT=2, FI=3, LVL=4] ---
 N_PZ_2832 = !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q
      # Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2833 = !mode_register<6>.Q
      # mode_register<5>.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2834 = N_PZ_2833
      # mode_register<7>.Q;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_2835 = !adr_latched<3>.Q & reg_rd.Q;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2836 = I2/curstate_FSM_FFd4.Q
      # I2/curstate_FSM_FFd2.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2838 = !Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2839 = !Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2840 = !Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001.Q & 
    adr_latched<8>.Q;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2841 = !ale & N_PZ_2839;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2842 = !Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001.Q & N_PZ_2840
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2843 = !Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001.Q & N_PZ_2842
    ;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_2844 = !Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & N_PZ_2841
    ;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_2845 = !Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & N_PZ_2844
    ;		"--- [PT=1, FI=2, LVL=4] ---
 N_PZ_2846 = !Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & N_PZ_2845
    ;		"--- [PT=1, FI=2, LVL=5] ---
 N_PZ_2847 = !Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & N_PZ_2846
    ;		"--- [PT=1, FI=2, LVL=6] ---
 N_PZ_2848 = !Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2849 = !Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000.Q & N_PZ_2843
    ;		"--- [PT=1, FI=2, LVL=4] ---
 N_PZ_2850 = !Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & N_PZ_2848
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2851 = N_PZ_2849 & N_PZ_2850;		"--- [PT=1, FI=2, LVL=5] ---
 N_PZ_2852 = N_PZ_2838 & N_PZ_2851;		"--- [PT=1, FI=2, LVL=6] ---
 N_PZ_2853 = N_PZ_2847 & N_PZ_2852;		"--- [PT=1, FI=2, LVL=7] ---
 N_PZ_2854 = I2/curstate_FSM_FFd5.Q
      # I2/curstate_FSM_FFd1.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2855 = Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q
      # Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2856 = !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & N_PZ_2853
    ;		"--- [PT=1, FI=2, LVL=8] ---
 N_PZ_2857 = !aen & N_PZ_2856;		"--- [PT=1, FI=2, LVL=9] ---
 N_PZ_2858 = !address_max_fsm<0>.Q & !address_max_fsm<1>.Q & !
    address_max_fsm<2>.Q & !address_max_fsm<3>.Q
      # address_max_fsm<0>.Q & address_max_fsm<1>.Q & address_max_fsm<2>.Q & 
    address_max_fsm<3>.Q;		"--- [PT=2, FI=4, LVL=1] ---
 N_PZ_2859 = Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & 
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2860 = !I2/curstate_FSM_FFd5.Q
      # I2/curstate_FSM_FFd6.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2861 = !Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & N_PZ_2857
    ;		"--- [PT=1, FI=2, LVL=10] ---
 N_PZ_2862 = !Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & !
    N_PZ_2855;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2863 = !iowr & N_PZ_2861;		"--- [PT=1, FI=2, LVL=11] ---
 N_PZ_2864 = !I2/curstate_FSM_FFd3.Q & !N_PZ_2836
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2865 = !N_PZ_885 & !N_PZ_884;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2866 = !address_max<4>.PIN & !address_max<3>.PIN
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2867 = !address_max<0>.PIN & N_PZ_2866;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2868 = !address_max<1>.PIN & N_PZ_2867;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_2869 = !address_max<2>.PIN & N_PZ_2868;		"--- [PT=1, FI=2, LVL=4] ---
 N_PZ_2870 = !address_max<6>.PIN & N_PZ_2869;		"--- [PT=1, FI=2, LVL=5] ---
 N_PZ_2871 = !address_max<7>.PIN & N_PZ_2870;		"--- [PT=1, FI=2, LVL=6] ---
 N_PZ_2872 = !address_max<5>.PIN & N_PZ_2871;		"--- [PT=1, FI=2, LVL=7] ---
 N_PZ_2873 = N_PZ_1028 & N_PZ_2828;		"--- [PT=1, FI=2, LVL=5] ---
 N_PZ_2874 = !master_enable & !data_out_enable.Q
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2875 = N_PZ_2863 & N_PZ_2898;		"--- [PT=1, FI=2, LVL=12] ---
 N_PZ_2876 = N_PZ_2865 & N_PZ_2875;		"--- [PT=1, FI=2, LVL=13] ---
 N_PZ_2878 = N_PZ_2835 & N_PZ_2862;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_2879 = read_jumper_register
      # read_led_register;		"--- [PT=2, FI=2, LVL=8] ---
 N_PZ_2880 = !Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & N_PZ_2859
    
      # N_PZ_2976;		"--- [PT=2, FI=3, LVL=3] ---
 N_PZ_2881 = I2/curstate_FSM_FFd5.Q
      # !I2/curstate_FSM_FFd6.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2882 = I2/curstate_FSM_FFd3.Q
      # I2/curstate_FSM_FFd2.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2883 = !I2/curstate_FSM_FFd4.Q
      # !I2/curstate_FSM_FFd3.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2884 = !I2/curstate_FSM_FFd6.Q & !N_PZ_2854
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2885 = N_PZ_2879
      # read_id1_register;		"--- [PT=2, FI=2, LVL=9] ---
 N_PZ_2887 = adr_latched<3>.Q
      # !reg_wr.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2888 = !I2/led_kvr.Q & N_PZ_2864 & N_PZ_2914
      # I2/led_kvr.Q & N_PZ_2884 & N_PZ_2903;		"--- [PT=2, FI=5, LVL=3] ---
 N_PZ_2889 = Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & N_PZ_2835
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2890 = read_page_register
      # read_id2_register;		"--- [PT=2, FI=2, LVL=8] ---
 N_PZ_2891 = read_mode_register
      # test2;		"--- [PT=2, FI=2, LVL=8] ---
 N_PZ_2892 = reg_rd.Q
      # reg_wr.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2893 = N_PZ_2873
      # N_PZ_1115;		"--- [PT=2, FI=2, LVL=6] ---
 N_PZ_2894 = N_PZ_2890
      # N_PZ_2885;		"--- [PT=2, FI=2, LVL=10] ---
 N_PZ_2895 = N_PZ_2893
      # N_PZ_2891;		"--- [PT=2, FI=2, LVL=9] ---
 N_PZ_2896 = N_PZ_2895
      # N_PZ_2894;		"--- [PT=2, FI=2, LVL=11] ---
 N_PZ_2897 = adr_latched<6>.Q & N_PZ_2824;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2898 = !Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & N_PZ_2897
    ;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_2900 = N_PZ_2859 & N_PZ_2876;		"--- [PT=1, FI=2, LVL=14] ---
 N_PZ_2901 = !N_PZ_2832 & N_PZ_2876;		"--- [PT=1, FI=2, LVL=14] ---
 N_PZ_2903 = I2/curstate_FSM_FFd2.Q & !I2/curstate_FSM_FFd4.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2906 = I2/curstate_FSM_FFd3.Q & !N_PZ_2836
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2907 = !I2/curstate_FSM_FFd6.Q & N_PZ_2864
    ;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_2908 = iord
      # nvram_cs;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_2909 = N_PZ_1310
      # N_PZ_1309;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_2910 = !iord
      # !iowr;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2912 = Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & N_PZ_2889
      # N_PZ_2835 & N_PZ_2880;		"--- [PT=2, FI=5, LVL=4] ---
 N_PZ_2913 = N_PZ_2835 & N_PZ_2859;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2914 = I2/curstate_FSM_FFd1.Q & !N_PZ_2881
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2917 = !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd2.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2919 = I2/curstate_FSM_FFd1.Q & !N_PZ_2860
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2920 = I2/curstate_FSM_FFd6.Q & I2/curstate_FSM_FFd5.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2922 = !Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & N_PZ_2859
    
      # N_PZ_2862;		"--- [PT=2, FI=3, LVL=3] ---
 N_PZ_2924 = Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & !
    N_PZ_2855 & N_PZ_2937
      # N_PZ_2859 & N_PZ_2889;		"--- [PT=2, FI=5, LVL=3] ---
 N_PZ_2927 = !I2/curstate_FSM_FFd6.Q & !I2/curstate_FSM_FFd5.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2929 = I2/curstate_FSM_FFd2.Q & I2/curstate_FSM_FFd3.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2934 = I2/curstate_FSM_FFd2.Q & I2/curstate_FSM_FFd4.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2935 = !N_PZ_2854 & N_PZ_2864;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_2937 = adr_latched<3>.Q & reg_rd.Q;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2938 = smemr
      # !nvram_cs;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_2939 = !wdt_enable.Q
      # !wdt_out_stari;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_2941 = !I2/curstate_FSM_FFd3.Q & I2/curstate_FSM_FFd5.Q
      # N_PZ_1539;		"--- [PT=2, FI=3, LVL=5] ---
 N_PZ_2942 = !I2/curstate_FSM_FFd3.Q & !N_PZ_1309
      # !N_PZ_2836;		"--- [PT=2, FI=3, LVL=2] ---
 N_PZ_2943 = N_PZ_1539
      # !N_PZ_1536;		"--- [PT=2, FI=2, LVL=5] ---
 N_PZ_2945 = I2/curstate_FSM_FFd4.Q & !N_PZ_1310
      # !I2/curstate_FSM_FFd6.Q;		"--- [PT=2, FI=3, LVL=2] ---
 N_PZ_2946 = !N_PZ_2883
      # N_PZ_2864;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_2947 = !reg_wr.Q & N_PZ_2974
      # !N_PZ_2832;		"--- [PT=2, FI=3, LVL=2] ---
 N_PZ_2948 = N_PZ_2858 & N_PZ_2972
      # I2/curstate_FSM_FFd5.Q;		"--- [PT=2, FI=3, LVL=4] ---
 N_PZ_2950 = Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & N_PZ_2889
    
      # N_PZ_2878;		"--- [PT=2, FI=3, LVL=4] ---
 N_PZ_2970 = !address_max_fsm<5>.Q & !address_max_fsm<6>.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2971 = !address_max_fsm<4>.Q & N_PZ_2970;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2972 = !address_max_fsm<7>.Q & N_PZ_2971;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_2974 = !Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !
    Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_2975 = !I2/curstate_FSM_FFd3.Q & !N_PZ_2854
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_2976 = Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !N_PZ_2832
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_877 = !reset & address_isa<8> & !address_isa<11> & !address_isa<19> & !
    address_isa<23> & !address_isa<22> & !address_isa<20> & !address_isa<7> & !
    address_isa<21> & address_isa<6> & !address_isa<14> & !address_isa<18> & !
    address_isa<16> & !address_isa<13> & !address_isa<17> & !address_isa<15>
     & !address_isa<10> & !address_isa<9> & address_isa<4> & !address_isa<12>
     & address_isa<5> & !aen & !base_addr_jp<1>
      # !reset & address_isa<8> & !address_isa<11> & !address_isa<19> & !
    address_isa<23> & !address_isa<22> & !address_isa<20> & !address_isa<7> & !
    address_isa<21> & address_isa<6> & !address_isa<14> & !address_isa<18> & !
    address_isa<16> & !address_isa<13> & !address_isa<17> & !address_isa<15>
     & !address_isa<10> & !address_isa<9> & address_isa<4> & !address_isa<12>
     & !address_isa<5> & !aen & base_addr_jp<1>
    ;		"--- [PT=2, FI=23, LVL=1] ---
 N_PZ_884 = !base_addr_jp<0> & !adr_latched<3>.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_885 = base_addr_jp<0> & adr_latched<3>.Q;		"--- [PT=1, FI=2, LVL=1] ---
 address_max<0>.CLK = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<0>.D = data_isa_latched<0>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<0>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<1>.CLK = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<1>.D = data_isa_latched<1>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<1>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<2>.CLK = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<2>.D = data_isa_latched<2>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<2>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<3>.CLK = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<3>.D = data_isa_latched<3>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<3>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<4>.CLK = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<4>.D = data_isa_latched<4>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<4>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<5>.CLK = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<5>.D = data_isa_latched<5>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<5>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<6>.CLK = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<6>.D = data_isa_latched<6>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<6>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<7>.CLK = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<7>.D = data_isa_latched<7>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<7>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max_fsm<0>.D = data_isa_latched<0>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<0>.LH = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<1>.D = data_isa_latched<1>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<1>.LH = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<2>.D = data_isa_latched<2>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<2>.LH = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<3>.D = data_isa_latched<3>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<3>.LH = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<4>.D = data_isa_latched<4>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<4>.LH = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<5>.D = data_isa_latched<5>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<5>.LH = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<6>.D = data_isa_latched<6>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<6>.LH = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<7>.D = data_isa_latched<7>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max_fsm<7>.LH = I2/load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
! adr_latched<3>.CLK = ale;		"--- [PT=1, FI=1, LVL=1] ---
 adr_latched<3>.D = address_isa<3>;		"--- [PT=1, FI=1, LVL=1] ---
! adr_latched<5>.CLK = ale;		"--- [PT=1, FI=1, LVL=1] ---
 adr_latched<5>.D = address_isa<5>;		"--- [PT=1, FI=1, LVL=1] ---
! adr_latched<6>.CLK = ale;		"--- [PT=1, FI=1, LVL=1] ---
 adr_latched<6>.D = address_isa<6>;		"--- [PT=1, FI=1, LVL=1] ---
! adr_latched<8>.CLK = ale;		"--- [PT=1, FI=1, LVL=1] ---
 adr_latched<8>.D = address_isa<8>;		"--- [PT=1, FI=1, LVL=1] ---
! bale.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! bale.D = !I2/curstate_FSM_FFd1.Q & I2/curstate_FSM_FFd2.Q & !
    I2/curstate_FSM_FFd6.Q & !I2/curstate_FSM_FFd5.Q
      # I2/curstate_FSM_FFd3.Q & N_PZ_2917 & N_PZ_2920
      # !N_PZ_2881 & N_PZ_2929
      # I2/curstate_FSM_FFd4.Q & N_PZ_2860
      # N_PZ_1310
      # N_PZ_1309;		"--- [PT=6, FI=13, LVL=2] ---
 bale.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
! brd.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! brd.D = I2/curstate_FSM_FFd3.Q & N_PZ_2917 & N_PZ_2920
      # I2/curstate_FSM_FFd3.Q & !N_PZ_2881 & N_PZ_2903
      # !I2/curstate_FSM_FFd2.Q & N_PZ_2860 & !N_PZ_2883
    ;		"--- [PT=3, FI=8, LVL=2] ---
 brd.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
! bwr.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! bwr.D = !I2/curstate_FSM_FFd2.Q & !I2/curstate_FSM_FFd6.Q & 
    I2/curstate_FSM_FFd3.Q & !I2/curstate_FSM_FFd4.Q & !I2/curstate_FSM_FFd5.Q
    
      # I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd2.Q & 
    I2/curstate_FSM_FFd6.Q & !I2/curstate_FSM_FFd3.Q & I2/curstate_FSM_FFd5.Q
    
      # !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd3.Q & 
    I2/curstate_FSM_FFd4.Q & !I2/curstate_FSM_FFd5.Q
      # !I2/curstate_FSM_FFd3.Q & !I2/curstate_FSM_FFd5.Q & N_PZ_2934
      # I2/curstate_FSM_FFd6.Q & !I2/curstate_FSM_FFd3.Q & 
    I2/curstate_FSM_FFd4.Q;		"--- [PT=5, FI=7, LVL=2] ---
 bwr.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 cs = !ale & cw6 & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & 
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & !adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852
      # !ale & !cw6 & Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & 
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & !adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852
    ;		"--- [PT=2, FI=12, LVL=7] ---
! data_isa<0> = !nvram_ce & nvram_cs & !smemr & !nvram_data<0>.PIN & N_PZ_1028
    
      # nvram_ce & !nvram_cs & !iord & !nvram_data<0>.PIN & N_PZ_1028
      # !wdt_enable.Q & N_PZ_2913
      # N89 & !data_max_reg_in<0>.Q
      # read_page_register & !page_register<0>.Q
      # read_mode_register & !mode_register<0>.Q
      # N89 & Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q
      # test2 & !xp_address<0>
      # read_jumper_register
      # read_led_register;		"--- [PT=10, FI=19, LVL=8] ---
 data_isa<0>.OE = N_PZ_2896;		"--- [PT=1, FI=1, LVL=12] ---
! data_isa<10> = !data_max_reg_in<10>.Q & N_PZ_2878
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<10>.OE = N89;		"--- [PT=1, FI=1, LVL=6] ---
! data_isa<11> = !data_max_reg_in<11>.Q & N_PZ_2878
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<11>.OE = N89;		"--- [PT=1, FI=1, LVL=6] ---
! data_isa<12> = !data_max_reg_in<12>.Q & N_PZ_2878
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<12>.OE = N89;		"--- [PT=1, FI=1, LVL=6] ---
! data_isa<13> = !data_max_reg_in<13>.Q & N_PZ_2878
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<13>.OE = N89;		"--- [PT=1, FI=1, LVL=6] ---
! data_isa<14> = !data_max_reg_in<14>.Q & N_PZ_2878
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<14>.OE = N89;		"--- [PT=1, FI=1, LVL=6] ---
! data_isa<15> = !data_max_reg_in<15>.Q & N_PZ_2878
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<15>.OE = N89;		"--- [PT=1, FI=1, LVL=6] ---
! data_isa<1> = !nvram_ce & nvram_cs & !smemr & !nvram_data<1>.PIN & N_PZ_1028
    
      # nvram_ce & !nvram_cs & !iord & !nvram_data<1>.PIN & N_PZ_1028
      # !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !
    data_max_reg_in<1>.Q & N_PZ_1115
      # Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & N_PZ_1115
    
      # read_page_register & !page_register<1>.Q
      # read_mode_register & !mode_register<1>.Q
      # read_jumper_register & base_addr_jp<0>
      # test2 & !xp_address<1>
      # read_id2_register;		"--- [PT=9, FI=19, LVL=8] ---
 data_isa<1>.OE = N_PZ_2896;		"--- [PT=1, FI=1, LVL=12] ---
! data_isa<2> = !nvram_ce & nvram_cs & !smemr & !nvram_data<2>.PIN & N_PZ_1028
    
      # nvram_ce & !nvram_cs & !iord & !nvram_data<2>.PIN & N_PZ_1028
      # N89 & !data_max_reg_in<2>.Q
      # read_page_register & !page_register<2>.Q
      # N89 & Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q
      # read_jumper_register & base_addr_jp<1>
      # test2 & !xp_address<2>
      # N_PZ_2913
      # N_PZ_1066
      # read_id2_register
      # read_led_register;		"--- [PT=11, FI=19, LVL=8] ---
 data_isa<2>.OE = N_PZ_2896;		"--- [PT=1, FI=1, LVL=12] ---
! data_isa<3> = !nvram_ce & nvram_cs & !smemr & !nvram_data<3>.PIN & N_PZ_1028
    
      # nvram_ce & !nvram_cs & !iord & !nvram_data<3>.PIN & N_PZ_1028
      # !data_max_reg_in<3>.Q & N_PZ_2878
      # read_page_register & !page_register<3>.Q
      # read_mode_register & !mode_register<3>.Q
      # test2 & !xp_address<3>
      # N_PZ_2912
      # read_id1_register
      # read_jumper_register
      # read_led_register;		"--- [PT=10, FI=18, LVL=8] ---
 data_isa<3>.OE = N_PZ_2896;		"--- [PT=1, FI=1, LVL=12] ---
! data_isa<4> = !nvram_ce & nvram_cs & !smemr & !nvram_data<4>.PIN & N_PZ_1028
    
      # nvram_ce & !nvram_cs & !iord & !nvram_data<4>.PIN & N_PZ_1028
      # !data_max_reg_in<4>.Q & N_PZ_2878
      # read_page_register & !page_register<4>.Q
      # read_mode_register & !mode_register<4>.Q
      # test2 & !xp_address<4>
      # N_PZ_2912
      # read_led_register;		"--- [PT=8, FI=16, LVL=8] ---
 data_isa<4>.OE = N_PZ_2896;		"--- [PT=1, FI=1, LVL=12] ---
! data_isa<5> = !nvram_ce & nvram_cs & !smemr & !nvram_data<5>.PIN & N_PZ_1028
    
      # nvram_ce & !nvram_cs & !iord & !nvram_data<5>.PIN & N_PZ_1028
      # N89 & !data_max_reg_in<5>.Q
      # read_page_register & !page_register<5>.Q
      # read_mode_register & !mode_register<5>.Q
      # N89 & Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q
      # test2 & !xp_address<5>
      # N_PZ_2913
      # read_jumper_register
      # read_id2_register
      # read_led_register;		"--- [PT=11, FI=19, LVL=8] ---
 data_isa<5>.OE = N_PZ_2896;		"--- [PT=1, FI=1, LVL=12] ---
! data_isa<6> = !nvram_ce & nvram_cs & !smemr & !nvram_data<6>.PIN & N_PZ_1028
    
      # nvram_ce & !nvram_cs & !iord & !nvram_data<6>.PIN & N_PZ_1028
      # !cw6 & Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & 
    N_PZ_2889
      # !data_max_reg_in<6>.Q & N_PZ_2878
      # read_page_register & !page_register<6>.Q
      # read_mode_register & !mode_register<6>.Q
      # test2 & !xp_address<6>
      # N_PZ_2913
      # read_jumper_register
      # read_led_register;		"--- [PT=10, FI=20, LVL=8] ---
 data_isa<6>.OE = N_PZ_2896;		"--- [PT=1, FI=1, LVL=12] ---
! data_isa<7> = !nvram_ce & nvram_cs & !smemr & !nvram_data<7>.PIN & N_PZ_1028
    
      # nvram_ce & !nvram_cs & !iord & !nvram_data<7>.PIN & N_PZ_1028
      # !cw7 & !N_PZ_2832 & N_PZ_2889
      # !Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & N_PZ_2913
    
      # !data_max_reg_in<7>.Q & N_PZ_2878
      # read_page_register & !page_register<7>.Q
      # read_mode_register & !mode_register<7>.Q
      # test2 & !xp_address<7>
      # read_id1_register
      # read_jumper_register
      # read_led_register;		"--- [PT=11, FI=22, LVL=8] ---
 data_isa<7>.OE = N_PZ_2896;		"--- [PT=1, FI=1, LVL=12] ---
! data_isa<8> = !data_max_reg_in<8>.Q & N_PZ_2878
      # test2 & !power_supply_24V;		"--- [PT=2, FI=4, LVL=4] ---
! data_isa<8>.OE = !N89 & !test2;		"--- [PT=1, FI=2, LVL=6] ---
! data_isa<9> = !data_max_reg_in<9>.Q & N_PZ_2878
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<9>.OE = N89;		"--- [PT=1, FI=1, LVL=6] ---
 data_isa_latched<0>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<0>.D = data_isa<0>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<10>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<10>.D = data_isa<10>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<11>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<11>.D = data_isa<11>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<12>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<12>.D = data_isa<12>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<13>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<13>.D = data_isa<13>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<14>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<14>.D = data_isa<14>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<15>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<15>.D = data_isa<15>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<1>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<1>.D = data_isa<1>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<2>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<2>.D = data_isa<2>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<3>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<3>.D = data_isa<3>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<4>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<4>.D = data_isa<4>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<5>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<5>.D = data_isa<5>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<6>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<6>.D = data_isa<6>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<7>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<7>.D = data_isa<7>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<8>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<8>.D = data_isa<8>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<9>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<9>.D = data_isa<9>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<0>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<0>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<0>.D = data_isa_latched<0>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<0>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<10>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<10>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<10>.D = data_isa_latched<10>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<10>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<11>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<11>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<11>.D = data_isa_latched<11>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<11>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<12>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<12>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<12>.D = data_isa_latched<12>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<12>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<13>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<13>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<13>.D = data_isa_latched<13>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<13>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<14>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<14>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<14>.D = data_isa_latched<14>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<14>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<15>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<15>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<15>.D = data_isa_latched<15>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<15>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<1>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<1>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<1>.D = data_isa_latched<1>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<1>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<2>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<2>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<2>.D = data_isa_latched<2>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<2>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<3>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<3>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<3>.D = data_isa_latched<3>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<3>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<4>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<4>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<4>.D = data_isa_latched<4>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<4>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<5>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<5>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<5>.D = data_isa_latched<5>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<5>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<6>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<6>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<6>.D = data_isa_latched<6>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<6>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<7>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<7>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<7>.D = data_isa_latched<7>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<7>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<8>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<8>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<8>.D = data_isa_latched<8>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<8>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<9>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<9>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<9>.D = data_isa_latched<9>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<9>.OE = N_PZ_2874;		"--- [PT=1, FI=1, LVL=3] ---
 data_max_reg_in<0>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
! data_max_reg_in<0>.D = N_PZ_2872
      # !data_max<0>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<10>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<10>.D = N_PZ_2872
      # data_max<10>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<11>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<11>.D = N_PZ_2872
      # data_max<11>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<12>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<12>.D = N_PZ_2872
      # data_max<12>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<13>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<13>.D = N_PZ_2872
      # data_max<13>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<14>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<14>.D = N_PZ_2872
      # data_max<14>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<15>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<15>.D = N_PZ_2872
      # data_max<15>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<1>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<1>.D = N_PZ_2872
      # data_max<1>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<2>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<2>.D = N_PZ_2872
      # data_max<2>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<3>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<3>.D = N_PZ_2872
      # data_max<3>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<4>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<4>.D = N_PZ_2872
      # data_max<4>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<5>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<5>.D = N_PZ_2872
      # data_max<5>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<6>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<6>.D = N_PZ_2872
      # data_max<6>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<7>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<7>.D = N_PZ_2872
      # data_max<7>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<8>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<8>.D = N_PZ_2872
      # data_max<8>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
 data_max_reg_in<9>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<9>.D = N_PZ_2872
      # data_max<9>.PIN;		"--- [PT=2, FI=2, LVL=8] ---
! data_out_enable.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! data_out_enable.D = N_PZ_1310
      # N_PZ_1309;		"--- [PT=2, FI=2, LVL=2] ---
 direction_245.AP = 0;
! direction_245.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 direction_245.D = N_PZ_1310
      # N_PZ_1309;		"--- [PT=2, FI=2, LVL=2] ---
! iocs16 = cs & !adr_latched<3>.Q & N_PZ_2910 & N_PZ_2974
    ;		"--- [PT=1, FI=4, LVL=8] ---
 iq_o_syn = !iq_i_syn & master_enable2.Q;		"--- [PT=1, FI=2, LVL=1] ---
 led_kvr.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 led_kvr.D = !I2/led_kvr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 led_lpt.AP = 0;
 led_lpt.CLK = I2/write_lpt_en.Q;		"--- [PT=1, FI=1, LVL=1] ---
 led_lpt.D = !data_isa_latched<3>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 led_master_enable = master_enable2.Q & master_enable1.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 led_pwr_good_tps = pwr_good_tps;		"--- [PT=1, FI=1, LVL=1] ---
 led_rad.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! led_rad.D = !master_enable & led_rad_sig.Q;		"--- [PT=1, FI=2, LVL=2] ---
! led_rad_sig.CLK = bale.Q;		"--- [PT=1, FI=1, LVL=1] ---
 led_rad_sig.T = 1;
 led_wdt = wdt_sig_stari;		"--- [PT=1, FI=1, LVL=1] ---
! load_buffer.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 load_buffer.D = !I2/curstate_FSM_FFd1.Q & !N_PZ_2860 & N_PZ_2934
      # I2/curstate_FSM_FFd1.Q & N_PZ_2929;		"--- [PT=2, FI=4, LVL=2] ---
 master_enable = master_enable2.Q & master_enable1.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 master_enable1.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! master_enable1.D = !reset & !wdt_out_stari & ms_in.Q
      # xp_present_in.Q;		"--- [PT=2, FI=4, LVL=1] ---
 master_enable2.AP = 0;
 master_enable2.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! master_enable2.D = Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !
    ms_in.Q & N_PZ_2859 & N_PZ_2937
      # !ms_in.Q & !master_enable2_previous.Q;		"--- [PT=2, FI=5, LVL=2] ---
 master_enable2_previous.AP = 0;
 master_enable2_previous.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 master_enable2_previous.D = master_enable2.Q;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<0>.D = data_isa<0>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<0>.LH = N_PZ_2900;		"--- [PT=1, FI=1, LVL=15] ---
 mode_register<1>.D = data_isa<1>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<1>.LH = N_PZ_2900;		"--- [PT=1, FI=1, LVL=15] ---
 mode_register<2>.D = data_isa<2>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<2>.LH = N_PZ_2900;		"--- [PT=1, FI=1, LVL=15] ---
 mode_register<3>.D = data_isa<3>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<3>.LH = N_PZ_2900;		"--- [PT=1, FI=1, LVL=15] ---
 mode_register<4>.D = data_isa<4>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<4>.LH = N_PZ_2900;		"--- [PT=1, FI=1, LVL=15] ---
 mode_register<5>.D = data_isa<5>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<5>.LH = N_PZ_2900;		"--- [PT=1, FI=1, LVL=15] ---
 mode_register<6>.D = data_isa<6>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<6>.LH = N_PZ_2900;		"--- [PT=1, FI=1, LVL=15] ---
 mode_register<7>.D = data_isa<7>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<7>.LH = N_PZ_2900;		"--- [PT=1, FI=1, LVL=15] ---
! mrst = rst_dof_dsbl & !reset_CPU.PIN;		"--- [PT=1, FI=2, LVL=1] ---
 ms_in.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 ms_in.D = xp_address<6>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<0> = address_isa<0>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<0>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<10> = address_isa<10>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<10>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<11> = address_isa<11>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<11>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<12> = address_isa<12>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<12>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<13> = address_isa<13>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<13>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<14> = address_isa<14>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<14>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
! nvram_address<15> = !page_register<0>.Q & !N_PZ_877
      # !address_isa<15> & N_PZ_877;		"--- [PT=2, FI=3, LVL=2] ---
 nvram_address<15>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
! nvram_address<16> = !page_register<1>.Q & !N_PZ_877
      # !address_isa<16> & N_PZ_877;		"--- [PT=2, FI=3, LVL=2] ---
 nvram_address<16>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
! nvram_address<17> = !page_register<2>.Q & !N_PZ_877
      # !address_isa<17> & N_PZ_877;		"--- [PT=2, FI=3, LVL=2] ---
 nvram_address<17>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
! nvram_address<18> = !page_register<3>.Q & !N_PZ_877
      # !address_isa<18> & N_PZ_877;		"--- [PT=2, FI=3, LVL=2] ---
 nvram_address<18>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
! nvram_address<19> = !page_register<4>.Q & !N_PZ_877
      # !address_isa<19> & N_PZ_877;		"--- [PT=2, FI=3, LVL=2] ---
 nvram_address<19>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<1> = address_isa<1>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<1>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<20>.D = !nvram_ce & nvram_cs & page_register<5>.Q
    ;		"--- [PT=1, FI=3, LVL=4] ---
! nvram_address<20>.LH = N_PZ_877;		"--- [PT=1, FI=1, LVL=2] ---
 nvram_address<20>.OE = !I6/Mtrien_nvram_address<20>.Q
    ;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<2> = address_isa<2>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<2>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<3> = address_isa<3>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<3>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<4> = address_isa<4>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<4>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<5> = address_isa<5>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<5>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<6> = address_isa<6>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<6>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<7> = address_isa<7>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<7>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<8> = address_isa<8>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<8>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
 nvram_address<9> = address_isa<9>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<9>.OE = N_PZ_1377;		"--- [PT=1, FI=1, LVL=4] ---
! nvram_ce = !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & !address_isa<18> & !address_isa<16>
     & address_isa<17> & !address_isa<15> & !aen & !mode_register<2>.Q & !
    mode_register<0>.Q & !mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & address_isa<18> & !address_isa<16> & !
    address_isa<17> & !address_isa<15> & !aen & mode_register<2>.Q & !
    mode_register<0>.Q & !mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & !address_isa<18> & !address_isa<16>
     & address_isa<17> & address_isa<15> & !aen & !mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & address_isa<18> & !address_isa<16> & !
    address_isa<17> & address_isa<15> & !aen & mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & !address_isa<18> & address_isa<16> & 
    address_isa<17> & !address_isa<15> & !aen & !mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & address_isa<18> & address_isa<16> & !
    address_isa<17> & !address_isa<15> & !aen & mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & !address_isa<18> & address_isa<16> & 
    address_isa<17> & address_isa<15> & !aen & !mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & !address_isa<23> & !address_isa<22> & !
    address_isa<20> & !address_isa<21> & address_isa<18> & address_isa<16> & !
    address_isa<17> & address_isa<15> & !aen & mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !mode_register<3>.Q & !
    mode_register<4>.Q & !N_PZ_2834
      # !reset & address_isa<19> & address_isa<23> & address_isa<22> & 
    address_isa<20> & address_isa<21> & address_isa<18> & address_isa<16> & 
    address_isa<17> & address_isa<15> & !aen & N_PZ_2834
      # !reset & address_isa<19> & address_isa<23> & address_isa<22> & 
    address_isa<20> & address_isa<21> & address_isa<18> & address_isa<16> & 
    address_isa<17> & address_isa<15> & !aen & mode_register<4>.Q
      # !reset & address_isa<19> & address_isa<23> & address_isa<22> & 
    address_isa<20> & address_isa<21> & address_isa<18> & address_isa<16> & 
    address_isa<17> & address_isa<15> & !aen & mode_register<3>.Q
    ;		"--- [PT=11, FI=17, LVL=3] ---
! nvram_cs = !reset & address_isa<8> & !address_isa<11> & !address_isa<19> & !
    address_isa<23> & !address_isa<22> & !address_isa<20> & !address_isa<7> & !
    address_isa<21> & address_isa<6> & !address_isa<14> & !address_isa<18> & !
    address_isa<16> & !address_isa<13> & !address_isa<17> & !address_isa<15>
     & !address_isa<10> & !address_isa<9> & address_isa<4> & !address_isa<12>
     & address_isa<5> & !aen & !base_addr_jp<1>
      # !reset & address_isa<8> & !address_isa<11> & !address_isa<19> & !
    address_isa<23> & !address_isa<22> & !address_isa<20> & !address_isa<7> & !
    address_isa<21> & address_isa<6> & !address_isa<14> & !address_isa<18> & !
    address_isa<16> & !address_isa<13> & !address_isa<17> & !address_isa<15>
     & !address_isa<10> & !address_isa<9> & address_isa<4> & !address_isa<12>
     & !address_isa<5> & !aen & base_addr_jp<1>
    ;		"--- [PT=2, FI=23, LVL=1] ---
 nvram_data<0>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<0>.D = data_isa<0>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<0>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<1>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<1>.D = data_isa<1>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<1>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<2>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<2>.D = data_isa<2>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<2>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<3>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<3>.D = data_isa<3>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<3>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<4>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<4>.D = data_isa<4>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<4>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<5>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<5>.D = data_isa<5>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<5>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<6>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<6>.D = data_isa<6>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<6>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<7>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<7>.D = data_isa<7>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<7>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_oe = iord & smemr
      # nvram_cs & smemr
      # !nvram_ce & smemr
      # !nvram_cs & iord
      # nvram_ce & iord
      # !nvram_ce & !nvram_cs
      # nvram_ce & nvram_cs;		"--- [PT=7, FI=4, LVL=4] ---
 nvram_we = smemw & !N_PZ_877
      # iowr & N_PZ_877
      # !N_PZ_1377;		"--- [PT=3, FI=4, LVL=4] ---
 page_register<0>.D = data_isa<0>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<0>.LH = N_PZ_2901;		"--- [PT=1, FI=1, LVL=15] ---
 page_register<1>.D = data_isa<1>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<1>.LH = N_PZ_2901;		"--- [PT=1, FI=1, LVL=15] ---
 page_register<2>.D = data_isa<2>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<2>.LH = N_PZ_2901;		"--- [PT=1, FI=1, LVL=15] ---
 page_register<3>.D = data_isa<3>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<3>.LH = N_PZ_2901;		"--- [PT=1, FI=1, LVL=15] ---
 page_register<4>.D = data_isa<4>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<4>.LH = N_PZ_2901;		"--- [PT=1, FI=1, LVL=15] ---
 page_register<5>.D = data_isa<5>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<5>.LH = N_PZ_2901;		"--- [PT=1, FI=1, LVL=15] ---
 page_register<6>.D = data_isa<6>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<6>.LH = N_PZ_2901;		"--- [PT=1, FI=1, LVL=15] ---
 page_register<7>.D = data_isa<7>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<7>.LH = N_PZ_2901;		"--- [PT=1, FI=1, LVL=15] ---
 read_id1_register = !ale & !aen & !iord & base_addr_jp<0> & base_addr_jp<1>
     & !adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2862
      # !ale & !aen & !iord & !base_addr_jp<0> & base_addr_jp<1> & 
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2862
      # !ale & !aen & !iord & base_addr_jp<0> & !base_addr_jp<1> & !
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2862
      # !ale & !aen & !iord & !base_addr_jp<0> & !base_addr_jp<1> & 
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2862
    ;		"--- [PT=4, FI=17, LVL=7] ---
 read_id2_register = !ale & !aen & !iord & base_addr_jp<0> & base_addr_jp<1>
     & Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & !
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & !N_PZ_2855
      # !ale & !aen & !iord & !base_addr_jp<0> & base_addr_jp<1> & 
    Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & !N_PZ_2855
      # !ale & !aen & !iord & base_addr_jp<0> & !base_addr_jp<1> & 
    Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & !adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & !N_PZ_2855
      # !ale & !aen & !iord & !base_addr_jp<0> & !base_addr_jp<1> & 
    Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & !N_PZ_2855
    ;		"--- [PT=4, FI=18, LVL=7] ---
 read_jumper_register = !ale & !aen & !iord & base_addr_jp<0> & 
    base_addr_jp<1> & !adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2976
      # !ale & !aen & !iord & !base_addr_jp<0> & base_addr_jp<1> & 
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2976
      # !ale & !aen & !iord & base_addr_jp<0> & !base_addr_jp<1> & !
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2976
      # !ale & !aen & !iord & !base_addr_jp<0> & !base_addr_jp<1> & 
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2976
    ;		"--- [PT=4, FI=17, LVL=7] ---
 read_led_register = !ale & !aen & !iord & base_addr_jp<0> & base_addr_jp<1>
     & Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & 
    Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & !adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852
      # !ale & !aen & !iord & !base_addr_jp<0> & base_addr_jp<1> & 
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & 
    Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852
      # !ale & !aen & !iord & base_addr_jp<0> & !base_addr_jp<1> & 
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & 
    Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & !adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852
      # !ale & !aen & !iord & !base_addr_jp<0> & !base_addr_jp<1> & 
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & 
    Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852;		"--- [PT=4, FI=19, LVL=7] ---
 read_mode_register = !ale & !aen & !iord & base_addr_jp<0> & base_addr_jp<1>
     & !Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2859
      # !ale & !aen & !iord & !base_addr_jp<0> & base_addr_jp<1> & !
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2859
      # !ale & !aen & !iord & base_addr_jp<0> & !base_addr_jp<1> & !
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2859
      # !ale & !aen & !iord & !base_addr_jp<0> & !base_addr_jp<1> & !
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & N_PZ_2839 & N_PZ_2852 & N_PZ_2859
    ;		"--- [PT=4, FI=18, LVL=7] ---
 read_page_register = !ale & !aen & !iord & base_addr_jp<0> & base_addr_jp<1>
     & !Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & !N_PZ_2832 & N_PZ_2839 & N_PZ_2852
      # !ale & !aen & !iord & !base_addr_jp<0> & base_addr_jp<1> & !
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & adr_latched<6>.Q & !N_PZ_2832 & N_PZ_2839 & N_PZ_2852
      # !ale & !aen & !iord & base_addr_jp<0> & !base_addr_jp<1> & !
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & !N_PZ_2832 & N_PZ_2839 & N_PZ_2852
      # !ale & !aen & !iord & !base_addr_jp<0> & !base_addr_jp<1> & !
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    adr_latched<6>.Q & !N_PZ_2832 & N_PZ_2839 & N_PZ_2852
    ;		"--- [PT=4, FI=18, LVL=7] ---
 reg_rd.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 reg_rd.D = cs & !aen & !iord;		"--- [PT=1, FI=3, LVL=8] ---
 reg_wr.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 reg_wr.D = cs & !iowr & !aen;		"--- [PT=1, FI=3, LVL=8] ---
 reset_CPU = 0;
 reset_CPU.OE = !reset_CPU_not0001;		"--- [PT=1, FI=1, LVL=3] ---
 reset_CPU_not0001 = rst_taster & nvram_rst & N_PZ_2939
    ;		"--- [PT=1, FI=3, LVL=2] ---
 test2 = !Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !N_PZ_2832 & 
    N_PZ_2835;		"--- [PT=1, FI=3, LVL=2] ---
 wdt_enable.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 wdt_enable.D = write_wdt_en.Q & data_isa_latched<0>.Q
      # !write_wdt_en.Q & wdt_enable.Q;		"--- [PT=2, FI=3, LVL=1] ---
! wdt_trg.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! wdt_trg.D = !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd2.Q & !
    I2/curstate_FSM_FFd6.Q & I2/curstate_FSM_FFd3.Q & !I2/curstate_FSM_FFd4.Q
     & I2/curstate_FSM_FFd5.Q;		"--- [PT=1, FI=6, LVL=1] ---
! write_wdt_en.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 write_wdt_en.D = I2/curstate_FSM_FFd4.Q & !N_PZ_2860 & N_PZ_2917
    ;		"--- [PT=1, FI=3, LVL=2] ---
 xp_present_in.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 xp_present_in.D = xp_address<7>;		"--- [PT=1, FI=1, LVL=1] ---
END
