// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="l2_trigger,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030ffg676-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.650000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=58,HLS_SYN_DSP=4,HLS_SYN_FF=778,HLS_SYN_LUT=1253}" *)

module l2_trigger (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TUSER,
        in_stream_TLAST,
        in_stream_TID,
        in_stream_TDEST,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TUSER,
        out_stream_TLAST,
        out_stream_TID,
        out_stream_TDEST,
        double_trig,
        double_trig_ap_vld,
        trig_data,
        trig_data_ap_vld,
        trig_pixel,
        trig_pixel_ap_vld,
        s_axi_CTRL_BUS_AWVALID,
        s_axi_CTRL_BUS_AWREADY,
        s_axi_CTRL_BUS_AWADDR,
        s_axi_CTRL_BUS_WVALID,
        s_axi_CTRL_BUS_WREADY,
        s_axi_CTRL_BUS_WDATA,
        s_axi_CTRL_BUS_WSTRB,
        s_axi_CTRL_BUS_ARVALID,
        s_axi_CTRL_BUS_ARREADY,
        s_axi_CTRL_BUS_ARADDR,
        s_axi_CTRL_BUS_RVALID,
        s_axi_CTRL_BUS_RREADY,
        s_axi_CTRL_BUS_RDATA,
        s_axi_CTRL_BUS_RRESP,
        s_axi_CTRL_BUS_BVALID,
        s_axi_CTRL_BUS_BREADY,
        s_axi_CTRL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_st1_fsm_0 = 21'b1;
parameter    ap_ST_st2_fsm_1 = 21'b10;
parameter    ap_ST_st3_fsm_2 = 21'b100;
parameter    ap_ST_st4_fsm_3 = 21'b1000;
parameter    ap_ST_st5_fsm_4 = 21'b10000;
parameter    ap_ST_st6_fsm_5 = 21'b100000;
parameter    ap_ST_st7_fsm_6 = 21'b1000000;
parameter    ap_ST_st8_fsm_7 = 21'b10000000;
parameter    ap_ST_st9_fsm_8 = 21'b100000000;
parameter    ap_ST_st10_fsm_9 = 21'b1000000000;
parameter    ap_ST_st11_fsm_10 = 21'b10000000000;
parameter    ap_ST_st12_fsm_11 = 21'b100000000000;
parameter    ap_ST_st13_fsm_12 = 21'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 21'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 21'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 21'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 21'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 21'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 21'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 21'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 21'b100000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    C_S_AXI_CTRL_BUS_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CTRL_BUS_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_639C = 32'b110001110011100;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv15_1 = 15'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv8_80 = 8'b10000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv3_0 = 3'b000;

parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH = (C_S_AXI_CTRL_BUS_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
input  [3:0] in_stream_TKEEP;
input  [3:0] in_stream_TSTRB;
input  [1:0] in_stream_TUSER;
input  [0:0] in_stream_TLAST;
input  [4:0] in_stream_TID;
input  [5:0] in_stream_TDEST;
output  [63:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;
output  [7:0] out_stream_TKEEP;
output  [7:0] out_stream_TSTRB;
output  [1:0] out_stream_TUSER;
output  [0:0] out_stream_TLAST;
output  [4:0] out_stream_TID;
output  [5:0] out_stream_TDEST;
output  [31:0] double_trig;
output   double_trig_ap_vld;
output  [31:0] trig_data;
output   trig_data_ap_vld;
output  [31:0] trig_pixel;
output   trig_pixel_ap_vld;
input   s_axi_CTRL_BUS_AWVALID;
output   s_axi_CTRL_BUS_AWREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CTRL_BUS_AWADDR;
input   s_axi_CTRL_BUS_WVALID;
output   s_axi_CTRL_BUS_WREADY;
input  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1 : 0] s_axi_CTRL_BUS_WDATA;
input  [C_S_AXI_CTRL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_CTRL_BUS_WSTRB;
input   s_axi_CTRL_BUS_ARVALID;
output   s_axi_CTRL_BUS_ARREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CTRL_BUS_ARADDR;
output   s_axi_CTRL_BUS_RVALID;
input   s_axi_CTRL_BUS_RREADY;
output  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1 : 0] s_axi_CTRL_BUS_RDATA;
output  [1:0] s_axi_CTRL_BUS_RRESP;
output   s_axi_CTRL_BUS_BVALID;
input   s_axi_CTRL_BUS_BREADY;
output  [1:0] s_axi_CTRL_BUS_BRESP;
output   interrupt;

reg in_stream_TREADY;
reg out_stream_TVALID;
reg[31:0] double_trig;
reg double_trig_ap_vld;
reg[31:0] trig_data;
reg trig_data_ap_vld;
reg[31:0] trig_pixel;
reg trig_pixel_ap_vld;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_38;
reg    ap_ready;
wire   [15:0] n_pixels_in_bus;
wire   [7:0] N_BG;
wire   [31:0] LOW_THRESH;
reg    in_stream_TDATA_blk_n;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_78;
reg    out_stream_TDATA_blk_n;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_86;
reg   [31:0] LOW_THRESH_read_reg_1150;
wire   [31:0] tmp_1_fu_662_p1;
reg   [31:0] tmp_1_reg_1158;
reg   [14:0] tmp_2_reg_1164;
wire   [14:0] i_5_fu_681_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_140;
wire   [3:0] kk_2_fu_701_p2;
reg   [3:0] kk_2_reg_1184;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_149;
wire   [14:0] tmp_3_fu_731_p2;
reg   [14:0] tmp_3_reg_1189;
wire   [0:0] exitcond1_fu_695_p2;
wire   [14:0] i_6_fu_742_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_164;
wire   [14:0] i_7_fu_764_p2;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_173;
wire   [7:0] tmp_5_fu_782_p2;
reg   [7:0] tmp_5_reg_1216;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_182;
wire   [14:0] i_9_fu_793_p2;
reg   [14:0] i_9_reg_1224;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_191;
wire   [63:0] tmp_15_fu_799_p1;
reg   [63:0] tmp_15_reg_1229;
wire   [0:0] exitcond7_fu_788_p2;
reg   [10:0] sum_pix1_addr_3_reg_1240;
reg   [10:0] sum_pix2_addr_3_reg_1245;
reg   [13:0] data_shift1_addr_1_reg_1250;
reg   [13:0] data_shift2_addr_1_reg_1255;
wire   [15:0] tmp_16_fu_809_p1;
reg   [15:0] tmp_16_reg_1260;
wire   [15:0] phitmp_fu_813_p4;
reg   [15:0] phitmp_reg_1265;
wire  signed [31:0] tmp_17_fu_823_p1;
reg  signed [31:0] tmp_17_reg_1270;
wire  signed [31:0] tmp_19_fu_834_p1;
reg  signed [31:0] tmp_19_reg_1275;
reg   [10:0] sum_overP1_addr_reg_1280;
reg   [10:0] sum_overP2_addr_reg_1285;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_228;
wire   [0:0] tmp_22_fu_845_p3;
wire   [3:0] kk_3_fu_973_p2;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_246;
wire   [31:0] tmp_23_fu_979_p2;
reg   [31:0] tmp_23_reg_1313;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_255;
wire   [0:0] tmp_25_fu_991_p2;
reg   [0:0] tmp_25_reg_1319;
wire   [0:0] or_cond_fu_1002_p2;
reg   [0:0] or_cond_reg_1332;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_270;
wire   [10:0] thresh1_addr_3_gep_fu_489_p3;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_279;
wire   [14:0] i_8_fu_1067_p2;
reg   [14:0] i_8_reg_1347;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_288;
wire   [0:0] exitcond6_fu_1062_p2;
reg   [10:0] thresh1_addr_1_reg_1362;
reg   [10:0] thresh2_addr_1_reg_1367;
reg   [24:0] tmp_10_reg_1372;
reg    ap_sig_ioackin_out_stream_TREADY;
reg   [24:0] tmp_11_reg_1377;
wire   [31:0] tmp_12_fu_1132_p2;
reg   [31:0] tmp_12_reg_1382;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_316;
wire   [31:0] tmp_13_fu_1137_p2;
reg   [31:0] tmp_13_reg_1388;
wire   [0:0] tmp_14_fu_1142_p2;
reg   [0:0] tmp_14_reg_1394;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_327;
reg   [10:0] sum_overP1_address0;
reg    sum_overP1_ce0;
reg    sum_overP1_we0;
reg   [31:0] sum_overP1_d0;
wire   [31:0] sum_overP1_q0;
reg   [10:0] sum_overP2_address0;
reg    sum_overP2_ce0;
reg    sum_overP2_we0;
reg   [31:0] sum_overP2_d0;
wire   [31:0] sum_overP2_q0;
reg   [10:0] sum_pix1_address0;
reg    sum_pix1_ce0;
reg    sum_pix1_we0;
reg   [31:0] sum_pix1_d0;
wire   [31:0] sum_pix1_q0;
reg   [13:0] data_shift1_address0;
reg    data_shift1_ce0;
reg    data_shift1_we0;
reg   [16:0] data_shift1_d0;
wire   [16:0] data_shift1_q0;
reg   [10:0] thresh1_address0;
reg    thresh1_ce0;
reg    thresh1_we0;
reg   [31:0] thresh1_d0;
wire   [31:0] thresh1_q0;
reg   [10:0] sum_pix2_address0;
reg    sum_pix2_ce0;
reg    sum_pix2_we0;
reg   [31:0] sum_pix2_d0;
wire   [31:0] sum_pix2_q0;
reg   [13:0] data_shift2_address0;
reg    data_shift2_ce0;
reg    data_shift2_we0;
reg   [16:0] data_shift2_d0;
wire   [16:0] data_shift2_q0;
reg   [10:0] thresh2_address0;
reg    thresh2_ce0;
reg    thresh2_we0;
reg   [31:0] thresh2_d0;
wire   [31:0] thresh2_q0;
reg   [14:0] i_reg_522;
wire   [0:0] exitcond2_fu_676_p2;
reg   [3:0] kk_reg_533;
wire   [0:0] exitcond9_fu_737_p2;
reg   [14:0] i_1_reg_544;
reg   [14:0] i_2_reg_555;
wire   [0:0] exitcond8_fu_759_p2;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_431;
wire   [0:0] tmp_nbreadreq_fu_238_p9;
reg   [7:0] k_reg_566;
reg   [31:0] itrig_reg_577;
reg   [14:0] i_3_reg_589;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_454;
wire   [0:0] exitcond_fu_776_p2;
reg   [31:0] itrig_1_reg_601;
reg   [3:0] kk_1_reg_613;
reg   [31:0] itrig_5_reg_625;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_470;
wire   [0:0] grp_fu_656_p2;
reg   [14:0] i_4_reg_645;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_493;
wire   [63:0] tmp_4_fu_687_p1;
wire   [63:0] tmp_18_cast_fu_753_p1;
wire   [63:0] tmp_7_fu_770_p1;
wire   [63:0] tmp_45_cast_fu_889_p1;
wire   [63:0] tmp_49_cast_fu_949_p1;
wire   [63:0] tmp_9_fu_1073_p1;
wire   [31:0] tmp_40_cast_fu_1016_p1;
wire   [31:0] tmp_39_cast_fu_1035_p1;
wire   [0:0] brmerge_fu_1056_p2;
reg    ap_reg_ioackin_out_stream_TREADY;
wire   [31:0] tmp_18_fu_827_p2;
wire   [31:0] tmp_20_fu_838_p2;
wire   [0:0] tmp_21_fu_1146_p2;
wire  signed [16:0] tmp_19_cast_fu_895_p1;
wire  signed [16:0] tmp_21_cast_fu_899_p1;
wire   [31:0] tmp_29_fu_959_p2;
wire   [31:0] tmp_30_fu_966_p2;
wire   [31:0] tmp_24_fu_985_p2;
wire   [13:0] tmp_6_fu_707_p3;
wire   [10:0] tmp_s_fu_719_p3;
wire   [14:0] p_shl1_cast_fu_727_p1;
wire   [14:0] p_shl_cast_fu_715_p1;
wire   [14:0] tmp_8_fu_748_p2;
wire   [13:0] tmp_26_fu_853_p3;
wire   [10:0] tmp_28_fu_865_p3;
wire  signed [14:0] p_shl5_cast_fu_873_p1;
wire  signed [14:0] p_shl4_cast_fu_861_p1;
wire   [14:0] tmp_31_fu_877_p2;
wire   [14:0] tmp_32_fu_883_p2;
wire   [3:0] tmp_27_fu_907_p2;
wire   [13:0] tmp_33_fu_913_p3;
wire   [10:0] tmp_40_fu_925_p3;
wire   [14:0] p_shl3_cast_fu_933_p1;
wire   [14:0] p_shl2_cast_fu_921_p1;
wire   [14:0] tmp_41_fu_937_p2;
wire   [14:0] tmp_42_fu_943_p2;
wire  signed [31:0] extLd_fu_903_p1;
wire  signed [31:0] extLd1_fu_955_p1;
wire   [0:0] tmp_35_fu_997_p2;
wire   [15:0] tmp_39_fu_1008_p3;
wire   [15:0] tmp_37_fu_1021_p3;
wire   [15:0] tmp_38_fu_1029_p2;
wire   [0:0] ult_fu_1040_p2;
wire   [0:0] rev_fu_1045_p2;
wire   [0:0] tmp_34_not_fu_1051_p2;
wire   [27:0] sum_pixP1_fu_1110_p3;
wire   [27:0] sum_pixP2_fu_1121_p3;
wire   [27:0] tmp_12_fu_1132_p0;
wire   [7:0] tmp_12_fu_1132_p1;
wire   [27:0] tmp_13_fu_1137_p0;
wire   [7:0] tmp_13_fu_1137_p1;
reg   [20:0] ap_NS_fsm;
wire   [31:0] tmp_12_fu_1132_p00;
wire   [31:0] tmp_13_fu_1137_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'b1;
#0 ap_reg_ioackin_out_stream_TREADY = 1'b0;
end

l2_trigger_CTRL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_BUS_DATA_WIDTH ))
l2_trigger_CTRL_BUS_s_axi_U(
    .AWVALID(s_axi_CTRL_BUS_AWVALID),
    .AWREADY(s_axi_CTRL_BUS_AWREADY),
    .AWADDR(s_axi_CTRL_BUS_AWADDR),
    .WVALID(s_axi_CTRL_BUS_WVALID),
    .WREADY(s_axi_CTRL_BUS_WREADY),
    .WDATA(s_axi_CTRL_BUS_WDATA),
    .WSTRB(s_axi_CTRL_BUS_WSTRB),
    .ARVALID(s_axi_CTRL_BUS_ARVALID),
    .ARREADY(s_axi_CTRL_BUS_ARREADY),
    .ARADDR(s_axi_CTRL_BUS_ARADDR),
    .RVALID(s_axi_CTRL_BUS_RVALID),
    .RREADY(s_axi_CTRL_BUS_RREADY),
    .RDATA(s_axi_CTRL_BUS_RDATA),
    .RRESP(s_axi_CTRL_BUS_RRESP),
    .BVALID(s_axi_CTRL_BUS_BVALID),
    .BREADY(s_axi_CTRL_BUS_BREADY),
    .BRESP(s_axi_CTRL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .n_pixels_in_bus(n_pixels_in_bus),
    .N_BG(N_BG),
    .LOW_THRESH(LOW_THRESH)
);

l2_trigger_sum_overP1 #(
    .DataWidth( 32 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
sum_overP1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_overP1_address0),
    .ce0(sum_overP1_ce0),
    .we0(sum_overP1_we0),
    .d0(sum_overP1_d0),
    .q0(sum_overP1_q0)
);

l2_trigger_sum_overP1 #(
    .DataWidth( 32 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
sum_overP2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_overP2_address0),
    .ce0(sum_overP2_ce0),
    .we0(sum_overP2_we0),
    .d0(sum_overP2_d0),
    .q0(sum_overP2_q0)
);

l2_trigger_sum_overP1 #(
    .DataWidth( 32 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
sum_pix1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix1_address0),
    .ce0(sum_pix1_ce0),
    .we0(sum_pix1_we0),
    .d0(sum_pix1_d0),
    .q0(sum_pix1_q0)
);

l2_trigger_data_shift1 #(
    .DataWidth( 17 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
data_shift1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(data_shift1_address0),
    .ce0(data_shift1_ce0),
    .we0(data_shift1_we0),
    .d0(data_shift1_d0),
    .q0(data_shift1_q0)
);

l2_trigger_sum_overP1 #(
    .DataWidth( 32 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
thresh1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresh1_address0),
    .ce0(thresh1_ce0),
    .we0(thresh1_we0),
    .d0(thresh1_d0),
    .q0(thresh1_q0)
);

l2_trigger_sum_overP1 #(
    .DataWidth( 32 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
sum_pix2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix2_address0),
    .ce0(sum_pix2_ce0),
    .we0(sum_pix2_we0),
    .d0(sum_pix2_d0),
    .q0(sum_pix2_q0)
);

l2_trigger_data_shift1 #(
    .DataWidth( 17 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
data_shift2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(data_shift2_address0),
    .ce0(data_shift2_ce0),
    .we0(data_shift2_we0),
    .d0(data_shift2_d0),
    .q0(data_shift2_q0)
);

l2_trigger_sum_overP1 #(
    .DataWidth( 32 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
thresh2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresh2_address0),
    .ce0(thresh2_ce0),
    .we0(thresh2_we0),
    .d0(thresh2_d0),
    .q0(thresh2_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_out_stream_TREADY <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~(1'b0 == ap_sig_ioackin_out_stream_TREADY))) begin
            ap_reg_ioackin_out_stream_TREADY <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b1 == out_stream_TREADY))) begin
            ap_reg_ioackin_out_stream_TREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (exitcond1_fu_695_p2 == 1'b0))) begin
        i_1_reg_544 <= ap_const_lv15_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond9_fu_737_p2))) begin
        i_1_reg_544 <= i_6_fu_742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(1'b0 == tmp_nbreadreq_fu_238_p9))) begin
        i_2_reg_555 <= ap_const_lv15_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & (1'b0 == exitcond8_fu_759_p2))) begin
        i_2_reg_555 <= i_7_fu_764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (1'b0 == exitcond_fu_776_p2))) begin
        i_3_reg_589 <= ap_const_lv15_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        i_3_reg_589 <= i_9_reg_1224;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == exitcond_fu_776_p2))) begin
        i_4_reg_645 <= ap_const_lv15_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        i_4_reg_645 <= i_8_reg_1347;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_676_p2))) begin
        i_reg_522 <= i_5_fu_681_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_522 <= ap_const_lv15_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (1'b0 == exitcond_fu_776_p2))) begin
        itrig_1_reg_601 <= itrig_reg_577;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        itrig_1_reg_601 <= itrig_5_reg_625;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & (1'b0 == grp_fu_656_p2) & ~(1'b0 == tmp_25_fu_991_p2)) | ((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & (1'b0 == or_cond_fu_1002_p2)))) begin
        itrig_5_reg_625 <= itrig_1_reg_601;
    end else if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & (1'b0 == tmp_25_reg_1319) & ~(1'b0 == or_cond_reg_1332)))) begin
        itrig_5_reg_625 <= ap_const_lv32_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == exitcond7_fu_788_p2))) begin
        itrig_reg_577 <= itrig_1_reg_601;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & ~(1'b0 == exitcond8_fu_759_p2))) begin
        itrig_reg_577 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == exitcond7_fu_788_p2))) begin
        k_reg_566 <= tmp_5_reg_1216;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & ~(1'b0 == exitcond8_fu_759_p2))) begin
        k_reg_566 <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        kk_1_reg_613 <= kk_3_fu_973_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(in_stream_TVALID == 1'b0))) begin
        kk_1_reg_613 <= ap_const_lv4_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond9_fu_737_p2))) begin
        kk_reg_533 <= kk_2_reg_1184;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond2_fu_676_p2))) begin
        kk_reg_533 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        LOW_THRESH_read_reg_1150 <= LOW_THRESH;
        tmp_1_reg_1158[7 : 0] <= tmp_1_fu_662_p1[7 : 0];
        tmp_2_reg_1164 <= {{n_pixels_in_bus[ap_const_lv32_F : ap_const_lv32_1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(in_stream_TVALID == 1'b0))) begin
        data_shift1_addr_1_reg_1250 <= tmp_15_reg_1229;
        data_shift2_addr_1_reg_1255 <= tmp_15_reg_1229;
        phitmp_reg_1265 <= {{in_stream_TDATA[ap_const_lv32_1F : ap_const_lv32_10]}};
        sum_overP1_addr_reg_1280 <= tmp_15_reg_1229;
        sum_overP2_addr_reg_1285 <= tmp_15_reg_1229;
        tmp_16_reg_1260 <= tmp_16_fu_809_p1;
        tmp_17_reg_1270 <= tmp_17_fu_823_p1;
        tmp_19_reg_1275 <= tmp_19_fu_834_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        i_8_reg_1347 <= i_8_fu_1067_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        i_9_reg_1224 <= i_9_fu_793_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        kk_2_reg_1184 <= kk_2_fu_701_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        or_cond_reg_1332 <= or_cond_fu_1002_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == exitcond7_fu_788_p2))) begin
        sum_pix1_addr_3_reg_1240 <= tmp_15_fu_799_p1;
        sum_pix2_addr_3_reg_1245 <= tmp_15_fu_799_p1;
        tmp_15_reg_1229[14 : 0] <= tmp_15_fu_799_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & (1'b0 == exitcond6_fu_1062_p2))) begin
        thresh1_addr_1_reg_1362 <= tmp_9_fu_1073_p1;
        thresh2_addr_1_reg_1367 <= tmp_9_fu_1073_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~(1'b0 == ap_sig_ioackin_out_stream_TREADY))) begin
        tmp_10_reg_1372 <= {{sum_pix1_q0[ap_const_lv32_1F : ap_const_lv32_7]}};
        tmp_11_reg_1377 <= {{sum_pix2_q0[ap_const_lv32_1F : ap_const_lv32_7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        tmp_12_reg_1382 <= tmp_12_fu_1132_p2;
        tmp_13_reg_1388 <= tmp_13_fu_1137_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        tmp_14_reg_1394 <= tmp_14_fu_1142_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        tmp_23_reg_1313 <= tmp_23_fu_979_p2;
        tmp_25_reg_1319 <= tmp_25_fu_991_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (exitcond1_fu_695_p2 == 1'b0))) begin
        tmp_3_reg_1189[14 : 7] <= tmp_3_fu_731_p2[14 : 7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        tmp_5_reg_1216 <= tmp_5_fu_782_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (1'b0 == tmp_nbreadreq_fu_238_p9))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (1'b0 == tmp_nbreadreq_fu_238_p9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_228) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_246) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_255) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_270) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_279) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_470) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_454) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_288) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_86) begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_316) begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_38) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_327) begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_493) begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_140) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_149) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_164) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_431) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_173) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_182) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_191) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_78) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_out_stream_TREADY)) begin
        ap_sig_ioackin_out_stream_TREADY = out_stream_TREADY;
    end else begin
        ap_sig_ioackin_out_stream_TREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        data_shift1_address0 = tmp_49_cast_fu_949_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_22_fu_845_p3))) begin
        data_shift1_address0 = data_shift1_addr_1_reg_1250;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        data_shift1_address0 = tmp_18_cast_fu_753_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == tmp_22_fu_845_p3))) begin
        data_shift1_address0 = tmp_45_cast_fu_889_p1;
    end else begin
        data_shift1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == tmp_22_fu_845_p3)) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_22_fu_845_p3)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        data_shift1_ce0 = 1'b1;
    end else begin
        data_shift1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        data_shift1_d0 = data_shift1_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_22_fu_845_p3))) begin
        data_shift1_d0 = tmp_19_cast_fu_895_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        data_shift1_d0 = ap_const_lv17_0;
    end else begin
        data_shift1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_22_fu_845_p3)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | ((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond9_fu_737_p2)))) begin
        data_shift1_we0 = 1'b1;
    end else begin
        data_shift1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        data_shift2_address0 = tmp_49_cast_fu_949_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_22_fu_845_p3))) begin
        data_shift2_address0 = data_shift2_addr_1_reg_1255;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        data_shift2_address0 = tmp_18_cast_fu_753_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == tmp_22_fu_845_p3))) begin
        data_shift2_address0 = tmp_45_cast_fu_889_p1;
    end else begin
        data_shift2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == tmp_22_fu_845_p3)) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_22_fu_845_p3)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        data_shift2_ce0 = 1'b1;
    end else begin
        data_shift2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        data_shift2_d0 = data_shift2_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_22_fu_845_p3))) begin
        data_shift2_d0 = tmp_21_cast_fu_899_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        data_shift2_d0 = ap_const_lv17_0;
    end else begin
        data_shift2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_22_fu_845_p3)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | ((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond9_fu_737_p2)))) begin
        data_shift2_we0 = 1'b1;
    end else begin
        data_shift2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & (1'b0 == brmerge_fu_1056_p2))) begin
        double_trig = ap_const_lv32_1;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        double_trig = ap_const_lv32_0;
    end else begin
        double_trig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & (1'b0 == brmerge_fu_1056_p2)))) begin
        double_trig_ap_vld = 1'b1;
    end else begin
        double_trig_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        in_stream_TDATA_blk_n = in_stream_TVALID;
    end else begin
        in_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(in_stream_TVALID == 1'b0))) begin
        in_stream_TREADY = 1'b1;
    end else begin
        in_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == ap_reg_ioackin_out_stream_TREADY))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        sum_overP1_address0 = tmp_15_reg_1229;
    end else if ((((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == tmp_22_fu_845_p3)) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_22_fu_845_p3)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        sum_overP1_address0 = sum_overP1_addr_reg_1280;
    end else begin
        sum_overP1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(in_stream_TVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == tmp_22_fu_845_p3)) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_22_fu_845_p3)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        sum_overP1_ce0 = 1'b1;
    end else begin
        sum_overP1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        sum_overP1_d0 = tmp_23_fu_979_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        sum_overP1_d0 = tmp_29_fu_959_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        sum_overP1_d0 = ap_const_lv32_0;
    end else begin
        sum_overP1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(in_stream_TVALID == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        sum_overP1_we0 = 1'b1;
    end else begin
        sum_overP1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        sum_overP2_address0 = tmp_15_reg_1229;
    end else if ((((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == tmp_22_fu_845_p3)) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_22_fu_845_p3)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        sum_overP2_address0 = sum_overP2_addr_reg_1285;
    end else begin
        sum_overP2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(in_stream_TVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == tmp_22_fu_845_p3)) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_22_fu_845_p3)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        sum_overP2_ce0 = 1'b1;
    end else begin
        sum_overP2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        sum_overP2_d0 = tmp_24_fu_985_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        sum_overP2_d0 = tmp_30_fu_966_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        sum_overP2_d0 = ap_const_lv32_0;
    end else begin
        sum_overP2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(in_stream_TVALID == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        sum_overP2_we0 = 1'b1;
    end else begin
        sum_overP2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        sum_pix1_address0 = sum_pix1_addr_3_reg_1240;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        sum_pix1_address0 = tmp_7_fu_770_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        sum_pix1_address0 = tmp_4_fu_687_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        sum_pix1_address0 = tmp_9_fu_1073_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        sum_pix1_address0 = tmp_15_fu_799_p1;
    end else begin
        sum_pix1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | ((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(in_stream_TVALID == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        sum_pix1_ce0 = 1'b1;
    end else begin
        sum_pix1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        sum_pix1_d0 = tmp_18_fu_827_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        sum_pix1_d0 = ap_const_lv32_0;
    end else begin
        sum_pix1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(in_stream_TVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_676_p2)) | ((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & (1'b0 == exitcond8_fu_759_p2)))) begin
        sum_pix1_we0 = 1'b1;
    end else begin
        sum_pix1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        sum_pix2_address0 = sum_pix2_addr_3_reg_1245;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        sum_pix2_address0 = tmp_7_fu_770_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        sum_pix2_address0 = tmp_4_fu_687_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        sum_pix2_address0 = tmp_9_fu_1073_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        sum_pix2_address0 = tmp_15_fu_799_p1;
    end else begin
        sum_pix2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | ((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(in_stream_TVALID == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        sum_pix2_ce0 = 1'b1;
    end else begin
        sum_pix2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        sum_pix2_d0 = tmp_20_fu_838_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        sum_pix2_d0 = ap_const_lv32_0;
    end else begin
        sum_pix2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(in_stream_TVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_676_p2)) | ((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & (1'b0 == exitcond8_fu_759_p2)))) begin
        sum_pix2_we0 = 1'b1;
    end else begin
        sum_pix2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20))) begin
        thresh1_address0 = thresh1_addr_1_reg_1362;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        thresh1_address0 = tmp_4_fu_687_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        thresh1_address0 = thresh1_addr_3_gep_fu_489_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        thresh1_address0 = tmp_15_reg_1229;
    end else begin
        thresh1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20))) begin
        thresh1_ce0 = 1'b1;
    end else begin
        thresh1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        thresh1_d0 = LOW_THRESH_read_reg_1150;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        thresh1_d0 = tmp_12_reg_1382;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        thresh1_d0 = ap_const_lv32_639C;
    end else begin
        thresh1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_676_p2)) | ((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~(1'b0 == tmp_14_reg_1394)))) begin
        thresh1_we0 = 1'b1;
    end else begin
        thresh1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20))) begin
        thresh2_address0 = thresh2_addr_1_reg_1367;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        thresh2_address0 = tmp_4_fu_687_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        thresh2_address0 = tmp_15_reg_1229;
    end else begin
        thresh2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20))) begin
        thresh2_ce0 = 1'b1;
    end else begin
        thresh2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        thresh2_d0 = LOW_THRESH_read_reg_1150;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        thresh2_d0 = tmp_13_reg_1388;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        thresh2_d0 = ap_const_lv32_639C;
    end else begin
        thresh2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_676_p2)) | ((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~(1'b0 == tmp_21_fu_1146_p2)))) begin
        thresh2_we0 = 1'b1;
    end else begin
        thresh2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & ~(1'b0 == tmp_25_fu_991_p2) & ~(1'b0 == grp_fu_656_p2)) | ((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(1'b0 == or_cond_fu_1002_p2)))) begin
        trig_data = ap_const_lv32_1;
    end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & (1'b0 == tmp_25_reg_1319) & ~(1'b0 == or_cond_reg_1332)))) begin
        trig_data = ap_const_lv32_0;
    end else begin
        trig_data = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & (1'b0 == tmp_25_reg_1319) & ~(1'b0 == or_cond_reg_1332)) | ((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & ~(1'b0 == tmp_25_fu_991_p2) & ~(1'b0 == grp_fu_656_p2)) | ((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(1'b0 == or_cond_fu_1002_p2)))) begin
        trig_data_ap_vld = 1'b1;
    end else begin
        trig_data_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        trig_pixel = tmp_39_cast_fu_1035_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(1'b0 == or_cond_fu_1002_p2))) begin
        trig_pixel = tmp_40_cast_fu_1016_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        trig_pixel = ap_const_lv32_0;
    end else begin
        trig_pixel = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | ((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(1'b0 == or_cond_fu_1002_p2)))) begin
        trig_pixel_ap_vld = 1'b1;
    end else begin
        trig_pixel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == exitcond2_fu_676_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if ((exitcond1_fu_695_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st4_fsm_3 : begin
            if ((1'b0 == exitcond9_fu_737_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st5_fsm_4 : begin
            if ((1'b0 == tmp_nbreadreq_fu_238_p9)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : begin
            if ((1'b0 == exitcond8_fu_759_p2)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st7_fsm_6 : begin
            if (~(1'b0 == exitcond_fu_776_p2)) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st8_fsm_7 : begin
            if ((1'b0 == exitcond7_fu_788_p2)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st9_fsm_8 : begin
            if (~(in_stream_TVALID == 1'b0)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st10_fsm_9 : begin
            if (~(1'b0 == tmp_22_fu_845_p3)) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st12_fsm_11 : begin
            if ((~(1'b0 == tmp_25_fu_991_p2) & ~(1'b0 == grp_fu_656_p2))) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else if (((1'b0 == grp_fu_656_p2) & ~(1'b0 == tmp_25_fu_991_p2))) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st16_fsm_15 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st17_fsm_16 : begin
            if ((1'b0 == exitcond6_fu_1062_p2)) begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st18_fsm_17 : begin
            if (~(1'b0 == ap_sig_ioackin_out_stream_TREADY)) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end
        end
        ap_ST_st19_fsm_18 : begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_140 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_149 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_164 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_173 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_182 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_191 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_228 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_246 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_255 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_270 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_279 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_288 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_316 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

always @ (*) begin
    ap_sig_327 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_38 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_431 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_454 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_470 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_493 = (1'b1 == ap_CS_fsm[ap_const_lv32_14]);
end

always @ (*) begin
    ap_sig_78 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_86 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

assign brmerge_fu_1056_p2 = (rev_fu_1045_p2 | tmp_34_not_fu_1051_p2);

assign exitcond1_fu_695_p2 = ((kk_reg_533 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond2_fu_676_p2 = ((i_reg_522 == tmp_2_reg_1164) ? 1'b1 : 1'b0);

assign exitcond6_fu_1062_p2 = ((i_4_reg_645 == tmp_2_reg_1164) ? 1'b1 : 1'b0);

assign exitcond7_fu_788_p2 = ((i_3_reg_589 == tmp_2_reg_1164) ? 1'b1 : 1'b0);

assign exitcond8_fu_759_p2 = ((i_2_reg_555 == tmp_2_reg_1164) ? 1'b1 : 1'b0);

assign exitcond9_fu_737_p2 = ((i_1_reg_544 == tmp_2_reg_1164) ? 1'b1 : 1'b0);

assign exitcond_fu_776_p2 = ((k_reg_566 == ap_const_lv8_80) ? 1'b1 : 1'b0);

assign extLd1_fu_955_p1 = $signed(data_shift2_q0);

assign extLd_fu_903_p1 = $signed(data_shift1_q0);

assign grp_fu_656_p2 = ((itrig_1_reg_601 == ap_const_lv32_0) ? 1'b1 : 1'b0);

assign i_5_fu_681_p2 = (i_reg_522 + ap_const_lv15_1);

assign i_6_fu_742_p2 = (i_1_reg_544 + ap_const_lv15_1);

assign i_7_fu_764_p2 = (i_2_reg_555 + ap_const_lv15_1);

assign i_8_fu_1067_p2 = (i_4_reg_645 + ap_const_lv15_1);

assign i_9_fu_793_p2 = (i_3_reg_589 + ap_const_lv15_1);

assign kk_2_fu_701_p2 = (kk_reg_533 + ap_const_lv4_1);

assign kk_3_fu_973_p2 = ($signed(kk_1_reg_613) + $signed(ap_const_lv4_F));

assign or_cond_fu_1002_p2 = (tmp_35_fu_997_p2 & grp_fu_656_p2);

assign out_stream_TDATA = {{sum_pix2_q0}, {sum_pix1_q0}};

assign out_stream_TDEST = ap_const_lv6_0;

assign out_stream_TID = ap_const_lv5_0;

assign out_stream_TKEEP = ap_const_lv8_FF;

assign out_stream_TLAST = 1'b0;

assign out_stream_TSTRB = ap_const_lv8_FF;

assign out_stream_TUSER = ap_const_lv2_0;

assign p_shl1_cast_fu_727_p1 = tmp_s_fu_719_p3;

assign p_shl2_cast_fu_921_p1 = tmp_33_fu_913_p3;

assign p_shl3_cast_fu_933_p1 = tmp_40_fu_925_p3;

assign p_shl4_cast_fu_861_p1 = $signed(tmp_26_fu_853_p3);

assign p_shl5_cast_fu_873_p1 = $signed(tmp_28_fu_865_p3);

assign p_shl_cast_fu_715_p1 = tmp_6_fu_707_p3;

assign phitmp_fu_813_p4 = {{in_stream_TDATA[ap_const_lv32_1F : ap_const_lv32_10]}};

assign rev_fu_1045_p2 = (ult_fu_1040_p2 ^ 1'b1);

assign sum_pixP1_fu_1110_p3 = {{tmp_10_reg_1372}, {ap_const_lv3_0}};

assign sum_pixP2_fu_1121_p3 = {{tmp_11_reg_1377}, {ap_const_lv3_0}};

assign thresh1_addr_3_gep_fu_489_p3 = tmp_15_reg_1229;

assign tmp_12_fu_1132_p0 = tmp_12_fu_1132_p00;

assign tmp_12_fu_1132_p00 = sum_pixP1_fu_1110_p3;

assign tmp_12_fu_1132_p1 = tmp_1_reg_1158;

assign tmp_12_fu_1132_p2 = (tmp_12_fu_1132_p0 * tmp_12_fu_1132_p1);

assign tmp_13_fu_1137_p0 = tmp_13_fu_1137_p00;

assign tmp_13_fu_1137_p00 = sum_pixP2_fu_1121_p3;

assign tmp_13_fu_1137_p1 = tmp_1_reg_1158;

assign tmp_13_fu_1137_p2 = (tmp_13_fu_1137_p0 * tmp_13_fu_1137_p1);

assign tmp_14_fu_1142_p2 = ((tmp_12_reg_1382 < LOW_THRESH_read_reg_1150) ? 1'b1 : 1'b0);

assign tmp_15_fu_799_p1 = i_3_reg_589;

assign tmp_16_fu_809_p1 = in_stream_TDATA[15:0];

assign tmp_17_fu_823_p1 = $signed(tmp_16_fu_809_p1);

assign tmp_18_cast_fu_753_p1 = tmp_8_fu_748_p2;

assign tmp_18_fu_827_p2 = ($signed(sum_pix1_q0) + $signed(tmp_17_fu_823_p1));

assign tmp_19_cast_fu_895_p1 = $signed(tmp_16_reg_1260);

assign tmp_19_fu_834_p1 = $signed(phitmp_fu_813_p4);

assign tmp_1_fu_662_p1 = N_BG;

assign tmp_20_fu_838_p2 = ($signed(sum_pix2_q0) + $signed(tmp_19_fu_834_p1));

assign tmp_21_cast_fu_899_p1 = $signed(phitmp_reg_1265);

assign tmp_21_fu_1146_p2 = ((tmp_13_reg_1388 < LOW_THRESH_read_reg_1150) ? 1'b1 : 1'b0);

assign tmp_22_fu_845_p3 = kk_1_reg_613[ap_const_lv32_3];

assign tmp_23_fu_979_p2 = ($signed(tmp_17_reg_1270) + $signed(sum_overP1_q0));

assign tmp_24_fu_985_p2 = ($signed(tmp_19_reg_1275) + $signed(sum_overP2_q0));

assign tmp_25_fu_991_p2 = ((tmp_24_fu_985_p2 > thresh2_q0) ? 1'b1 : 1'b0);

assign tmp_26_fu_853_p3 = {{kk_1_reg_613}, {ap_const_lv10_0}};

assign tmp_27_fu_907_p2 = (kk_1_reg_613 + ap_const_lv4_1);

assign tmp_28_fu_865_p3 = {{kk_1_reg_613}, {ap_const_lv7_0}};

assign tmp_29_fu_959_p2 = ($signed(sum_overP1_q0) + $signed(extLd_fu_903_p1));

assign tmp_30_fu_966_p2 = ($signed(sum_overP2_q0) + $signed(extLd1_fu_955_p1));

assign tmp_31_fu_877_p2 = ($signed(p_shl5_cast_fu_873_p1) + $signed(p_shl4_cast_fu_861_p1));

assign tmp_32_fu_883_p2 = (tmp_31_fu_877_p2 + i_3_reg_589);

assign tmp_33_fu_913_p3 = {{tmp_27_fu_907_p2}, {ap_const_lv10_0}};

assign tmp_34_not_fu_1051_p2 = (tmp_25_reg_1319 ^ 1'b1);

assign tmp_35_fu_997_p2 = ((tmp_23_reg_1313 > thresh1_q0) ? 1'b1 : 1'b0);

assign tmp_37_fu_1021_p3 = {{i_3_reg_589}, {1'b0}};

assign tmp_38_fu_1029_p2 = (tmp_37_fu_1021_p3 | ap_const_lv16_1);

assign tmp_39_cast_fu_1035_p1 = tmp_38_fu_1029_p2;

assign tmp_39_fu_1008_p3 = {{i_3_reg_589}, {1'b0}};

assign tmp_3_fu_731_p2 = (p_shl1_cast_fu_727_p1 + p_shl_cast_fu_715_p1);

assign tmp_40_cast_fu_1016_p1 = tmp_39_fu_1008_p3;

assign tmp_40_fu_925_p3 = {{tmp_27_fu_907_p2}, {ap_const_lv7_0}};

assign tmp_41_fu_937_p2 = (p_shl3_cast_fu_933_p1 + p_shl2_cast_fu_921_p1);

assign tmp_42_fu_943_p2 = (tmp_41_fu_937_p2 + i_3_reg_589);

assign tmp_45_cast_fu_889_p1 = tmp_32_fu_883_p2;

assign tmp_49_cast_fu_949_p1 = tmp_42_fu_943_p2;

assign tmp_4_fu_687_p1 = i_reg_522;

assign tmp_5_fu_782_p2 = (k_reg_566 + ap_const_lv8_1);

assign tmp_6_fu_707_p3 = {{kk_reg_533}, {ap_const_lv10_0}};

assign tmp_7_fu_770_p1 = i_2_reg_555;

assign tmp_8_fu_748_p2 = (tmp_3_reg_1189 + i_1_reg_544);

assign tmp_9_fu_1073_p1 = i_4_reg_645;

assign tmp_nbreadreq_fu_238_p9 = in_stream_TVALID;

assign tmp_s_fu_719_p3 = {{kk_reg_533}, {ap_const_lv7_0}};

assign ult_fu_1040_p2 = ((thresh1_q0 < tmp_23_reg_1313) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_1_reg_1158[31:8] <= 24'b000000000000000000000000;
    tmp_3_reg_1189[6:0] <= 7'b0000000;
    tmp_15_reg_1229[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
end

endmodule //l2_trigger
