
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//addr2line_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401988 <.init>:
  401988:	stp	x29, x30, [sp, #-16]!
  40198c:	mov	x29, sp
  401990:	bl	402720 <ferror@plt+0x8b0>
  401994:	ldp	x29, x30, [sp], #16
  401998:	ret

Disassembly of section .plt:

00000000004019a0 <memcpy@plt-0x20>:
  4019a0:	stp	x16, x30, [sp, #-16]!
  4019a4:	adrp	x16, 415000 <ferror@plt+0x13190>
  4019a8:	ldr	x17, [x16, #4088]
  4019ac:	add	x16, x16, #0xff8
  4019b0:	br	x17
  4019b4:	nop
  4019b8:	nop
  4019bc:	nop

00000000004019c0 <memcpy@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14190>
  4019c4:	ldr	x17, [x16]
  4019c8:	add	x16, x16, #0x0
  4019cc:	br	x17

00000000004019d0 <memmove@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14190>
  4019d4:	ldr	x17, [x16, #8]
  4019d8:	add	x16, x16, #0x8
  4019dc:	br	x17

00000000004019e0 <mkstemps@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14190>
  4019e4:	ldr	x17, [x16, #16]
  4019e8:	add	x16, x16, #0x10
  4019ec:	br	x17

00000000004019f0 <cplus_demangle_name_to_style@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14190>
  4019f4:	ldr	x17, [x16, #24]
  4019f8:	add	x16, x16, #0x18
  4019fc:	br	x17

0000000000401a00 <strlen@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a04:	ldr	x17, [x16, #32]
  401a08:	add	x16, x16, #0x20
  401a0c:	br	x17

0000000000401a10 <fputs@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a14:	ldr	x17, [x16, #40]
  401a18:	add	x16, x16, #0x28
  401a1c:	br	x17

0000000000401a20 <bfd_scan_vma@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a24:	ldr	x17, [x16, #48]
  401a28:	add	x16, x16, #0x30
  401a2c:	br	x17

0000000000401a30 <exit@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a34:	ldr	x17, [x16, #56]
  401a38:	add	x16, x16, #0x38
  401a3c:	br	x17

0000000000401a40 <bfd_arch_list@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a44:	ldr	x17, [x16, #64]
  401a48:	add	x16, x16, #0x40
  401a4c:	br	x17

0000000000401a50 <bfd_set_default_target@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a54:	ldr	x17, [x16, #72]
  401a58:	add	x16, x16, #0x48
  401a5c:	br	x17

0000000000401a60 <ftell@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a64:	ldr	x17, [x16, #80]
  401a68:	add	x16, x16, #0x50
  401a6c:	br	x17

0000000000401a70 <sprintf@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a74:	ldr	x17, [x16, #88]
  401a78:	add	x16, x16, #0x58
  401a7c:	br	x17

0000000000401a80 <putc@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a84:	ldr	x17, [x16, #96]
  401a88:	add	x16, x16, #0x60
  401a8c:	br	x17

0000000000401a90 <fputc@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a94:	ldr	x17, [x16, #104]
  401a98:	add	x16, x16, #0x68
  401a9c:	br	x17

0000000000401aa0 <cplus_demangle_set_style@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401aa4:	ldr	x17, [x16, #112]
  401aa8:	add	x16, x16, #0x70
  401aac:	br	x17

0000000000401ab0 <ctime@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ab4:	ldr	x17, [x16, #120]
  401ab8:	add	x16, x16, #0x78
  401abc:	br	x17

0000000000401ac0 <bfd_openr@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ac4:	ldr	x17, [x16, #128]
  401ac8:	add	x16, x16, #0x80
  401acc:	br	x17

0000000000401ad0 <fclose@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ad4:	ldr	x17, [x16, #136]
  401ad8:	add	x16, x16, #0x88
  401adc:	br	x17

0000000000401ae0 <fopen@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ae4:	ldr	x17, [x16, #144]
  401ae8:	add	x16, x16, #0x90
  401aec:	br	x17

0000000000401af0 <xrealloc@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401af4:	ldr	x17, [x16, #152]
  401af8:	add	x16, x16, #0x98
  401afc:	br	x17

0000000000401b00 <bindtextdomain@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b04:	ldr	x17, [x16, #160]
  401b08:	add	x16, x16, #0xa0
  401b0c:	br	x17

0000000000401b10 <bfd_target_list@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b14:	ldr	x17, [x16, #168]
  401b18:	add	x16, x16, #0xa8
  401b1c:	br	x17

0000000000401b20 <__libc_start_main@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b24:	ldr	x17, [x16, #176]
  401b28:	add	x16, x16, #0xb0
  401b2c:	br	x17

0000000000401b30 <bfd_get_error@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b34:	ldr	x17, [x16, #184]
  401b38:	add	x16, x16, #0xb8
  401b3c:	br	x17

0000000000401b40 <memset@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b44:	ldr	x17, [x16, #192]
  401b48:	add	x16, x16, #0xc0
  401b4c:	br	x17

0000000000401b50 <xmalloc@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b54:	ldr	x17, [x16, #200]
  401b58:	add	x16, x16, #0xc8
  401b5c:	br	x17

0000000000401b60 <xmalloc_set_program_name@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b64:	ldr	x17, [x16, #208]
  401b68:	add	x16, x16, #0xd0
  401b6c:	br	x17

0000000000401b70 <xstrdup@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b74:	ldr	x17, [x16, #216]
  401b78:	add	x16, x16, #0xd8
  401b7c:	br	x17

0000000000401b80 <bfd_get_section_by_name@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b84:	ldr	x17, [x16, #224]
  401b88:	add	x16, x16, #0xe0
  401b8c:	br	x17

0000000000401b90 <bfd_init@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b94:	ldr	x17, [x16, #232]
  401b98:	add	x16, x16, #0xe8
  401b9c:	br	x17

0000000000401ba0 <strerror@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ba4:	ldr	x17, [x16, #240]
  401ba8:	add	x16, x16, #0xf0
  401bac:	br	x17

0000000000401bb0 <close@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401bb4:	ldr	x17, [x16, #248]
  401bb8:	add	x16, x16, #0xf8
  401bbc:	br	x17

0000000000401bc0 <strrchr@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401bc4:	ldr	x17, [x16, #256]
  401bc8:	add	x16, x16, #0x100
  401bcc:	br	x17

0000000000401bd0 <__gmon_start__@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401bd4:	ldr	x17, [x16, #264]
  401bd8:	add	x16, x16, #0x108
  401bdc:	br	x17

0000000000401be0 <bfd_set_format@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401be4:	ldr	x17, [x16, #272]
  401be8:	add	x16, x16, #0x110
  401bec:	br	x17

0000000000401bf0 <mkdtemp@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401bf4:	ldr	x17, [x16, #280]
  401bf8:	add	x16, x16, #0x118
  401bfc:	br	x17

0000000000401c00 <fseek@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c04:	ldr	x17, [x16, #288]
  401c08:	add	x16, x16, #0x120
  401c0c:	br	x17

0000000000401c10 <abort@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c14:	ldr	x17, [x16, #296]
  401c18:	add	x16, x16, #0x128
  401c1c:	br	x17

0000000000401c20 <access@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c24:	ldr	x17, [x16, #304]
  401c28:	add	x16, x16, #0x130
  401c2c:	br	x17

0000000000401c30 <bfd_close_all_done@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c34:	ldr	x17, [x16, #312]
  401c38:	add	x16, x16, #0x138
  401c3c:	br	x17

0000000000401c40 <puts@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c44:	ldr	x17, [x16, #320]
  401c48:	add	x16, x16, #0x140
  401c4c:	br	x17

0000000000401c50 <textdomain@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c54:	ldr	x17, [x16, #328]
  401c58:	add	x16, x16, #0x148
  401c5c:	br	x17

0000000000401c60 <getopt_long@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c64:	ldr	x17, [x16, #336]
  401c68:	add	x16, x16, #0x150
  401c6c:	br	x17

0000000000401c70 <strcmp@plt>:
  401c70:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c74:	ldr	x17, [x16, #344]
  401c78:	add	x16, x16, #0x158
  401c7c:	br	x17

0000000000401c80 <bfd_printable_arch_mach@plt>:
  401c80:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c84:	ldr	x17, [x16, #352]
  401c88:	add	x16, x16, #0x160
  401c8c:	br	x17

0000000000401c90 <strtol@plt>:
  401c90:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c94:	ldr	x17, [x16, #360]
  401c98:	add	x16, x16, #0x168
  401c9c:	br	x17

0000000000401ca0 <fread@plt>:
  401ca0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ca4:	ldr	x17, [x16, #368]
  401ca8:	add	x16, x16, #0x170
  401cac:	br	x17

0000000000401cb0 <bfd_iterate_over_targets@plt>:
  401cb0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401cb4:	ldr	x17, [x16, #376]
  401cb8:	add	x16, x16, #0x178
  401cbc:	br	x17

0000000000401cc0 <free@plt>:
  401cc0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401cc4:	ldr	x17, [x16, #384]
  401cc8:	add	x16, x16, #0x180
  401ccc:	br	x17

0000000000401cd0 <bfd_openw@plt>:
  401cd0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401cd4:	ldr	x17, [x16, #392]
  401cd8:	add	x16, x16, #0x188
  401cdc:	br	x17

0000000000401ce0 <fwrite@plt>:
  401ce0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ce4:	ldr	x17, [x16, #400]
  401ce8:	add	x16, x16, #0x190
  401cec:	br	x17

0000000000401cf0 <bfd_set_error_program_name@plt>:
  401cf0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401cf4:	ldr	x17, [x16, #408]
  401cf8:	add	x16, x16, #0x198
  401cfc:	br	x17

0000000000401d00 <bfd_demangle@plt>:
  401d00:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d04:	ldr	x17, [x16, #416]
  401d08:	add	x16, x16, #0x1a0
  401d0c:	br	x17

0000000000401d10 <fflush@plt>:
  401d10:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d14:	ldr	x17, [x16, #424]
  401d18:	add	x16, x16, #0x1a8
  401d1c:	br	x17

0000000000401d20 <strcpy@plt>:
  401d20:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d24:	ldr	x17, [x16, #432]
  401d28:	add	x16, x16, #0x1b0
  401d2c:	br	x17

0000000000401d30 <mkstemp@plt>:
  401d30:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d34:	ldr	x17, [x16, #440]
  401d38:	add	x16, x16, #0x1b8
  401d3c:	br	x17

0000000000401d40 <xexit@plt>:
  401d40:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d44:	ldr	x17, [x16, #448]
  401d48:	add	x16, x16, #0x1c0
  401d4c:	br	x17

0000000000401d50 <bfd_close@plt>:
  401d50:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d54:	ldr	x17, [x16, #456]
  401d58:	add	x16, x16, #0x1c8
  401d5c:	br	x17

0000000000401d60 <bfd_check_format_matches@plt>:
  401d60:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d64:	ldr	x17, [x16, #464]
  401d68:	add	x16, x16, #0x1d0
  401d6c:	br	x17

0000000000401d70 <bfd_errmsg@plt>:
  401d70:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d74:	ldr	x17, [x16, #472]
  401d78:	add	x16, x16, #0x1d8
  401d7c:	br	x17

0000000000401d80 <dcgettext@plt>:
  401d80:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d84:	ldr	x17, [x16, #480]
  401d88:	add	x16, x16, #0x1e0
  401d8c:	br	x17

0000000000401d90 <bfd_check_format@plt>:
  401d90:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d94:	ldr	x17, [x16, #488]
  401d98:	add	x16, x16, #0x1e8
  401d9c:	br	x17

0000000000401da0 <bfd_fprintf_vma@plt>:
  401da0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401da4:	ldr	x17, [x16, #496]
  401da8:	add	x16, x16, #0x1f0
  401dac:	br	x17

0000000000401db0 <vfprintf@plt>:
  401db0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401db4:	ldr	x17, [x16, #504]
  401db8:	add	x16, x16, #0x1f8
  401dbc:	br	x17

0000000000401dc0 <printf@plt>:
  401dc0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401dc4:	ldr	x17, [x16, #512]
  401dc8:	add	x16, x16, #0x200
  401dcc:	br	x17

0000000000401dd0 <bfd_map_over_sections@plt>:
  401dd0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401dd4:	ldr	x17, [x16, #520]
  401dd8:	add	x16, x16, #0x208
  401ddc:	br	x17

0000000000401de0 <__assert_fail@plt>:
  401de0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401de4:	ldr	x17, [x16, #528]
  401de8:	add	x16, x16, #0x210
  401dec:	br	x17

0000000000401df0 <__errno_location@plt>:
  401df0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401df4:	ldr	x17, [x16, #536]
  401df8:	add	x16, x16, #0x218
  401dfc:	br	x17

0000000000401e00 <getenv@plt>:
  401e00:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e04:	ldr	x17, [x16, #544]
  401e08:	add	x16, x16, #0x220
  401e0c:	br	x17

0000000000401e10 <putchar@plt>:
  401e10:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e14:	ldr	x17, [x16, #552]
  401e18:	add	x16, x16, #0x228
  401e1c:	br	x17

0000000000401e20 <__xstat@plt>:
  401e20:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e24:	ldr	x17, [x16, #560]
  401e28:	add	x16, x16, #0x230
  401e2c:	br	x17

0000000000401e30 <unlink@plt>:
  401e30:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e34:	ldr	x17, [x16, #568]
  401e38:	add	x16, x16, #0x238
  401e3c:	br	x17

0000000000401e40 <fprintf@plt>:
  401e40:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e44:	ldr	x17, [x16, #576]
  401e48:	add	x16, x16, #0x240
  401e4c:	br	x17

0000000000401e50 <fgets@plt>:
  401e50:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e54:	ldr	x17, [x16, #584]
  401e58:	add	x16, x16, #0x248
  401e5c:	br	x17

0000000000401e60 <setlocale@plt>:
  401e60:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e64:	ldr	x17, [x16, #592]
  401e68:	add	x16, x16, #0x250
  401e6c:	br	x17

0000000000401e70 <ferror@plt>:
  401e70:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e74:	ldr	x17, [x16, #600]
  401e78:	add	x16, x16, #0x258
  401e7c:	br	x17

Disassembly of section .text:

0000000000401e80 <.text>:
  401e80:	stp	x29, x30, [sp, #-224]!
  401e84:	mov	x29, sp
  401e88:	stp	x19, x20, [sp, #16]
  401e8c:	adrp	x19, 404000 <ferror@plt+0x2190>
  401e90:	add	x19, x19, #0x7d8
  401e94:	stp	x21, x22, [sp, #32]
  401e98:	stp	x23, x24, [sp, #48]
  401e9c:	stp	x25, x26, [sp, #64]
  401ea0:	stp	x27, x28, [sp, #80]
  401ea4:	str	x1, [sp, #96]
  401ea8:	mov	x1, x19
  401eac:	str	w0, [sp, #108]
  401eb0:	mov	w0, #0x5                   	// #5
  401eb4:	bl	401e60 <setlocale@plt>
  401eb8:	mov	x1, x19
  401ebc:	mov	w0, #0x0                   	// #0
  401ec0:	bl	401e60 <setlocale@plt>
  401ec4:	adrp	x19, 404000 <ferror@plt+0x2190>
  401ec8:	adrp	x1, 404000 <ferror@plt+0x2190>
  401ecc:	add	x1, x1, #0xbf8
  401ed0:	add	x19, x19, #0xc10
  401ed4:	mov	x0, x19
  401ed8:	bl	401b00 <bindtextdomain@plt>
  401edc:	mov	x0, x19
  401ee0:	bl	401c50 <textdomain@plt>
  401ee4:	ldr	x0, [sp, #96]
  401ee8:	adrp	x19, 416000 <ferror@plt+0x14190>
  401eec:	ldr	x0, [x0]
  401ef0:	str	x0, [x19, #1304]
  401ef4:	bl	401b60 <xmalloc_set_program_name@plt>
  401ef8:	ldr	x0, [x19, #1304]
  401efc:	bl	401cf0 <bfd_set_error_program_name@plt>
  401f00:	add	x1, sp, #0x60
  401f04:	add	x0, sp, #0x6c
  401f08:	bl	404050 <ferror@plt+0x21e0>
  401f0c:	bl	401b90 <bfd_init@plt>
  401f10:	cmp	w0, #0x118
  401f14:	b.ne	40266c <ferror@plt+0x7fc>  // b.any
  401f18:	adrp	x26, 416000 <ferror@plt+0x14190>
  401f1c:	add	x26, x26, #0x270
  401f20:	adrp	x19, 404000 <ferror@plt+0x2190>
  401f24:	adrp	x22, 416000 <ferror@plt+0x14190>
  401f28:	adrp	x25, 404000 <ferror@plt+0x2190>
  401f2c:	add	x20, x26, #0x8
  401f30:	add	x19, x19, #0xc78
  401f34:	add	x22, x22, #0x4a8
  401f38:	add	x25, x25, #0xc68
  401f3c:	mov	x24, #0x0                   	// #0
  401f40:	mov	x23, #0x0                   	// #0
  401f44:	mov	x21, #0x0                   	// #0
  401f48:	bl	402e60 <ferror@plt+0xff0>
  401f4c:	nop
  401f50:	ldr	w0, [sp, #108]
  401f54:	mov	x3, x20
  401f58:	ldr	x1, [sp, #96]
  401f5c:	mov	x2, x19
  401f60:	mov	x4, #0x0                   	// #0
  401f64:	bl	401c60 <getopt_long@plt>
  401f68:	cmn	w0, #0x1
  401f6c:	b.eq	401fc0 <ferror@plt+0x150>  // b.none
  401f70:	cmp	w0, #0x66
  401f74:	b.eq	40246c <ferror@plt+0x5fc>  // b.none
  401f78:	b.gt	402268 <ferror@plt+0x3f8>
  401f7c:	cmp	w0, #0x56
  401f80:	b.eq	402284 <ferror@plt+0x414>  // b.none
  401f84:	b.le	40223c <ferror@plt+0x3cc>
  401f88:	cmp	w0, #0x62
  401f8c:	b.eq	40242c <ferror@plt+0x5bc>  // b.none
  401f90:	cmp	w0, #0x65
  401f94:	b.ne	402228 <ferror@plt+0x3b8>  // b.any
  401f98:	adrp	x0, 416000 <ferror@plt+0x14190>
  401f9c:	mov	x3, x20
  401fa0:	ldr	x1, [sp, #96]
  401fa4:	mov	x2, x19
  401fa8:	ldr	x21, [x0, #1152]
  401fac:	mov	x4, #0x0                   	// #0
  401fb0:	ldr	w0, [sp, #108]
  401fb4:	bl	401c60 <getopt_long@plt>
  401fb8:	cmn	w0, #0x1
  401fbc:	b.ne	401f70 <ferror@plt+0x100>  // b.any
  401fc0:	adrp	x0, 416000 <ferror@plt+0x14190>
  401fc4:	ldr	w1, [sp, #108]
  401fc8:	ldr	x2, [sp, #96]
  401fcc:	cmp	x21, #0x0
  401fd0:	ldr	w3, [x0, #1160]
  401fd4:	adrp	x19, 416000 <ferror@plt+0x14190>
  401fd8:	add	x19, x19, #0x4a8
  401fdc:	adrp	x0, 404000 <ferror@plt+0x2190>
  401fe0:	sub	w1, w1, w3
  401fe4:	add	x0, x0, #0xbe8
  401fe8:	add	x2, x2, w3, sxtw #3
  401fec:	csel	x21, x0, x21, eq  // eq = none
  401ff0:	mov	x0, x21
  401ff4:	str	x2, [x19, #72]
  401ff8:	str	w1, [x19, #80]
  401ffc:	bl	4036d8 <ferror@plt+0x1868>
  402000:	cmp	x0, #0x0
  402004:	b.le	4025ac <ferror@plt+0x73c>
  402008:	mov	x1, x24
  40200c:	mov	x0, x21
  402010:	bl	401ac0 <bfd_openr@plt>
  402014:	mov	x20, x0
  402018:	cbz	x0, 402648 <ferror@plt+0x7d8>
  40201c:	ldr	w2, [x0, #72]
  402020:	mov	w1, #0x2                   	// #2
  402024:	orr	w2, w2, #0x8000
  402028:	str	w2, [x0, #72]
  40202c:	bl	401d90 <bfd_check_format@plt>
  402030:	str	w0, [sp, #104]
  402034:	cbnz	w0, 40262c <ferror@plt+0x7bc>
  402038:	add	x2, sp, #0x70
  40203c:	mov	x0, x20
  402040:	mov	w1, #0x1                   	// #1
  402044:	bl	401d60 <bfd_check_format_matches@plt>
  402048:	cbz	w0, 4026a0 <ferror@plt+0x830>
  40204c:	cbz	x23, 402064 <ferror@plt+0x1f4>
  402050:	mov	x1, x23
  402054:	mov	x0, x20
  402058:	bl	401b80 <bfd_get_section_by_name@plt>
  40205c:	cbz	x0, 402650 <ferror@plt+0x7e0>
  402060:	mov	x23, x0
  402064:	ldr	w0, [x20, #72]
  402068:	tbz	w0, #4, 4020d8 <ferror@plt+0x268>
  40206c:	ldr	x1, [x20, #8]
  402070:	mov	x0, x20
  402074:	ldr	x1, [x1, #496]
  402078:	blr	x1
  40207c:	cmp	x0, #0x0
  402080:	cbz	x0, 4025b8 <ferror@plt+0x748>
  402084:	b.lt	402624 <ferror@plt+0x7b4>  // b.tstop
  402088:	bl	401b50 <xmalloc@plt>
  40208c:	mov	x1, x0
  402090:	ldr	x2, [x20, #8]
  402094:	mov	x0, x20
  402098:	str	x1, [x19, #40]
  40209c:	ldr	x2, [x2, #504]
  4020a0:	blr	x2
  4020a4:	cmp	x0, #0x0
  4020a8:	b.lt	402624 <ferror@plt+0x7b4>  // b.tstop
  4020ac:	b.ne	4025ec <ferror@plt+0x77c>  // b.any
  4020b0:	ldr	x1, [x20, #8]
  4020b4:	mov	x0, x20
  4020b8:	ldr	x1, [x1, #832]
  4020bc:	blr	x1
  4020c0:	mov	x21, x0
  4020c4:	cmp	x0, #0x0
  4020c8:	b.gt	4025f8 <ferror@plt+0x788>
  4020cc:	ldr	x0, [x19, #40]
  4020d0:	bl	401cc0 <free@plt>
  4020d4:	str	xzr, [x19, #40]
  4020d8:	ldr	w27, [x19, #80]
  4020dc:	adrp	x22, 405000 <ferror@plt+0x3190>
  4020e0:	add	x22, x22, #0x48
  4020e4:	cbz	w27, 4021f8 <ferror@plt+0x388>
  4020e8:	ldr	w0, [x19, #80]
  4020ec:	cmp	w0, #0x0
  4020f0:	b.le	402574 <ferror@plt+0x704>
  4020f4:	ldr	x4, [x19, #72]
  4020f8:	sub	w3, w0, #0x1
  4020fc:	mov	w2, #0x10                  	// #16
  402100:	mov	x1, #0x0                   	// #0
  402104:	add	x0, x4, #0x8
  402108:	str	x0, [x19, #72]
  40210c:	ldr	x0, [x4]
  402110:	str	w3, [x19, #80]
  402114:	bl	401a20 <bfd_scan_vma@plt>
  402118:	str	x0, [x19, #8]
  40211c:	ldr	x1, [x20, #8]
  402120:	ldr	w2, [x1, #8]
  402124:	cmp	w2, #0x5
  402128:	b.ne	402168 <ferror@plt+0x2f8>  // b.any
  40212c:	ldr	x2, [x1, #880]
  402130:	mov	x1, #0x1                   	// #1
  402134:	ldr	x4, [x2, #784]
  402138:	ldrb	w3, [x2, #929]
  40213c:	ldrb	w2, [x4, #10]
  402140:	tst	x3, #0x1
  402144:	sub	w2, w2, #0x1
  402148:	lsl	x2, x1, x2
  40214c:	lsl	x1, x2, #1
  402150:	sub	x1, x1, #0x1
  402154:	and	x0, x1, x0
  402158:	eor	x1, x2, x0
  40215c:	sub	x1, x1, x2
  402160:	csel	x0, x1, x0, ne  // ne = any
  402164:	str	x0, [x19, #8]
  402168:	ldr	w0, [x19, #48]
  40216c:	adrp	x24, 416000 <ferror@plt+0x14190>
  402170:	cbnz	w0, 4022fc <ferror@plt+0x48c>
  402174:	str	wzr, [x19]
  402178:	cbz	x23, 402338 <ferror@plt+0x4c8>
  40217c:	ldr	w0, [x23, #32]
  402180:	tbz	w0, #0, 4021c4 <ferror@plt+0x354>
  402184:	ldr	x3, [x19, #8]
  402188:	ldr	x0, [x23, #56]
  40218c:	cmp	x0, x3
  402190:	b.ls	4021c4 <ferror@plt+0x354>  // b.plast
  402194:	ldr	x0, [x20, #8]
  402198:	add	x7, x19, #0x10
  40219c:	ldr	x1, [x19, #40]
  4021a0:	add	x6, x19, #0x14
  4021a4:	ldr	x8, [x0, #568]
  4021a8:	add	x5, x19, #0x18
  4021ac:	add	x4, x19, #0x20
  4021b0:	mov	x2, x23
  4021b4:	mov	x0, x20
  4021b8:	blr	x8
  4021bc:	str	w0, [x19]
  4021c0:	cbnz	w0, 402354 <ferror@plt+0x4e4>
  4021c4:	ldr	w0, [x19, #60]
  4021c8:	cbz	w0, 4021e0 <ferror@plt+0x370>
  4021cc:	ldr	w0, [x19, #64]
  4021d0:	cbz	w0, 402558 <ferror@plt+0x6e8>
  4021d4:	adrp	x0, 404000 <ferror@plt+0x2190>
  4021d8:	add	x0, x0, #0xce8
  4021dc:	bl	401dc0 <printf@plt>
  4021e0:	adrp	x0, 404000 <ferror@plt+0x2190>
  4021e4:	add	x0, x0, #0xcf0
  4021e8:	bl	401c40 <puts@plt>
  4021ec:	ldr	x0, [x24, #1168]
  4021f0:	bl	401d10 <fflush@plt>
  4021f4:	cbnz	w27, 4020e8 <ferror@plt+0x278>
  4021f8:	adrp	x2, 416000 <ferror@plt+0x14190>
  4021fc:	add	x0, sp, #0x78
  402200:	mov	w1, #0x64                  	// #100
  402204:	ldr	x2, [x2, #1176]
  402208:	bl	401e50 <fgets@plt>
  40220c:	cbz	x0, 402574 <ferror@plt+0x704>
  402210:	add	x0, sp, #0x78
  402214:	mov	w2, #0x10                  	// #16
  402218:	mov	x1, #0x0                   	// #0
  40221c:	bl	401a20 <bfd_scan_vma@plt>
  402220:	str	x0, [x19, #8]
  402224:	b	40211c <ferror@plt+0x2ac>
  402228:	cmp	w0, #0x61
  40222c:	b.ne	4022c0 <ferror@plt+0x450>  // b.any
  402230:	mov	w0, #0x1                   	// #1
  402234:	str	w0, [x22, #48]
  402238:	b	401f50 <ferror@plt+0xe0>
  40223c:	cmp	w0, #0x43
  402240:	b.eq	402438 <ferror@plt+0x5c8>  // b.none
  402244:	b.le	4022bc <ferror@plt+0x44c>
  402248:	cmp	w0, #0x48
  40224c:	b.eq	4022ec <ferror@plt+0x47c>  // b.none
  402250:	cmp	w0, #0x52
  402254:	b.ne	4022c0 <ferror@plt+0x450>  // b.any
  402258:	ldr	w0, [x26]
  40225c:	and	w0, w0, #0xfffbffff
  402260:	str	w0, [x26]
  402264:	b	401f50 <ferror@plt+0xe0>
  402268:	cmp	w0, #0x70
  40226c:	b.eq	402460 <ferror@plt+0x5f0>  // b.none
  402270:	b.le	4022a8 <ferror@plt+0x438>
  402274:	cmp	w0, #0x73
  402278:	b.eq	402420 <ferror@plt+0x5b0>  // b.none
  40227c:	cmp	w0, #0x76
  402280:	b.ne	402290 <ferror@plt+0x420>  // b.any
  402284:	mov	x0, x25
  402288:	bl	403b10 <ferror@plt+0x1ca0>
  40228c:	b	401f50 <ferror@plt+0xe0>
  402290:	cmp	w0, #0x72
  402294:	b.ne	4022c0 <ferror@plt+0x450>  // b.any
  402298:	ldr	w0, [x26]
  40229c:	orr	w0, w0, #0x40000
  4022a0:	str	w0, [x26]
  4022a4:	b	401f50 <ferror@plt+0xe0>
  4022a8:	cmp	w0, #0x69
  4022ac:	b.ne	4022d0 <ferror@plt+0x460>  // b.any
  4022b0:	mov	w0, #0x1                   	// #1
  4022b4:	str	w0, [x22, #68]
  4022b8:	b	401f50 <ferror@plt+0xe0>
  4022bc:	cbz	w0, 401f50 <ferror@plt+0xe0>
  4022c0:	adrp	x0, 416000 <ferror@plt+0x14190>
  4022c4:	mov	w1, #0x1                   	// #1
  4022c8:	ldr	x0, [x0, #1144]
  4022cc:	bl	4027e0 <ferror@plt+0x970>
  4022d0:	cmp	w0, #0x6a
  4022d4:	b.ne	4022e4 <ferror@plt+0x474>  // b.any
  4022d8:	adrp	x0, 416000 <ferror@plt+0x14190>
  4022dc:	ldr	x23, [x0, #1152]
  4022e0:	b	401f50 <ferror@plt+0xe0>
  4022e4:	cmp	w0, #0x68
  4022e8:	b.ne	4022c0 <ferror@plt+0x450>  // b.any
  4022ec:	adrp	x0, 416000 <ferror@plt+0x14190>
  4022f0:	mov	w1, #0x0                   	// #0
  4022f4:	ldr	x0, [x0, #1168]
  4022f8:	bl	4027e0 <ferror@plt+0x970>
  4022fc:	adrp	x0, 404000 <ferror@plt+0x2190>
  402300:	add	x0, x0, #0xcd8
  402304:	bl	401dc0 <printf@plt>
  402308:	ldr	x1, [x24, #1168]
  40230c:	mov	x0, x20
  402310:	ldr	x2, [x19, #8]
  402314:	bl	401da0 <bfd_fprintf_vma@plt>
  402318:	ldr	w0, [x19, #64]
  40231c:	cbz	w0, 402568 <ferror@plt+0x6f8>
  402320:	adrp	x0, 404000 <ferror@plt+0x2190>
  402324:	add	x0, x0, #0xce0
  402328:	bl	401dc0 <printf@plt>
  40232c:	str	wzr, [x19]
  402330:	cbnz	x23, 40217c <ferror@plt+0x30c>
  402334:	nop
  402338:	mov	x0, x20
  40233c:	adrp	x1, 402000 <ferror@plt+0x190>
  402340:	mov	x2, #0x0                   	// #0
  402344:	add	x1, x1, #0x8c8
  402348:	bl	401dd0 <bfd_map_over_sections@plt>
  40234c:	ldr	w0, [x19]
  402350:	cbz	w0, 4021c4 <ferror@plt+0x354>
  402354:	adrp	x21, 404000 <ferror@plt+0x2190>
  402358:	adrp	x25, 404000 <ferror@plt+0x2190>
  40235c:	add	x21, x21, #0xd00
  402360:	add	x25, x25, #0xcf8
  402364:	nop
  402368:	ldr	w0, [x19, #60]
  40236c:	cbz	w0, 4023c0 <ferror@plt+0x550>
  402370:	ldr	x28, [x19, #24]
  402374:	cbz	x28, 402520 <ferror@plt+0x6b0>
  402378:	ldrb	w0, [x28]
  40237c:	cbz	w0, 402510 <ferror@plt+0x6a0>
  402380:	ldr	w0, [x19, #52]
  402384:	cbnz	w0, 402538 <ferror@plt+0x6c8>
  402388:	mov	x1, x28
  40238c:	mov	x28, #0x0                   	// #0
  402390:	mov	x0, x22
  402394:	bl	401dc0 <printf@plt>
  402398:	ldr	w0, [x19, #64]
  40239c:	cbz	w0, 402504 <ferror@plt+0x694>
  4023a0:	mov	x1, x25
  4023a4:	mov	w2, #0x5                   	// #5
  4023a8:	mov	x0, #0x0                   	// #0
  4023ac:	bl	401d80 <dcgettext@plt>
  4023b0:	bl	401dc0 <printf@plt>
  4023b4:	cbz	x28, 4023c0 <ferror@plt+0x550>
  4023b8:	mov	x0, x28
  4023bc:	bl	401cc0 <free@plt>
  4023c0:	ldr	w0, [x19, #56]
  4023c4:	ldr	x28, [x19, #32]
  4023c8:	cbz	w0, 4024c0 <ferror@plt+0x650>
  4023cc:	cbz	x28, 40252c <ferror@plt+0x6bc>
  4023d0:	mov	x0, x28
  4023d4:	mov	w1, #0x2f                  	// #47
  4023d8:	bl	401bc0 <strrchr@plt>
  4023dc:	cbz	x0, 4023e8 <ferror@plt+0x578>
  4023e0:	add	x28, x0, #0x1
  4023e4:	str	x28, [x19, #32]
  4023e8:	mov	x1, x28
  4023ec:	mov	x0, x21
  4023f0:	bl	401dc0 <printf@plt>
  4023f4:	ldr	w1, [x19, #20]
  4023f8:	cbz	w1, 4024e4 <ferror@plt+0x674>
  4023fc:	ldr	w2, [x19, #16]
  402400:	cbz	w2, 4024f4 <ferror@plt+0x684>
  402404:	adrp	x0, 404000 <ferror@plt+0x2190>
  402408:	add	x0, x0, #0xd08
  40240c:	bl	401dc0 <printf@plt>
  402410:	ldr	w0, [x19, #68]
  402414:	cbnz	w0, 402478 <ferror@plt+0x608>
  402418:	str	wzr, [x19]
  40241c:	b	4021ec <ferror@plt+0x37c>
  402420:	mov	w0, #0x1                   	// #1
  402424:	str	w0, [x22, #56]
  402428:	b	401f50 <ferror@plt+0xe0>
  40242c:	adrp	x0, 416000 <ferror@plt+0x14190>
  402430:	ldr	x24, [x0, #1152]
  402434:	b	401f50 <ferror@plt+0xe0>
  402438:	adrp	x0, 416000 <ferror@plt+0x14190>
  40243c:	add	x27, x0, #0x480
  402440:	mov	w1, #0x1                   	// #1
  402444:	str	w1, [x22, #52]
  402448:	ldr	x0, [x0, #1152]
  40244c:	cbz	x0, 401f50 <ferror@plt+0xe0>
  402450:	bl	4019f0 <cplus_demangle_name_to_style@plt>
  402454:	cbz	w0, 402684 <ferror@plt+0x814>
  402458:	bl	401aa0 <cplus_demangle_set_style@plt>
  40245c:	b	401f50 <ferror@plt+0xe0>
  402460:	mov	w0, #0x1                   	// #1
  402464:	str	w0, [x22, #64]
  402468:	b	401f50 <ferror@plt+0xe0>
  40246c:	mov	w0, #0x1                   	// #1
  402470:	str	w0, [x22, #60]
  402474:	b	401f50 <ferror@plt+0xe0>
  402478:	ldr	x4, [x20, #8]
  40247c:	add	x3, x19, #0x14
  402480:	add	x2, x19, #0x18
  402484:	add	x1, x19, #0x20
  402488:	mov	x0, x20
  40248c:	ldr	x4, [x4, #584]
  402490:	blr	x4
  402494:	str	w0, [x19]
  402498:	cbz	w0, 4021ec <ferror@plt+0x37c>
  40249c:	ldr	w0, [x19, #64]
  4024a0:	cbz	w0, 402368 <ferror@plt+0x4f8>
  4024a4:	adrp	x1, 404000 <ferror@plt+0x2190>
  4024a8:	add	x1, x1, #0xd30
  4024ac:	mov	w2, #0x5                   	// #5
  4024b0:	mov	x0, #0x0                   	// #0
  4024b4:	bl	401d80 <dcgettext@plt>
  4024b8:	bl	401dc0 <printf@plt>
  4024bc:	b	402368 <ferror@plt+0x4f8>
  4024c0:	cmp	x28, #0x0
  4024c4:	adrp	x0, 404000 <ferror@plt+0x2190>
  4024c8:	add	x0, x0, #0xbf0
  4024cc:	csel	x28, x0, x28, eq  // eq = none
  4024d0:	mov	x0, x21
  4024d4:	mov	x1, x28
  4024d8:	bl	401dc0 <printf@plt>
  4024dc:	ldr	w1, [x19, #20]
  4024e0:	cbnz	w1, 4023fc <ferror@plt+0x58c>
  4024e4:	adrp	x0, 404000 <ferror@plt+0x2190>
  4024e8:	add	x0, x0, #0xd28
  4024ec:	bl	401c40 <puts@plt>
  4024f0:	b	402410 <ferror@plt+0x5a0>
  4024f4:	adrp	x0, 404000 <ferror@plt+0x2190>
  4024f8:	add	x0, x0, #0xd20
  4024fc:	bl	401dc0 <printf@plt>
  402500:	b	402410 <ferror@plt+0x5a0>
  402504:	mov	w0, #0xa                   	// #10
  402508:	bl	401e10 <putchar@plt>
  40250c:	b	4023b4 <ferror@plt+0x544>
  402510:	adrp	x1, 404000 <ferror@plt+0x2190>
  402514:	mov	x28, #0x0                   	// #0
  402518:	add	x1, x1, #0xbf0
  40251c:	b	402390 <ferror@plt+0x520>
  402520:	adrp	x1, 404000 <ferror@plt+0x2190>
  402524:	add	x1, x1, #0xbf0
  402528:	b	402390 <ferror@plt+0x520>
  40252c:	adrp	x2, 404000 <ferror@plt+0x2190>
  402530:	add	x28, x2, #0xbf0
  402534:	b	4023e8 <ferror@plt+0x578>
  402538:	ldr	w2, [x26]
  40253c:	mov	x1, x28
  402540:	mov	x0, x20
  402544:	bl	401d00 <bfd_demangle@plt>
  402548:	mov	x1, x0
  40254c:	cbz	x0, 402388 <ferror@plt+0x518>
  402550:	mov	x28, x0
  402554:	b	402390 <ferror@plt+0x520>
  402558:	adrp	x0, 404000 <ferror@plt+0x2190>
  40255c:	add	x0, x0, #0xbf0
  402560:	bl	401c40 <puts@plt>
  402564:	b	4021e0 <ferror@plt+0x370>
  402568:	mov	w0, #0xa                   	// #10
  40256c:	bl	401e10 <putchar@plt>
  402570:	b	402174 <ferror@plt+0x304>
  402574:	ldr	x0, [x19, #40]
  402578:	cbz	x0, 402584 <ferror@plt+0x714>
  40257c:	bl	401cc0 <free@plt>
  402580:	str	xzr, [x19, #40]
  402584:	mov	x0, x20
  402588:	bl	401d50 <bfd_close@plt>
  40258c:	ldr	w0, [sp, #104]
  402590:	ldp	x19, x20, [sp, #16]
  402594:	ldp	x21, x22, [sp, #32]
  402598:	ldp	x23, x24, [sp, #48]
  40259c:	ldp	x25, x26, [sp, #64]
  4025a0:	ldp	x27, x28, [sp, #80]
  4025a4:	ldp	x29, x30, [sp], #224
  4025a8:	ret
  4025ac:	mov	w0, #0x1                   	// #1
  4025b0:	str	w0, [sp, #104]
  4025b4:	b	40258c <ferror@plt+0x71c>
  4025b8:	ldr	x1, [x20, #8]
  4025bc:	mov	x0, x20
  4025c0:	ldr	x1, [x1, #832]
  4025c4:	blr	x1
  4025c8:	tbnz	x0, #63, 402624 <ferror@plt+0x7b4>
  4025cc:	bl	401b50 <xmalloc@plt>
  4025d0:	mov	x1, x0
  4025d4:	ldr	x2, [x20, #8]
  4025d8:	mov	x0, x20
  4025dc:	str	x1, [x19, #40]
  4025e0:	ldr	x2, [x2, #840]
  4025e4:	blr	x2
  4025e8:	tbnz	x0, #63, 402624 <ferror@plt+0x7b4>
  4025ec:	cmp	x0, #0x0
  4025f0:	b.gt	4020d8 <ferror@plt+0x268>
  4025f4:	b	4020cc <ferror@plt+0x25c>
  4025f8:	ldr	x0, [x19, #40]
  4025fc:	bl	401cc0 <free@plt>
  402600:	mov	x0, x21
  402604:	bl	401b50 <xmalloc@plt>
  402608:	ldr	x2, [x20, #8]
  40260c:	mov	x1, x0
  402610:	mov	x0, x20
  402614:	str	x1, [x19, #40]
  402618:	ldr	x2, [x2, #840]
  40261c:	blr	x2
  402620:	b	4025ec <ferror@plt+0x77c>
  402624:	ldr	x0, [x20]
  402628:	bl	402c88 <ferror@plt+0xe18>
  40262c:	mov	w2, #0x5                   	// #5
  402630:	adrp	x1, 404000 <ferror@plt+0x2190>
  402634:	mov	x0, #0x0                   	// #0
  402638:	add	x1, x1, #0xc90
  40263c:	bl	401d80 <dcgettext@plt>
  402640:	mov	x1, x21
  402644:	bl	402d18 <ferror@plt+0xea8>
  402648:	mov	x0, x21
  40264c:	bl	402c88 <ferror@plt+0xe18>
  402650:	mov	w2, #0x5                   	// #5
  402654:	adrp	x1, 404000 <ferror@plt+0x2190>
  402658:	add	x1, x1, #0xcb8
  40265c:	bl	401d80 <dcgettext@plt>
  402660:	mov	x2, x23
  402664:	mov	x1, x21
  402668:	bl	402d18 <ferror@plt+0xea8>
  40266c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402670:	add	x1, x1, #0xc20
  402674:	mov	w2, #0x5                   	// #5
  402678:	mov	x0, #0x0                   	// #0
  40267c:	bl	401d80 <dcgettext@plt>
  402680:	bl	402d18 <ferror@plt+0xea8>
  402684:	adrp	x1, 404000 <ferror@plt+0x2190>
  402688:	mov	w2, #0x5                   	// #5
  40268c:	add	x1, x1, #0xc48
  402690:	mov	x0, #0x0                   	// #0
  402694:	bl	401d80 <dcgettext@plt>
  402698:	ldr	x1, [x27]
  40269c:	bl	402d18 <ferror@plt+0xea8>
  4026a0:	ldr	x0, [x20]
  4026a4:	bl	402948 <ferror@plt+0xad8>
  4026a8:	bl	401b30 <bfd_get_error@plt>
  4026ac:	cmp	w0, #0xd
  4026b0:	b.eq	4026bc <ferror@plt+0x84c>  // b.none
  4026b4:	mov	w0, #0x1                   	// #1
  4026b8:	bl	401d40 <xexit@plt>
  4026bc:	ldr	x0, [sp, #112]
  4026c0:	bl	402ec0 <ferror@plt+0x1050>
  4026c4:	ldr	x0, [sp, #112]
  4026c8:	bl	401cc0 <free@plt>
  4026cc:	b	4026b4 <ferror@plt+0x844>
  4026d0:	mov	x29, #0x0                   	// #0
  4026d4:	mov	x30, #0x0                   	// #0
  4026d8:	mov	x5, x0
  4026dc:	ldr	x1, [sp]
  4026e0:	add	x2, sp, #0x8
  4026e4:	mov	x6, sp
  4026e8:	movz	x0, #0x0, lsl #48
  4026ec:	movk	x0, #0x0, lsl #32
  4026f0:	movk	x0, #0x40, lsl #16
  4026f4:	movk	x0, #0x1e80
  4026f8:	movz	x3, #0x0, lsl #48
  4026fc:	movk	x3, #0x0, lsl #32
  402700:	movk	x3, #0x40, lsl #16
  402704:	movk	x3, #0x4708
  402708:	movz	x4, #0x0, lsl #48
  40270c:	movk	x4, #0x0, lsl #32
  402710:	movk	x4, #0x40, lsl #16
  402714:	movk	x4, #0x4788
  402718:	bl	401b20 <__libc_start_main@plt>
  40271c:	bl	401c10 <abort@plt>
  402720:	adrp	x0, 415000 <ferror@plt+0x13190>
  402724:	ldr	x0, [x0, #4064]
  402728:	cbz	x0, 402730 <ferror@plt+0x8c0>
  40272c:	b	401bd0 <__gmon_start__@plt>
  402730:	ret
  402734:	nop
  402738:	adrp	x0, 416000 <ferror@plt+0x14190>
  40273c:	add	x0, x0, #0x478
  402740:	adrp	x1, 416000 <ferror@plt+0x14190>
  402744:	add	x1, x1, #0x478
  402748:	cmp	x1, x0
  40274c:	b.eq	402764 <ferror@plt+0x8f4>  // b.none
  402750:	adrp	x1, 404000 <ferror@plt+0x2190>
  402754:	ldr	x1, [x1, #1960]
  402758:	cbz	x1, 402764 <ferror@plt+0x8f4>
  40275c:	mov	x16, x1
  402760:	br	x16
  402764:	ret
  402768:	adrp	x0, 416000 <ferror@plt+0x14190>
  40276c:	add	x0, x0, #0x478
  402770:	adrp	x1, 416000 <ferror@plt+0x14190>
  402774:	add	x1, x1, #0x478
  402778:	sub	x1, x1, x0
  40277c:	lsr	x2, x1, #63
  402780:	add	x1, x2, x1, asr #3
  402784:	cmp	xzr, x1, asr #1
  402788:	asr	x1, x1, #1
  40278c:	b.eq	4027a4 <ferror@plt+0x934>  // b.none
  402790:	adrp	x2, 404000 <ferror@plt+0x2190>
  402794:	ldr	x2, [x2, #1968]
  402798:	cbz	x2, 4027a4 <ferror@plt+0x934>
  40279c:	mov	x16, x2
  4027a0:	br	x16
  4027a4:	ret
  4027a8:	stp	x29, x30, [sp, #-32]!
  4027ac:	mov	x29, sp
  4027b0:	str	x19, [sp, #16]
  4027b4:	adrp	x19, 416000 <ferror@plt+0x14190>
  4027b8:	ldrb	w0, [x19, #1184]
  4027bc:	cbnz	w0, 4027cc <ferror@plt+0x95c>
  4027c0:	bl	402738 <ferror@plt+0x8c8>
  4027c4:	mov	w0, #0x1                   	// #1
  4027c8:	strb	w0, [x19, #1184]
  4027cc:	ldr	x19, [sp, #16]
  4027d0:	ldp	x29, x30, [sp], #32
  4027d4:	ret
  4027d8:	b	402768 <ferror@plt+0x8f8>
  4027dc:	nop
  4027e0:	stp	x29, x30, [sp, #-48]!
  4027e4:	mov	w2, #0x5                   	// #5
  4027e8:	mov	x29, sp
  4027ec:	str	x21, [sp, #32]
  4027f0:	adrp	x21, 416000 <ferror@plt+0x14190>
  4027f4:	stp	x19, x20, [sp, #16]
  4027f8:	mov	x19, x0
  4027fc:	mov	w20, w1
  402800:	mov	x0, #0x0                   	// #0
  402804:	adrp	x1, 404000 <ferror@plt+0x2190>
  402808:	add	x1, x1, #0x7b8
  40280c:	bl	401d80 <dcgettext@plt>
  402810:	ldr	x2, [x21, #1304]
  402814:	mov	x1, x0
  402818:	mov	x0, x19
  40281c:	bl	401e40 <fprintf@plt>
  402820:	mov	w2, #0x5                   	// #5
  402824:	adrp	x1, 404000 <ferror@plt+0x2190>
  402828:	mov	x0, #0x0                   	// #0
  40282c:	add	x1, x1, #0x7e0
  402830:	bl	401d80 <dcgettext@plt>
  402834:	mov	x1, x0
  402838:	mov	x0, x19
  40283c:	bl	401e40 <fprintf@plt>
  402840:	mov	w2, #0x5                   	// #5
  402844:	adrp	x1, 404000 <ferror@plt+0x2190>
  402848:	mov	x0, #0x0                   	// #0
  40284c:	add	x1, x1, #0x818
  402850:	bl	401d80 <dcgettext@plt>
  402854:	mov	x1, x0
  402858:	mov	x0, x19
  40285c:	bl	401e40 <fprintf@plt>
  402860:	mov	w2, #0x5                   	// #5
  402864:	adrp	x1, 404000 <ferror@plt+0x2190>
  402868:	mov	x0, #0x0                   	// #0
  40286c:	add	x1, x1, #0x870
  402870:	bl	401d80 <dcgettext@plt>
  402874:	mov	x1, x0
  402878:	mov	x0, x19
  40287c:	bl	401e40 <fprintf@plt>
  402880:	ldr	x0, [x21, #1304]
  402884:	mov	x1, x19
  402888:	bl	402f58 <ferror@plt+0x10e8>
  40288c:	cbz	w20, 402898 <ferror@plt+0xa28>
  402890:	mov	w0, w20
  402894:	bl	401a30 <exit@plt>
  402898:	mov	w2, #0x5                   	// #5
  40289c:	adrp	x1, 404000 <ferror@plt+0x2190>
  4028a0:	mov	x0, #0x0                   	// #0
  4028a4:	add	x1, x1, #0xba8
  4028a8:	bl	401d80 <dcgettext@plt>
  4028ac:	mov	x1, x0
  4028b0:	adrp	x2, 404000 <ferror@plt+0x2190>
  4028b4:	mov	x0, x19
  4028b8:	add	x2, x2, #0xbc0
  4028bc:	bl	401e40 <fprintf@plt>
  4028c0:	b	402890 <ferror@plt+0xa20>
  4028c4:	nop
  4028c8:	stp	x29, x30, [sp, #-32]!
  4028cc:	mov	x29, sp
  4028d0:	str	x19, [sp, #16]
  4028d4:	adrp	x19, 416000 <ferror@plt+0x14190>
  4028d8:	ldr	w3, [x19, #1192]
  4028dc:	cbnz	w3, 402938 <ferror@plt+0xac8>
  4028e0:	ldr	w3, [x1, #32]
  4028e4:	mov	x2, x1
  4028e8:	tbz	w3, #0, 402938 <ferror@plt+0xac8>
  4028ec:	add	x4, x19, #0x4a8
  4028f0:	ldr	x3, [x1, #40]
  4028f4:	ldr	x5, [x4, #8]
  4028f8:	cmp	x3, x5
  4028fc:	b.hi	402938 <ferror@plt+0xac8>  // b.pmore
  402900:	ldr	x6, [x1, #56]
  402904:	add	x6, x3, x6
  402908:	cmp	x5, x6
  40290c:	b.cs	402938 <ferror@plt+0xac8>  // b.hs, b.nlast
  402910:	ldr	x6, [x0, #8]
  402914:	sub	x3, x5, x3
  402918:	ldr	x1, [x4, #40]
  40291c:	add	x7, x4, #0x10
  402920:	ldr	x8, [x6, #568]
  402924:	add	x5, x4, #0x18
  402928:	add	x6, x4, #0x14
  40292c:	add	x4, x4, #0x20
  402930:	blr	x8
  402934:	str	w0, [x19, #1192]
  402938:	ldr	x19, [sp, #16]
  40293c:	ldp	x29, x30, [sp], #32
  402940:	ret
  402944:	nop
  402948:	stp	x29, x30, [sp, #-32]!
  40294c:	mov	x29, sp
  402950:	stp	x19, x20, [sp, #16]
  402954:	mov	x19, x0
  402958:	bl	401b30 <bfd_get_error@plt>
  40295c:	cbnz	w0, 4029b4 <ferror@plt+0xb44>
  402960:	adrp	x1, 404000 <ferror@plt+0x2190>
  402964:	mov	w2, #0x5                   	// #5
  402968:	add	x1, x1, #0xe10
  40296c:	mov	x0, #0x0                   	// #0
  402970:	bl	401d80 <dcgettext@plt>
  402974:	mov	x20, x0
  402978:	adrp	x0, 416000 <ferror@plt+0x14190>
  40297c:	ldr	x0, [x0, #1168]
  402980:	bl	401d10 <fflush@plt>
  402984:	cbz	x19, 4029cc <ferror@plt+0xb5c>
  402988:	mov	x4, x20
  40298c:	mov	x3, x19
  402990:	adrp	x1, 416000 <ferror@plt+0x14190>
  402994:	adrp	x0, 416000 <ferror@plt+0x14190>
  402998:	ldp	x19, x20, [sp, #16]
  40299c:	ldp	x29, x30, [sp], #32
  4029a0:	ldr	x2, [x1, #1304]
  4029a4:	adrp	x1, 404000 <ferror@plt+0x2190>
  4029a8:	ldr	x0, [x0, #1144]
  4029ac:	add	x1, x1, #0xe28
  4029b0:	b	401e40 <fprintf@plt>
  4029b4:	bl	401d70 <bfd_errmsg@plt>
  4029b8:	mov	x20, x0
  4029bc:	adrp	x0, 416000 <ferror@plt+0x14190>
  4029c0:	ldr	x0, [x0, #1168]
  4029c4:	bl	401d10 <fflush@plt>
  4029c8:	cbnz	x19, 402988 <ferror@plt+0xb18>
  4029cc:	mov	x3, x20
  4029d0:	adrp	x2, 416000 <ferror@plt+0x14190>
  4029d4:	adrp	x0, 416000 <ferror@plt+0x14190>
  4029d8:	adrp	x1, 405000 <ferror@plt+0x3190>
  4029dc:	ldp	x19, x20, [sp, #16]
  4029e0:	add	x1, x1, #0x360
  4029e4:	ldp	x29, x30, [sp], #32
  4029e8:	ldr	x2, [x2, #1304]
  4029ec:	ldr	x0, [x0, #1144]
  4029f0:	b	401e40 <fprintf@plt>
  4029f4:	nop
  4029f8:	stp	x29, x30, [sp, #-80]!
  4029fc:	mov	x29, sp
  402a00:	stp	x21, x22, [sp, #32]
  402a04:	mov	x21, x1
  402a08:	ldr	w1, [x1, #12]
  402a0c:	stp	x19, x20, [sp, #16]
  402a10:	mov	w20, #0x60                  	// #96
  402a14:	add	w1, w1, #0x1
  402a18:	stp	x23, x24, [sp, #48]
  402a1c:	mov	x22, x0
  402a20:	ldr	x2, [x21, #16]
  402a24:	smull	x0, w1, w20
  402a28:	str	w1, [x21, #12]
  402a2c:	cmp	x2, x0
  402a30:	b.cs	402a78 <ferror@plt+0xc08>  // b.hs, b.nlast
  402a34:	mov	w19, #0xc0                  	// #192
  402a38:	cmp	w1, #0x3f
  402a3c:	ldr	x0, [x21, #24]
  402a40:	smull	x1, w1, w19
  402a44:	mov	x19, #0x3000                	// #12288
  402a48:	csel	x19, x1, x19, gt
  402a4c:	mov	x1, x19
  402a50:	bl	401af0 <xrealloc@plt>
  402a54:	ldr	x2, [x21, #16]
  402a58:	str	x0, [x21, #24]
  402a5c:	mov	w1, #0x0                   	// #0
  402a60:	add	x0, x0, x2
  402a64:	sub	x2, x19, x2
  402a68:	bl	401b40 <memset@plt>
  402a6c:	str	x19, [x21, #16]
  402a70:	ldr	w0, [x21, #12]
  402a74:	smull	x0, w0, w20
  402a78:	ldr	x3, [x21, #24]
  402a7c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402a80:	ldr	x4, [x22]
  402a84:	add	x3, x3, x0
  402a88:	add	x1, x1, #0xe38
  402a8c:	mov	w2, #0x5                   	// #5
  402a90:	mov	x0, #0x0                   	// #0
  402a94:	stur	x4, [x3, #-96]
  402a98:	bl	401d80 <dcgettext@plt>
  402a9c:	mov	x19, x0
  402aa0:	ldr	w1, [x22, #16]
  402aa4:	ldr	x23, [x22]
  402aa8:	cbz	w1, 402c08 <ferror@plt+0xd98>
  402aac:	cmp	w1, #0x1
  402ab0:	b.eq	402c24 <ferror@plt+0xdb4>  // b.none
  402ab4:	adrp	x1, 404000 <ferror@plt+0x2190>
  402ab8:	mov	w2, #0x5                   	// #5
  402abc:	add	x1, x1, #0xe78
  402ac0:	mov	x0, #0x0                   	// #0
  402ac4:	bl	401d80 <dcgettext@plt>
  402ac8:	mov	x20, x0
  402acc:	ldr	w0, [x22, #12]
  402ad0:	cbz	w0, 402bec <ferror@plt+0xd7c>
  402ad4:	cmp	w0, #0x1
  402ad8:	b.ne	402bd0 <ferror@plt+0xd60>  // b.any
  402adc:	adrp	x1, 404000 <ferror@plt+0x2190>
  402ae0:	mov	w2, #0x5                   	// #5
  402ae4:	add	x1, x1, #0xe68
  402ae8:	mov	x0, #0x0                   	// #0
  402aec:	bl	401d80 <dcgettext@plt>
  402af0:	mov	x3, x0
  402af4:	mov	x2, x20
  402af8:	mov	x1, x23
  402afc:	mov	x0, x19
  402b00:	bl	401dc0 <printf@plt>
  402b04:	ldr	x0, [x21]
  402b08:	ldr	x1, [x22]
  402b0c:	bl	401cd0 <bfd_openw@plt>
  402b10:	mov	x20, x0
  402b14:	cbz	x0, 402c40 <ferror@plt+0xdd0>
  402b18:	mov	w1, #0x1                   	// #1
  402b1c:	mov	w19, #0x2                   	// #2
  402b20:	bl	401be0 <bfd_set_format@plt>
  402b24:	cbz	w0, 402c68 <ferror@plt+0xdf8>
  402b28:	adrp	x22, 404000 <ferror@plt+0x2190>
  402b2c:	mov	x24, #0xffffffffffffffa0    	// #-96
  402b30:	add	x22, x22, #0xe90
  402b34:	mov	w23, #0x1                   	// #1
  402b38:	str	x25, [sp, #64]
  402b3c:	mov	w25, #0x60                  	// #96
  402b40:	b	402b50 <ferror@plt+0xce0>
  402b44:	add	w19, w19, #0x1
  402b48:	cmp	w19, #0x59
  402b4c:	b.eq	402bac <ferror@plt+0xd3c>  // b.none
  402b50:	ldr	x3, [x20, #8]
  402b54:	mov	w1, w19
  402b58:	mov	x0, x20
  402b5c:	mov	x2, #0x0                   	// #0
  402b60:	ldr	x3, [x3, #656]
  402b64:	blr	x3
  402b68:	cbz	w0, 402b44 <ferror@plt+0xcd4>
  402b6c:	mov	w0, w19
  402b70:	mov	x1, #0x0                   	// #0
  402b74:	bl	401c80 <bfd_printable_arch_mach@plt>
  402b78:	mov	x1, x0
  402b7c:	mov	x0, x22
  402b80:	bl	401dc0 <printf@plt>
  402b84:	ldr	w2, [x21, #12]
  402b88:	sub	w0, w19, #0x2
  402b8c:	ldr	x1, [x21, #24]
  402b90:	add	w19, w19, #0x1
  402b94:	cmp	w19, #0x59
  402b98:	smaddl	x2, w2, w25, x24
  402b9c:	add	x1, x1, x2
  402ba0:	add	x0, x1, x0
  402ba4:	strb	w23, [x0, #8]
  402ba8:	b.ne	402b50 <ferror@plt+0xce0>  // b.any
  402bac:	ldr	x25, [sp, #64]
  402bb0:	mov	x0, x20
  402bb4:	bl	401c30 <bfd_close_all_done@plt>
  402bb8:	ldr	w0, [x21, #8]
  402bbc:	ldp	x19, x20, [sp, #16]
  402bc0:	ldp	x21, x22, [sp, #32]
  402bc4:	ldp	x23, x24, [sp, #48]
  402bc8:	ldp	x29, x30, [sp], #80
  402bcc:	ret
  402bd0:	adrp	x1, 404000 <ferror@plt+0x2190>
  402bd4:	mov	w2, #0x5                   	// #5
  402bd8:	add	x1, x1, #0xe78
  402bdc:	mov	x0, #0x0                   	// #0
  402be0:	bl	401d80 <dcgettext@plt>
  402be4:	mov	x3, x0
  402be8:	b	402af4 <ferror@plt+0xc84>
  402bec:	adrp	x1, 404000 <ferror@plt+0x2190>
  402bf0:	mov	w2, #0x5                   	// #5
  402bf4:	add	x1, x1, #0xe58
  402bf8:	mov	x0, #0x0                   	// #0
  402bfc:	bl	401d80 <dcgettext@plt>
  402c00:	mov	x3, x0
  402c04:	b	402af4 <ferror@plt+0xc84>
  402c08:	adrp	x1, 404000 <ferror@plt+0x2190>
  402c0c:	mov	w2, #0x5                   	// #5
  402c10:	add	x1, x1, #0xe58
  402c14:	mov	x0, #0x0                   	// #0
  402c18:	bl	401d80 <dcgettext@plt>
  402c1c:	mov	x20, x0
  402c20:	b	402acc <ferror@plt+0xc5c>
  402c24:	adrp	x1, 404000 <ferror@plt+0x2190>
  402c28:	mov	w2, #0x5                   	// #5
  402c2c:	add	x1, x1, #0xe68
  402c30:	mov	x0, #0x0                   	// #0
  402c34:	bl	401d80 <dcgettext@plt>
  402c38:	mov	x20, x0
  402c3c:	b	402acc <ferror@plt+0xc5c>
  402c40:	ldr	x0, [x21]
  402c44:	bl	402948 <ferror@plt+0xad8>
  402c48:	mov	w1, #0x1                   	// #1
  402c4c:	str	w1, [x21, #8]
  402c50:	mov	w0, w1
  402c54:	ldp	x19, x20, [sp, #16]
  402c58:	ldp	x21, x22, [sp, #32]
  402c5c:	ldp	x23, x24, [sp, #48]
  402c60:	ldp	x29, x30, [sp], #80
  402c64:	ret
  402c68:	bl	401b30 <bfd_get_error@plt>
  402c6c:	cmp	w0, #0x5
  402c70:	b.eq	402bb0 <ferror@plt+0xd40>  // b.none
  402c74:	ldr	x0, [x22]
  402c78:	bl	402948 <ferror@plt+0xad8>
  402c7c:	mov	w0, #0x1                   	// #1
  402c80:	str	w0, [x21, #8]
  402c84:	b	402bb0 <ferror@plt+0xd40>
  402c88:	stp	x29, x30, [sp, #-16]!
  402c8c:	mov	x29, sp
  402c90:	bl	402948 <ferror@plt+0xad8>
  402c94:	mov	w0, #0x1                   	// #1
  402c98:	bl	401d40 <xexit@plt>
  402c9c:	nop
  402ca0:	stp	x29, x30, [sp, #-80]!
  402ca4:	adrp	x2, 416000 <ferror@plt+0x14190>
  402ca8:	mov	x29, sp
  402cac:	str	x21, [sp, #32]
  402cb0:	mov	x21, x0
  402cb4:	ldr	x0, [x2, #1168]
  402cb8:	stp	x19, x20, [sp, #16]
  402cbc:	mov	x19, x1
  402cc0:	adrp	x20, 416000 <ferror@plt+0x14190>
  402cc4:	bl	401d10 <fflush@plt>
  402cc8:	adrp	x2, 416000 <ferror@plt+0x14190>
  402ccc:	adrp	x1, 404000 <ferror@plt+0x2190>
  402cd0:	ldr	x0, [x20, #1144]
  402cd4:	add	x1, x1, #0xe98
  402cd8:	ldr	x2, [x2, #1304]
  402cdc:	bl	401e40 <fprintf@plt>
  402ce0:	ldp	x6, x7, [x19]
  402ce4:	mov	x1, x21
  402ce8:	ldp	x4, x5, [x19, #16]
  402cec:	add	x2, sp, #0x30
  402cf0:	ldr	x0, [x20, #1144]
  402cf4:	stp	x6, x7, [sp, #48]
  402cf8:	stp	x4, x5, [sp, #64]
  402cfc:	bl	401db0 <vfprintf@plt>
  402d00:	ldr	x1, [x20, #1144]
  402d04:	mov	w0, #0xa                   	// #10
  402d08:	ldp	x19, x20, [sp, #16]
  402d0c:	ldr	x21, [sp, #32]
  402d10:	ldp	x29, x30, [sp], #80
  402d14:	b	401a80 <putc@plt>
  402d18:	stp	x29, x30, [sp, #-272]!
  402d1c:	mov	w9, #0xffffffc8            	// #-56
  402d20:	mov	w8, #0xffffff80            	// #-128
  402d24:	mov	x29, sp
  402d28:	add	x10, sp, #0xd0
  402d2c:	add	x11, sp, #0x110
  402d30:	stp	x11, x11, [sp, #48]
  402d34:	str	x10, [sp, #64]
  402d38:	stp	w9, w8, [sp, #72]
  402d3c:	ldp	x10, x11, [sp, #48]
  402d40:	stp	x1, x2, [sp, #216]
  402d44:	add	x1, sp, #0x10
  402d48:	ldp	x8, x9, [sp, #64]
  402d4c:	stp	x10, x11, [sp, #16]
  402d50:	stp	x8, x9, [sp, #32]
  402d54:	str	q0, [sp, #80]
  402d58:	str	q1, [sp, #96]
  402d5c:	str	q2, [sp, #112]
  402d60:	str	q3, [sp, #128]
  402d64:	str	q4, [sp, #144]
  402d68:	str	q5, [sp, #160]
  402d6c:	str	q6, [sp, #176]
  402d70:	str	q7, [sp, #192]
  402d74:	stp	x3, x4, [sp, #232]
  402d78:	stp	x5, x6, [sp, #248]
  402d7c:	str	x7, [sp, #264]
  402d80:	bl	402ca0 <ferror@plt+0xe30>
  402d84:	mov	w0, #0x1                   	// #1
  402d88:	bl	401d40 <xexit@plt>
  402d8c:	nop
  402d90:	stp	x29, x30, [sp, #-320]!
  402d94:	adrp	x8, 416000 <ferror@plt+0x14190>
  402d98:	mov	w9, #0xffffffc8            	// #-56
  402d9c:	mov	x29, sp
  402da0:	add	x10, sp, #0x100
  402da4:	add	x11, sp, #0x140
  402da8:	stp	x19, x20, [sp, #16]
  402dac:	mov	x20, x0
  402db0:	adrp	x19, 416000 <ferror@plt+0x14190>
  402db4:	ldr	x0, [x8, #1168]
  402db8:	mov	w8, #0xffffff80            	// #-128
  402dbc:	stp	x11, x11, [sp, #64]
  402dc0:	str	x10, [sp, #80]
  402dc4:	stp	w9, w8, [sp, #88]
  402dc8:	ldp	x10, x11, [sp, #64]
  402dcc:	stp	x10, x11, [sp, #96]
  402dd0:	ldp	x8, x9, [sp, #80]
  402dd4:	stp	x8, x9, [sp, #112]
  402dd8:	str	q0, [sp, #128]
  402ddc:	str	q1, [sp, #144]
  402de0:	str	q2, [sp, #160]
  402de4:	str	q3, [sp, #176]
  402de8:	str	q4, [sp, #192]
  402dec:	str	q5, [sp, #208]
  402df0:	str	q6, [sp, #224]
  402df4:	str	q7, [sp, #240]
  402df8:	stp	x1, x2, [sp, #264]
  402dfc:	stp	x3, x4, [sp, #280]
  402e00:	stp	x5, x6, [sp, #296]
  402e04:	str	x7, [sp, #312]
  402e08:	bl	401d10 <fflush@plt>
  402e0c:	adrp	x2, 416000 <ferror@plt+0x14190>
  402e10:	adrp	x1, 404000 <ferror@plt+0x2190>
  402e14:	ldr	x0, [x19, #1144]
  402e18:	add	x1, x1, #0xe98
  402e1c:	ldr	x2, [x2, #1304]
  402e20:	bl	401e40 <fprintf@plt>
  402e24:	ldp	x6, x7, [sp, #96]
  402e28:	add	x2, sp, #0x20
  402e2c:	ldp	x4, x5, [sp, #112]
  402e30:	mov	x1, x20
  402e34:	ldr	x0, [x19, #1144]
  402e38:	stp	x6, x7, [sp, #32]
  402e3c:	stp	x4, x5, [sp, #48]
  402e40:	bl	401db0 <vfprintf@plt>
  402e44:	ldr	x1, [x19, #1144]
  402e48:	mov	w0, #0xa                   	// #10
  402e4c:	bl	401a80 <putc@plt>
  402e50:	ldp	x19, x20, [sp, #16]
  402e54:	ldp	x29, x30, [sp], #320
  402e58:	ret
  402e5c:	nop
  402e60:	stp	x29, x30, [sp, #-32]!
  402e64:	mov	x29, sp
  402e68:	stp	x19, x20, [sp, #16]
  402e6c:	adrp	x19, 404000 <ferror@plt+0x2190>
  402e70:	add	x19, x19, #0xea0
  402e74:	mov	x0, x19
  402e78:	bl	401a50 <bfd_set_default_target@plt>
  402e7c:	cbz	w0, 402e8c <ferror@plt+0x101c>
  402e80:	ldp	x19, x20, [sp, #16]
  402e84:	ldp	x29, x30, [sp], #32
  402e88:	ret
  402e8c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402e90:	add	x1, x1, #0xec0
  402e94:	mov	w2, #0x5                   	// #5
  402e98:	mov	x0, #0x0                   	// #0
  402e9c:	bl	401d80 <dcgettext@plt>
  402ea0:	mov	x20, x0
  402ea4:	bl	401b30 <bfd_get_error@plt>
  402ea8:	bl	401d70 <bfd_errmsg@plt>
  402eac:	mov	x2, x0
  402eb0:	mov	x1, x19
  402eb4:	mov	x0, x20
  402eb8:	bl	402d18 <ferror@plt+0xea8>
  402ebc:	nop
  402ec0:	stp	x29, x30, [sp, #-48]!
  402ec4:	adrp	x1, 416000 <ferror@plt+0x14190>
  402ec8:	mov	x29, sp
  402ecc:	stp	x19, x20, [sp, #16]
  402ed0:	mov	x19, x0
  402ed4:	ldr	x0, [x1, #1168]
  402ed8:	stp	x21, x22, [sp, #32]
  402edc:	adrp	x22, 416000 <ferror@plt+0x14190>
  402ee0:	bl	401d10 <fflush@plt>
  402ee4:	mov	w2, #0x5                   	// #5
  402ee8:	adrp	x1, 404000 <ferror@plt+0x2190>
  402eec:	ldr	x20, [x22, #1144]
  402ef0:	add	x1, x1, #0xef0
  402ef4:	mov	x0, #0x0                   	// #0
  402ef8:	bl	401d80 <dcgettext@plt>
  402efc:	adrp	x2, 416000 <ferror@plt+0x14190>
  402f00:	mov	x1, x0
  402f04:	mov	x0, x20
  402f08:	ldr	x2, [x2, #1304]
  402f0c:	bl	401e40 <fprintf@plt>
  402f10:	ldr	x2, [x19]
  402f14:	cbz	x2, 402f3c <ferror@plt+0x10cc>
  402f18:	adrp	x20, 405000 <ferror@plt+0x3190>
  402f1c:	add	x21, x22, #0x478
  402f20:	add	x20, x20, #0x90
  402f24:	nop
  402f28:	ldr	x0, [x21]
  402f2c:	mov	x1, x20
  402f30:	bl	401e40 <fprintf@plt>
  402f34:	ldr	x2, [x19, #8]!
  402f38:	cbnz	x2, 402f28 <ferror@plt+0x10b8>
  402f3c:	ldr	x1, [x22, #1144]
  402f40:	mov	w0, #0xa                   	// #10
  402f44:	ldp	x19, x20, [sp, #16]
  402f48:	ldp	x21, x22, [sp, #32]
  402f4c:	ldp	x29, x30, [sp], #48
  402f50:	b	401a90 <fputc@plt>
  402f54:	nop
  402f58:	stp	x29, x30, [sp, #-48]!
  402f5c:	mov	x29, sp
  402f60:	stp	x19, x20, [sp, #16]
  402f64:	mov	x20, x1
  402f68:	stp	x21, x22, [sp, #32]
  402f6c:	cbz	x0, 402fec <ferror@plt+0x117c>
  402f70:	mov	x19, x0
  402f74:	mov	w2, #0x5                   	// #5
  402f78:	adrp	x1, 404000 <ferror@plt+0x2190>
  402f7c:	mov	x0, #0x0                   	// #0
  402f80:	add	x1, x1, #0xf20
  402f84:	bl	401d80 <dcgettext@plt>
  402f88:	mov	x2, x19
  402f8c:	mov	x1, x0
  402f90:	mov	x0, x20
  402f94:	bl	401e40 <fprintf@plt>
  402f98:	bl	401b10 <bfd_target_list@plt>
  402f9c:	mov	x22, x0
  402fa0:	ldr	x2, [x0]
  402fa4:	cbz	x2, 402fcc <ferror@plt+0x115c>
  402fa8:	adrp	x21, 405000 <ferror@plt+0x3190>
  402fac:	add	x19, x0, #0x8
  402fb0:	add	x21, x21, #0x90
  402fb4:	nop
  402fb8:	mov	x1, x21
  402fbc:	mov	x0, x20
  402fc0:	bl	401e40 <fprintf@plt>
  402fc4:	ldr	x2, [x19], #8
  402fc8:	cbnz	x2, 402fb8 <ferror@plt+0x1148>
  402fcc:	mov	x1, x20
  402fd0:	mov	w0, #0xa                   	// #10
  402fd4:	bl	401a90 <fputc@plt>
  402fd8:	mov	x0, x22
  402fdc:	ldp	x19, x20, [sp, #16]
  402fe0:	ldp	x21, x22, [sp, #32]
  402fe4:	ldp	x29, x30, [sp], #48
  402fe8:	b	401cc0 <free@plt>
  402fec:	mov	w2, #0x5                   	// #5
  402ff0:	adrp	x1, 404000 <ferror@plt+0x2190>
  402ff4:	add	x1, x1, #0xf08
  402ff8:	bl	401d80 <dcgettext@plt>
  402ffc:	mov	x1, x0
  403000:	mov	x0, x20
  403004:	bl	401e40 <fprintf@plt>
  403008:	b	402f98 <ferror@plt+0x1128>
  40300c:	nop
  403010:	stp	x29, x30, [sp, #-48]!
  403014:	mov	x29, sp
  403018:	stp	x19, x20, [sp, #16]
  40301c:	mov	x20, x1
  403020:	stp	x21, x22, [sp, #32]
  403024:	cbz	x0, 4030a4 <ferror@plt+0x1234>
  403028:	mov	x19, x0
  40302c:	mov	w2, #0x5                   	// #5
  403030:	adrp	x1, 404000 <ferror@plt+0x2190>
  403034:	mov	x0, #0x0                   	// #0
  403038:	add	x1, x1, #0xf58
  40303c:	bl	401d80 <dcgettext@plt>
  403040:	mov	x2, x19
  403044:	mov	x1, x0
  403048:	mov	x0, x20
  40304c:	bl	401e40 <fprintf@plt>
  403050:	bl	401a40 <bfd_arch_list@plt>
  403054:	mov	x22, x0
  403058:	ldr	x2, [x0]
  40305c:	cbz	x2, 403084 <ferror@plt+0x1214>
  403060:	adrp	x21, 405000 <ferror@plt+0x3190>
  403064:	mov	x19, x0
  403068:	add	x21, x21, #0x90
  40306c:	nop
  403070:	mov	x1, x21
  403074:	mov	x0, x20
  403078:	bl	401e40 <fprintf@plt>
  40307c:	ldr	x2, [x19, #8]!
  403080:	cbnz	x2, 403070 <ferror@plt+0x1200>
  403084:	mov	x1, x20
  403088:	mov	w0, #0xa                   	// #10
  40308c:	bl	401a90 <fputc@plt>
  403090:	mov	x0, x22
  403094:	ldp	x19, x20, [sp, #16]
  403098:	ldp	x21, x22, [sp, #32]
  40309c:	ldp	x29, x30, [sp], #48
  4030a0:	b	401cc0 <free@plt>
  4030a4:	mov	w2, #0x5                   	// #5
  4030a8:	adrp	x1, 404000 <ferror@plt+0x2190>
  4030ac:	add	x1, x1, #0xf38
  4030b0:	bl	401d80 <dcgettext@plt>
  4030b4:	mov	x1, x0
  4030b8:	mov	x0, x20
  4030bc:	bl	401e40 <fprintf@plt>
  4030c0:	b	403050 <ferror@plt+0x11e0>
  4030c4:	nop
  4030c8:	stp	x29, x30, [sp, #-192]!
  4030cc:	mov	w2, #0x5                   	// #5
  4030d0:	adrp	x1, 404000 <ferror@plt+0x2190>
  4030d4:	mov	x29, sp
  4030d8:	add	x1, x1, #0xf78
  4030dc:	mov	x0, #0x0                   	// #0
  4030e0:	stp	x19, x20, [sp, #16]
  4030e4:	bl	401d80 <dcgettext@plt>
  4030e8:	adrp	x1, 404000 <ferror@plt+0x2190>
  4030ec:	add	x1, x1, #0xf98
  4030f0:	bl	401dc0 <printf@plt>
  4030f4:	mov	x0, #0x0                   	// #0
  4030f8:	bl	4046f8 <ferror@plt+0x2888>
  4030fc:	mov	x2, x0
  403100:	add	x1, sp, #0xa0
  403104:	adrp	x0, 402000 <ferror@plt+0x190>
  403108:	add	x0, x0, #0x9f8
  40310c:	str	x2, [sp, #160]
  403110:	str	xzr, [sp, #168]
  403114:	stp	xzr, xzr, [sp, #176]
  403118:	bl	401cb0 <bfd_iterate_over_targets@plt>
  40311c:	ldr	x0, [sp, #160]
  403120:	bl	401e30 <unlink@plt>
  403124:	ldr	x0, [sp, #160]
  403128:	bl	401cc0 <free@plt>
  40312c:	ldr	w19, [sp, #168]
  403130:	cbz	w19, 403144 <ferror@plt+0x12d4>
  403134:	mov	w0, w19
  403138:	ldp	x19, x20, [sp, #16]
  40313c:	ldp	x29, x30, [sp], #192
  403140:	ret
  403144:	mov	w20, #0x2                   	// #2
  403148:	stp	x21, x22, [sp, #32]
  40314c:	stp	x23, x24, [sp, #48]
  403150:	stp	x25, x26, [sp, #64]
  403154:	mov	w26, #0x0                   	// #0
  403158:	stp	x27, x28, [sp, #80]
  40315c:	nop
  403160:	mov	x1, #0x0                   	// #0
  403164:	mov	w0, w20
  403168:	bl	401c80 <bfd_printable_arch_mach@plt>
  40316c:	add	w20, w20, #0x1
  403170:	bl	401a00 <strlen@plt>
  403174:	cmp	w26, w0
  403178:	csel	w26, w26, w0, ge  // ge = tcont
  40317c:	cmp	w20, #0x59
  403180:	b.ne	403160 <ferror@plt+0x12f0>  // b.any
  403184:	adrp	x0, 404000 <ferror@plt+0x2190>
  403188:	add	x0, x0, #0xfb0
  40318c:	bl	401e00 <getenv@plt>
  403190:	cbz	x0, 4031a8 <ferror@plt+0x1338>
  403194:	mov	w2, #0xa                   	// #10
  403198:	mov	x1, #0x0                   	// #0
  40319c:	bl	401c90 <strtol@plt>
  4031a0:	mov	w2, w0
  4031a4:	cbnz	w0, 4031ac <ferror@plt+0x133c>
  4031a8:	mov	w2, #0x50                  	// #80
  4031ac:	ldr	w1, [sp, #172]
  4031b0:	cmp	w1, #0x0
  4031b4:	b.le	4033e4 <ferror@plt+0x1574>
  4031b8:	sub	w2, w2, w26
  4031bc:	adrp	x28, 404000 <ferror@plt+0x2190>
  4031c0:	sub	w0, w2, #0x1
  4031c4:	adrp	x27, 404000 <ferror@plt+0x2190>
  4031c8:	adrp	x23, 416000 <ferror@plt+0x14190>
  4031cc:	adrp	x2, 404000 <ferror@plt+0x2190>
  4031d0:	add	x28, x28, #0xfb8
  4031d4:	add	x2, x2, #0xfc8
  4031d8:	add	x27, x27, #0xfc0
  4031dc:	add	x23, x23, #0x490
  4031e0:	str	w0, [sp, #124]
  4031e4:	adrp	x0, 405000 <ferror@plt+0x3190>
  4031e8:	add	x0, x0, #0x18
  4031ec:	str	x2, [sp, #128]
  4031f0:	add	w2, w26, #0x1
  4031f4:	str	x0, [sp, #144]
  4031f8:	adrp	x0, 404000 <ferror@plt+0x2190>
  4031fc:	add	x0, x0, #0xfd8
  403200:	str	x0, [sp, #136]
  403204:	str	w2, [sp, #152]
  403208:	mov	w24, #0x60                  	// #96
  40320c:	ldr	w22, [sp, #124]
  403210:	ldr	x21, [sp, #184]
  403214:	smull	x24, w19, w24
  403218:	sxtw	x25, w19
  40321c:	mov	w20, w19
  403220:	add	x21, x21, x24
  403224:	nop
  403228:	ldr	x0, [x21]
  40322c:	sub	w22, w22, #0x1
  403230:	add	x21, x21, #0x60
  403234:	str	w1, [sp, #104]
  403238:	bl	401a00 <strlen@plt>
  40323c:	subs	w22, w22, w0
  403240:	b.mi	403254 <ferror@plt+0x13e4>  // b.first
  403244:	ldr	w1, [sp, #104]
  403248:	add	w20, w20, #0x1
  40324c:	cmp	w1, w20
  403250:	b.gt	403228 <ferror@plt+0x13b8>
  403254:	ldr	w1, [sp, #152]
  403258:	mov	x2, x28
  40325c:	mov	x0, x27
  403260:	bl	401dc0 <printf@plt>
  403264:	cmp	w20, w19
  403268:	b.eq	403408 <ferror@plt+0x1598>  // b.none
  40326c:	mvn	w21, w19
  403270:	add	x25, x25, #0x1
  403274:	add	w0, w21, w20
  403278:	mov	x2, x24
  40327c:	add	x0, x0, x25
  403280:	add	x0, x0, x0, lsl #1
  403284:	lsl	x22, x0, #5
  403288:	ldr	x1, [sp, #184]
  40328c:	ldr	x0, [sp, #144]
  403290:	ldr	x1, [x1, x2]
  403294:	add	x2, x2, #0x60
  403298:	stp	x2, x2, [sp, #104]
  40329c:	bl	401dc0 <printf@plt>
  4032a0:	ldr	x2, [sp, #104]
  4032a4:	cmp	x22, x2
  4032a8:	b.ne	403288 <ferror@plt+0x1418>  // b.any
  4032ac:	add	w21, w21, w20
  4032b0:	mov	w0, #0xa                   	// #10
  4032b4:	add	x25, x21, x25
  4032b8:	mov	w22, #0x2                   	// #2
  4032bc:	ldr	x1, [x23]
  4032c0:	add	x25, x25, x25, lsl #1
  4032c4:	lsl	x25, x25, #5
  4032c8:	bl	401a80 <putc@plt>
  4032cc:	nop
  4032d0:	mov	x1, #0x0                   	// #0
  4032d4:	mov	w0, w22
  4032d8:	bl	401c80 <bfd_printable_arch_mach@plt>
  4032dc:	ldr	x1, [sp, #128]
  4032e0:	bl	401c70 <strcmp@plt>
  4032e4:	cbnz	w0, 403308 <ferror@plt+0x1498>
  4032e8:	add	w22, w22, #0x1
  4032ec:	cmp	w22, #0x59
  4032f0:	b.ne	4032d0 <ferror@plt+0x1460>  // b.any
  4032f4:	ldr	w1, [sp, #172]
  4032f8:	cmp	w1, w20
  4032fc:	b.le	4033e4 <ferror@plt+0x1574>
  403300:	mov	w19, w20
  403304:	b	403208 <ferror@plt+0x1398>
  403308:	mov	x1, #0x0                   	// #0
  40330c:	mov	w0, w22
  403310:	bl	401c80 <bfd_printable_arch_mach@plt>
  403314:	mov	x2, x0
  403318:	ldr	x0, [sp, #136]
  40331c:	mov	w1, w26
  403320:	bl	401dc0 <printf@plt>
  403324:	cmp	w20, w19
  403328:	b.eq	4033d0 <ferror@plt+0x1560>  // b.none
  40332c:	sub	w0, w22, #0x2
  403330:	str	x0, [sp, #104]
  403334:	ldr	x0, [sp, #184]
  403338:	mov	x21, x24
  40333c:	ldr	x3, [sp, #104]
  403340:	add	x2, x0, x21
  403344:	ldr	x1, [x23]
  403348:	add	x2, x2, x3
  40334c:	ldr	x0, [x0, x21]
  403350:	ldrb	w2, [x2, #8]
  403354:	cbz	w2, 403394 <ferror@plt+0x1524>
  403358:	bl	401a10 <fputs@plt>
  40335c:	ldr	x1, [x23]
  403360:	add	x21, x21, #0x60
  403364:	cmp	x21, x25
  403368:	b.eq	4033d8 <ferror@plt+0x1568>  // b.none
  40336c:	mov	w0, #0x20                  	// #32
  403370:	bl	401a80 <putc@plt>
  403374:	ldr	x0, [sp, #184]
  403378:	ldr	x3, [sp, #104]
  40337c:	add	x2, x0, x21
  403380:	ldr	x1, [x23]
  403384:	add	x2, x2, x3
  403388:	ldr	x0, [x0, x21]
  40338c:	ldrb	w2, [x2, #8]
  403390:	cbnz	w2, 403358 <ferror@plt+0x14e8>
  403394:	str	x1, [sp, #112]
  403398:	bl	401a00 <strlen@plt>
  40339c:	sub	w2, w0, #0x1
  4033a0:	ldr	x1, [sp, #112]
  4033a4:	cbz	w0, 403360 <ferror@plt+0x14f0>
  4033a8:	sub	w2, w2, #0x1
  4033ac:	mov	w0, #0x2d                  	// #45
  4033b0:	str	w2, [sp, #112]
  4033b4:	str	w2, [sp, #156]
  4033b8:	bl	401a80 <putc@plt>
  4033bc:	ldr	w2, [sp, #112]
  4033c0:	ldr	x1, [x23]
  4033c4:	cmn	w2, #0x1
  4033c8:	b.ne	4033a8 <ferror@plt+0x1538>  // b.any
  4033cc:	b	403360 <ferror@plt+0x14f0>
  4033d0:	ldr	x1, [x23]
  4033d4:	nop
  4033d8:	mov	w0, #0xa                   	// #10
  4033dc:	bl	401a80 <putc@plt>
  4033e0:	b	4032e8 <ferror@plt+0x1478>
  4033e4:	ldr	w19, [sp, #168]
  4033e8:	ldp	x21, x22, [sp, #32]
  4033ec:	mov	w0, w19
  4033f0:	ldp	x19, x20, [sp, #16]
  4033f4:	ldp	x23, x24, [sp, #48]
  4033f8:	ldp	x25, x26, [sp, #64]
  4033fc:	ldp	x27, x28, [sp, #80]
  403400:	ldp	x29, x30, [sp], #192
  403404:	ret
  403408:	add	x25, x25, #0x1
  40340c:	mvn	w21, w20
  403410:	b	4032ac <ferror@plt+0x143c>
  403414:	nop
  403418:	stp	x29, x30, [sp, #-240]!
  40341c:	mov	x29, sp
  403420:	stp	x19, x20, [sp, #16]
  403424:	mov	x20, x0
  403428:	mov	x19, x1
  40342c:	stp	x21, x22, [sp, #32]
  403430:	mov	w21, w3
  403434:	cbz	w2, 403450 <ferror@plt+0x15e0>
  403438:	ldr	x2, [x19, #8]
  40343c:	add	x1, sp, #0x70
  403440:	mov	x0, x19
  403444:	ldr	x2, [x2, #480]
  403448:	blr	x2
  40344c:	cbz	w0, 4034c0 <ferror@plt+0x1650>
  403450:	ldr	x0, [x19]
  403454:	mov	x1, x20
  403458:	bl	401a10 <fputs@plt>
  40345c:	cbz	w21, 403470 <ferror@plt+0x1600>
  403460:	ldrb	w0, [x19, #76]
  403464:	tbz	w0, #7, 40348c <ferror@plt+0x161c>
  403468:	ldr	x2, [x19, #96]
  40346c:	cbnz	x2, 403494 <ferror@plt+0x1624>
  403470:	mov	x1, x20
  403474:	mov	w0, #0xa                   	// #10
  403478:	bl	401a90 <fputc@plt>
  40347c:	ldp	x19, x20, [sp, #16]
  403480:	ldp	x21, x22, [sp, #32]
  403484:	ldp	x29, x30, [sp], #240
  403488:	ret
  40348c:	ldr	x2, [x19, #88]
  403490:	cbz	x2, 403470 <ferror@plt+0x1600>
  403494:	mov	x0, x20
  403498:	adrp	x1, 405000 <ferror@plt+0x3190>
  40349c:	add	x1, x1, #0x20
  4034a0:	bl	401e40 <fprintf@plt>
  4034a4:	mov	x1, x20
  4034a8:	mov	w0, #0xa                   	// #10
  4034ac:	bl	401a90 <fputc@plt>
  4034b0:	ldp	x19, x20, [sp, #16]
  4034b4:	ldp	x21, x22, [sp, #32]
  4034b8:	ldp	x29, x30, [sp], #240
  4034bc:	ret
  4034c0:	ldr	x1, [sp, #200]
  4034c4:	add	x0, sp, #0x30
  4034c8:	str	x1, [sp, #48]
  4034cc:	bl	401ab0 <ctime@plt>
  4034d0:	mov	x2, x0
  4034d4:	cbz	x0, 403528 <ferror@plt+0x16b8>
  4034d8:	add	x22, sp, #0x48
  4034dc:	add	x3, x2, #0x14
  4034e0:	adrp	x1, 404000 <ferror@plt+0x2190>
  4034e4:	mov	x0, x22
  4034e8:	add	x1, x1, #0xff8
  4034ec:	add	x2, x2, #0x4
  4034f0:	bl	401a70 <sprintf@plt>
  4034f4:	ldr	w0, [sp, #128]
  4034f8:	add	x1, sp, #0x38
  4034fc:	bl	403b68 <ferror@plt+0x1cf8>
  403500:	strb	wzr, [sp, #66]
  403504:	ldp	w3, w4, [sp, #136]
  403508:	add	x2, sp, #0x39
  40350c:	ldr	x5, [sp, #160]
  403510:	mov	x6, x22
  403514:	mov	x0, x20
  403518:	adrp	x1, 405000 <ferror@plt+0x3190>
  40351c:	add	x1, x1, #0x8
  403520:	bl	401e40 <fprintf@plt>
  403524:	b	403450 <ferror@plt+0x15e0>
  403528:	mov	w2, #0x5                   	// #5
  40352c:	add	x22, sp, #0x48
  403530:	adrp	x1, 404000 <ferror@plt+0x2190>
  403534:	add	x1, x1, #0xfe0
  403538:	bl	401d80 <dcgettext@plt>
  40353c:	mov	x1, x0
  403540:	mov	x0, x22
  403544:	bl	401a70 <sprintf@plt>
  403548:	b	4034f4 <ferror@plt+0x1684>
  40354c:	nop
  403550:	stp	x29, x30, [sp, #-32]!
  403554:	mov	w1, #0x2f                  	// #47
  403558:	mov	x29, sp
  40355c:	stp	x19, x20, [sp, #16]
  403560:	mov	x20, x0
  403564:	bl	401bc0 <strrchr@plt>
  403568:	cbz	x0, 4035d4 <ferror@plt+0x1764>
  40356c:	sub	x19, x0, x20
  403570:	add	x0, x19, #0xb
  403574:	bl	401b50 <xmalloc@plt>
  403578:	mov	x1, x20
  40357c:	mov	x2, x19
  403580:	mov	x20, x0
  403584:	bl	4019c0 <memcpy@plt>
  403588:	add	x2, x19, #0x1
  40358c:	mov	w0, #0x2f                  	// #47
  403590:	add	x2, x20, x2
  403594:	strb	w0, [x20, x19]
  403598:	adrp	x1, 405000 <ferror@plt+0x3190>
  40359c:	add	x1, x1, #0x28
  4035a0:	mov	x0, x20
  4035a4:	ldr	x3, [x1]
  4035a8:	str	x3, [x2]
  4035ac:	ldrb	w1, [x1, #8]
  4035b0:	strb	w1, [x2, #8]
  4035b4:	bl	401d30 <mkstemp@plt>
  4035b8:	cmn	w0, #0x1
  4035bc:	b.eq	4035e8 <ferror@plt+0x1778>  // b.none
  4035c0:	bl	401bb0 <close@plt>
  4035c4:	mov	x0, x20
  4035c8:	ldp	x19, x20, [sp, #16]
  4035cc:	ldp	x29, x30, [sp], #32
  4035d0:	ret
  4035d4:	mov	x0, #0x9                   	// #9
  4035d8:	bl	401b50 <xmalloc@plt>
  4035dc:	mov	x20, x0
  4035e0:	mov	x2, x0
  4035e4:	b	403598 <ferror@plt+0x1728>
  4035e8:	mov	x0, x20
  4035ec:	mov	x20, #0x0                   	// #0
  4035f0:	bl	401cc0 <free@plt>
  4035f4:	b	4035c4 <ferror@plt+0x1754>
  4035f8:	stp	x29, x30, [sp, #-32]!
  4035fc:	mov	w1, #0x2f                  	// #47
  403600:	mov	x29, sp
  403604:	stp	x19, x20, [sp, #16]
  403608:	mov	x20, x0
  40360c:	bl	401bc0 <strrchr@plt>
  403610:	cbz	x0, 403668 <ferror@plt+0x17f8>
  403614:	sub	x19, x0, x20
  403618:	add	x0, x19, #0xb
  40361c:	bl	401b50 <xmalloc@plt>
  403620:	mov	x1, x20
  403624:	mov	x2, x19
  403628:	mov	x20, x0
  40362c:	bl	4019c0 <memcpy@plt>
  403630:	add	x2, x19, #0x1
  403634:	mov	w0, #0x2f                  	// #47
  403638:	add	x2, x20, x2
  40363c:	strb	w0, [x20, x19]
  403640:	adrp	x1, 405000 <ferror@plt+0x3190>
  403644:	add	x1, x1, #0x28
  403648:	mov	x0, x20
  40364c:	ldr	x3, [x1]
  403650:	str	x3, [x2]
  403654:	ldrb	w1, [x1, #8]
  403658:	strb	w1, [x2, #8]
  40365c:	ldp	x19, x20, [sp, #16]
  403660:	ldp	x29, x30, [sp], #32
  403664:	b	401bf0 <mkdtemp@plt>
  403668:	mov	x0, #0x9                   	// #9
  40366c:	bl	401b50 <xmalloc@plt>
  403670:	mov	x20, x0
  403674:	mov	x2, x0
  403678:	b	403640 <ferror@plt+0x17d0>
  40367c:	nop
  403680:	stp	x29, x30, [sp, #-48]!
  403684:	mov	w2, #0x0                   	// #0
  403688:	mov	x29, sp
  40368c:	stp	x19, x20, [sp, #16]
  403690:	mov	x19, x1
  403694:	mov	x20, x0
  403698:	add	x1, sp, #0x28
  40369c:	bl	401a20 <bfd_scan_vma@plt>
  4036a0:	ldr	x1, [sp, #40]
  4036a4:	ldrb	w1, [x1]
  4036a8:	cbnz	w1, 4036b8 <ferror@plt+0x1848>
  4036ac:	ldp	x19, x20, [sp, #16]
  4036b0:	ldp	x29, x30, [sp], #48
  4036b4:	ret
  4036b8:	mov	w2, #0x5                   	// #5
  4036bc:	adrp	x1, 405000 <ferror@plt+0x3190>
  4036c0:	mov	x0, #0x0                   	// #0
  4036c4:	add	x1, x1, #0x38
  4036c8:	bl	401d80 <dcgettext@plt>
  4036cc:	mov	x2, x20
  4036d0:	mov	x1, x19
  4036d4:	bl	402d18 <ferror@plt+0xea8>
  4036d8:	cbz	x0, 4037d4 <ferror@plt+0x1964>
  4036dc:	stp	x29, x30, [sp, #-160]!
  4036e0:	mov	x1, x0
  4036e4:	mov	x29, sp
  4036e8:	add	x2, sp, #0x20
  4036ec:	stp	x19, x20, [sp, #16]
  4036f0:	mov	x19, x0
  4036f4:	mov	w0, #0x0                   	// #0
  4036f8:	bl	401e20 <__xstat@plt>
  4036fc:	tbnz	w0, #31, 40372c <ferror@plt+0x18bc>
  403700:	ldr	w0, [sp, #48]
  403704:	and	w0, w0, #0xf000
  403708:	cmp	w0, #0x4, lsl #12
  40370c:	b.eq	403800 <ferror@plt+0x1990>  // b.none
  403710:	cmp	w0, #0x8, lsl #12
  403714:	b.ne	4037b0 <ferror@plt+0x1940>  // b.any
  403718:	ldr	x0, [sp, #80]
  40371c:	tbnz	x0, #63, 4037dc <ferror@plt+0x196c>
  403720:	ldp	x19, x20, [sp, #16]
  403724:	ldp	x29, x30, [sp], #160
  403728:	ret
  40372c:	bl	401df0 <__errno_location@plt>
  403730:	mov	x20, x0
  403734:	ldr	w0, [x0]
  403738:	cmp	w0, #0x2
  40373c:	b.eq	403784 <ferror@plt+0x1914>  // b.none
  403740:	mov	w2, #0x5                   	// #5
  403744:	adrp	x1, 405000 <ferror@plt+0x3190>
  403748:	mov	x0, #0x0                   	// #0
  40374c:	add	x1, x1, #0x68
  403750:	bl	401d80 <dcgettext@plt>
  403754:	mov	x1, x0
  403758:	ldr	w0, [x20]
  40375c:	mov	x20, x1
  403760:	bl	401ba0 <strerror@plt>
  403764:	mov	x2, x0
  403768:	mov	x1, x19
  40376c:	mov	x0, x20
  403770:	bl	402d90 <ferror@plt+0xf20>
  403774:	mov	x0, #0xffffffffffffffff    	// #-1
  403778:	ldp	x19, x20, [sp, #16]
  40377c:	ldp	x29, x30, [sp], #160
  403780:	ret
  403784:	mov	w2, #0x5                   	// #5
  403788:	adrp	x1, 405000 <ferror@plt+0x3190>
  40378c:	mov	x0, #0x0                   	// #0
  403790:	add	x1, x1, #0x50
  403794:	bl	401d80 <dcgettext@plt>
  403798:	mov	x1, x19
  40379c:	bl	402d90 <ferror@plt+0xf20>
  4037a0:	mov	x0, #0xffffffffffffffff    	// #-1
  4037a4:	ldp	x19, x20, [sp, #16]
  4037a8:	ldp	x29, x30, [sp], #160
  4037ac:	ret
  4037b0:	mov	w2, #0x5                   	// #5
  4037b4:	adrp	x1, 405000 <ferror@plt+0x3190>
  4037b8:	mov	x0, #0x0                   	// #0
  4037bc:	add	x1, x1, #0xb8
  4037c0:	bl	401d80 <dcgettext@plt>
  4037c4:	mov	x1, x19
  4037c8:	bl	402d90 <ferror@plt+0xf20>
  4037cc:	mov	x0, #0xffffffffffffffff    	// #-1
  4037d0:	b	403720 <ferror@plt+0x18b0>
  4037d4:	mov	x0, #0xffffffffffffffff    	// #-1
  4037d8:	ret
  4037dc:	mov	w2, #0x5                   	// #5
  4037e0:	adrp	x1, 405000 <ferror@plt+0x3190>
  4037e4:	mov	x0, #0x0                   	// #0
  4037e8:	add	x1, x1, #0xe0
  4037ec:	bl	401d80 <dcgettext@plt>
  4037f0:	mov	x1, x19
  4037f4:	bl	402d90 <ferror@plt+0xf20>
  4037f8:	mov	x0, #0xffffffffffffffff    	// #-1
  4037fc:	b	403720 <ferror@plt+0x18b0>
  403800:	mov	w2, #0x5                   	// #5
  403804:	adrp	x1, 405000 <ferror@plt+0x3190>
  403808:	mov	x0, #0x0                   	// #0
  40380c:	add	x1, x1, #0x98
  403810:	bl	401d80 <dcgettext@plt>
  403814:	mov	x1, x19
  403818:	bl	402d90 <ferror@plt+0xf20>
  40381c:	mov	x0, #0xffffffffffffffff    	// #-1
  403820:	b	403720 <ferror@plt+0x18b0>
  403824:	nop
  403828:	stp	x29, x30, [sp, #-64]!
  40382c:	mov	x29, sp
  403830:	stp	x19, x20, [sp, #16]
  403834:	cbz	x0, 4038fc <ferror@plt+0x1a8c>
  403838:	mov	x19, x0
  40383c:	ldr	x0, [x0, #208]
  403840:	cbz	x0, 4038e0 <ferror@plt+0x1a70>
  403844:	ldrb	w1, [x0, #76]
  403848:	tbnz	w1, #7, 4038e0 <ferror@plt+0x1a70>
  40384c:	stp	x21, x22, [sp, #32]
  403850:	ldr	x21, [x0]
  403854:	stp	x23, x24, [sp, #48]
  403858:	adrp	x24, 416000 <ferror@plt+0x14190>
  40385c:	mov	x0, x21
  403860:	bl	401a00 <strlen@plt>
  403864:	ldr	x23, [x19]
  403868:	mov	x20, x0
  40386c:	add	x22, x24, #0x500
  403870:	mov	x0, x23
  403874:	bl	401a00 <strlen@plt>
  403878:	ldr	x1, [x24, #1280]
  40387c:	add	x20, x20, x0
  403880:	add	x20, x20, #0x3
  403884:	cmp	x1, x20
  403888:	b.cc	4038bc <ferror@plt+0x1a4c>  // b.lo, b.ul, b.last
  40388c:	ldr	x0, [x22, #8]
  403890:	mov	x3, x23
  403894:	mov	x2, x21
  403898:	adrp	x1, 405000 <ferror@plt+0x3190>
  40389c:	add	x1, x1, #0x148
  4038a0:	bl	401a70 <sprintf@plt>
  4038a4:	ldr	x0, [x22, #8]
  4038a8:	ldp	x19, x20, [sp, #16]
  4038ac:	ldp	x21, x22, [sp, #32]
  4038b0:	ldp	x23, x24, [sp, #48]
  4038b4:	ldp	x29, x30, [sp], #64
  4038b8:	ret
  4038bc:	cbnz	x1, 4038f0 <ferror@plt+0x1a80>
  4038c0:	add	x0, x20, x20, lsr #1
  4038c4:	str	x0, [x24, #1280]
  4038c8:	bl	401b50 <xmalloc@plt>
  4038cc:	str	x0, [x22, #8]
  4038d0:	ldr	x1, [x19, #208]
  4038d4:	ldr	x23, [x19]
  4038d8:	ldr	x21, [x1]
  4038dc:	b	403890 <ferror@plt+0x1a20>
  4038e0:	ldr	x0, [x19]
  4038e4:	ldp	x19, x20, [sp, #16]
  4038e8:	ldp	x29, x30, [sp], #64
  4038ec:	ret
  4038f0:	ldr	x0, [x22, #8]
  4038f4:	bl	401cc0 <free@plt>
  4038f8:	b	4038c0 <ferror@plt+0x1a50>
  4038fc:	adrp	x3, 405000 <ferror@plt+0x3190>
  403900:	adrp	x1, 405000 <ferror@plt+0x3190>
  403904:	adrp	x0, 405000 <ferror@plt+0x3190>
  403908:	add	x3, x3, #0x170
  40390c:	add	x1, x1, #0x120
  403910:	add	x0, x0, #0x138
  403914:	mov	w2, #0x281                 	// #641
  403918:	stp	x21, x22, [sp, #32]
  40391c:	stp	x23, x24, [sp, #48]
  403920:	bl	401de0 <__assert_fail@plt>
  403924:	nop
  403928:	stp	x29, x30, [sp, #-288]!
  40392c:	mov	x29, sp
  403930:	stp	x19, x20, [sp, #16]
  403934:	mov	x19, x0
  403938:	stp	x21, x22, [sp, #32]
  40393c:	mov	x22, x2
  403940:	mov	x21, x3
  403944:	stp	x23, x24, [sp, #48]
  403948:	mov	x23, x1
  40394c:	str	q0, [sp, #128]
  403950:	str	q1, [sp, #144]
  403954:	str	q2, [sp, #160]
  403958:	str	q3, [sp, #176]
  40395c:	str	q4, [sp, #192]
  403960:	str	q5, [sp, #208]
  403964:	str	q6, [sp, #224]
  403968:	str	q7, [sp, #240]
  40396c:	stp	x4, x5, [sp, #256]
  403970:	stp	x6, x7, [sp, #272]
  403974:	bl	401b30 <bfd_get_error@plt>
  403978:	cbnz	w0, 403a78 <ferror@plt+0x1c08>
  40397c:	adrp	x1, 404000 <ferror@plt+0x2190>
  403980:	mov	w2, #0x5                   	// #5
  403984:	add	x1, x1, #0xe10
  403988:	mov	x0, #0x0                   	// #0
  40398c:	bl	401d80 <dcgettext@plt>
  403990:	mov	x24, x0
  403994:	adrp	x0, 416000 <ferror@plt+0x14190>
  403998:	adrp	x20, 416000 <ferror@plt+0x14190>
  40399c:	ldr	x0, [x0, #1168]
  4039a0:	bl	401d10 <fflush@plt>
  4039a4:	adrp	x0, 416000 <ferror@plt+0x14190>
  4039a8:	add	x4, sp, #0x100
  4039ac:	ldr	x1, [x20, #1144]
  4039b0:	add	x5, sp, #0x120
  4039b4:	ldr	x0, [x0, #1304]
  4039b8:	mov	w3, #0xffffffe0            	// #-32
  4039bc:	mov	w2, #0xffffff80            	// #-128
  4039c0:	stp	x5, x5, [sp, #96]
  4039c4:	str	x4, [sp, #112]
  4039c8:	stp	w3, w2, [sp, #120]
  4039cc:	bl	401a10 <fputs@plt>
  4039d0:	cbz	x23, 4039fc <ferror@plt+0x1b8c>
  4039d4:	cbz	x19, 403a84 <ferror@plt+0x1c14>
  4039d8:	ldr	x0, [x20, #1144]
  4039dc:	cbz	x22, 403a00 <ferror@plt+0x1b90>
  4039e0:	ldr	x3, [x22]
  4039e4:	cbz	x3, 403a00 <ferror@plt+0x1b90>
  4039e8:	mov	x2, x19
  4039ec:	adrp	x1, 405000 <ferror@plt+0x3190>
  4039f0:	add	x1, x1, #0x150
  4039f4:	bl	401e40 <fprintf@plt>
  4039f8:	b	403a10 <ferror@plt+0x1ba0>
  4039fc:	ldr	x0, [x20, #1144]
  403a00:	adrp	x1, 405000 <ferror@plt+0x3190>
  403a04:	mov	x2, x19
  403a08:	add	x1, x1, #0x160
  403a0c:	bl	401e40 <fprintf@plt>
  403a10:	ldr	x0, [x20, #1144]
  403a14:	cbz	x21, 403a54 <ferror@plt+0x1be4>
  403a18:	mov	x3, x0
  403a1c:	mov	x2, #0x2                   	// #2
  403a20:	mov	x1, #0x1                   	// #1
  403a24:	adrp	x0, 404000 <ferror@plt+0x2190>
  403a28:	add	x0, x0, #0xce0
  403a2c:	bl	401ce0 <fwrite@plt>
  403a30:	ldp	x6, x7, [sp, #96]
  403a34:	mov	x1, x21
  403a38:	ldp	x4, x5, [sp, #112]
  403a3c:	add	x2, sp, #0x40
  403a40:	ldr	x0, [x20, #1144]
  403a44:	stp	x6, x7, [sp, #64]
  403a48:	stp	x4, x5, [sp, #80]
  403a4c:	bl	401db0 <vfprintf@plt>
  403a50:	ldr	x0, [x20, #1144]
  403a54:	mov	x2, x24
  403a58:	adrp	x1, 405000 <ferror@plt+0x3190>
  403a5c:	add	x1, x1, #0x168
  403a60:	bl	401e40 <fprintf@plt>
  403a64:	ldp	x19, x20, [sp, #16]
  403a68:	ldp	x21, x22, [sp, #32]
  403a6c:	ldp	x23, x24, [sp, #48]
  403a70:	ldp	x29, x30, [sp], #288
  403a74:	ret
  403a78:	bl	401d70 <bfd_errmsg@plt>
  403a7c:	mov	x24, x0
  403a80:	b	403994 <ferror@plt+0x1b24>
  403a84:	mov	x0, x23
  403a88:	bl	403828 <ferror@plt+0x19b8>
  403a8c:	mov	x19, x0
  403a90:	b	4039d8 <ferror@plt+0x1b68>
  403a94:	nop
  403a98:	ldrb	w1, [x0]
  403a9c:	cmp	w1, #0x2f
  403aa0:	b.eq	403b04 <ferror@plt+0x1c94>  // b.none
  403aa4:	cbz	w1, 403ad4 <ferror@plt+0x1c64>
  403aa8:	cmp	w1, #0x2e
  403aac:	b.eq	403adc <ferror@plt+0x1c6c>  // b.none
  403ab0:	cmp	w1, #0x2f
  403ab4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403ab8:	b.eq	403ac8 <ferror@plt+0x1c58>  // b.none
  403abc:	ldrb	w1, [x0, #1]!
  403ac0:	b	403ab0 <ferror@plt+0x1c40>
  403ac4:	ldrb	w1, [x0, #1]!
  403ac8:	cmp	w1, #0x2f
  403acc:	b.eq	403ac4 <ferror@plt+0x1c54>  // b.none
  403ad0:	cbnz	w1, 403aa8 <ferror@plt+0x1c38>
  403ad4:	mov	w0, #0x1                   	// #1
  403ad8:	ret
  403adc:	ldrb	w1, [x0, #1]
  403ae0:	cmp	w1, #0x2e
  403ae4:	b.eq	403af0 <ferror@plt+0x1c80>  // b.none
  403ae8:	add	x0, x0, #0x1
  403aec:	b	403ab0 <ferror@plt+0x1c40>
  403af0:	ldrb	w1, [x0, #2]
  403af4:	add	x0, x0, #0x2
  403af8:	cmp	w1, #0x2f
  403afc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403b00:	b.ne	403abc <ferror@plt+0x1c4c>  // b.any
  403b04:	mov	w0, #0x0                   	// #0
  403b08:	ret
  403b0c:	nop
  403b10:	stp	x29, x30, [sp, #-16]!
  403b14:	mov	x1, x0
  403b18:	adrp	x2, 404000 <ferror@plt+0x2190>
  403b1c:	mov	x29, sp
  403b20:	add	x2, x2, #0xf98
  403b24:	adrp	x0, 405000 <ferror@plt+0x3190>
  403b28:	add	x0, x0, #0x190
  403b2c:	bl	401dc0 <printf@plt>
  403b30:	adrp	x1, 405000 <ferror@plt+0x3190>
  403b34:	add	x1, x1, #0x1a0
  403b38:	mov	w2, #0x5                   	// #5
  403b3c:	mov	x0, #0x0                   	// #0
  403b40:	bl	401d80 <dcgettext@plt>
  403b44:	bl	401dc0 <printf@plt>
  403b48:	adrp	x1, 405000 <ferror@plt+0x3190>
  403b4c:	add	x1, x1, #0x1d8
  403b50:	mov	w2, #0x5                   	// #5
  403b54:	mov	x0, #0x0                   	// #0
  403b58:	bl	401d80 <dcgettext@plt>
  403b5c:	bl	401dc0 <printf@plt>
  403b60:	mov	w0, #0x0                   	// #0
  403b64:	bl	401a30 <exit@plt>
  403b68:	and	x2, x0, #0xf000
  403b6c:	mov	w6, #0x64                  	// #100
  403b70:	cmp	x2, #0x4, lsl #12
  403b74:	b.eq	403bb8 <ferror@plt+0x1d48>  // b.none
  403b78:	cmp	x2, #0xa, lsl #12
  403b7c:	mov	w6, #0x6c                  	// #108
  403b80:	b.eq	403bb8 <ferror@plt+0x1d48>  // b.none
  403b84:	cmp	x2, #0x6, lsl #12
  403b88:	mov	w6, #0x62                  	// #98
  403b8c:	b.eq	403bb8 <ferror@plt+0x1d48>  // b.none
  403b90:	cmp	x2, #0x2, lsl #12
  403b94:	mov	w6, #0x63                  	// #99
  403b98:	b.eq	403bb8 <ferror@plt+0x1d48>  // b.none
  403b9c:	cmp	x2, #0xc, lsl #12
  403ba0:	mov	w6, #0x73                  	// #115
  403ba4:	b.eq	403bb8 <ferror@plt+0x1d48>  // b.none
  403ba8:	cmp	x2, #0x1, lsl #12
  403bac:	mov	w6, #0x70                  	// #112
  403bb0:	mov	w2, #0x2d                  	// #45
  403bb4:	csel	w6, w6, w2, eq  // eq = none
  403bb8:	tst	x0, #0x100
  403bbc:	mov	w2, #0x2d                  	// #45
  403bc0:	mov	w5, #0x72                  	// #114
  403bc4:	csel	w11, w5, w2, ne  // ne = any
  403bc8:	tst	x0, #0x80
  403bcc:	mov	w4, #0x77                  	// #119
  403bd0:	csel	w10, w4, w2, ne  // ne = any
  403bd4:	tst	x0, #0x40
  403bd8:	mov	w3, #0x78                  	// #120
  403bdc:	csel	w7, w3, w2, ne  // ne = any
  403be0:	tst	x0, #0x20
  403be4:	strb	w6, [x1]
  403be8:	csel	w9, w5, w2, ne  // ne = any
  403bec:	tst	x0, #0x10
  403bf0:	csel	w8, w4, w2, ne  // ne = any
  403bf4:	tst	x0, #0x8
  403bf8:	csel	w6, w3, w2, ne  // ne = any
  403bfc:	tst	x0, #0x4
  403c00:	csel	w5, w5, w2, ne  // ne = any
  403c04:	tst	x0, #0x2
  403c08:	csel	w4, w4, w2, ne  // ne = any
  403c0c:	tst	x0, #0x1
  403c10:	csel	w2, w3, w2, ne  // ne = any
  403c14:	strb	w11, [x1, #1]
  403c18:	strb	w10, [x1, #2]
  403c1c:	strb	w7, [x1, #3]
  403c20:	strb	w9, [x1, #4]
  403c24:	strb	w8, [x1, #5]
  403c28:	strb	w6, [x1, #6]
  403c2c:	strb	w5, [x1, #7]
  403c30:	strb	w4, [x1, #8]
  403c34:	strb	w2, [x1, #9]
  403c38:	tbz	w0, #11, 403c50 <ferror@plt+0x1de0>
  403c3c:	cmp	w7, w3
  403c40:	mov	w4, #0x73                  	// #115
  403c44:	mov	w3, #0x53                  	// #83
  403c48:	csel	w3, w3, w4, ne  // ne = any
  403c4c:	strb	w3, [x1, #3]
  403c50:	tbz	w0, #10, 403c68 <ferror@plt+0x1df8>
  403c54:	cmp	w6, #0x78
  403c58:	mov	w4, #0x73                  	// #115
  403c5c:	mov	w3, #0x53                  	// #83
  403c60:	csel	w3, w3, w4, ne  // ne = any
  403c64:	strb	w3, [x1, #6]
  403c68:	tbz	w0, #9, 403c80 <ferror@plt+0x1e10>
  403c6c:	cmp	w2, #0x78
  403c70:	mov	w0, #0x54                  	// #84
  403c74:	mov	w2, #0x74                  	// #116
  403c78:	csel	w0, w0, w2, ne  // ne = any
  403c7c:	strb	w0, [x1, #9]
  403c80:	ret
  403c84:	nop
  403c88:	stp	x29, x30, [sp, #-48]!
  403c8c:	mov	x29, sp
  403c90:	str	x21, [sp, #32]
  403c94:	cbz	x0, 403d30 <ferror@plt+0x1ec0>
  403c98:	stp	x19, x20, [sp, #16]
  403c9c:	mov	x20, x0
  403ca0:	ldr	x0, [x0]
  403ca4:	cbz	x0, 403d10 <ferror@plt+0x1ea0>
  403ca8:	sub	x3, x20, #0x8
  403cac:	mov	x1, #0x1                   	// #1
  403cb0:	mov	w0, w1
  403cb4:	add	x1, x1, #0x1
  403cb8:	ldr	x2, [x3, x1, lsl #3]
  403cbc:	cbnz	x2, 403cb0 <ferror@plt+0x1e40>
  403cc0:	add	w0, w0, #0x1
  403cc4:	sbfiz	x0, x0, #3, #32
  403cc8:	bl	401b50 <xmalloc@plt>
  403ccc:	mov	x21, x0
  403cd0:	ldr	x0, [x20]
  403cd4:	cbz	x0, 403d28 <ferror@plt+0x1eb8>
  403cd8:	mov	x19, #0x0                   	// #0
  403cdc:	nop
  403ce0:	bl	401b70 <xstrdup@plt>
  403ce4:	str	x0, [x21, x19]
  403ce8:	add	x19, x19, #0x8
  403cec:	ldr	x0, [x20, x19]
  403cf0:	cbnz	x0, 403ce0 <ferror@plt+0x1e70>
  403cf4:	add	x19, x21, x19
  403cf8:	str	xzr, [x19]
  403cfc:	ldp	x19, x20, [sp, #16]
  403d00:	mov	x0, x21
  403d04:	ldr	x21, [sp, #32]
  403d08:	ldp	x29, x30, [sp], #48
  403d0c:	ret
  403d10:	mov	x0, #0x8                   	// #8
  403d14:	bl	401b50 <xmalloc@plt>
  403d18:	mov	x21, x0
  403d1c:	ldr	x0, [x20]
  403d20:	cbnz	x0, 403cd8 <ferror@plt+0x1e68>
  403d24:	nop
  403d28:	mov	x19, x21
  403d2c:	b	403cf8 <ferror@plt+0x1e88>
  403d30:	mov	x21, #0x0                   	// #0
  403d34:	b	403d00 <ferror@plt+0x1e90>
  403d38:	cbz	x0, 403d74 <ferror@plt+0x1f04>
  403d3c:	stp	x29, x30, [sp, #-32]!
  403d40:	mov	x29, sp
  403d44:	stp	x19, x20, [sp, #16]
  403d48:	mov	x20, x0
  403d4c:	ldr	x0, [x0]
  403d50:	cbz	x0, 403d64 <ferror@plt+0x1ef4>
  403d54:	mov	x19, x20
  403d58:	bl	401cc0 <free@plt>
  403d5c:	ldr	x0, [x19, #8]!
  403d60:	cbnz	x0, 403d58 <ferror@plt+0x1ee8>
  403d64:	mov	x0, x20
  403d68:	ldp	x19, x20, [sp, #16]
  403d6c:	ldp	x29, x30, [sp], #32
  403d70:	b	401cc0 <free@plt>
  403d74:	ret
  403d78:	stp	x29, x30, [sp, #-96]!
  403d7c:	mov	x29, sp
  403d80:	stp	x27, x28, [sp, #80]
  403d84:	mov	x28, #0x0                   	// #0
  403d88:	cbz	x0, 403e98 <ferror@plt+0x2028>
  403d8c:	stp	x19, x20, [sp, #16]
  403d90:	mov	x19, x0
  403d94:	mov	x20, #0x0                   	// #0
  403d98:	stp	x21, x22, [sp, #32]
  403d9c:	adrp	x21, 415000 <ferror@plt+0x13190>
  403da0:	mov	x28, #0x0                   	// #0
  403da4:	stp	x23, x24, [sp, #48]
  403da8:	mov	w27, #0x0                   	// #0
  403dac:	mov	w23, #0x0                   	// #0
  403db0:	stp	x25, x26, [sp, #64]
  403db4:	bl	401a00 <strlen@plt>
  403db8:	add	x0, x0, #0x1
  403dbc:	bl	401b50 <xmalloc@plt>
  403dc0:	mov	x22, x0
  403dc4:	ldrb	w1, [x19]
  403dc8:	mov	w25, #0x0                   	// #0
  403dcc:	ldr	x2, [x21, #4056]
  403dd0:	mov	w24, #0x0                   	// #0
  403dd4:	ldrh	w2, [x2, w1, sxtw #1]
  403dd8:	and	w4, w2, #0x40
  403ddc:	nop
  403de0:	cbz	w4, 403df4 <ferror@plt+0x1f84>
  403de4:	ldr	x3, [x21, #4056]
  403de8:	ldrb	w1, [x19, #1]!
  403dec:	ldrh	w2, [x3, w1, sxtw #1]
  403df0:	tbnz	w2, #6, 403de8 <ferror@plt+0x1f78>
  403df4:	lsl	x26, x20, #3
  403df8:	cbz	w27, 403f20 <ferror@plt+0x20b0>
  403dfc:	sub	w0, w27, #0x1
  403e00:	cmp	w0, w20
  403e04:	b.le	403f20 <ferror@plt+0x20b0>
  403e08:	add	x26, x28, x26
  403e0c:	cbz	w1, 403f48 <ferror@plt+0x20d8>
  403e10:	ldr	x4, [x21, #4056]
  403e14:	mov	x2, x22
  403e18:	ldrh	w3, [x4, w1, sxtw #1]
  403e1c:	tbz	w3, #6, 403e2c <ferror@plt+0x1fbc>
  403e20:	orr	w3, w25, w24
  403e24:	orr	w3, w3, w23
  403e28:	cbz	w3, 403ea8 <ferror@plt+0x2038>
  403e2c:	cbz	w23, 403eb8 <ferror@plt+0x2048>
  403e30:	mov	w23, #0x0                   	// #0
  403e34:	strb	w1, [x2], #1
  403e38:	ldrb	w1, [x19, #1]!
  403e3c:	cbnz	w1, 403e18 <ferror@plt+0x1fa8>
  403e40:	strb	wzr, [x2]
  403e44:	mov	x0, x22
  403e48:	bl	401b70 <xstrdup@plt>
  403e4c:	stp	x0, xzr, [x26]
  403e50:	ldr	x3, [x21, #4056]
  403e54:	ldrb	w1, [x19]
  403e58:	ldrh	w2, [x3, w1, sxtw #1]
  403e5c:	and	w4, w2, #0x40
  403e60:	tbz	w2, #6, 403e78 <ferror@plt+0x2008>
  403e64:	nop
  403e68:	ldrb	w1, [x19, #1]!
  403e6c:	ldrh	w2, [x3, w1, sxtw #1]
  403e70:	and	w4, w2, #0x40
  403e74:	tbnz	w2, #6, 403e68 <ferror@plt+0x1ff8>
  403e78:	add	x20, x20, #0x1
  403e7c:	cbnz	w1, 403de0 <ferror@plt+0x1f70>
  403e80:	mov	x0, x22
  403e84:	bl	401cc0 <free@plt>
  403e88:	ldp	x19, x20, [sp, #16]
  403e8c:	ldp	x21, x22, [sp, #32]
  403e90:	ldp	x23, x24, [sp, #48]
  403e94:	ldp	x25, x26, [sp, #64]
  403e98:	mov	x0, x28
  403e9c:	ldp	x27, x28, [sp, #80]
  403ea0:	ldp	x29, x30, [sp], #96
  403ea4:	ret
  403ea8:	mov	w25, #0x0                   	// #0
  403eac:	mov	w24, #0x0                   	// #0
  403eb0:	mov	w23, #0x0                   	// #0
  403eb4:	b	403e40 <ferror@plt+0x1fd0>
  403eb8:	cmp	w1, #0x5c
  403ebc:	b.eq	403edc <ferror@plt+0x206c>  // b.none
  403ec0:	cbz	w24, 403ee4 <ferror@plt+0x2074>
  403ec4:	cmp	w1, #0x27
  403ec8:	b.eq	403ed4 <ferror@plt+0x2064>  // b.none
  403ecc:	strb	w1, [x2], #1
  403ed0:	b	403e38 <ferror@plt+0x1fc8>
  403ed4:	mov	w24, #0x0                   	// #0
  403ed8:	b	403e38 <ferror@plt+0x1fc8>
  403edc:	mov	w23, #0x1                   	// #1
  403ee0:	b	403e38 <ferror@plt+0x1fc8>
  403ee4:	cbz	w25, 403efc <ferror@plt+0x208c>
  403ee8:	mov	w23, w24
  403eec:	cmp	w1, #0x22
  403ef0:	b.ne	403ecc <ferror@plt+0x205c>  // b.any
  403ef4:	mov	w25, #0x0                   	// #0
  403ef8:	b	403e38 <ferror@plt+0x1fc8>
  403efc:	mov	w23, w25
  403f00:	cmp	w1, #0x27
  403f04:	mov	w24, #0x1                   	// #1
  403f08:	b.eq	403e38 <ferror@plt+0x1fc8>  // b.none
  403f0c:	cmp	w1, #0x22
  403f10:	b.eq	403f64 <ferror@plt+0x20f4>  // b.none
  403f14:	mov	w24, w25
  403f18:	strb	w1, [x2], #1
  403f1c:	b	403e38 <ferror@plt+0x1fc8>
  403f20:	cbz	x28, 403f50 <ferror@plt+0x20e0>
  403f24:	lsl	w27, w27, #1
  403f28:	mov	x0, x28
  403f2c:	sbfiz	x1, x27, #3, #32
  403f30:	bl	401af0 <xrealloc@plt>
  403f34:	mov	x28, x0
  403f38:	str	xzr, [x28, x26]
  403f3c:	add	x26, x28, x26
  403f40:	ldrb	w1, [x19]
  403f44:	cbnz	w1, 403e10 <ferror@plt+0x1fa0>
  403f48:	mov	x2, x22
  403f4c:	b	403e40 <ferror@plt+0x1fd0>
  403f50:	mov	x0, #0x40                  	// #64
  403f54:	mov	w27, #0x8                   	// #8
  403f58:	bl	401b50 <xmalloc@plt>
  403f5c:	mov	x28, x0
  403f60:	b	403f38 <ferror@plt+0x20c8>
  403f64:	mov	w24, w25
  403f68:	mov	w25, #0x1                   	// #1
  403f6c:	b	403e38 <ferror@plt+0x1fc8>
  403f70:	cbz	x1, 404048 <ferror@plt+0x21d8>
  403f74:	stp	x29, x30, [sp, #-80]!
  403f78:	mov	x29, sp
  403f7c:	stp	x21, x22, [sp, #32]
  403f80:	ldr	x21, [x0]
  403f84:	stp	x23, x24, [sp, #48]
  403f88:	mov	x24, x0
  403f8c:	cbz	x21, 404040 <ferror@plt+0x21d0>
  403f90:	adrp	x22, 415000 <ferror@plt+0x13190>
  403f94:	stp	x19, x20, [sp, #16]
  403f98:	mov	x20, x1
  403f9c:	ldr	x22, [x22, #4056]
  403fa0:	mov	w23, #0x22                  	// #34
  403fa4:	str	x25, [sp, #64]
  403fa8:	mov	w25, #0x27                  	// #39
  403fac:	ldrb	w19, [x21]
  403fb0:	cbnz	w19, 403fc0 <ferror@plt+0x2150>
  403fb4:	b	40401c <ferror@plt+0x21ac>
  403fb8:	ldrb	w19, [x21, #1]!
  403fbc:	cbz	w19, 40401c <ferror@plt+0x21ac>
  403fc0:	ldrh	w2, [x22, w19, sxtw #1]
  403fc4:	mov	x1, x20
  403fc8:	mov	w0, #0x5c                  	// #92
  403fcc:	tbnz	w2, #6, 403fe0 <ferror@plt+0x2170>
  403fd0:	cmp	w19, w0
  403fd4:	ccmp	w19, w25, #0x4, ne  // ne = any
  403fd8:	ccmp	w19, w23, #0x4, ne  // ne = any
  403fdc:	b.ne	403fec <ferror@plt+0x217c>  // b.any
  403fe0:	bl	401a90 <fputc@plt>
  403fe4:	cmn	w0, #0x1
  403fe8:	b.eq	404000 <ferror@plt+0x2190>  // b.none
  403fec:	mov	w0, w19
  403ff0:	mov	x1, x20
  403ff4:	bl	401a90 <fputc@plt>
  403ff8:	cmn	w0, #0x1
  403ffc:	b.ne	403fb8 <ferror@plt+0x2148>  // b.any
  404000:	ldp	x19, x20, [sp, #16]
  404004:	mov	w0, #0x1                   	// #1
  404008:	ldr	x25, [sp, #64]
  40400c:	ldp	x21, x22, [sp, #32]
  404010:	ldp	x23, x24, [sp, #48]
  404014:	ldp	x29, x30, [sp], #80
  404018:	ret
  40401c:	mov	x1, x20
  404020:	mov	w0, #0xa                   	// #10
  404024:	bl	401a90 <fputc@plt>
  404028:	cmn	w0, #0x1
  40402c:	b.eq	404000 <ferror@plt+0x2190>  // b.none
  404030:	ldr	x21, [x24, #8]!
  404034:	cbnz	x21, 403fac <ferror@plt+0x213c>
  404038:	ldp	x19, x20, [sp, #16]
  40403c:	ldr	x25, [sp, #64]
  404040:	mov	w0, #0x0                   	// #0
  404044:	b	40400c <ferror@plt+0x219c>
  404048:	mov	w0, #0x1                   	// #1
  40404c:	ret
  404050:	stp	x29, x30, [sp, #-288]!
  404054:	mov	x29, sp
  404058:	ldr	w3, [x0]
  40405c:	stp	x23, x24, [sp, #48]
  404060:	mov	x24, x0
  404064:	cmp	w3, #0x1
  404068:	ldr	x0, [x1]
  40406c:	str	x0, [sp, #152]
  404070:	b.le	4041d8 <ferror@plt+0x2368>
  404074:	stp	x27, x28, [sp, #80]
  404078:	adrp	x27, 415000 <ferror@plt+0x13190>
  40407c:	mov	w23, #0x0                   	// #0
  404080:	stp	x21, x22, [sp, #32]
  404084:	mov	x21, x1
  404088:	ldr	x1, [x27, #4056]
  40408c:	mov	w27, #0x1                   	// #1
  404090:	stp	x19, x20, [sp, #16]
  404094:	mov	w20, #0x7d0                 	// #2000
  404098:	stp	x25, x26, [sp, #64]
  40409c:	adrp	x26, 405000 <ferror@plt+0x3190>
  4040a0:	add	x25, sp, #0xa0
  4040a4:	add	x26, x26, #0x300
  4040a8:	str	x1, [sp, #96]
  4040ac:	b	4041a0 <ferror@plt+0x2330>
  4040b0:	subs	w20, w20, #0x1
  4040b4:	b.eq	404364 <ferror@plt+0x24f4>  // b.none
  4040b8:	add	x28, x1, #0x1
  4040bc:	mov	x2, x25
  4040c0:	mov	x1, x28
  4040c4:	mov	w0, #0x0                   	// #0
  4040c8:	bl	401e20 <__xstat@plt>
  4040cc:	tbnz	w0, #31, 4041e4 <ferror@plt+0x2374>
  4040d0:	ldr	w0, [sp, #176]
  4040d4:	and	w0, w0, #0xf000
  4040d8:	cmp	w0, #0x4, lsl #12
  4040dc:	b.eq	404388 <ferror@plt+0x2518>  // b.none
  4040e0:	mov	x0, x28
  4040e4:	mov	x1, x26
  4040e8:	bl	401ae0 <fopen@plt>
  4040ec:	mov	x28, x0
  4040f0:	cbz	x0, 4041e4 <ferror@plt+0x2374>
  4040f4:	mov	w2, #0x2                   	// #2
  4040f8:	mov	x1, #0x0                   	// #0
  4040fc:	bl	401c00 <fseek@plt>
  404100:	cmn	w0, #0x1
  404104:	b.eq	404180 <ferror@plt+0x2310>  // b.none
  404108:	mov	x0, x28
  40410c:	bl	401a60 <ftell@plt>
  404110:	str	x0, [sp, #104]
  404114:	cmn	x0, #0x1
  404118:	b.eq	404180 <ferror@plt+0x2310>  // b.none
  40411c:	mov	x0, x28
  404120:	mov	w2, #0x0                   	// #0
  404124:	mov	x1, #0x0                   	// #0
  404128:	bl	401c00 <fseek@plt>
  40412c:	cmn	w0, #0x1
  404130:	b.eq	404180 <ferror@plt+0x2310>  // b.none
  404134:	ldr	x5, [sp, #104]
  404138:	str	x5, [sp, #112]
  40413c:	add	x0, x5, #0x1
  404140:	bl	401b50 <xmalloc@plt>
  404144:	str	x0, [sp, #104]
  404148:	ldr	x5, [sp, #112]
  40414c:	mov	x1, #0x1                   	// #1
  404150:	mov	x3, x28
  404154:	mov	x2, x5
  404158:	bl	401ca0 <fread@plt>
  40415c:	mov	x1, x0
  404160:	ldr	x5, [sp, #112]
  404164:	cmp	x5, x0
  404168:	b.eq	4041f4 <ferror@plt+0x2384>  // b.none
  40416c:	mov	x0, x28
  404170:	str	x1, [sp, #112]
  404174:	bl	401e70 <ferror@plt>
  404178:	cbz	w0, 4041f0 <ferror@plt+0x2380>
  40417c:	nop
  404180:	mov	x0, x28
  404184:	bl	401ad0 <fclose@plt>
  404188:	ldr	w3, [x24]
  40418c:	mov	w23, w27
  404190:	add	w27, w27, #0x1
  404194:	cmp	w27, w3
  404198:	b.ge	4041c8 <ferror@plt+0x2358>  // b.tcont
  40419c:	ldr	x0, [x21]
  4041a0:	sxtw	x19, w27
  4041a4:	sbfiz	x22, x27, #3, #32
  4041a8:	ldr	x1, [x0, x19, lsl #3]
  4041ac:	ldrb	w2, [x1]
  4041b0:	cmp	w2, #0x40
  4041b4:	b.eq	4040b0 <ferror@plt+0x2240>  // b.none
  4041b8:	mov	w23, w27
  4041bc:	add	w27, w27, #0x1
  4041c0:	cmp	w27, w3
  4041c4:	b.lt	40419c <ferror@plt+0x232c>  // b.tstop
  4041c8:	ldp	x19, x20, [sp, #16]
  4041cc:	ldp	x21, x22, [sp, #32]
  4041d0:	ldp	x25, x26, [sp, #64]
  4041d4:	ldp	x27, x28, [sp, #80]
  4041d8:	ldp	x23, x24, [sp, #48]
  4041dc:	ldp	x29, x30, [sp], #288
  4041e0:	ret
  4041e4:	ldr	w3, [x24]
  4041e8:	mov	w23, w27
  4041ec:	b	4041bc <ferror@plt+0x234c>
  4041f0:	ldr	x1, [sp, #112]
  4041f4:	ldr	x0, [sp, #104]
  4041f8:	strb	wzr, [x0, x1]
  4041fc:	mov	x1, x0
  404200:	ldrb	w0, [x0]
  404204:	cbnz	w0, 404214 <ferror@plt+0x23a4>
  404208:	b	404308 <ferror@plt+0x2498>
  40420c:	ldrb	w0, [x1, #1]!
  404210:	cbz	w0, 404308 <ferror@plt+0x2498>
  404214:	ldr	x2, [sp, #96]
  404218:	ldrh	w0, [x2, w0, sxtw #1]
  40421c:	tbnz	w0, #6, 40420c <ferror@plt+0x239c>
  404220:	ldr	x0, [sp, #104]
  404224:	bl	403d78 <ferror@plt+0x1f08>
  404228:	mov	x5, x0
  40422c:	ldr	x9, [x21]
  404230:	ldr	x0, [sp, #152]
  404234:	cmp	x9, x0
  404238:	b.eq	4043b0 <ferror@plt+0x2540>  // b.none
  40423c:	ldr	x1, [x5]
  404240:	cbz	x1, 404350 <ferror@plt+0x24e0>
  404244:	mov	x1, #0x0                   	// #0
  404248:	add	x1, x1, #0x1
  40424c:	lsl	x6, x1, #3
  404250:	ldr	x2, [x5, x1, lsl #3]
  404254:	cbnz	x2, 404248 <ferror@plt+0x23d8>
  404258:	add	x7, x19, x1
  40425c:	mov	w8, w1
  404260:	lsl	x7, x7, #3
  404264:	ldr	x0, [x9, x19, lsl #3]
  404268:	stp	x5, x1, [sp, #112]
  40426c:	stp	x6, x7, [sp, #128]
  404270:	str	w8, [sp, #148]
  404274:	bl	401cc0 <free@plt>
  404278:	ldrsw	x2, [x24]
  40427c:	ldr	x1, [sp, #120]
  404280:	add	x2, x2, #0x1
  404284:	ldr	x0, [x21]
  404288:	add	x1, x2, x1
  40428c:	lsl	x1, x1, #3
  404290:	bl	401af0 <xrealloc@plt>
  404294:	mov	x1, x0
  404298:	ldr	w2, [x24]
  40429c:	add	x4, x22, #0x8
  4042a0:	ldr	x7, [sp, #136]
  4042a4:	sub	w2, w2, w27
  4042a8:	str	x1, [x21]
  4042ac:	add	x1, x1, x4
  4042b0:	add	x0, x0, x7
  4042b4:	sbfiz	x2, x2, #3, #32
  4042b8:	bl	4019d0 <memmove@plt>
  4042bc:	mov	w27, w23
  4042c0:	ldr	x5, [sp, #112]
  4042c4:	ldr	x6, [sp, #128]
  4042c8:	mov	x1, x5
  4042cc:	ldr	x0, [x21]
  4042d0:	mov	x2, x6
  4042d4:	add	x0, x0, x22
  4042d8:	bl	4019c0 <memcpy@plt>
  4042dc:	ldr	w1, [x24]
  4042e0:	ldr	w8, [sp, #148]
  4042e4:	sub	w1, w1, #0x1
  4042e8:	ldr	x5, [sp, #112]
  4042ec:	add	w1, w1, w8
  4042f0:	str	w1, [x24]
  4042f4:	mov	x0, x5
  4042f8:	bl	401cc0 <free@plt>
  4042fc:	ldr	x0, [sp, #104]
  404300:	bl	401cc0 <free@plt>
  404304:	b	404180 <ferror@plt+0x2310>
  404308:	mov	x0, #0x8                   	// #8
  40430c:	bl	401b50 <xmalloc@plt>
  404310:	mov	x5, x0
  404314:	ldr	x9, [x21]
  404318:	ldr	x0, [sp, #152]
  40431c:	str	xzr, [x5]
  404320:	cmp	x0, x9
  404324:	b.ne	404350 <ferror@plt+0x24e0>  // b.any
  404328:	str	x5, [sp, #112]
  40432c:	bl	403c88 <ferror@plt+0x1e18>
  404330:	mov	x7, x22
  404334:	mov	x9, x0
  404338:	mov	w8, #0x0                   	// #0
  40433c:	mov	x1, #0x0                   	// #0
  404340:	mov	x6, #0x0                   	// #0
  404344:	str	x0, [x21]
  404348:	ldr	x5, [sp, #112]
  40434c:	b	404264 <ferror@plt+0x23f4>
  404350:	mov	x7, x22
  404354:	mov	w8, #0x0                   	// #0
  404358:	mov	x1, #0x0                   	// #0
  40435c:	mov	x6, #0x0                   	// #0
  404360:	b	404264 <ferror@plt+0x23f4>
  404364:	adrp	x3, 415000 <ferror@plt+0x13190>
  404368:	adrp	x1, 405000 <ferror@plt+0x3190>
  40436c:	ldr	x2, [x0]
  404370:	add	x1, x1, #0x2a0
  404374:	ldr	x3, [x3, #4048]
  404378:	ldr	x0, [x3]
  40437c:	bl	401e40 <fprintf@plt>
  404380:	mov	w0, #0x1                   	// #1
  404384:	bl	401d40 <xexit@plt>
  404388:	adrp	x0, 415000 <ferror@plt+0x13190>
  40438c:	adrp	x1, 405000 <ferror@plt+0x3190>
  404390:	ldr	x2, [x21]
  404394:	add	x1, x1, #0x2d0
  404398:	ldr	x0, [x0, #4048]
  40439c:	ldr	x2, [x2]
  4043a0:	ldr	x0, [x0]
  4043a4:	bl	401e40 <fprintf@plt>
  4043a8:	mov	w0, #0x1                   	// #1
  4043ac:	bl	401d40 <xexit@plt>
  4043b0:	ldr	x1, [x5]
  4043b4:	stp	x1, x5, [sp, #112]
  4043b8:	ldr	x0, [sp, #152]
  4043bc:	bl	403c88 <ferror@plt+0x1e18>
  4043c0:	mov	x9, x0
  4043c4:	str	x0, [x21]
  4043c8:	ldp	x1, x5, [sp, #112]
  4043cc:	b	404240 <ferror@plt+0x23d0>
  4043d0:	mov	x1, x0
  4043d4:	cbz	x0, 404400 <ferror@plt+0x2590>
  4043d8:	ldr	x2, [x1]
  4043dc:	mov	w0, #0x0                   	// #0
  4043e0:	cbz	x2, 4043fc <ferror@plt+0x258c>
  4043e4:	sub	x1, x1, #0x8
  4043e8:	mov	x2, #0x1                   	// #1
  4043ec:	mov	w0, w2
  4043f0:	add	x2, x2, #0x1
  4043f4:	ldr	x3, [x1, x2, lsl #3]
  4043f8:	cbnz	x3, 4043ec <ferror@plt+0x257c>
  4043fc:	ret
  404400:	mov	w0, #0x0                   	// #0
  404404:	ret
  404408:	stp	x29, x30, [sp, #-64]!
  40440c:	mov	x29, sp
  404410:	stp	x21, x22, [sp, #32]
  404414:	adrp	x21, 416000 <ferror@plt+0x14190>
  404418:	stp	x19, x20, [sp, #16]
  40441c:	ldr	x19, [x21, #1296]
  404420:	cbz	x19, 404438 <ferror@plt+0x25c8>
  404424:	mov	x0, x19
  404428:	ldp	x19, x20, [sp, #16]
  40442c:	ldp	x21, x22, [sp, #32]
  404430:	ldp	x29, x30, [sp], #64
  404434:	ret
  404438:	adrp	x0, 405000 <ferror@plt+0x3190>
  40443c:	add	x0, x0, #0x318
  404440:	str	x23, [sp, #48]
  404444:	bl	401e00 <getenv@plt>
  404448:	mov	x20, x0
  40444c:	cbz	x0, 4044c4 <ferror@plt+0x2654>
  404450:	mov	w1, #0x7                   	// #7
  404454:	bl	401c20 <access@plt>
  404458:	cbnz	w0, 4044c4 <ferror@plt+0x2654>
  40445c:	adrp	x0, 405000 <ferror@plt+0x3190>
  404460:	add	x0, x0, #0x320
  404464:	bl	401e00 <getenv@plt>
  404468:	adrp	x0, 405000 <ferror@plt+0x3190>
  40446c:	add	x0, x0, #0x328
  404470:	bl	401e00 <getenv@plt>
  404474:	mov	x0, x20
  404478:	bl	401a00 <strlen@plt>
  40447c:	mov	x22, x0
  404480:	add	w0, w0, #0x2
  404484:	add	w23, w22, #0x1
  404488:	and	x22, x22, #0xffffffff
  40448c:	bl	401b50 <xmalloc@plt>
  404490:	mov	x19, x0
  404494:	mov	x1, x20
  404498:	bl	401d20 <strcpy@plt>
  40449c:	mov	w0, #0x2f                  	// #47
  4044a0:	str	x19, [x21, #1296]
  4044a4:	strb	w0, [x19, x22]
  4044a8:	mov	x0, x19
  4044ac:	strb	wzr, [x19, x23]
  4044b0:	ldp	x19, x20, [sp, #16]
  4044b4:	ldp	x21, x22, [sp, #32]
  4044b8:	ldr	x23, [sp, #48]
  4044bc:	ldp	x29, x30, [sp], #64
  4044c0:	ret
  4044c4:	adrp	x0, 405000 <ferror@plt+0x3190>
  4044c8:	add	x0, x0, #0x320
  4044cc:	bl	401e00 <getenv@plt>
  4044d0:	mov	x20, x0
  4044d4:	cbz	x0, 4044e4 <ferror@plt+0x2674>
  4044d8:	mov	w1, #0x7                   	// #7
  4044dc:	bl	401c20 <access@plt>
  4044e0:	cbz	w0, 404468 <ferror@plt+0x25f8>
  4044e4:	adrp	x0, 405000 <ferror@plt+0x3190>
  4044e8:	add	x0, x0, #0x328
  4044ec:	bl	401e00 <getenv@plt>
  4044f0:	mov	x20, x0
  4044f4:	cbz	x0, 404504 <ferror@plt+0x2694>
  4044f8:	mov	w1, #0x7                   	// #7
  4044fc:	bl	401c20 <access@plt>
  404500:	cbz	w0, 404474 <ferror@plt+0x2604>
  404504:	adrp	x20, 405000 <ferror@plt+0x3190>
  404508:	add	x20, x20, #0x310
  40450c:	mov	x0, x20
  404510:	mov	w1, #0x7                   	// #7
  404514:	bl	401c20 <access@plt>
  404518:	cbnz	w0, 40452c <ferror@plt+0x26bc>
  40451c:	mov	x22, #0x4                   	// #4
  404520:	mov	x23, #0x5                   	// #5
  404524:	mov	x0, #0x6                   	// #6
  404528:	b	40448c <ferror@plt+0x261c>
  40452c:	adrp	x20, 405000 <ferror@plt+0x3190>
  404530:	add	x20, x20, #0x368
  404534:	add	x19, x20, #0x10
  404538:	mov	w1, #0x7                   	// #7
  40453c:	mov	x0, x19
  404540:	bl	401c20 <access@plt>
  404544:	cbnz	w0, 40455c <ferror@plt+0x26ec>
  404548:	mov	x20, x19
  40454c:	mov	x22, #0x8                   	// #8
  404550:	mov	x23, #0x9                   	// #9
  404554:	mov	x0, #0xa                   	// #10
  404558:	b	40448c <ferror@plt+0x261c>
  40455c:	mov	x0, x20
  404560:	mov	w1, #0x7                   	// #7
  404564:	bl	401c20 <access@plt>
  404568:	cbnz	w0, 40457c <ferror@plt+0x270c>
  40456c:	mov	x22, #0x8                   	// #8
  404570:	mov	x23, #0x9                   	// #9
  404574:	mov	x0, #0xa                   	// #10
  404578:	b	40448c <ferror@plt+0x261c>
  40457c:	add	x20, x20, #0x20
  404580:	mov	w1, #0x7                   	// #7
  404584:	mov	x0, x20
  404588:	bl	401c20 <access@plt>
  40458c:	cbz	w0, 40451c <ferror@plt+0x26ac>
  404590:	adrp	x0, 405000 <ferror@plt+0x3190>
  404594:	mov	x22, #0x1                   	// #1
  404598:	add	x20, x0, #0x308
  40459c:	mov	x23, #0x2                   	// #2
  4045a0:	mov	x0, #0x3                   	// #3
  4045a4:	b	40448c <ferror@plt+0x261c>
  4045a8:	stp	x29, x30, [sp, #-80]!
  4045ac:	mov	x29, sp
  4045b0:	stp	x19, x20, [sp, #16]
  4045b4:	stp	x21, x22, [sp, #32]
  4045b8:	mov	x22, x0
  4045bc:	mov	x21, x1
  4045c0:	stp	x23, x24, [sp, #48]
  4045c4:	str	x25, [sp, #64]
  4045c8:	bl	404408 <ferror@plt+0x2598>
  4045cc:	mov	x23, x0
  4045d0:	cbz	x22, 404694 <ferror@plt+0x2824>
  4045d4:	mov	x0, x22
  4045d8:	bl	401a00 <strlen@plt>
  4045dc:	sxtw	x24, w0
  4045e0:	add	x20, x24, #0x7
  4045e4:	cbz	x21, 4046a8 <ferror@plt+0x2838>
  4045e8:	mov	x0, x21
  4045ec:	bl	401a00 <strlen@plt>
  4045f0:	mov	w25, w0
  4045f4:	sxtw	x19, w0
  4045f8:	mov	x0, x23
  4045fc:	bl	401a00 <strlen@plt>
  404600:	mov	x2, x0
  404604:	add	x0, x20, x19
  404608:	add	x0, x0, w2, sxtw
  40460c:	sxtw	x19, w2
  404610:	bl	401b50 <xmalloc@plt>
  404614:	mov	x20, x0
  404618:	mov	x1, x23
  40461c:	bl	401d20 <strcpy@plt>
  404620:	mov	x1, x22
  404624:	add	x0, x20, x19
  404628:	bl	401d20 <strcpy@plt>
  40462c:	adrp	x3, 405000 <ferror@plt+0x3190>
  404630:	add	x3, x3, #0x338
  404634:	add	x2, x19, x24
  404638:	mov	x1, x21
  40463c:	add	x4, x20, x2
  404640:	add	x0, x2, #0x6
  404644:	ldr	w5, [x3]
  404648:	add	x0, x20, x0
  40464c:	str	w5, [x20, x2]
  404650:	ldur	w2, [x3, #3]
  404654:	stur	w2, [x4, #3]
  404658:	bl	401d20 <strcpy@plt>
  40465c:	mov	w1, w25
  404660:	mov	x0, x20
  404664:	bl	4019e0 <mkstemps@plt>
  404668:	cmn	w0, #0x1
  40466c:	b.eq	4046bc <ferror@plt+0x284c>  // b.none
  404670:	bl	401bb0 <close@plt>
  404674:	cbnz	w0, 4046f0 <ferror@plt+0x2880>
  404678:	mov	x0, x20
  40467c:	ldp	x19, x20, [sp, #16]
  404680:	ldp	x21, x22, [sp, #32]
  404684:	ldp	x23, x24, [sp, #48]
  404688:	ldr	x25, [sp, #64]
  40468c:	ldp	x29, x30, [sp], #80
  404690:	ret
  404694:	adrp	x22, 405000 <ferror@plt+0x3190>
  404698:	mov	x20, #0x9                   	// #9
  40469c:	add	x22, x22, #0x330
  4046a0:	mov	x24, #0x2                   	// #2
  4046a4:	cbnz	x21, 4045e8 <ferror@plt+0x2778>
  4046a8:	adrp	x21, 404000 <ferror@plt+0x2190>
  4046ac:	mov	w25, #0x0                   	// #0
  4046b0:	add	x21, x21, #0x7d8
  4046b4:	mov	x19, #0x0                   	// #0
  4046b8:	b	4045f8 <ferror@plt+0x2788>
  4046bc:	adrp	x0, 415000 <ferror@plt+0x13190>
  4046c0:	ldr	x0, [x0, #4048]
  4046c4:	ldr	x19, [x0]
  4046c8:	bl	401df0 <__errno_location@plt>
  4046cc:	ldr	w0, [x0]
  4046d0:	bl	401ba0 <strerror@plt>
  4046d4:	mov	x3, x0
  4046d8:	mov	x2, x23
  4046dc:	adrp	x1, 405000 <ferror@plt+0x3190>
  4046e0:	add	x1, x1, #0x340
  4046e4:	mov	x0, x19
  4046e8:	bl	401e40 <fprintf@plt>
  4046ec:	bl	401c10 <abort@plt>
  4046f0:	bl	401c10 <abort@plt>
  4046f4:	nop
  4046f8:	mov	x1, x0
  4046fc:	mov	x0, #0x0                   	// #0
  404700:	b	4045a8 <ferror@plt+0x2738>
  404704:	nop
  404708:	stp	x29, x30, [sp, #-64]!
  40470c:	mov	x29, sp
  404710:	stp	x19, x20, [sp, #16]
  404714:	adrp	x20, 415000 <ferror@plt+0x13190>
  404718:	add	x20, x20, #0xdb0
  40471c:	stp	x21, x22, [sp, #32]
  404720:	adrp	x21, 415000 <ferror@plt+0x13190>
  404724:	add	x21, x21, #0xda8
  404728:	sub	x20, x20, x21
  40472c:	mov	w22, w0
  404730:	stp	x23, x24, [sp, #48]
  404734:	mov	x23, x1
  404738:	mov	x24, x2
  40473c:	bl	401988 <memcpy@plt-0x38>
  404740:	cmp	xzr, x20, asr #3
  404744:	b.eq	404770 <ferror@plt+0x2900>  // b.none
  404748:	asr	x20, x20, #3
  40474c:	mov	x19, #0x0                   	// #0
  404750:	ldr	x3, [x21, x19, lsl #3]
  404754:	mov	x2, x24
  404758:	add	x19, x19, #0x1
  40475c:	mov	x1, x23
  404760:	mov	w0, w22
  404764:	blr	x3
  404768:	cmp	x20, x19
  40476c:	b.ne	404750 <ferror@plt+0x28e0>  // b.any
  404770:	ldp	x19, x20, [sp, #16]
  404774:	ldp	x21, x22, [sp, #32]
  404778:	ldp	x23, x24, [sp, #48]
  40477c:	ldp	x29, x30, [sp], #64
  404780:	ret
  404784:	nop
  404788:	ret

Disassembly of section .fini:

000000000040478c <.fini>:
  40478c:	stp	x29, x30, [sp, #-16]!
  404790:	mov	x29, sp
  404794:	ldp	x29, x30, [sp], #16
  404798:	ret
