// Seed: 3787938532
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri id_5,
    output wand id_6
);
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input supply0 id_5
);
  logic id_7;
  ;
  always @(posedge -1 or posedge -1 & -1) begin : LABEL_0
    if (1) id_7 = 1;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_2,
      id_5,
      id_2,
      id_1
  );
endmodule
