<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CAREER:  Interconnect-centric High-Level Synthesis in DSM Regime</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>02/01/2001</AwardEffectiveDate>
<AwardExpirationDate>01/31/2006</AwardExpirationDate>
<AwardTotalIntnAmount>311218.00</AwardTotalIntnAmount>
<AwardAmount>311218</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010600</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
<PO_EMAI>sabasu@nsf.gov</PO_EMAI>
<PO_PHON>7032927843</PO_PHON>
</ProgramOfficer>
<AbstractNarration>As the interconnect characteristics dominate in deep-sub-micron regime, we are developing an interconnect-centric high-level synthesis (HLS) framework in which delay, power, and routability, can be optimized. We are investigating two approaches: (1) Incremental approach: HLS is performed iteratively by taking into account net-level estimates obtained from a detailed floorplan and global route information; and (2) Composite Approach: HLS tasks (scheduling, allocation, and binding) as well as physical design tasks (placement and routing) are unified into one composite step.  The novel features of the HLS framework are: (1) use of detailed interconnect timing models (moment-based, Elmore-delay based) in HLS flow; (2) routability driven HLS; and (3) usage of Rent's exponent as a routability metric.  As part of education plan, we are: (1) developing a two course sequence (dual-level); (2) experimenting in VLSI education with the case-based (Harvard Business school) teaching style (popularly used the MBA field); (3) involving undergraduate minority students in VLSI EDA research; and (4) exposing K11-12 students to the field of VLSI chip design automation.&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>01/30/2001</MinAmdLetterDate>
<MaxAmdLetterDate>11/20/2003</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>0093301</AwardID>
<Investigator>
<FirstName>Srinivas</FirstName>
<LastName>Katkoori</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Srinivas Katkoori</PI_FULL_NAME>
<EmailAddress>katkoori@csee.usf.edu</EmailAddress>
<PI_PHON>8139745737</PI_PHON>
<NSF_ID>000283049</NSF_ID>
<StartDate>01/30/2001</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of South Florida</Name>
<CityName>Tampa</CityName>
<CountyName>HILLSBOROUGH</CountyName>
<ZipCode>336172008</ZipCode>
<PhoneNumber>8139742897</PhoneNumber>
<StreetAddress>4019 E. Fowler Avenue</StreetAddress>
<StreetAddress2>Suite 100</StreetAddress2>
<CountryName>United States</CountryName>
<StateName>Florida</StateName>
<StateCode>FL</StateCode>
<CONGRESSDISTRICT>14</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>FL14</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>069687242</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>UNIVERSITY OF SOUTH FLORIDA</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>069687242</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name>University of South Florida</Name>
<CityName>Tampa</CityName>
<CountyName>HILLSBOROUGH</CountyName>
<StateCode>FL</StateCode>
<ZipCode>336172008</ZipCode>
<StreetAddress>4019 E. Fowler Avenue</StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>Florida</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>14</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>FL14</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<ProgramElement>
<Code>4710</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYS</Text>
</ProgramElement>
<ProgramReference>
<Code>1045</Code>
<Text>CAREER-Faculty Erly Career Dev</Text>
</ProgramReference>
<ProgramReference>
<Code>1187</Code>
<Text>PECASE- eligible</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
<Appropriation>
<Code>0101</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0102</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>490100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0103</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>490100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0104</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>490100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2001~64928</FUND_OBLG>
<FUND_OBLG>2002~57457</FUND_OBLG>
<FUND_OBLG>2003~60111</FUND_OBLG>
<FUND_OBLG>2004~128722</FUND_OBLG>
</Award>
</rootTag>
