/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [3:0] _04_;
  wire [28:0] _05_;
  wire [4:0] _06_;
  wire [5:0] _07_;
  wire [18:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire [18:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_7z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_18z & celloutsig_1_14z[0]);
  assign celloutsig_1_5z = ~celloutsig_1_0z[2];
  reg [3:0] _10_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _10_ <= 4'h0;
    else _10_ <= { celloutsig_0_25z[6:4], celloutsig_0_5z };
  assign out_data[35:32] = _10_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_1_2z, celloutsig_1_3z };
  reg [28:0] _12_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _12_ <= 29'h00000000;
    else _12_ <= { celloutsig_1_1z[14:10], _04_, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, _04_, _04_ };
  assign { _05_[28:7], _03_, _05_[5:0] } = _12_;
  reg [5:0] _13_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _13_ <= 6'h00;
    else _13_ <= celloutsig_0_0z[14:9];
  assign { _01_, _07_[4], _00_, _07_[2:0] } = _13_;
  reg [4:0] _14_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _14_ <= 5'h00;
    else _14_ <= celloutsig_0_4z[5:1];
  assign { _02_, _06_[3:0] } = _14_;
  assign celloutsig_1_2z = celloutsig_1_0z[3] == celloutsig_1_0z[1];
  assign celloutsig_0_5z = in_data[84:81] == celloutsig_0_4z[15:12];
  assign celloutsig_1_9z = _05_[20:8] == in_data[154:142];
  assign celloutsig_0_49z = _06_[3:0] <= { in_data[7], celloutsig_0_3z };
  assign celloutsig_1_7z = { in_data[115:100], celloutsig_1_5z } <= in_data[135:119];
  assign celloutsig_1_10z = celloutsig_1_1z[16:0] <= { celloutsig_1_1z[11:0], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_18z = { in_data[145:144], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_11z } <= { celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_1z[10:9], _04_ } % { 1'h1, celloutsig_1_6z[4:0] };
  assign celloutsig_0_7z = celloutsig_0_4z[17:5] % { 1'h1, celloutsig_0_2z[6:1], _01_, _07_[4], _00_, _07_[2:0] };
  assign celloutsig_0_2z = celloutsig_0_0z[18:11] % { 1'h1, celloutsig_0_0z[16:10] };
  assign celloutsig_1_0z = in_data[164] ? in_data[130:127] : in_data[120:117];
  assign celloutsig_0_0z = - in_data[92:74];
  assign celloutsig_1_14z = - { celloutsig_1_12z[3:2], celloutsig_1_0z };
  assign celloutsig_1_11z = | { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_3z = celloutsig_0_2z[2:0] - celloutsig_0_0z[5:3];
  assign celloutsig_1_1z = { in_data[158:149], celloutsig_1_0z, celloutsig_1_0z } - { in_data[163:150], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_1z[2:1], _04_ } - in_data[160:155];
  assign celloutsig_0_25z = celloutsig_0_7z[12:1] - { celloutsig_0_0z[8:0], celloutsig_0_3z };
  assign celloutsig_0_4z = in_data[81:63] ~^ { celloutsig_0_0z[15:6], _01_, _07_[4], _00_, _07_[2:0], celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[186:185], celloutsig_1_2z } ^ celloutsig_1_1z[16:14];
  assign _05_[6] = _03_;
  assign _06_[4] = _02_;
  assign { _07_[5], _07_[3] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z };
endmodule
