<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\WORK\ElectronicDesign\FPGA\GowinFPGA\gowin_fpga\echo_test\impl\gwsynthesis\audio_loopback.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\WORK\ElectronicDesign\FPGA\GowinFPGA\gowin_fpga\echo_test\src\audio_loopback.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324C2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct  3 23:35:18 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3160</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2955</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>52</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I2S_BCLK_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>I2S_DACLRC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I2S_DACLRC_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>132.410(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>100.000(MHz)</td>
<td>165.524(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I2S_DACLRC!</h4>
<h4>No timing paths to get frequency of Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_DACLRC</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_DACLRC</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.279</td>
<td>i2s_tx/n15_s0/I0</td>
<td>i2s_tx/daclrc_nege_s0/D</td>
<td>I2S_DACLRC:[F]</td>
<td>I2S_BCLK:[R]</td>
<td>5.000</td>
<td>-1.539</td>
<td>3.174</td>
</tr>
<tr>
<td>2</td>
<td>3.279</td>
<td>i2s_tx/n13_s0/I1</td>
<td>i2s_tx/daclrc_pose_s0/D</td>
<td>I2S_DACLRC:[F]</td>
<td>I2S_BCLK:[R]</td>
<td>5.000</td>
<td>-1.539</td>
<td>3.174</td>
</tr>
<tr>
<td>3</td>
<td>1.979</td>
<td>i2s_tx/daclrc_pose_s0/Q</td>
<td>i2s_tx/dacdat_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.028</td>
<td>3.042</td>
</tr>
<tr>
<td>4</td>
<td>4.746</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_8_s0/Q</td>
<td>i2s_tx/dacfifo_rddata_r0_8_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_DACLRC:[F]</td>
<td>5.000</td>
<td>-1.083</td>
<td>1.295</td>
</tr>
<tr>
<td>5</td>
<td>4.771</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_25_s0/Q</td>
<td>i2s_tx/dacfifo_rddata_r0_25_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_DACLRC:[F]</td>
<td>5.000</td>
<td>-1.067</td>
<td>1.254</td>
</tr>
<tr>
<td>6</td>
<td>4.813</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_9_s0/Q</td>
<td>i2s_tx/dacfifo_rddata_r0_9_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_DACLRC:[F]</td>
<td>5.000</td>
<td>-1.081</td>
<td>1.226</td>
</tr>
<tr>
<td>7</td>
<td>4.825</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_15_s0/Q</td>
<td>i2s_tx/dacfifo_rddata_r0_15_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_DACLRC:[F]</td>
<td>5.000</td>
<td>-1.073</td>
<td>1.206</td>
</tr>
<tr>
<td>8</td>
<td>4.827</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_14_s0/Q</td>
<td>i2s_tx/dacfifo_rddata_r0_14_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_DACLRC:[F]</td>
<td>5.000</td>
<td>-1.081</td>
<td>1.212</td>
</tr>
<tr>
<td>9</td>
<td>3.352</td>
<td>i2s_tx/daclrc_nege_s0/Q</td>
<td>i2s_tx/bit_cnt_1_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.017</td>
<td>1.658</td>
</tr>
<tr>
<td>10</td>
<td>3.352</td>
<td>i2s_tx/daclrc_nege_s0/Q</td>
<td>i2s_tx/bit_cnt_2_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.017</td>
<td>1.658</td>
</tr>
<tr>
<td>11</td>
<td>3.352</td>
<td>i2s_tx/daclrc_nege_s0/Q</td>
<td>i2s_tx/bit_cnt_5_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.017</td>
<td>1.658</td>
</tr>
<tr>
<td>12</td>
<td>3.352</td>
<td>i2s_tx/daclrc_nege_s0/Q</td>
<td>i2s_tx/bit_cnt_6_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.017</td>
<td>1.658</td>
</tr>
<tr>
<td>13</td>
<td>3.410</td>
<td>i2s_tx/daclrc_nege_s0/Q</td>
<td>i2s_tx/bit_cnt_7_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.017</td>
<td>1.600</td>
</tr>
<tr>
<td>14</td>
<td>3.495</td>
<td>i2s_tx/daclrc_nege_s0/Q</td>
<td>i2s_tx/state_0_s3/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.010</td>
<td>1.508</td>
</tr>
<tr>
<td>15</td>
<td>3.495</td>
<td>i2s_tx/daclrc_nege_s0/Q</td>
<td>i2s_tx/state_1_s6/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.010</td>
<td>1.508</td>
</tr>
<tr>
<td>16</td>
<td>3.597</td>
<td>i2s_tx/daclrc_nege_s0/Q</td>
<td>i2s_tx/bit_cnt_3_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>0.004</td>
<td>1.392</td>
</tr>
<tr>
<td>17</td>
<td>3.623</td>
<td>i2s_tx/daclrc_pose_s0/Q</td>
<td>i2s_tx/bit_cnt_1_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.017</td>
<td>1.189</td>
</tr>
<tr>
<td>18</td>
<td>3.623</td>
<td>i2s_tx/daclrc_pose_s0/Q</td>
<td>i2s_tx/bit_cnt_2_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.017</td>
<td>1.189</td>
</tr>
<tr>
<td>19</td>
<td>3.623</td>
<td>i2s_tx/daclrc_pose_s0/Q</td>
<td>i2s_tx/bit_cnt_5_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.017</td>
<td>1.189</td>
</tr>
<tr>
<td>20</td>
<td>3.623</td>
<td>i2s_tx/daclrc_pose_s0/Q</td>
<td>i2s_tx/bit_cnt_6_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.017</td>
<td>1.189</td>
</tr>
<tr>
<td>21</td>
<td>3.623</td>
<td>i2s_tx/daclrc_pose_s0/Q</td>
<td>i2s_tx/bit_cnt_7_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.017</td>
<td>1.189</td>
</tr>
<tr>
<td>22</td>
<td>3.764</td>
<td>i2s_tx/daclrc_nege_s0/Q</td>
<td>i2s_tx/bit_cnt_0_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>0.005</td>
<td>1.224</td>
</tr>
<tr>
<td>23</td>
<td>3.830</td>
<td>i2s_tx/daclrc_pose_s0/Q</td>
<td>i2s_tx/bit_cnt_3_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>0.004</td>
<td>0.961</td>
</tr>
<tr>
<td>24</td>
<td>3.834</td>
<td>i2s_tx/daclrc_pose_s0/Q</td>
<td>i2s_tx/bit_cnt_4_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>0.963</td>
</tr>
<tr>
<td>25</td>
<td>3.984</td>
<td>i2s_tx/daclrc_nege_s0/Q</td>
<td>i2s_tx/bit_cnt_4_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>1.011</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.773</td>
<td>i2s_tx/daclrc_r0_s0/D</td>
<td>i2s_tx/daclrc_r0_s0/D</td>
<td>I2S_DACLRC:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>-0.725</td>
<td>0.000</td>
</tr>
<tr>
<td>2</td>
<td>0.228</td>
<td>echo_in_1_0_s0/Q</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.248</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.rq1_wptr_10_s0/Q</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.rq2_wptr_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0/Q</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wptr_12_s0/Q</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wptr_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_8_s0/Q</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4/Q</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_1_s1/Q</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0/Q</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0/Q</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>WM8960_Init/I2C_Init_Dev/wrreg_req_s6/Q</td>
<td>WM8960_Init/I2C_Init_Dev/wrreg_req_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.276</td>
<td>i2s_tx/state_1_s6/Q</td>
<td>i2s_tx/state_1_s6/D</td>
<td>I2S_BCLK:[F]</td>
<td>I2S_BCLK:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>13</td>
<td>0.276</td>
<td>i2s_tx/bit_cnt_0_s1/Q</td>
<td>i2s_tx/bit_cnt_0_s1/D</td>
<td>I2S_BCLK:[F]</td>
<td>I2S_BCLK:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>14</td>
<td>0.276</td>
<td>i2s_tx/bit_cnt_3_s1/Q</td>
<td>i2s_tx/bit_cnt_3_s1/D</td>
<td>I2S_BCLK:[F]</td>
<td>I2S_BCLK:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>i2s_rx/bit_cnt_5_s1/Q</td>
<td>i2s_rx/bit_cnt_5_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>i2s_rx/bit_cnt_6_s1/Q</td>
<td>i2s_rx/bit_cnt_6_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_10_s0/Q</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0/Q</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>19</td>
<td>0.278</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_10_s0/Q</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>20</td>
<td>0.278</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_5_s0/Q</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>21</td>
<td>0.278</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0/Q</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>22</td>
<td>0.278</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_3_s1/Q</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>23</td>
<td>0.278</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1/Q</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>24</td>
<td>0.278</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0/Q</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>25</td>
<td>0.281</td>
<td>i2s_rx/bit_cnt_3_s1/Q</td>
<td>i2s_rx/bit_cnt_3_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.279</td>
<td>4.141</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>I2S_BCLK</td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>3.282</td>
<td>4.144</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>I2S_BCLK</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>3.282</td>
<td>4.144</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>I2S_BCLK</td>
<td>i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>3.286</td>
<td>4.148</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>I2S_BCLK</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>3.289</td>
<td>4.151</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>I2S_BCLK</td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>3.292</td>
<td>4.154</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>I2S_BCLK</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>3.292</td>
<td>4.154</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>I2S_BCLK</td>
<td>i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>3.296</td>
<td>4.158</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>I2S_BCLK</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>3.540</td>
<td>3.740</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>I2S_DACLRC</td>
<td>i2s_tx/dacfifo_rddata_r0_31_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.540</td>
<td>3.740</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>I2S_DACLRC</td>
<td>i2s_tx/dacfifo_rddata_r0_30_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/n15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_DACLRC:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>8.345</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/n15_s0/I0</td>
</tr>
<tr>
<td>8.766</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n15_s0/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_nege_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>12.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>12.095</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td>12.044</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 13.262%; route: 0.000, 0.000%; tC2Q: 2.753, 86.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/n13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_DACLRC:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>8.345</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/n13_s0/I1</td>
</tr>
<tr>
<td>8.766</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n13_s0/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_pose_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>12.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>12.095</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td>12.044</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>i2s_tx/daclrc_pose_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 13.262%; route: 0.000, 0.000%; tC2Q: 2.753, 86.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dacdat_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C42[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i2s_tx/n147_s5/I0</td>
</tr>
<tr>
<td>2.898</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n147_s5/F</td>
</tr>
<tr>
<td>3.008</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>i2s_tx/n147_s4/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n147_s4/F</td>
</tr>
<tr>
<td>5.172</td>
<td>1.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">i2s_tx/dacdat_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.159</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT15[A]</td>
<td>i2s_tx/dacdat_s1/CLK</td>
</tr>
<tr>
<td>7.152</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>i2s_tx/dacdat_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.745, 24.490%; route: 1.991, 65.450%; tC2Q: 0.306, 10.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.389%; route: 1.567, 72.611%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dacfifo_rddata_r0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_DACLRC:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][A]</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_8_s0/CLK</td>
</tr>
<tr>
<td>2.469</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/rddata_tmp_latch_8_s0/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/dacfifo_rddata_r0_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>8.246</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>i2s_tx/dacfifo_rddata_r0_8_s0/CLK</td>
</tr>
<tr>
<td>8.211</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dacfifo_rddata_r0_8_s0</td>
</tr>
<tr>
<td>8.204</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>i2s_tx/dacfifo_rddata_r0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 76.371%; tC2Q: 0.306, 23.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 18.216%; route: 2.655, 81.784%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dacfifo_rddata_r0_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_DACLRC:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.165</td>
<td>1.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_25_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/rddata_tmp_latch_25_s0/Q</td>
</tr>
<tr>
<td>3.419</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/dacfifo_rddata_r0_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>8.232</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>i2s_tx/dacfifo_rddata_r0_25_s0/CLK</td>
</tr>
<tr>
<td>8.197</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dacfifo_rddata_r0_25_s0</td>
</tr>
<tr>
<td>8.190</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>i2s_tx/dacfifo_rddata_r0_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.111%; route: 1.578, 72.889%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.948, 75.598%; tC2Q: 0.306, 24.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 18.292%; route: 2.641, 81.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dacfifo_rddata_r0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_DACLRC:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.165</td>
<td>1.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_9_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/rddata_tmp_latch_9_s0/Q</td>
</tr>
<tr>
<td>3.391</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">i2s_tx/dacfifo_rddata_r0_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>8.246</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>i2s_tx/dacfifo_rddata_r0_9_s0/CLK</td>
</tr>
<tr>
<td>8.211</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dacfifo_rddata_r0_9_s0</td>
</tr>
<tr>
<td>8.204</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>i2s_tx/dacfifo_rddata_r0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.111%; route: 1.578, 72.889%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.920, 75.041%; tC2Q: 0.306, 24.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 18.216%; route: 2.655, 81.784%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dacfifo_rddata_r0_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_DACLRC:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.165</td>
<td>1.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_15_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/rddata_tmp_latch_15_s0/Q</td>
</tr>
<tr>
<td>3.371</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/dacfifo_rddata_r0_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>8.238</td>
<td>2.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>i2s_tx/dacfifo_rddata_r0_15_s0/CLK</td>
</tr>
<tr>
<td>8.203</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dacfifo_rddata_r0_15_s0</td>
</tr>
<tr>
<td>8.196</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>i2s_tx/dacfifo_rddata_r0_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.111%; route: 1.578, 72.889%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 74.627%; tC2Q: 0.306, 25.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 18.258%; route: 2.647, 81.742%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dacfifo_rddata_r0_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_DACLRC:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.165</td>
<td>1.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[2][B]</td>
<td>i2s_tx/dac_fifo/rddata_tmp_latch_14_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C45[2][B]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/rddata_tmp_latch_14_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td style=" font-weight:bold;">i2s_tx/dacfifo_rddata_r0_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>8.246</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td>i2s_tx/dacfifo_rddata_r0_14_s0/CLK</td>
</tr>
<tr>
<td>8.211</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dacfifo_rddata_r0_14_s0</td>
</tr>
<tr>
<td>8.204</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[3][A]</td>
<td>i2s_tx/dacfifo_rddata_r0_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.111%; route: 1.578, 72.889%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 74.752%; tC2Q: 0.306, 25.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 18.216%; route: 2.655, 81.784%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>i2s_tx/n68_s3/I1</td>
</tr>
<tr>
<td>2.977</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n68_s3/F</td>
</tr>
<tr>
<td>3.367</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>i2s_tx/n74_s1/I0</td>
</tr>
<tr>
<td>3.788</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td style=" background: #97FFFF;">i2s_tx/n74_s1/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.148</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>i2s_tx/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>7.141</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>i2s_tx/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.834, 50.302%; route: 0.518, 31.242%; tC2Q: 0.306, 18.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.529%; route: 1.556, 72.471%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>i2s_tx/n68_s3/I1</td>
</tr>
<tr>
<td>2.977</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n68_s3/F</td>
</tr>
<tr>
<td>3.367</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>i2s_tx/n73_s1/I2</td>
</tr>
<tr>
<td>3.788</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n73_s1/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.148</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>i2s_tx/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>7.141</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>i2s_tx/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.834, 50.302%; route: 0.518, 31.242%; tC2Q: 0.306, 18.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.529%; route: 1.556, 72.471%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>i2s_tx/n68_s3/I1</td>
</tr>
<tr>
<td>2.977</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n68_s3/F</td>
</tr>
<tr>
<td>3.367</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>i2s_tx/n70_s1/I2</td>
</tr>
<tr>
<td>3.788</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" background: #97FFFF;">i2s_tx/n70_s1/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.148</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>i2s_tx/bit_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>7.141</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>i2s_tx/bit_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.834, 50.302%; route: 0.518, 31.242%; tC2Q: 0.306, 18.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.529%; route: 1.556, 72.471%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>i2s_tx/n68_s3/I1</td>
</tr>
<tr>
<td>2.977</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n68_s3/F</td>
</tr>
<tr>
<td>3.367</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>i2s_tx/n69_s1/I0</td>
</tr>
<tr>
<td>3.788</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n69_s1/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.148</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>i2s_tx/bit_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>7.141</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>i2s_tx/bit_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.834, 50.302%; route: 0.518, 31.242%; tC2Q: 0.306, 18.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.529%; route: 1.556, 72.471%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>i2s_tx/n68_s3/I1</td>
</tr>
<tr>
<td>2.977</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n68_s3/F</td>
</tr>
<tr>
<td>3.361</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>i2s_tx/n68_s1/I2</td>
</tr>
<tr>
<td>3.730</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/n68_s1/F</td>
</tr>
<tr>
<td>3.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.148</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>i2s_tx/bit_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>7.141</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>i2s_tx/bit_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.782, 48.875%; route: 0.512, 32.000%; tC2Q: 0.306, 19.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.529%; route: 1.556, 72.471%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>2.720</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>i2s_tx/state_1_s4/I2</td>
</tr>
<tr>
<td>3.141</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C44[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/state_1_s4/F</td>
</tr>
<tr>
<td>3.269</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>i2s_tx/n138_s10/I2</td>
</tr>
<tr>
<td>3.638</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/n138_s10/F</td>
</tr>
<tr>
<td>3.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td style=" font-weight:bold;">i2s_tx/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.140</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>i2s_tx/state_0_s3/CLK</td>
</tr>
<tr>
<td>7.133</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>i2s_tx/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.790, 52.387%; route: 0.412, 27.321%; tC2Q: 0.306, 20.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.625%; route: 1.549, 72.375%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/state_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>2.720</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>i2s_tx/state_1_s4/I2</td>
</tr>
<tr>
<td>3.141</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C44[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/state_1_s4/F</td>
</tr>
<tr>
<td>3.269</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>i2s_tx/n137_s9/I2</td>
</tr>
<tr>
<td>3.638</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n137_s9/F</td>
</tr>
<tr>
<td>3.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/state_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.140</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>i2s_tx/state_1_s6/CLK</td>
</tr>
<tr>
<td>7.133</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>i2s_tx/state_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.790, 52.387%; route: 0.412, 27.321%; tC2Q: 0.306, 20.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.625%; route: 1.549, 72.375%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>i2s_tx/n68_s3/I1</td>
</tr>
<tr>
<td>2.977</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n68_s3/F</td>
</tr>
<tr>
<td>3.109</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>i2s_tx/n72_s1/I0</td>
</tr>
<tr>
<td>3.522</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n72_s1/F</td>
</tr>
<tr>
<td>3.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.127</td>
<td>1.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>i2s_tx/bit_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>7.120</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>i2s_tx/bit_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.826, 59.339%; route: 0.260, 18.678%; tC2Q: 0.306, 21.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.801%; route: 1.535, 72.199%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C42[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>2.935</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>3.319</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.148</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>i2s_tx/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>6.943</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>i2s_tx/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.369, 31.034%; route: 0.514, 43.230%; tC2Q: 0.306, 25.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.529%; route: 1.556, 72.471%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C42[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>2.935</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>3.319</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.148</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>i2s_tx/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>6.943</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>i2s_tx/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.369, 31.034%; route: 0.514, 43.230%; tC2Q: 0.306, 25.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.529%; route: 1.556, 72.471%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C42[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>2.935</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>3.319</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.148</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>i2s_tx/bit_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>6.943</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>i2s_tx/bit_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.369, 31.034%; route: 0.514, 43.230%; tC2Q: 0.306, 25.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.529%; route: 1.556, 72.471%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C42[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>2.935</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>3.319</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.148</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>i2s_tx/bit_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>6.943</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>i2s_tx/bit_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.369, 31.034%; route: 0.514, 43.230%; tC2Q: 0.306, 25.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.529%; route: 1.556, 72.471%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C42[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>2.935</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>3.319</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.148</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>i2s_tx/bit_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>6.943</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>i2s_tx/bit_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.369, 31.034%; route: 0.514, 43.230%; tC2Q: 0.306, 25.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.529%; route: 1.556, 72.471%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.118</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>i2s_tx/n68_s3/I1</td>
</tr>
<tr>
<td>2.977</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n68_s3/F</td>
</tr>
<tr>
<td>2.985</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>i2s_tx/n146_s6/I0</td>
</tr>
<tr>
<td>3.354</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n146_s6/F</td>
</tr>
<tr>
<td>3.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.125</td>
<td>1.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>i2s_tx/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>7.118</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>i2s_tx/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.782, 63.889%; route: 0.136, 11.111%; tC2Q: 0.306, 25.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.820%; route: 1.534, 72.180%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.922</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C42[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>2.935</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>3.091</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.127</td>
<td>1.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>i2s_tx/bit_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>6.922</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>i2s_tx/bit_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.369, 38.398%; route: 0.286, 29.761%; tC2Q: 0.306, 31.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.801%; route: 1.535, 72.199%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C42[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>2.935</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>3.093</td>
<td>0.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.133</td>
<td>1.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td>i2s_tx/bit_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>6.928</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C44[2][A]</td>
<td>i2s_tx/bit_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.369, 38.318%; route: 0.288, 29.907%; tC2Q: 0.306, 31.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.722%; route: 1.541, 72.278%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.126</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>2.720</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td>i2s_tx/n71_s1/I0</td>
</tr>
<tr>
<td>3.141</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n71_s1/F</td>
</tr>
<tr>
<td>3.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.133</td>
<td>1.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td>i2s_tx/bit_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>7.126</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C44[2][A]</td>
<td>i2s_tx/bit_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 41.642%; route: 0.284, 28.091%; tC2Q: 0.306, 30.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.722%; route: 1.541, 72.278%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_DACLRC:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_r0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.305</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td>i2s_tx/daclrc_r0_s0/CLK</td>
</tr>
<tr>
<td>1.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td>1.353</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT21[B]</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.501%; route: 0.725, 55.499%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">From</td>
<td>echo_in_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.297</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>echo_in_1_0_s0/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C48[1][B]</td>
<td style=" font-weight:bold;">echo_in_1_0_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td style=" font-weight:bold;">echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.280</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.317</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.801%; route: 0.716, 55.199%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.104, 41.935%; tC2Q: 0.144, 58.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.388%; route: 0.699, 54.612%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.rq1_wptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.rq2_wptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.270</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.rq1_wptr_10_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.rq1_wptr_10_s0/Q</td>
</tr>
<tr>
<td>1.492</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][B]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.rq2_wptr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.270</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][B]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.rq2_wptr_10_s0/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[0][B]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.rq2_wptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.745%; route: 0.689, 54.255%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.745%; route: 0.689, 54.255%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_8_s2/I0</td>
</tr>
<tr>
<td>1.604</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_8_s2/F</td>
</tr>
<tr>
<td>1.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.561%; route: 0.723, 55.439%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.561%; route: 0.723, 55.439%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wptr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.302</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[0][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wptr_12_s0/CLK</td>
</tr>
<tr>
<td>1.443</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C50[0][A]</td>
<td style=" font-weight:bold;">echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wptr_12_s0/Q</td>
</tr>
<tr>
<td>1.449</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[0][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbinnext_12_s2/I2</td>
</tr>
<tr>
<td>1.602</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C50[0][A]</td>
<td style=" background: #97FFFF;">echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbinnext_12_s2/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[0][A]</td>
<td style=" font-weight:bold;">echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wptr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.302</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[0][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wptr_12_s0/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C50[0][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wptr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.621%; route: 0.721, 55.379%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.621%; route: 0.721, 55.379%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.274</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_8_s0/CLK</td>
</tr>
<tr>
<td>1.415</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C51[0][A]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_8_s0/Q</td>
</tr>
<tr>
<td>1.421</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C51[0][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbinnext_8_s3/I0</td>
</tr>
<tr>
<td>1.574</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C51[0][A]</td>
<td style=" background: #97FFFF;">echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbinnext_8_s3/F</td>
</tr>
<tr>
<td>1.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C51[0][A]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.274</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_8_s0/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C51[0][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.601%; route: 0.693, 54.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.601%; route: 0.693, 54.399%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4/Q</td>
</tr>
<tr>
<td>1.429</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/n293_s11/I0</td>
</tr>
<tr>
<td>1.582</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">WM8960_Init/I2C_Init_Dev/i2c_control/n293_s11/F</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4/CLK</td>
</tr>
<tr>
<td>1.307</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.317%; route: 0.701, 54.683%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.317%; route: 0.701, 54.683%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.278</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_1_s1/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C40[1][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_1_s1/Q</td>
</tr>
<tr>
<td>1.425</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/n272_s6/I1</td>
</tr>
<tr>
<td>1.578</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">WM8960_Init/I2C_Init_Dev/i2c_control/n272_s6/F</td>
</tr>
<tr>
<td>1.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.278</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_1_s1/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.459%; route: 0.697, 54.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.459%; route: 0.697, 54.541%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0/Q</td>
</tr>
<tr>
<td>1.426</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/n262_s7/I1</td>
</tr>
<tr>
<td>1.579</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">WM8960_Init/I2C_Init_Dev/i2c_control/n262_s7/F</td>
</tr>
<tr>
<td>1.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0/CLK</td>
</tr>
<tr>
<td>1.304</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.423%; route: 0.698, 54.577%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.423%; route: 0.698, 54.577%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0/CLK</td>
</tr>
<tr>
<td>1.407</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/n257_s7/I2</td>
</tr>
<tr>
<td>1.566</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" background: #97FFFF;">WM8960_Init/I2C_Init_Dev/i2c_control/n257_s7/F</td>
</tr>
<tr>
<td>1.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0/CLK</td>
</tr>
<tr>
<td>1.291</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>WM8960_Init/I2C_Init_Dev/wrreg_req_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>WM8960_Init/I2C_Init_Dev/wrreg_req_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>WM8960_Init/I2C_Init_Dev/wrreg_req_s6/CLK</td>
</tr>
<tr>
<td>1.407</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R12C42[1][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/wrreg_req_s6/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>WM8960_Init/I2C_Init_Dev/n75_s7/I0</td>
</tr>
<tr>
<td>1.566</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" background: #97FFFF;">WM8960_Init/I2C_Init_Dev/n75_s7/F</td>
</tr>
<tr>
<td>1.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/wrreg_req_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>WM8960_Init/I2C_Init_Dev/wrreg_req_s6/CLK</td>
</tr>
<tr>
<td>1.291</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>WM8960_Init/I2C_Init_Dev/wrreg_req_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/state_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/state_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.290</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>i2s_tx/state_1_s6/CLK</td>
</tr>
<tr>
<td>6.446</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/state_1_s6/Q</td>
</tr>
<tr>
<td>6.455</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>i2s_tx/n137_s9/I0</td>
</tr>
<tr>
<td>6.608</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n137_s9/F</td>
</tr>
<tr>
<td>6.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/state_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.290</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>i2s_tx/state_1_s6/CLK</td>
</tr>
<tr>
<td>6.332</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>i2s_tx/state_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.179%; route: 0.707, 54.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.113%; route: 0.009, 2.830%; tC2Q: 0.156, 49.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.583, 45.179%; route: 0.707, 54.821%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.282</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>i2s_tx/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.438</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R17C43[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_0_s1/Q</td>
</tr>
<tr>
<td>6.447</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>i2s_tx/n146_s6/I1</td>
</tr>
<tr>
<td>6.600</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n146_s6/F</td>
</tr>
<tr>
<td>6.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.282</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>i2s_tx/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>i2s_tx/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.461%; route: 0.699, 54.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.113%; route: 0.009, 2.830%; tC2Q: 0.156, 49.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.583, 45.461%; route: 0.699, 54.539%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/bit_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.283</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>i2s_tx/bit_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>6.439</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_3_s1/Q</td>
</tr>
<tr>
<td>6.448</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>i2s_tx/n72_s1/I1</td>
</tr>
<tr>
<td>6.601</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n72_s1/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.283</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>i2s_tx/bit_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>6.325</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>i2s_tx/bit_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.408%; route: 0.701, 54.592%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.113%; route: 0.009, 2.830%; tC2Q: 0.156, 49.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.583, 45.408%; route: 0.701, 54.592%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/bit_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_rx/bit_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>i2s_rx/bit_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C40[0][A]</td>
<td style=" font-weight:bold;">i2s_rx/bit_cnt_5_s1/Q</td>
</tr>
<tr>
<td>1.432</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>i2s_rx/n403_s8/I2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">i2s_rx/n403_s8/F</td>
</tr>
<tr>
<td>1.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" font-weight:bold;">i2s_rx/bit_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>i2s_rx/bit_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.307</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>i2s_rx/bit_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/bit_cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_rx/bit_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>i2s_rx/bit_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C40[1][A]</td>
<td style=" font-weight:bold;">i2s_rx/bit_cnt_6_s1/Q</td>
</tr>
<tr>
<td>1.432</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>i2s_rx/n402_s6/I3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">i2s_rx/n402_s6/F</td>
</tr>
<tr>
<td>1.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" font-weight:bold;">i2s_rx/bit_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>i2s_rx/bit_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.307</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>i2s_rx/bit_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.300</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[1][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_10_s0/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C50[1][A]</td>
<td style=" font-weight:bold;">echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_10_s0/Q</td>
</tr>
<tr>
<td>1.450</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[1][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbinnext_10_s3/I2</td>
</tr>
<tr>
<td>1.603</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C50[1][A]</td>
<td style=" background: #97FFFF;">echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbinnext_10_s3/F</td>
</tr>
<tr>
<td>1.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[1][A]</td>
<td style=" font-weight:bold;">echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.300</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[1][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_10_s0/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C50[1][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.681%; route: 0.719, 55.319%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.681%; route: 0.719, 55.319%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.295</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R25C52[0][A]</td>
<td style=" font-weight:bold;">echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_next_0_s4/I0</td>
</tr>
<tr>
<td>1.598</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_next_0_s4/F</td>
</tr>
<tr>
<td>1.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" font-weight:bold;">echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.295</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C52[0][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.862%; route: 0.714, 55.138%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.862%; route: 0.714, 55.138%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_10_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R20C54[1][A]</td>
<td style=" font-weight:bold;">echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_10_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_next_10_s3/I2</td>
</tr>
<tr>
<td>1.607</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td style=" background: #97FFFF;">echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_next_10_s3/F</td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td style=" font-weight:bold;">echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_10_s0/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.561%; route: 0.723, 55.439%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.561%; route: 0.723, 55.439%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C49[0][A]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_5_s0/Q</td>
</tr>
<tr>
<td>1.432</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbinnext_5_s3/I0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td style=" background: #97FFFF;">echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbinnext_5_s3/F</td>
</tr>
<tr>
<td>1.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.307</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.317%; route: 0.701, 54.683%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.317%; route: 0.701, 54.683%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.275</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R11C50[0][A]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0/Q</td>
</tr>
<tr>
<td>1.425</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_next_0_s4/I0</td>
</tr>
<tr>
<td>1.578</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td style=" background: #97FFFF;">echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_next_0_s4/F</td>
</tr>
<tr>
<td>1.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.275</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C50[0][A]</td>
<td>echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.566%; route: 0.694, 54.434%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.566%; route: 0.694, 54.434%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.429</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n496_s18/I2</td>
</tr>
<tr>
<td>1.582</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n496_s18/F</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.304</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.423%; route: 0.698, 54.577%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.423%; route: 0.698, 54.577%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.275</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.425</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n495_s20/I0</td>
</tr>
<tr>
<td>1.578</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n495_s20/F</td>
</tr>
<tr>
<td>1.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.275</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.566%; route: 0.694, 54.434%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.566%; route: 0.694, 54.434%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.275</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R16C39[0][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.425</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/n238_s10/I2</td>
</tr>
<tr>
<td>1.578</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">WM8960_Init/I2C_Init_Dev/i2c_control/n238_s10/F</td>
</tr>
<tr>
<td>1.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>604</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.275</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.557%; route: 0.694, 54.443%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.557%; route: 0.694, 54.443%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/bit_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_rx/bit_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.284</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>i2s_rx/bit_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R17C41[0][A]</td>
<td style=" font-weight:bold;">i2s_rx/bit_cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.437</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>i2s_rx/n405_s9/I3</td>
</tr>
<tr>
<td>1.590</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">i2s_rx/n405_s9/F</td>
</tr>
<tr>
<td>1.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" font-weight:bold;">i2s_rx/bit_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.284</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>i2s_rx/bit_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>i2s_rx/bit_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.229%; route: 0.704, 54.771%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.229%; route: 0.704, 54.771%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.141</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.143</td>
<td>1.552</td>
<td>tNET</td>
<td>FF</td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>11.284</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.135</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>11.280</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.135</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>11.280</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.128</td>
<td>1.537</td>
<td>tNET</td>
<td>FF</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>11.276</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.151</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.140</td>
<td>1.553</td>
<td>tNET</td>
<td>RR</td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.290</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.292</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.286</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.292</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.286</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.296</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.158</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.125</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.282</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.540</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2s_tx/dacfifo_rddata_r0_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>8.285</td>
<td>2.693</td>
<td>tNET</td>
<td>FF</td>
<td>i2s_tx/dacfifo_rddata_r0_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>12.025</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>i2s_tx/dacfifo_rddata_r0_31_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.540</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2s_tx/dacfifo_rddata_r0_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>8.285</td>
<td>2.693</td>
<td>tNET</td>
<td>FF</td>
<td>i2s_tx/dacfifo_rddata_r0_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>12.025</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>i2s_tx/dacfifo_rddata_r0_30_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>604</td>
<td>clk_d</td>
<td>8.158</td>
<td>1.582</td>
</tr>
<tr>
<td>206</td>
<td>I2S_BCLK_d</td>
<td>1.979</td>
<td>1.586</td>
</tr>
<tr>
<td>64</td>
<td>n532_6</td>
<td>16.038</td>
<td>2.310</td>
</tr>
<tr>
<td>35</td>
<td>dacfifo_rden</td>
<td>5.150</td>
<td>0.424</td>
</tr>
<tr>
<td>35</td>
<td>I2S_DACLRC_d</td>
<td>3.279</td>
<td>2.783</td>
</tr>
<tr>
<td>34</td>
<td>adcfifo_read</td>
<td>15.579</td>
<td>0.578</td>
</tr>
<tr>
<td>32</td>
<td>n335_8</td>
<td>7.370</td>
<td>1.582</td>
</tr>
<tr>
<td>32</td>
<td>adcdat_r1</td>
<td>5.898</td>
<td>3.725</td>
</tr>
<tr>
<td>27</td>
<td>bit_cnt[0]</td>
<td>5.732</td>
<td>1.019</td>
</tr>
<tr>
<td>26</td>
<td>bit_cnt[1]</td>
<td>5.451</td>
<td>0.906</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R23C52</td>
<td>50.00%</td>
</tr>
<tr>
<td>R18C39</td>
<td>45.83%</td>
</tr>
<tr>
<td>R23C50</td>
<td>40.28%</td>
</tr>
<tr>
<td>R11C50</td>
<td>38.89%</td>
</tr>
<tr>
<td>R11C47</td>
<td>36.11%</td>
</tr>
<tr>
<td>R11C48</td>
<td>36.11%</td>
</tr>
<tr>
<td>R28C53</td>
<td>36.11%</td>
</tr>
<tr>
<td>R26C51</td>
<td>36.11%</td>
</tr>
<tr>
<td>R14C37</td>
<td>36.11%</td>
</tr>
<tr>
<td>R12C40</td>
<td>34.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
