v 4
file . "design.vhd" "3849061fe0b13b0a95bb9060d25c097bb03ed6d9" "20200417002856.427":
  entity divisor at 2( 25) + 0 on 11;
  architecture rtl of divisor at 13( 215) + 0 on 12;
file . "testbench.vhd" "95694bbd4da6a2cd283aa0711b255a3e604a549f" "20200417002856.428":
  entity tb_divisor at 5( 118) + 0 on 13;
  architecture tb of tb_divisor at 11( 200) + 0 on 14;
  configuration cfg_tb_divisor at 53( 1220) + 0 on 15;
