
robotore_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash2 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         0000bffc  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000420  08014000  08014000  00024000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08014420  08014420  000301dc  2**0
                  CONTENTS
  6 .ARM          00000008  08014420  08014420  00024420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08014428  08014428  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08014428  08014428  00024428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0801442c  0801442c  0002442c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001dc  20000000  08014430  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000083e8  200001dc  0801460c  000301dc  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  200085c4  0801460c  000385c4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001536c  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00002d48  00000000  00000000  00045578  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 000014e8  00000000  00000000  000482c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000013b8  00000000  00000000  000497a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00021e80  00000000  00000000  0004ab60  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   0000f907  00000000  00000000  0006c9e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000c9854  00000000  00000000  0007c2e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  00145b3b  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006bfc  00000000  00000000  00145bb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001dc 	.word	0x200001dc
 800801c:	00000000 	.word	0x00000000
 8008020:	08013fe4 	.word	0x08013fe4

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	200001e0 	.word	0x200001e0
 800803c:	08013fe4 	.word	0x08013fe4

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b086      	sub	sp, #24
 8008dfc:	af02      	add	r7, sp, #8
 8008dfe:	4603      	mov	r3, r0
 8008e00:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8008e02:	2300      	movs	r3, #0
 8008e04:	733b      	strb	r3, [r7, #12]
 8008e06:	79fb      	ldrb	r3, [r7, #7]
 8008e08:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8008e0a:	f107 020c 	add.w	r2, r7, #12
 8008e0e:	2364      	movs	r3, #100	; 0x64
 8008e10:	9300      	str	r3, [sp, #0]
 8008e12:	2302      	movs	r3, #2
 8008e14:	217c      	movs	r1, #124	; 0x7c
 8008e16:	4803      	ldr	r0, [pc, #12]	; (8008e24 <lcd_cmd+0x2c>)
 8008e18:	f003 fc64 	bl	800c6e4 <HAL_I2C_Master_Transmit>
}
 8008e1c:	bf00      	nop
 8008e1e:	3710      	adds	r7, #16
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bd80      	pop	{r7, pc}
 8008e24:	200082d8 	.word	0x200082d8

08008e28 <lcd_data>:

void lcd_data(uint8_t data) {
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b086      	sub	sp, #24
 8008e2c:	af02      	add	r7, sp, #8
 8008e2e:	4603      	mov	r3, r0
 8008e30:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8008e32:	2340      	movs	r3, #64	; 0x40
 8008e34:	733b      	strb	r3, [r7, #12]
 8008e36:	79fb      	ldrb	r3, [r7, #7]
 8008e38:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8008e3a:	f107 020c 	add.w	r2, r7, #12
 8008e3e:	2364      	movs	r3, #100	; 0x64
 8008e40:	9300      	str	r3, [sp, #0]
 8008e42:	2302      	movs	r3, #2
 8008e44:	217c      	movs	r1, #124	; 0x7c
 8008e46:	4803      	ldr	r0, [pc, #12]	; (8008e54 <lcd_data+0x2c>)
 8008e48:	f003 fc4c 	bl	800c6e4 <HAL_I2C_Master_Transmit>
}
 8008e4c:	bf00      	nop
 8008e4e:	3710      	adds	r7, #16
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}
 8008e54:	200082d8 	.word	0x200082d8

08008e58 <lcd_init>:

void lcd_init(){
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 8008e5c:	2201      	movs	r2, #1
 8008e5e:	2110      	movs	r1, #16
 8008e60:	481e      	ldr	r0, [pc, #120]	; (8008edc <lcd_init+0x84>)
 8008e62:	f003 faed 	bl	800c440 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8008e66:	2028      	movs	r0, #40	; 0x28
 8008e68:	f001 fdcc 	bl	800aa04 <HAL_Delay>
	lcd_cmd(0x38);
 8008e6c:	2038      	movs	r0, #56	; 0x38
 8008e6e:	f7ff ffc3 	bl	8008df8 <lcd_cmd>
	HAL_Delay(1);
 8008e72:	2001      	movs	r0, #1
 8008e74:	f001 fdc6 	bl	800aa04 <HAL_Delay>
	lcd_cmd(0x39);
 8008e78:	2039      	movs	r0, #57	; 0x39
 8008e7a:	f7ff ffbd 	bl	8008df8 <lcd_cmd>
	HAL_Delay(1);
 8008e7e:	2001      	movs	r0, #1
 8008e80:	f001 fdc0 	bl	800aa04 <HAL_Delay>
	lcd_cmd(0x14);
 8008e84:	2014      	movs	r0, #20
 8008e86:	f7ff ffb7 	bl	8008df8 <lcd_cmd>
	HAL_Delay(1);
 8008e8a:	2001      	movs	r0, #1
 8008e8c:	f001 fdba 	bl	800aa04 <HAL_Delay>
	lcd_cmd(0x70);
 8008e90:	2070      	movs	r0, #112	; 0x70
 8008e92:	f7ff ffb1 	bl	8008df8 <lcd_cmd>
	HAL_Delay(1);
 8008e96:	2001      	movs	r0, #1
 8008e98:	f001 fdb4 	bl	800aa04 <HAL_Delay>
	lcd_cmd(0x56);
 8008e9c:	2056      	movs	r0, #86	; 0x56
 8008e9e:	f7ff ffab 	bl	8008df8 <lcd_cmd>
	HAL_Delay(1);
 8008ea2:	2001      	movs	r0, #1
 8008ea4:	f001 fdae 	bl	800aa04 <HAL_Delay>
	lcd_cmd(0x6C);
 8008ea8:	206c      	movs	r0, #108	; 0x6c
 8008eaa:	f7ff ffa5 	bl	8008df8 <lcd_cmd>
	HAL_Delay(200);
 8008eae:	20c8      	movs	r0, #200	; 0xc8
 8008eb0:	f001 fda8 	bl	800aa04 <HAL_Delay>
	lcd_cmd(0x38);
 8008eb4:	2038      	movs	r0, #56	; 0x38
 8008eb6:	f7ff ff9f 	bl	8008df8 <lcd_cmd>
	HAL_Delay(1);
 8008eba:	2001      	movs	r0, #1
 8008ebc:	f001 fda2 	bl	800aa04 <HAL_Delay>
	lcd_cmd(0x0C);
 8008ec0:	200c      	movs	r0, #12
 8008ec2:	f7ff ff99 	bl	8008df8 <lcd_cmd>
	HAL_Delay(1);
 8008ec6:	2001      	movs	r0, #1
 8008ec8:	f001 fd9c 	bl	800aa04 <HAL_Delay>
	lcd_cmd(0x01);
 8008ecc:	2001      	movs	r0, #1
 8008ece:	f7ff ff93 	bl	8008df8 <lcd_cmd>
	HAL_Delay(1);
 8008ed2:	2001      	movs	r0, #1
 8008ed4:	f001 fd96 	bl	800aa04 <HAL_Delay>
}
 8008ed8:	bf00      	nop
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	40020000 	.word	0x40020000

08008ee0 <lcd_clear>:

void lcd_clear(){
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 8008ee4:	2001      	movs	r0, #1
 8008ee6:	f7ff ff87 	bl	8008df8 <lcd_cmd>
	HAL_Delay(1);
 8008eea:	2001      	movs	r0, #1
 8008eec:	f001 fd8a 	bl	800aa04 <HAL_Delay>
	lcd_cmd(0x02);
 8008ef0:	2002      	movs	r0, #2
 8008ef2:	f7ff ff81 	bl	8008df8 <lcd_cmd>
	HAL_Delay(1);
 8008ef6:	2001      	movs	r0, #1
 8008ef8:	f001 fd84 	bl	800aa04 <HAL_Delay>
}
 8008efc:	bf00      	nop
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <lcd_locate>:

void lcd_locate(int x, int y) {
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b082      	sub	sp, #8
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	3302      	adds	r3, #2
 8008f0e:	b2db      	uxtb	r3, r3
 8008f10:	019b      	lsls	r3, r3, #6
 8008f12:	b2da      	uxtb	r2, r3
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	b2db      	uxtb	r3, r3
 8008f18:	4413      	add	r3, r2
 8008f1a:	b2db      	uxtb	r3, r3
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f7ff ff6b 	bl	8008df8 <lcd_cmd>
}
 8008f22:	bf00      	nop
 8008f24:	3708      	adds	r7, #8
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}

08008f2a <lcd_print>:

void lcd_print(const char *str) {
 8008f2a:	b580      	push	{r7, lr}
 8008f2c:	b082      	sub	sp, #8
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 8008f32:	e007      	b.n	8008f44 <lcd_print+0x1a>
	{
			lcd_data(*str);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f7ff ff75 	bl	8008e28 <lcd_data>
			str++;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	3301      	adds	r3, #1
 8008f42:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	781b      	ldrb	r3, [r3, #0]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d1f3      	bne.n	8008f34 <lcd_print+0xa>
	}
}
 8008f4c:	bf00      	nop
 8008f4e:	3708      	adds	r7, #8
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8008f54:	b40f      	push	{r0, r1, r2, r3}
 8008f56:	b580      	push	{r7, lr}
 8008f58:	b088      	sub	sp, #32
 8008f5a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 8008f5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008f60:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8008f62:	1d3b      	adds	r3, r7, #4
 8008f64:	69ba      	ldr	r2, [r7, #24]
 8008f66:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f008 fb8d 	bl	8011688 <vsiprintf>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8008f72:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	dd03      	ble.n	8008f82 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 8008f7a:	1d3b      	adds	r3, r7, #4
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	f7ff ffd4 	bl	8008f2a <lcd_print>
	}

	return ret;
 8008f82:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	3720      	adds	r7, #32
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008f90:	b004      	add	sp, #16
 8008f92:	4770      	bx	lr

08008f94 <read_byte>:
#include "ICM_20648.h"

volatile int16_t	xa, ya, za; // 加速度(16bitデータ)
volatile int16_t xg, yg, zg;	// 角加速度(16bitデータ)

uint8_t read_byte( uint8_t reg ) {
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b084      	sub	sp, #16
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 8008f9e:	79fb      	ldrb	r3, [r7, #7]
 8008fa0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008fa4:	b2db      	uxtb	r3, r3
 8008fa6:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8008fa8:	2200      	movs	r2, #0
 8008faa:	2104      	movs	r1, #4
 8008fac:	480d      	ldr	r0, [pc, #52]	; (8008fe4 <read_byte+0x50>)
 8008fae:	f003 fa47 	bl	800c440 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 8008fb2:	f107 010f 	add.w	r1, r7, #15
 8008fb6:	2364      	movs	r3, #100	; 0x64
 8008fb8:	2201      	movs	r2, #1
 8008fba:	480b      	ldr	r0, [pc, #44]	; (8008fe8 <read_byte+0x54>)
 8008fbc:	f004 fb3a 	bl	800d634 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 8008fc0:	f107 010e 	add.w	r1, r7, #14
 8008fc4:	2364      	movs	r3, #100	; 0x64
 8008fc6:	2201      	movs	r2, #1
 8008fc8:	4807      	ldr	r0, [pc, #28]	; (8008fe8 <read_byte+0x54>)
 8008fca:	f004 fc67 	bl	800d89c <HAL_SPI_Receive>
	CS_SET;
 8008fce:	2201      	movs	r2, #1
 8008fd0:	2104      	movs	r1, #4
 8008fd2:	4804      	ldr	r0, [pc, #16]	; (8008fe4 <read_byte+0x50>)
 8008fd4:	f003 fa34 	bl	800c440 <HAL_GPIO_WritePin>

	return val;
 8008fd8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3710      	adds	r7, #16
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}
 8008fe2:	bf00      	nop
 8008fe4:	40020c00 	.word	0x40020c00
 8008fe8:	2000836c 	.word	0x2000836c

08008fec <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b084      	sub	sp, #16
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	460a      	mov	r2, r1
 8008ff6:	71fb      	strb	r3, [r7, #7]
 8008ff8:	4613      	mov	r3, r2
 8008ffa:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8008ffc:	79fb      	ldrb	r3, [r7, #7]
 8008ffe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009002:	b2db      	uxtb	r3, r3
 8009004:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8009006:	2200      	movs	r2, #0
 8009008:	2104      	movs	r1, #4
 800900a:	480c      	ldr	r0, [pc, #48]	; (800903c <write_byte+0x50>)
 800900c:	f003 fa18 	bl	800c440 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 8009010:	f107 010f 	add.w	r1, r7, #15
 8009014:	2364      	movs	r3, #100	; 0x64
 8009016:	2201      	movs	r2, #1
 8009018:	4809      	ldr	r0, [pc, #36]	; (8009040 <write_byte+0x54>)
 800901a:	f004 fb0b 	bl	800d634 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800901e:	1db9      	adds	r1, r7, #6
 8009020:	2364      	movs	r3, #100	; 0x64
 8009022:	2201      	movs	r2, #1
 8009024:	4806      	ldr	r0, [pc, #24]	; (8009040 <write_byte+0x54>)
 8009026:	f004 fb05 	bl	800d634 <HAL_SPI_Transmit>
	CS_SET;
 800902a:	2201      	movs	r2, #1
 800902c:	2104      	movs	r1, #4
 800902e:	4803      	ldr	r0, [pc, #12]	; (800903c <write_byte+0x50>)
 8009030:	f003 fa06 	bl	800c440 <HAL_GPIO_WritePin>
}
 8009034:	bf00      	nop
 8009036:	3710      	adds	r7, #16
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}
 800903c:	40020c00 	.word	0x40020c00
 8009040:	2000836c 	.word	0x2000836c

08009044 <IMU_init>:

uint8_t IMU_init() {
 8009044:	b580      	push	{r7, lr}
 8009046:	b082      	sub	sp, #8
 8009048:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU動作確認　0xE0が送られてくればおｋ
 800904a:	2000      	movs	r0, #0
 800904c:	f7ff ffa2 	bl	8008f94 <read_byte>
 8009050:	4603      	mov	r3, r0
 8009052:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 8009054:	79bb      	ldrb	r3, [r7, #6]
 8009056:	2be0      	cmp	r3, #224	; 0xe0
 8009058:	d119      	bne.n	800908e <IMU_init+0x4a>
		ret = 1;
 800905a:	2301      	movs	r3, #1
 800905c:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	スリープﾓｰﾄﾞ解除
 800905e:	2101      	movs	r1, #1
 8009060:	2006      	movs	r0, #6
 8009062:	f7ff ffc3 	bl	8008fec <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	諸々機能無効　SPIonly
 8009066:	2110      	movs	r1, #16
 8009068:	2003      	movs	r0, #3
 800906a:	f7ff ffbf 	bl	8008fec <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800906e:	2120      	movs	r1, #32
 8009070:	207f      	movs	r0, #127	; 0x7f
 8009072:	f7ff ffbb 	bl	8008fec <write_byte>

		//write_byte(0x01,0x06);	//	レンジ±2000dps DLPF disable
		//write_byte(0x01,0x07);	//range±2000dps DLPF enable DLPFCFG = 0
		//write_byte(0x01,0x0F);	//range±2000dps DLPF enable DLPFCFG = 1
		write_byte(0x01,0x17);	//range±2000dps DLPF enable DLPFCFG = 2
 8009076:	2117      	movs	r1, #23
 8009078:	2001      	movs	r0, #1
 800907a:	f7ff ffb7 	bl	8008fec <write_byte>

		//2:1 GYRO_FS_SEL[1:0] 00:±250	01:±500 10:±1000 11:±2000
		write_byte(0x14,0x06);	//	レンジ±16g
 800907e:	2106      	movs	r1, #6
 8009080:	2014      	movs	r0, #20
 8009082:	f7ff ffb3 	bl	8008fec <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:±2	01:±4 10:±8 11:±16
		write_byte(0x7F,0x00);	//USER_BANK0
 8009086:	2100      	movs	r1, #0
 8009088:	207f      	movs	r0, #127	; 0x7f
 800908a:	f7ff ffaf 	bl	8008fec <write_byte>
	}
	return ret;
 800908e:	79fb      	ldrb	r3, [r7, #7]
}
 8009090:	4618      	mov	r0, r3
 8009092:	3708      	adds	r7, #8
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <read_gyro_data>:

void read_zg_data() {
	zg = ((int16_t)read_byte(0x37) << 8) | ((int16_t)read_byte(0x38));
}

void read_gyro_data() {
 8009098:	b598      	push	{r3, r4, r7, lr}
 800909a:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 800909c:	2033      	movs	r0, #51	; 0x33
 800909e:	f7ff ff79 	bl	8008f94 <read_byte>
 80090a2:	4603      	mov	r3, r0
 80090a4:	021b      	lsls	r3, r3, #8
 80090a6:	b21c      	sxth	r4, r3
 80090a8:	2034      	movs	r0, #52	; 0x34
 80090aa:	f7ff ff73 	bl	8008f94 <read_byte>
 80090ae:	4603      	mov	r3, r0
 80090b0:	b21b      	sxth	r3, r3
 80090b2:	4323      	orrs	r3, r4
 80090b4:	b21a      	sxth	r2, r3
 80090b6:	4b11      	ldr	r3, [pc, #68]	; (80090fc <read_gyro_data+0x64>)
 80090b8:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 80090ba:	2035      	movs	r0, #53	; 0x35
 80090bc:	f7ff ff6a 	bl	8008f94 <read_byte>
 80090c0:	4603      	mov	r3, r0
 80090c2:	021b      	lsls	r3, r3, #8
 80090c4:	b21c      	sxth	r4, r3
 80090c6:	2036      	movs	r0, #54	; 0x36
 80090c8:	f7ff ff64 	bl	8008f94 <read_byte>
 80090cc:	4603      	mov	r3, r0
 80090ce:	b21b      	sxth	r3, r3
 80090d0:	4323      	orrs	r3, r4
 80090d2:	b21a      	sxth	r2, r3
 80090d4:	4b0a      	ldr	r3, [pc, #40]	; (8009100 <read_gyro_data+0x68>)
 80090d6:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 80090d8:	2037      	movs	r0, #55	; 0x37
 80090da:	f7ff ff5b 	bl	8008f94 <read_byte>
 80090de:	4603      	mov	r3, r0
 80090e0:	021b      	lsls	r3, r3, #8
 80090e2:	b21c      	sxth	r4, r3
 80090e4:	2038      	movs	r0, #56	; 0x38
 80090e6:	f7ff ff55 	bl	8008f94 <read_byte>
 80090ea:	4603      	mov	r3, r0
 80090ec:	b21b      	sxth	r3, r3
 80090ee:	4323      	orrs	r3, r4
 80090f0:	b21a      	sxth	r2, r3
 80090f2:	4b04      	ldr	r3, [pc, #16]	; (8009104 <read_gyro_data+0x6c>)
 80090f4:	801a      	strh	r2, [r3, #0]
}
 80090f6:	bf00      	nop
 80090f8:	bd98      	pop	{r3, r4, r7, pc}
 80090fa:	bf00      	nop
 80090fc:	20008218 	.word	0x20008218
 8009100:	20008216 	.word	0x20008216
 8009104:	20008210 	.word	0x20008210

08009108 <Flash_clear>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
bool Flash_clear()
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b088      	sub	sp, #32
 800910c:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800910e:	f002 fd7b 	bl	800bc08 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8009112:	2300      	movs	r3, #0
 8009114:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM;
 8009116:	2301      	movs	r3, #1
 8009118:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800911a:	2302      	movs	r3, #2
 800911c:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800911e:	2301      	movs	r3, #1
 8009120:	617b      	str	r3, [r7, #20]

    // Eraseに失敗したsector番号がerror_sectorに入る
    // 正常にEraseができたときは0xFFFFFFFFが入る
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 8009122:	1d3a      	adds	r2, r7, #4
 8009124:	f107 0308 	add.w	r3, r7, #8
 8009128:	4611      	mov	r1, r2
 800912a:	4618      	mov	r0, r3
 800912c:	f002 fecc 	bl	800bec8 <HAL_FLASHEx_Erase>
 8009130:	4603      	mov	r3, r0
 8009132:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 8009134:	f002 fd8a 	bl	800bc4c <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 8009138:	7ffb      	ldrb	r3, [r7, #31]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d105      	bne.n	800914a <Flash_clear+0x42>
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009144:	d101      	bne.n	800914a <Flash_clear+0x42>
 8009146:	2301      	movs	r3, #1
 8009148:	e000      	b.n	800914c <Flash_clear+0x44>
 800914a:	2300      	movs	r3, #0
 800914c:	f003 0301 	and.w	r3, r3, #1
 8009150:	b2db      	uxtb	r3, r3
}
 8009152:	4618      	mov	r0, r3
 8009154:	3720      	adds	r7, #32
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
	...

0800915c <Flash_load>:
    HAL_FLASH_Lock();

    return result2 == HAL_OK && error_sector == 0xFFFFFFFF;
}
uint16_t* Flash_load()
{
 800915c:	b580      	push	{r7, lr}
 800915e:	af00      	add	r7, sp, #0
    memcpy(work_ram, &_backup_flash_start, BACKUP_FLASH_SECTOR_SIZE);
 8009160:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009164:	4903      	ldr	r1, [pc, #12]	; (8009174 <Flash_load+0x18>)
 8009166:	4804      	ldr	r0, [pc, #16]	; (8009178 <Flash_load+0x1c>)
 8009168:	f006 fd3a 	bl	800fbe0 <memcpy>
    return work_ram;
 800916c:	4b02      	ldr	r3, [pc, #8]	; (8009178 <Flash_load+0x1c>)
}
 800916e:	4618      	mov	r0, r3
 8009170:	bd80      	pop	{r7, pc}
 8009172:	bf00      	nop
 8009174:	08004000 	.word	0x08004000
 8009178:	20000204 	.word	0x20000204

0800917c <Flash_store>:
{
    memcpy(Driving_log, &_backup_flash_start2, BACKUP_FLASH_SECTOR_SIZE2);
    return Driving_log;
}
bool Flash_store()
{
 800917c:	b590      	push	{r4, r7, lr}
 800917e:	b085      	sub	sp, #20
 8009180:	af00      	add	r7, sp, #0
    // Flashをclear
    if (!Flash_clear()) return false;
 8009182:	f7ff ffc1 	bl	8009108 <Flash_clear>
 8009186:	4603      	mov	r3, r0
 8009188:	f083 0301 	eor.w	r3, r3, #1
 800918c:	b2db      	uxtb	r3, r3
 800918e:	2b00      	cmp	r3, #0
 8009190:	d001      	beq.n	8009196 <Flash_store+0x1a>
 8009192:	2300      	movs	r3, #0
 8009194:	e02f      	b.n	80091f6 <Flash_store+0x7a>

    uint32_t *p_work_ram = (uint32_t*)work_ram;
 8009196:	4b1a      	ldr	r3, [pc, #104]	; (8009200 <Flash_store+0x84>)
 8009198:	607b      	str	r3, [r7, #4]

    HAL_FLASH_Unlock();
 800919a:	f002 fd35 	bl	800bc08 <HAL_FLASH_Unlock>

    // work_ramにあるデータを4バイトごとまとめて書き込む
    HAL_StatusTypeDef result;
    const size_t write_cnt = BACKUP_FLASH_SECTOR_SIZE / sizeof(uint32_t);
 800919e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80091a2:	603b      	str	r3, [r7, #0]

    for (size_t i=0; i<write_cnt; i++)
 80091a4:	2300      	movs	r3, #0
 80091a6:	60bb      	str	r3, [r7, #8]
 80091a8:	e017      	b.n	80091da <Flash_store+0x5e>
    {
        result = HAL_FLASH_Program(
                    FLASH_TYPEPROGRAM_WORD,
                    (uint32_t)(&_backup_flash_start) + sizeof(uint32_t) * i,
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	009b      	lsls	r3, r3, #2
 80091ae:	4a15      	ldr	r2, [pc, #84]	; (8009204 <Flash_store+0x88>)
        result = HAL_FLASH_Program(
 80091b0:	1899      	adds	r1, r3, r2
                    p_work_ram[i]
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	687a      	ldr	r2, [r7, #4]
 80091b8:	4413      	add	r3, r2
 80091ba:	681b      	ldr	r3, [r3, #0]
        result = HAL_FLASH_Program(
 80091bc:	f04f 0400 	mov.w	r4, #0
 80091c0:	461a      	mov	r2, r3
 80091c2:	4623      	mov	r3, r4
 80091c4:	2002      	movs	r0, #2
 80091c6:	f002 fccb 	bl	800bb60 <HAL_FLASH_Program>
 80091ca:	4603      	mov	r3, r0
 80091cc:	73fb      	strb	r3, [r7, #15]
                );
        if (result != HAL_OK) break;
 80091ce:	7bfb      	ldrb	r3, [r7, #15]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d107      	bne.n	80091e4 <Flash_store+0x68>
    for (size_t i=0; i<write_cnt; i++)
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	3301      	adds	r3, #1
 80091d8:	60bb      	str	r3, [r7, #8]
 80091da:	68ba      	ldr	r2, [r7, #8]
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	429a      	cmp	r2, r3
 80091e0:	d3e3      	bcc.n	80091aa <Flash_store+0x2e>
 80091e2:	e000      	b.n	80091e6 <Flash_store+0x6a>
        if (result != HAL_OK) break;
 80091e4:	bf00      	nop
    }

    HAL_FLASH_Lock();
 80091e6:	f002 fd31 	bl	800bc4c <HAL_FLASH_Lock>

    return result == HAL_OK;
 80091ea:	7bfb      	ldrb	r3, [r7, #15]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	bf0c      	ite	eq
 80091f0:	2301      	moveq	r3, #1
 80091f2:	2300      	movne	r3, #0
 80091f4:	b2db      	uxtb	r3, r3
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3714      	adds	r7, #20
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd90      	pop	{r4, r7, pc}
 80091fe:	bf00      	nop
 8009200:	20000204 	.word	0x20000204
 8009204:	08004000 	.word	0x08004000

08009208 <__io_putchar>:
#ifdef __GNUC__
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 8009208:	b580      	push	{r7, lr}
 800920a:	b082      	sub	sp, #8
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, (uint8_t*)&ch, 1, 0xFFFF);
 8009210:	1d39      	adds	r1, r7, #4
 8009212:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009216:	2201      	movs	r2, #1
 8009218:	4803      	ldr	r0, [pc, #12]	; (8009228 <__io_putchar+0x20>)
 800921a:	f005 fe18 	bl	800ee4e <HAL_UART_Transmit>
	return ch;
 800921e:	687b      	ldr	r3, [r7, #4]
}
 8009220:	4618      	mov	r0, r3
 8009222:	3708      	adds	r7, #8
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}
 8009228:	20008558 	.word	0x20008558

0800922c <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle) {
 800922c:	b480      	push	{r7}
 800922e:	b083      	sub	sp, #12
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
}
 8009234:	bf00      	nop
 8009236:	370c      	adds	r7, #12
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr

08009240 <LED>:
			er = sensR+sensL;
	if(er > 5000) j++;
	if(er > 7000 && j >=200) error();

}
void LED(uint8_t x){
 8009240:	b580      	push	{r7, lr}
 8009242:	b082      	sub	sp, #8
 8009244:	af00      	add	r7, sp, #0
 8009246:	4603      	mov	r3, r0
 8009248:	71fb      	strb	r3, [r7, #7]
	switch(x){
 800924a:	79fb      	ldrb	r3, [r7, #7]
 800924c:	3b01      	subs	r3, #1
 800924e:	2b07      	cmp	r3, #7
 8009250:	f200 80ac 	bhi.w	80093ac <LED+0x16c>
 8009254:	a201      	add	r2, pc, #4	; (adr r2, 800925c <LED+0x1c>)
 8009256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800925a:	bf00      	nop
 800925c:	0800927d 	.word	0x0800927d
 8009260:	080092a3 	.word	0x080092a3
 8009264:	080092c9 	.word	0x080092c9
 8009268:	080092ef 	.word	0x080092ef
 800926c:	08009315 	.word	0x08009315
 8009270:	0800933b 	.word	0x0800933b
 8009274:	08009361 	.word	0x08009361
 8009278:	08009387 	.word	0x08009387
		case 1:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800927c:	2200      	movs	r2, #0
 800927e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009282:	484c      	ldr	r0, [pc, #304]	; (80093b4 <LED+0x174>)
 8009284:	f003 f8dc 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8009288:	2201      	movs	r2, #1
 800928a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800928e:	4849      	ldr	r0, [pc, #292]	; (80093b4 <LED+0x174>)
 8009290:	f003 f8d6 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8009294:	2201      	movs	r2, #1
 8009296:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800929a:	4846      	ldr	r0, [pc, #280]	; (80093b4 <LED+0x174>)
 800929c:	f003 f8d0 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 80092a0:	e084      	b.n	80093ac <LED+0x16c>
		case 2:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80092a2:	2201      	movs	r2, #1
 80092a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80092a8:	4842      	ldr	r0, [pc, #264]	; (80093b4 <LED+0x174>)
 80092aa:	f003 f8c9 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80092ae:	2200      	movs	r2, #0
 80092b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80092b4:	483f      	ldr	r0, [pc, #252]	; (80093b4 <LED+0x174>)
 80092b6:	f003 f8c3 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80092ba:	2201      	movs	r2, #1
 80092bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80092c0:	483c      	ldr	r0, [pc, #240]	; (80093b4 <LED+0x174>)
 80092c2:	f003 f8bd 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 80092c6:	e071      	b.n	80093ac <LED+0x16c>
		case 3:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80092c8:	2200      	movs	r2, #0
 80092ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80092ce:	4839      	ldr	r0, [pc, #228]	; (80093b4 <LED+0x174>)
 80092d0:	f003 f8b6 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80092d4:	2200      	movs	r2, #0
 80092d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80092da:	4836      	ldr	r0, [pc, #216]	; (80093b4 <LED+0x174>)
 80092dc:	f003 f8b0 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80092e0:	2201      	movs	r2, #1
 80092e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80092e6:	4833      	ldr	r0, [pc, #204]	; (80093b4 <LED+0x174>)
 80092e8:	f003 f8aa 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 80092ec:	e05e      	b.n	80093ac <LED+0x16c>
		case 4:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80092ee:	2201      	movs	r2, #1
 80092f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80092f4:	482f      	ldr	r0, [pc, #188]	; (80093b4 <LED+0x174>)
 80092f6:	f003 f8a3 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80092fa:	2201      	movs	r2, #1
 80092fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009300:	482c      	ldr	r0, [pc, #176]	; (80093b4 <LED+0x174>)
 8009302:	f003 f89d 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8009306:	2200      	movs	r2, #0
 8009308:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800930c:	4829      	ldr	r0, [pc, #164]	; (80093b4 <LED+0x174>)
 800930e:	f003 f897 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 8009312:	e04b      	b.n	80093ac <LED+0x16c>
		case 5:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8009314:	2200      	movs	r2, #0
 8009316:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800931a:	4826      	ldr	r0, [pc, #152]	; (80093b4 <LED+0x174>)
 800931c:	f003 f890 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8009320:	2201      	movs	r2, #1
 8009322:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009326:	4823      	ldr	r0, [pc, #140]	; (80093b4 <LED+0x174>)
 8009328:	f003 f88a 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800932c:	2200      	movs	r2, #0
 800932e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009332:	4820      	ldr	r0, [pc, #128]	; (80093b4 <LED+0x174>)
 8009334:	f003 f884 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 8009338:	e038      	b.n	80093ac <LED+0x16c>
		case 6:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 800933a:	2201      	movs	r2, #1
 800933c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009340:	481c      	ldr	r0, [pc, #112]	; (80093b4 <LED+0x174>)
 8009342:	f003 f87d 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8009346:	2200      	movs	r2, #0
 8009348:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800934c:	4819      	ldr	r0, [pc, #100]	; (80093b4 <LED+0x174>)
 800934e:	f003 f877 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8009352:	2200      	movs	r2, #0
 8009354:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009358:	4816      	ldr	r0, [pc, #88]	; (80093b4 <LED+0x174>)
 800935a:	f003 f871 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 800935e:	e025      	b.n	80093ac <LED+0x16c>
		case 7:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8009360:	2200      	movs	r2, #0
 8009362:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009366:	4813      	ldr	r0, [pc, #76]	; (80093b4 <LED+0x174>)
 8009368:	f003 f86a 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800936c:	2200      	movs	r2, #0
 800936e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009372:	4810      	ldr	r0, [pc, #64]	; (80093b4 <LED+0x174>)
 8009374:	f003 f864 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8009378:	2200      	movs	r2, #0
 800937a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800937e:	480d      	ldr	r0, [pc, #52]	; (80093b4 <LED+0x174>)
 8009380:	f003 f85e 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 8009384:	e012      	b.n	80093ac <LED+0x16c>
		case 8:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8009386:	2201      	movs	r2, #1
 8009388:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800938c:	4809      	ldr	r0, [pc, #36]	; (80093b4 <LED+0x174>)
 800938e:	f003 f857 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8009392:	2201      	movs	r2, #1
 8009394:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009398:	4806      	ldr	r0, [pc, #24]	; (80093b4 <LED+0x174>)
 800939a:	f003 f851 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800939e:	2201      	movs	r2, #1
 80093a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80093a4:	4803      	ldr	r0, [pc, #12]	; (80093b4 <LED+0x174>)
 80093a6:	f003 f84b 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 80093aa:	bf00      	nop

	}

}
 80093ac:	bf00      	nop
 80093ae:	3708      	adds	r7, #8
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}
 80093b4:	40020400 	.word	0x40020400

080093b8 <init>:
	LED(5);

	HAL_Delay(3000);
}
void init()
{
 80093b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093bc:	b090      	sub	sp, #64	; 0x40
 80093be:	af0a      	add	r7, sp, #40	; 0x28
	uint8_t l=0;
 80093c0:	2300      	movs	r3, #0
 80093c2:	75fb      	strb	r3, [r7, #23]
	if(HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, SENSOR_NUMBER) != HAL_OK){
 80093c4:	220d      	movs	r2, #13
 80093c6:	495d      	ldr	r1, [pc, #372]	; (800953c <init+0x184>)
 80093c8:	485d      	ldr	r0, [pc, #372]	; (8009540 <init+0x188>)
 80093ca:	f001 fb81 	bl	800aad0 <HAL_ADC_Start_DMA>
 80093ce:	4603      	mov	r3, r0
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d001      	beq.n	80093d8 <init+0x20>
	  Error_Handler();
 80093d4:	f000 fe7c 	bl	800a0d0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4) != HAL_OK){
 80093d8:	210c      	movs	r1, #12
 80093da:	485a      	ldr	r0, [pc, #360]	; (8009544 <init+0x18c>)
 80093dc:	f004 fe94 	bl	800e108 <HAL_TIM_PWM_Start>
 80093e0:	4603      	mov	r3, r0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d001      	beq.n	80093ea <init+0x32>
	      Error_Handler();
 80093e6:	f000 fe73 	bl	800a0d0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2) != HAL_OK){
 80093ea:	2104      	movs	r1, #4
 80093ec:	4856      	ldr	r0, [pc, #344]	; (8009548 <init+0x190>)
 80093ee:	f004 fe8b 	bl	800e108 <HAL_TIM_PWM_Start>
 80093f2:	4603      	mov	r3, r0
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d001      	beq.n	80093fc <init+0x44>
				      Error_Handler();
 80093f8:	f000 fe6a 	bl	800a0d0 <Error_Handler>
				}
	lcd_init();
 80093fc:	f7ff fd2c 	bl	8008e58 <lcd_init>
	lcd_clear();lcd_locate(0,0);
 8009400:	f7ff fd6e 	bl	8008ee0 <lcd_clear>
 8009404:	2100      	movs	r1, #0
 8009406:	2000      	movs	r0, #0
 8009408:	f7ff fd7a 	bl	8008f00 <lcd_locate>
	lcd_printf("OK");
 800940c:	484f      	ldr	r0, [pc, #316]	; (800954c <init+0x194>)
 800940e:	f7ff fda1 	bl	8008f54 <lcd_printf>

	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8009412:	213c      	movs	r1, #60	; 0x3c
 8009414:	484e      	ldr	r0, [pc, #312]	; (8009550 <init+0x198>)
 8009416:	f004 ff47 	bl	800e2a8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800941a:	213c      	movs	r1, #60	; 0x3c
 800941c:	484d      	ldr	r0, [pc, #308]	; (8009554 <init+0x19c>)
 800941e:	f004 ff43 	bl	800e2a8 <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_ALL);
 8009422:	213c      	movs	r1, #60	; 0x3c
 8009424:	4848      	ldr	r0, [pc, #288]	; (8009548 <init+0x190>)
 8009426:	f004 fe6f 	bl	800e108 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800942a:	2201      	movs	r2, #1
 800942c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009430:	4849      	ldr	r0, [pc, #292]	; (8009558 <init+0x1a0>)
 8009432:	f003 f805 	bl	800c440 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_ALL);
 8009436:	213c      	movs	r1, #60	; 0x3c
 8009438:	4842      	ldr	r0, [pc, #264]	; (8009544 <init+0x18c>)
 800943a:	f004 fe65 	bl	800e108 <HAL_TIM_PWM_Start>

	Speedbuff = Speed;
 800943e:	4b47      	ldr	r3, [pc, #284]	; (800955c <init+0x1a4>)
 8009440:	881a      	ldrh	r2, [r3, #0]
 8009442:	4b47      	ldr	r3, [pc, #284]	; (8009560 <init+0x1a8>)
 8009444:	801a      	strh	r2, [r3, #0]
	Speed =0;
 8009446:	4b45      	ldr	r3, [pc, #276]	; (800955c <init+0x1a4>)
 8009448:	2200      	movs	r2, #0
 800944a:	801a      	strh	r2, [r3, #0]

	TIM1 -> CNT = 32767;
 800944c:	4b45      	ldr	r3, [pc, #276]	; (8009564 <init+0x1ac>)
 800944e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8009452:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3 -> CNT = 32767;
 8009454:	4b44      	ldr	r3, [pc, #272]	; (8009568 <init+0x1b0>)
 8009456:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800945a:	625a      	str	r2, [r3, #36]	; 0x24

	Flash_load();
 800945c:	f7ff fe7e 	bl	800915c <Flash_load>
	ang_average=(float)work_ram[31]/1000;
 8009460:	4b42      	ldr	r3, [pc, #264]	; (800956c <init+0x1b4>)
 8009462:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009464:	ee07 3a90 	vmov	s15, r3
 8009468:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800946c:	eddf 6a40 	vldr	s13, [pc, #256]	; 8009570 <init+0x1b8>
 8009470:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009474:	4b3f      	ldr	r3, [pc, #252]	; (8009574 <init+0x1bc>)
 8009476:	edc3 7a00 	vstr	s15, [r3]
	printf("MAX: %d %d %d %d %d %d %d %d %d %d %d %d %d\r\n", work_ram[3],work_ram[4],work_ram[5],work_ram[6],work_ram[7],work_ram[8],work_ram[9],work_ram[10],work_ram[11],work_ram[12],work_ram[13],work_ram[14],work_ram[15]);
 800947a:	4b3c      	ldr	r3, [pc, #240]	; (800956c <init+0x1b4>)
 800947c:	88db      	ldrh	r3, [r3, #6]
 800947e:	469c      	mov	ip, r3
 8009480:	4b3a      	ldr	r3, [pc, #232]	; (800956c <init+0x1b4>)
 8009482:	891b      	ldrh	r3, [r3, #8]
 8009484:	469e      	mov	lr, r3
 8009486:	4b39      	ldr	r3, [pc, #228]	; (800956c <init+0x1b4>)
 8009488:	895b      	ldrh	r3, [r3, #10]
 800948a:	4698      	mov	r8, r3
 800948c:	4b37      	ldr	r3, [pc, #220]	; (800956c <init+0x1b4>)
 800948e:	899b      	ldrh	r3, [r3, #12]
 8009490:	461a      	mov	r2, r3
 8009492:	4b36      	ldr	r3, [pc, #216]	; (800956c <init+0x1b4>)
 8009494:	89db      	ldrh	r3, [r3, #14]
 8009496:	4619      	mov	r1, r3
 8009498:	4b34      	ldr	r3, [pc, #208]	; (800956c <init+0x1b4>)
 800949a:	8a1b      	ldrh	r3, [r3, #16]
 800949c:	4618      	mov	r0, r3
 800949e:	4b33      	ldr	r3, [pc, #204]	; (800956c <init+0x1b4>)
 80094a0:	8a5b      	ldrh	r3, [r3, #18]
 80094a2:	461c      	mov	r4, r3
 80094a4:	4b31      	ldr	r3, [pc, #196]	; (800956c <init+0x1b4>)
 80094a6:	8a9b      	ldrh	r3, [r3, #20]
 80094a8:	461d      	mov	r5, r3
 80094aa:	4b30      	ldr	r3, [pc, #192]	; (800956c <init+0x1b4>)
 80094ac:	8adb      	ldrh	r3, [r3, #22]
 80094ae:	461e      	mov	r6, r3
 80094b0:	4b2e      	ldr	r3, [pc, #184]	; (800956c <init+0x1b4>)
 80094b2:	8b1b      	ldrh	r3, [r3, #24]
 80094b4:	60fb      	str	r3, [r7, #12]
 80094b6:	4b2d      	ldr	r3, [pc, #180]	; (800956c <init+0x1b4>)
 80094b8:	8b5b      	ldrh	r3, [r3, #26]
 80094ba:	60bb      	str	r3, [r7, #8]
 80094bc:	4b2b      	ldr	r3, [pc, #172]	; (800956c <init+0x1b4>)
 80094be:	8b9b      	ldrh	r3, [r3, #28]
 80094c0:	607b      	str	r3, [r7, #4]
 80094c2:	4b2a      	ldr	r3, [pc, #168]	; (800956c <init+0x1b4>)
 80094c4:	8bdb      	ldrh	r3, [r3, #30]
 80094c6:	9309      	str	r3, [sp, #36]	; 0x24
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	9308      	str	r3, [sp, #32]
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	9307      	str	r3, [sp, #28]
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	9306      	str	r3, [sp, #24]
 80094d4:	9605      	str	r6, [sp, #20]
 80094d6:	9504      	str	r5, [sp, #16]
 80094d8:	9403      	str	r4, [sp, #12]
 80094da:	9002      	str	r0, [sp, #8]
 80094dc:	9101      	str	r1, [sp, #4]
 80094de:	9200      	str	r2, [sp, #0]
 80094e0:	4643      	mov	r3, r8
 80094e2:	4672      	mov	r2, lr
 80094e4:	4661      	mov	r1, ip
 80094e6:	4824      	ldr	r0, [pc, #144]	; (8009578 <init+0x1c0>)
 80094e8:	f007 f9cc 	bl	8010884 <iprintf>
	while(l < SENSOR_NUMBER){
 80094ec:	e01d      	b.n	800952a <init+0x172>
			di[l] = work_ram[l+3];
 80094ee:	7dfb      	ldrb	r3, [r7, #23]
 80094f0:	1cda      	adds	r2, r3, #3
 80094f2:	7dfb      	ldrb	r3, [r7, #23]
 80094f4:	491d      	ldr	r1, [pc, #116]	; (800956c <init+0x1b4>)
 80094f6:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80094fa:	4a20      	ldr	r2, [pc, #128]	; (800957c <init+0x1c4>)
 80094fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			b[l] = work_ram[l+17];
 8009500:	7dfb      	ldrb	r3, [r7, #23]
 8009502:	f103 0211 	add.w	r2, r3, #17
 8009506:	7dfb      	ldrb	r3, [r7, #23]
 8009508:	4918      	ldr	r1, [pc, #96]	; (800956c <init+0x1b4>)
 800950a:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800950e:	4a1c      	ldr	r2, [pc, #112]	; (8009580 <init+0x1c8>)
 8009510:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			printf("%d\r\n", b[l]);
 8009514:	7dfb      	ldrb	r3, [r7, #23]
 8009516:	4a1a      	ldr	r2, [pc, #104]	; (8009580 <init+0x1c8>)
 8009518:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800951c:	4619      	mov	r1, r3
 800951e:	4819      	ldr	r0, [pc, #100]	; (8009584 <init+0x1cc>)
 8009520:	f007 f9b0 	bl	8010884 <iprintf>
			l++;
 8009524:	7dfb      	ldrb	r3, [r7, #23]
 8009526:	3301      	adds	r3, #1
 8009528:	75fb      	strb	r3, [r7, #23]
	while(l < SENSOR_NUMBER){
 800952a:	7dfb      	ldrb	r3, [r7, #23]
 800952c:	2b0c      	cmp	r3, #12
 800952e:	d9de      	bls.n	80094ee <init+0x136>
	}


}
 8009530:	bf00      	nop
 8009532:	3718      	adds	r7, #24
 8009534:	46bd      	mov	sp, r7
 8009536:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800953a:	bf00      	nop
 800953c:	2000821c 	.word	0x2000821c
 8009540:	200083c8 	.word	0x200083c8
 8009544:	20008254 	.word	0x20008254
 8009548:	20008294 	.word	0x20008294
 800954c:	080140a0 	.word	0x080140a0
 8009550:	20008510 	.word	0x20008510
 8009554:	2000832c 	.word	0x2000832c
 8009558:	40020000 	.word	0x40020000
 800955c:	200001f8 	.word	0x200001f8
 8009560:	20008598 	.word	0x20008598
 8009564:	40010000 	.word	0x40010000
 8009568:	40000400 	.word	0x40000400
 800956c:	20000204 	.word	0x20000204
 8009570:	447a0000 	.word	0x447a0000
 8009574:	200001fc 	.word	0x200001fc
 8009578:	08014010 	.word	0x08014010
 800957c:	20008414 	.word	0x20008414
 8009580:	20008238 	.word	0x20008238
 8009584:	080140a4 	.word	0x080140a4

08009588 <calc_angle>:
		Speed= Speed + 10;
	if(Speed >= Speedbuff) Speed =Speedbuff;
	if(h > 15) stop();
}

float calc_angle(){
 8009588:	b5b0      	push	{r4, r5, r7, lr}
 800958a:	b082      	sub	sp, #8
 800958c:	af00      	add	r7, sp, #0
	float omega_z=0;
 800958e:	f04f 0300 	mov.w	r3, #0
 8009592:	607b      	str	r3, [r7, #4]
//	static float angle=0;


	read_gyro_data();
 8009594:	f7ff fd80 	bl	8009098 <read_gyro_data>
	omega_z = ((zg-ang_average) / 16.4) * PI / 180;
 8009598:	4b31      	ldr	r3, [pc, #196]	; (8009660 <calc_angle+0xd8>)
 800959a:	881b      	ldrh	r3, [r3, #0]
 800959c:	b21b      	sxth	r3, r3
 800959e:	ee07 3a90 	vmov	s15, r3
 80095a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80095a6:	4b2f      	ldr	r3, [pc, #188]	; (8009664 <calc_angle+0xdc>)
 80095a8:	edd3 7a00 	vldr	s15, [r3]
 80095ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80095b0:	ee17 0a90 	vmov	r0, s15
 80095b4:	f7fe ff00 	bl	80083b8 <__aeabi_f2d>
 80095b8:	a323      	add	r3, pc, #140	; (adr r3, 8009648 <calc_angle+0xc0>)
 80095ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095be:	f7ff f87d 	bl	80086bc <__aeabi_ddiv>
 80095c2:	4603      	mov	r3, r0
 80095c4:	460c      	mov	r4, r1
 80095c6:	4618      	mov	r0, r3
 80095c8:	4621      	mov	r1, r4
 80095ca:	a321      	add	r3, pc, #132	; (adr r3, 8009650 <calc_angle+0xc8>)
 80095cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d0:	f7fe ff4a 	bl	8008468 <__aeabi_dmul>
 80095d4:	4603      	mov	r3, r0
 80095d6:	460c      	mov	r4, r1
 80095d8:	4618      	mov	r0, r3
 80095da:	4621      	mov	r1, r4
 80095dc:	f04f 0200 	mov.w	r2, #0
 80095e0:	4b21      	ldr	r3, [pc, #132]	; (8009668 <calc_angle+0xe0>)
 80095e2:	f7ff f86b 	bl	80086bc <__aeabi_ddiv>
 80095e6:	4603      	mov	r3, r0
 80095e8:	460c      	mov	r4, r1
 80095ea:	4618      	mov	r0, r3
 80095ec:	4621      	mov	r1, r4
 80095ee:	f7ff fa33 	bl	8008a58 <__aeabi_d2f>
 80095f2:	4603      	mov	r3, r0
 80095f4:	607b      	str	r3, [r7, #4]
	angle = angle+ (omega_z * 0.001);
 80095f6:	4b1d      	ldr	r3, [pc, #116]	; (800966c <calc_angle+0xe4>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	4618      	mov	r0, r3
 80095fc:	f7fe fedc 	bl	80083b8 <__aeabi_f2d>
 8009600:	4604      	mov	r4, r0
 8009602:	460d      	mov	r5, r1
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f7fe fed7 	bl	80083b8 <__aeabi_f2d>
 800960a:	a313      	add	r3, pc, #76	; (adr r3, 8009658 <calc_angle+0xd0>)
 800960c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009610:	f7fe ff2a 	bl	8008468 <__aeabi_dmul>
 8009614:	4602      	mov	r2, r0
 8009616:	460b      	mov	r3, r1
 8009618:	4620      	mov	r0, r4
 800961a:	4629      	mov	r1, r5
 800961c:	f7fe fd6e 	bl	80080fc <__adddf3>
 8009620:	4603      	mov	r3, r0
 8009622:	460c      	mov	r4, r1
 8009624:	4618      	mov	r0, r3
 8009626:	4621      	mov	r1, r4
 8009628:	f7ff fa16 	bl	8008a58 <__aeabi_d2f>
 800962c:	4602      	mov	r2, r0
 800962e:	4b0f      	ldr	r3, [pc, #60]	; (800966c <calc_angle+0xe4>)
 8009630:	601a      	str	r2, [r3, #0]

	return angle;
 8009632:	4b0e      	ldr	r3, [pc, #56]	; (800966c <calc_angle+0xe4>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	ee07 3a90 	vmov	s15, r3
}
 800963a:	eeb0 0a67 	vmov.f32	s0, s15
 800963e:	3708      	adds	r7, #8
 8009640:	46bd      	mov	sp, r7
 8009642:	bdb0      	pop	{r4, r5, r7, pc}
 8009644:	f3af 8000 	nop.w
 8009648:	66666666 	.word	0x66666666
 800964c:	40306666 	.word	0x40306666
 8009650:	fc8b007a 	.word	0xfc8b007a
 8009654:	400921fa 	.word	0x400921fa
 8009658:	d2f1a9fc 	.word	0xd2f1a9fc
 800965c:	3f50624d 	.word	0x3f50624d
 8009660:	20008210 	.word	0x20008210
 8009664:	200001fc 	.word	0x200001fc
 8009668:	40668000 	.word	0x40668000
 800966c:	20000200 	.word	0x20000200

08009670 <off_angle>:
void off_angle(){
 8009670:	b590      	push	{r4, r7, lr}
 8009672:	b083      	sub	sp, #12
 8009674:	af00      	add	r7, sp, #0
	float average;
	int i;
	Flash_load();
 8009676:	f7ff fd71 	bl	800915c <Flash_load>
	HAL_Delay(1500);
 800967a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800967e:	f001 f9c1 	bl	800aa04 <HAL_Delay>

	for(i=0;i<=1000;i++){
 8009682:	2300      	movs	r3, #0
 8009684:	603b      	str	r3, [r7, #0]
 8009686:	e014      	b.n	80096b2 <off_angle+0x42>
		read_gyro_data();
 8009688:	f7ff fd06 	bl	8009098 <read_gyro_data>
		average = average+zg;
 800968c:	4b1e      	ldr	r3, [pc, #120]	; (8009708 <off_angle+0x98>)
 800968e:	881b      	ldrh	r3, [r3, #0]
 8009690:	b21b      	sxth	r3, r3
 8009692:	ee07 3a90 	vmov	s15, r3
 8009696:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800969a:	ed97 7a01 	vldr	s14, [r7, #4]
 800969e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80096a2:	edc7 7a01 	vstr	s15, [r7, #4]
		HAL_Delay(1);
 80096a6:	2001      	movs	r0, #1
 80096a8:	f001 f9ac 	bl	800aa04 <HAL_Delay>
	for(i=0;i<=1000;i++){
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	3301      	adds	r3, #1
 80096b0:	603b      	str	r3, [r7, #0]
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80096b8:	dde6      	ble.n	8009688 <off_angle+0x18>
	}
	LED(4);
 80096ba:	2004      	movs	r0, #4
 80096bc:	f7ff fdc0 	bl	8009240 <LED>
	ang_average = average/1000;
 80096c0:	ed97 7a01 	vldr	s14, [r7, #4]
 80096c4:	eddf 6a11 	vldr	s13, [pc, #68]	; 800970c <off_angle+0x9c>
 80096c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80096cc:	4b10      	ldr	r3, [pc, #64]	; (8009710 <off_angle+0xa0>)
 80096ce:	edc3 7a00 	vstr	s15, [r3]
	work_ram[31]= average;
 80096d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80096d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096da:	ee17 3a90 	vmov	r3, s15
 80096de:	b29a      	uxth	r2, r3
 80096e0:	4b0c      	ldr	r3, [pc, #48]	; (8009714 <off_angle+0xa4>)
 80096e2:	87da      	strh	r2, [r3, #62]	; 0x3e
	Flash_store();
 80096e4:	f7ff fd4a 	bl	800917c <Flash_store>
	printf("%f\r\n",ang_average);
 80096e8:	4b09      	ldr	r3, [pc, #36]	; (8009710 <off_angle+0xa0>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4618      	mov	r0, r3
 80096ee:	f7fe fe63 	bl	80083b8 <__aeabi_f2d>
 80096f2:	4603      	mov	r3, r0
 80096f4:	460c      	mov	r4, r1
 80096f6:	461a      	mov	r2, r3
 80096f8:	4623      	mov	r3, r4
 80096fa:	4807      	ldr	r0, [pc, #28]	; (8009718 <off_angle+0xa8>)
 80096fc:	f007 f8c2 	bl	8010884 <iprintf>
}
 8009700:	bf00      	nop
 8009702:	370c      	adds	r7, #12
 8009704:	46bd      	mov	sp, r7
 8009706:	bd90      	pop	{r4, r7, pc}
 8009708:	20008210 	.word	0x20008210
 800970c:	447a0000 	.word	0x447a0000
 8009710:	200001fc 	.word	0x200001fc
 8009714:	20000204 	.word	0x20000204
 8009718:	080140c8 	.word	0x080140c8

0800971c <HAL_TIM_PeriodElapsedCallback>:
				HAL_Delay(3000);
				return 0;
		}
	}
}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800971c:	b580      	push	{r7, lr}
 800971e:	b082      	sub	sp, #8
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
//	count++;
//	sensGet();
//	MotorCtrl();
//	SpeedCtrl();
//	sidemaker();
	calc_angle();
 8009724:	f7ff ff30 	bl	8009588 <calc_angle>
	//ang =calc_angle();
	}
 8009728:	bf00      	nop
 800972a:	3708      	adds	r7, #8
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}

08009730 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009730:	b598      	push	{r3, r4, r7, lr}
 8009732:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009734:	f001 f8f4 	bl	800a920 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009738:	f000 f836 	bl	80097a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800973c:	f000 fc04 	bl	8009f48 <MX_GPIO_Init>
  MX_DMA_Init();
 8009740:	f000 fbe2 	bl	8009f08 <MX_DMA_Init>
  MX_ADC1_Init();
 8009744:	f000 f89a 	bl	800987c <MX_ADC1_Init>
  MX_I2C1_Init();
 8009748:	f000 f992 	bl	8009a70 <MX_I2C1_Init>
  MX_SPI3_Init();
 800974c:	f000 f9be 	bl	8009acc <MX_SPI3_Init>
  MX_TIM1_Init();
 8009750:	f000 f9f2 	bl	8009b38 <MX_TIM1_Init>
  MX_TIM3_Init();
 8009754:	f000 fa48 	bl	8009be8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8009758:	f000 fa9a 	bl	8009c90 <MX_TIM4_Init>
  MX_TIM8_Init();
 800975c:	f000 fb28 	bl	8009db0 <MX_TIM8_Init>
  MX_USART6_UART_Init();
 8009760:	f000 fba8 	bl	8009eb4 <MX_USART6_UART_Init>
  MX_TIM6_Init();
 8009764:	f000 faee 	bl	8009d44 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  init();
 8009768:	f7ff fe26 	bl	80093b8 <init>
  //tuning();
//  HAL_Delay(200);
//
 IMU_init();
 800976c:	f7ff fc6a 	bl	8009044 <IMU_init>

 off_angle();
 8009770:	f7ff ff7e 	bl	8009670 <off_angle>
//  ADCinit();
  //mode();
  HAL_TIM_Base_Start_IT(&htim6);
 8009774:	4809      	ldr	r0, [pc, #36]	; (800979c <main+0x6c>)
 8009776:	f004 fc78 	bl	800e06a <HAL_TIM_Base_Start_IT>
//	  lcd_printf("speed");
//	  lcd_locate(0,1);
//	  lcd_printf("%d",Pgain);


	   printf("%f\r\n",angle);
 800977a:	4b09      	ldr	r3, [pc, #36]	; (80097a0 <main+0x70>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4618      	mov	r0, r3
 8009780:	f7fe fe1a 	bl	80083b8 <__aeabi_f2d>
 8009784:	4603      	mov	r3, r0
 8009786:	460c      	mov	r4, r1
 8009788:	461a      	mov	r2, r3
 800978a:	4623      	mov	r3, r4
 800978c:	4805      	ldr	r0, [pc, #20]	; (80097a4 <main+0x74>)
 800978e:	f007 f879 	bl	8010884 <iprintf>
	  HAL_Delay(10);
 8009792:	200a      	movs	r0, #10
 8009794:	f001 f936 	bl	800aa04 <HAL_Delay>
	   printf("%f\r\n",angle);
 8009798:	e7ef      	b.n	800977a <main+0x4a>
 800979a:	bf00      	nop
 800979c:	200084d0 	.word	0x200084d0
 80097a0:	20000200 	.word	0x20000200
 80097a4:	080140c8 	.word	0x080140c8

080097a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b094      	sub	sp, #80	; 0x50
 80097ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80097ae:	f107 0320 	add.w	r3, r7, #32
 80097b2:	2230      	movs	r2, #48	; 0x30
 80097b4:	2100      	movs	r1, #0
 80097b6:	4618      	mov	r0, r3
 80097b8:	f006 fa1d 	bl	800fbf6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80097bc:	f107 030c 	add.w	r3, r7, #12
 80097c0:	2200      	movs	r2, #0
 80097c2:	601a      	str	r2, [r3, #0]
 80097c4:	605a      	str	r2, [r3, #4]
 80097c6:	609a      	str	r2, [r3, #8]
 80097c8:	60da      	str	r2, [r3, #12]
 80097ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80097cc:	2300      	movs	r3, #0
 80097ce:	60bb      	str	r3, [r7, #8]
 80097d0:	4b28      	ldr	r3, [pc, #160]	; (8009874 <SystemClock_Config+0xcc>)
 80097d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097d4:	4a27      	ldr	r2, [pc, #156]	; (8009874 <SystemClock_Config+0xcc>)
 80097d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80097da:	6413      	str	r3, [r2, #64]	; 0x40
 80097dc:	4b25      	ldr	r3, [pc, #148]	; (8009874 <SystemClock_Config+0xcc>)
 80097de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80097e4:	60bb      	str	r3, [r7, #8]
 80097e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80097e8:	2300      	movs	r3, #0
 80097ea:	607b      	str	r3, [r7, #4]
 80097ec:	4b22      	ldr	r3, [pc, #136]	; (8009878 <SystemClock_Config+0xd0>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	4a21      	ldr	r2, [pc, #132]	; (8009878 <SystemClock_Config+0xd0>)
 80097f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80097f6:	6013      	str	r3, [r2, #0]
 80097f8:	4b1f      	ldr	r3, [pc, #124]	; (8009878 <SystemClock_Config+0xd0>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009800:	607b      	str	r3, [r7, #4]
 8009802:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8009804:	2301      	movs	r3, #1
 8009806:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8009808:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800980c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800980e:	2302      	movs	r3, #2
 8009810:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009812:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009816:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8009818:	2306      	movs	r3, #6
 800981a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800981c:	23a8      	movs	r3, #168	; 0xa8
 800981e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009820:	2302      	movs	r3, #2
 8009822:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8009824:	2304      	movs	r3, #4
 8009826:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009828:	f107 0320 	add.w	r3, r7, #32
 800982c:	4618      	mov	r0, r3
 800982e:	f003 fa61 	bl	800ccf4 <HAL_RCC_OscConfig>
 8009832:	4603      	mov	r3, r0
 8009834:	2b00      	cmp	r3, #0
 8009836:	d001      	beq.n	800983c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8009838:	f000 fc4a 	bl	800a0d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800983c:	230f      	movs	r3, #15
 800983e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009840:	2302      	movs	r3, #2
 8009842:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009844:	2300      	movs	r3, #0
 8009846:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8009848:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800984c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800984e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009852:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8009854:	f107 030c 	add.w	r3, r7, #12
 8009858:	2105      	movs	r1, #5
 800985a:	4618      	mov	r0, r3
 800985c:	f003 fcba 	bl	800d1d4 <HAL_RCC_ClockConfig>
 8009860:	4603      	mov	r3, r0
 8009862:	2b00      	cmp	r3, #0
 8009864:	d001      	beq.n	800986a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8009866:	f000 fc33 	bl	800a0d0 <Error_Handler>
  }
}
 800986a:	bf00      	nop
 800986c:	3750      	adds	r7, #80	; 0x50
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}
 8009872:	bf00      	nop
 8009874:	40023800 	.word	0x40023800
 8009878:	40007000 	.word	0x40007000

0800987c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b084      	sub	sp, #16
 8009880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8009882:	463b      	mov	r3, r7
 8009884:	2200      	movs	r2, #0
 8009886:	601a      	str	r2, [r3, #0]
 8009888:	605a      	str	r2, [r3, #4]
 800988a:	609a      	str	r2, [r3, #8]
 800988c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800988e:	4b75      	ldr	r3, [pc, #468]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 8009890:	4a75      	ldr	r2, [pc, #468]	; (8009a68 <MX_ADC1_Init+0x1ec>)
 8009892:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8009894:	4b73      	ldr	r3, [pc, #460]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 8009896:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800989a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800989c:	4b71      	ldr	r3, [pc, #452]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 800989e:	2200      	movs	r2, #0
 80098a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80098a2:	4b70      	ldr	r3, [pc, #448]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80098a4:	2201      	movs	r2, #1
 80098a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80098a8:	4b6e      	ldr	r3, [pc, #440]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80098aa:	2201      	movs	r2, #1
 80098ac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80098ae:	4b6d      	ldr	r3, [pc, #436]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80098b0:	2200      	movs	r2, #0
 80098b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80098b6:	4b6b      	ldr	r3, [pc, #428]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80098b8:	2200      	movs	r2, #0
 80098ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80098bc:	4b69      	ldr	r3, [pc, #420]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80098be:	4a6b      	ldr	r2, [pc, #428]	; (8009a6c <MX_ADC1_Init+0x1f0>)
 80098c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80098c2:	4b68      	ldr	r3, [pc, #416]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80098c4:	2200      	movs	r2, #0
 80098c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 13;
 80098c8:	4b66      	ldr	r3, [pc, #408]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80098ca:	220d      	movs	r2, #13
 80098cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80098ce:	4b65      	ldr	r3, [pc, #404]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80098d0:	2201      	movs	r2, #1
 80098d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80098d6:	4b63      	ldr	r3, [pc, #396]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80098d8:	2201      	movs	r2, #1
 80098da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80098dc:	4861      	ldr	r0, [pc, #388]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80098de:	f001 f8b3 	bl	800aa48 <HAL_ADC_Init>
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d001      	beq.n	80098ec <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80098e8:	f000 fbf2 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80098ec:	2309      	movs	r3, #9
 80098ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80098f0:	2301      	movs	r3, #1
 80098f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80098f4:	2307      	movs	r3, #7
 80098f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80098f8:	463b      	mov	r3, r7
 80098fa:	4619      	mov	r1, r3
 80098fc:	4859      	ldr	r0, [pc, #356]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80098fe:	f001 f9ed 	bl	800acdc <HAL_ADC_ConfigChannel>
 8009902:	4603      	mov	r3, r0
 8009904:	2b00      	cmp	r3, #0
 8009906:	d001      	beq.n	800990c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8009908:	f000 fbe2 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800990c:	2308      	movs	r3, #8
 800990e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8009910:	2302      	movs	r3, #2
 8009912:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009914:	463b      	mov	r3, r7
 8009916:	4619      	mov	r1, r3
 8009918:	4852      	ldr	r0, [pc, #328]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 800991a:	f001 f9df 	bl	800acdc <HAL_ADC_ConfigChannel>
 800991e:	4603      	mov	r3, r0
 8009920:	2b00      	cmp	r3, #0
 8009922:	d001      	beq.n	8009928 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8009924:	f000 fbd4 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8009928:	230f      	movs	r3, #15
 800992a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800992c:	2303      	movs	r3, #3
 800992e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009930:	463b      	mov	r3, r7
 8009932:	4619      	mov	r1, r3
 8009934:	484b      	ldr	r0, [pc, #300]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 8009936:	f001 f9d1 	bl	800acdc <HAL_ADC_ConfigChannel>
 800993a:	4603      	mov	r3, r0
 800993c:	2b00      	cmp	r3, #0
 800993e:	d001      	beq.n	8009944 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8009940:	f000 fbc6 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8009944:	230e      	movs	r3, #14
 8009946:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8009948:	2304      	movs	r3, #4
 800994a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800994c:	463b      	mov	r3, r7
 800994e:	4619      	mov	r1, r3
 8009950:	4844      	ldr	r0, [pc, #272]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 8009952:	f001 f9c3 	bl	800acdc <HAL_ADC_ConfigChannel>
 8009956:	4603      	mov	r3, r0
 8009958:	2b00      	cmp	r3, #0
 800995a:	d001      	beq.n	8009960 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800995c:	f000 fbb8 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8009960:	2307      	movs	r3, #7
 8009962:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8009964:	2305      	movs	r3, #5
 8009966:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009968:	463b      	mov	r3, r7
 800996a:	4619      	mov	r1, r3
 800996c:	483d      	ldr	r0, [pc, #244]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 800996e:	f001 f9b5 	bl	800acdc <HAL_ADC_ConfigChannel>
 8009972:	4603      	mov	r3, r0
 8009974:	2b00      	cmp	r3, #0
 8009976:	d001      	beq.n	800997c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8009978:	f000 fbaa 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800997c:	2306      	movs	r3, #6
 800997e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8009980:	2306      	movs	r3, #6
 8009982:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009984:	463b      	mov	r3, r7
 8009986:	4619      	mov	r1, r3
 8009988:	4836      	ldr	r0, [pc, #216]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 800998a:	f001 f9a7 	bl	800acdc <HAL_ADC_ConfigChannel>
 800998e:	4603      	mov	r3, r0
 8009990:	2b00      	cmp	r3, #0
 8009992:	d001      	beq.n	8009998 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8009994:	f000 fb9c 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8009998:	2305      	movs	r3, #5
 800999a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800999c:	2307      	movs	r3, #7
 800999e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80099a0:	463b      	mov	r3, r7
 80099a2:	4619      	mov	r1, r3
 80099a4:	482f      	ldr	r0, [pc, #188]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80099a6:	f001 f999 	bl	800acdc <HAL_ADC_ConfigChannel>
 80099aa:	4603      	mov	r3, r0
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d001      	beq.n	80099b4 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80099b0:	f000 fb8e 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80099b4:	2304      	movs	r3, #4
 80099b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80099b8:	2308      	movs	r3, #8
 80099ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80099bc:	463b      	mov	r3, r7
 80099be:	4619      	mov	r1, r3
 80099c0:	4828      	ldr	r0, [pc, #160]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80099c2:	f001 f98b 	bl	800acdc <HAL_ADC_ConfigChannel>
 80099c6:	4603      	mov	r3, r0
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d001      	beq.n	80099d0 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 80099cc:	f000 fb80 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80099d0:	2303      	movs	r3, #3
 80099d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80099d4:	2309      	movs	r3, #9
 80099d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80099d8:	463b      	mov	r3, r7
 80099da:	4619      	mov	r1, r3
 80099dc:	4821      	ldr	r0, [pc, #132]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80099de:	f001 f97d 	bl	800acdc <HAL_ADC_ConfigChannel>
 80099e2:	4603      	mov	r3, r0
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d001      	beq.n	80099ec <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 80099e8:	f000 fb72 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80099ec:	2302      	movs	r3, #2
 80099ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 80099f0:	230a      	movs	r3, #10
 80099f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80099f4:	463b      	mov	r3, r7
 80099f6:	4619      	mov	r1, r3
 80099f8:	481a      	ldr	r0, [pc, #104]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 80099fa:	f001 f96f 	bl	800acdc <HAL_ADC_ConfigChannel>
 80099fe:	4603      	mov	r3, r0
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d001      	beq.n	8009a08 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8009a04:	f000 fb64 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8009a0c:	230b      	movs	r3, #11
 8009a0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009a10:	463b      	mov	r3, r7
 8009a12:	4619      	mov	r1, r3
 8009a14:	4813      	ldr	r0, [pc, #76]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 8009a16:	f001 f961 	bl	800acdc <HAL_ADC_ConfigChannel>
 8009a1a:	4603      	mov	r3, r0
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d001      	beq.n	8009a24 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8009a20:	f000 fb56 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8009a24:	2300      	movs	r3, #0
 8009a26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8009a28:	230c      	movs	r3, #12
 8009a2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009a2c:	463b      	mov	r3, r7
 8009a2e:	4619      	mov	r1, r3
 8009a30:	480c      	ldr	r0, [pc, #48]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 8009a32:	f001 f953 	bl	800acdc <HAL_ADC_ConfigChannel>
 8009a36:	4603      	mov	r3, r0
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d001      	beq.n	8009a40 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8009a3c:	f000 fb48 	bl	800a0d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8009a40:	230d      	movs	r3, #13
 8009a42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8009a44:	230d      	movs	r3, #13
 8009a46:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009a48:	463b      	mov	r3, r7
 8009a4a:	4619      	mov	r1, r3
 8009a4c:	4805      	ldr	r0, [pc, #20]	; (8009a64 <MX_ADC1_Init+0x1e8>)
 8009a4e:	f001 f945 	bl	800acdc <HAL_ADC_ConfigChannel>
 8009a52:	4603      	mov	r3, r0
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d001      	beq.n	8009a5c <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 8009a58:	f000 fb3a 	bl	800a0d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8009a5c:	bf00      	nop
 8009a5e:	3710      	adds	r7, #16
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}
 8009a64:	200083c8 	.word	0x200083c8
 8009a68:	40012000 	.word	0x40012000
 8009a6c:	0f000001 	.word	0x0f000001

08009a70 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8009a74:	4b12      	ldr	r3, [pc, #72]	; (8009ac0 <MX_I2C1_Init+0x50>)
 8009a76:	4a13      	ldr	r2, [pc, #76]	; (8009ac4 <MX_I2C1_Init+0x54>)
 8009a78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8009a7a:	4b11      	ldr	r3, [pc, #68]	; (8009ac0 <MX_I2C1_Init+0x50>)
 8009a7c:	4a12      	ldr	r2, [pc, #72]	; (8009ac8 <MX_I2C1_Init+0x58>)
 8009a7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8009a80:	4b0f      	ldr	r3, [pc, #60]	; (8009ac0 <MX_I2C1_Init+0x50>)
 8009a82:	2200      	movs	r2, #0
 8009a84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8009a86:	4b0e      	ldr	r3, [pc, #56]	; (8009ac0 <MX_I2C1_Init+0x50>)
 8009a88:	2200      	movs	r2, #0
 8009a8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009a8c:	4b0c      	ldr	r3, [pc, #48]	; (8009ac0 <MX_I2C1_Init+0x50>)
 8009a8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009a92:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009a94:	4b0a      	ldr	r3, [pc, #40]	; (8009ac0 <MX_I2C1_Init+0x50>)
 8009a96:	2200      	movs	r2, #0
 8009a98:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8009a9a:	4b09      	ldr	r3, [pc, #36]	; (8009ac0 <MX_I2C1_Init+0x50>)
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009aa0:	4b07      	ldr	r3, [pc, #28]	; (8009ac0 <MX_I2C1_Init+0x50>)
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009aa6:	4b06      	ldr	r3, [pc, #24]	; (8009ac0 <MX_I2C1_Init+0x50>)
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8009aac:	4804      	ldr	r0, [pc, #16]	; (8009ac0 <MX_I2C1_Init+0x50>)
 8009aae:	f002 fce1 	bl	800c474 <HAL_I2C_Init>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d001      	beq.n	8009abc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8009ab8:	f000 fb0a 	bl	800a0d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8009abc:	bf00      	nop
 8009abe:	bd80      	pop	{r7, pc}
 8009ac0:	200082d8 	.word	0x200082d8
 8009ac4:	40005400 	.word	0x40005400
 8009ac8:	000186a0 	.word	0x000186a0

08009acc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8009ad0:	4b17      	ldr	r3, [pc, #92]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009ad2:	4a18      	ldr	r2, [pc, #96]	; (8009b34 <MX_SPI3_Init+0x68>)
 8009ad4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8009ad6:	4b16      	ldr	r3, [pc, #88]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009ad8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009adc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8009ade:	4b14      	ldr	r3, [pc, #80]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8009ae4:	4b12      	ldr	r3, [pc, #72]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009aea:	4b11      	ldr	r3, [pc, #68]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009aec:	2200      	movs	r2, #0
 8009aee:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009af0:	4b0f      	ldr	r3, [pc, #60]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009af2:	2200      	movs	r2, #0
 8009af4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8009af6:	4b0e      	ldr	r3, [pc, #56]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009af8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009afc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009afe:	4b0c      	ldr	r3, [pc, #48]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009b00:	2200      	movs	r2, #0
 8009b02:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009b04:	4b0a      	ldr	r3, [pc, #40]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009b06:	2200      	movs	r2, #0
 8009b08:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8009b0a:	4b09      	ldr	r3, [pc, #36]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009b10:	4b07      	ldr	r3, [pc, #28]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009b12:	2200      	movs	r2, #0
 8009b14:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8009b16:	4b06      	ldr	r3, [pc, #24]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009b18:	220a      	movs	r2, #10
 8009b1a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8009b1c:	4804      	ldr	r0, [pc, #16]	; (8009b30 <MX_SPI3_Init+0x64>)
 8009b1e:	f003 fd25 	bl	800d56c <HAL_SPI_Init>
 8009b22:	4603      	mov	r3, r0
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d001      	beq.n	8009b2c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8009b28:	f000 fad2 	bl	800a0d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8009b2c:	bf00      	nop
 8009b2e:	bd80      	pop	{r7, pc}
 8009b30:	2000836c 	.word	0x2000836c
 8009b34:	40003c00 	.word	0x40003c00

08009b38 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b08c      	sub	sp, #48	; 0x30
 8009b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009b3e:	f107 030c 	add.w	r3, r7, #12
 8009b42:	2224      	movs	r2, #36	; 0x24
 8009b44:	2100      	movs	r1, #0
 8009b46:	4618      	mov	r0, r3
 8009b48:	f006 f855 	bl	800fbf6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009b4c:	1d3b      	adds	r3, r7, #4
 8009b4e:	2200      	movs	r2, #0
 8009b50:	601a      	str	r2, [r3, #0]
 8009b52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8009b54:	4b22      	ldr	r3, [pc, #136]	; (8009be0 <MX_TIM1_Init+0xa8>)
 8009b56:	4a23      	ldr	r2, [pc, #140]	; (8009be4 <MX_TIM1_Init+0xac>)
 8009b58:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8009b5a:	4b21      	ldr	r3, [pc, #132]	; (8009be0 <MX_TIM1_Init+0xa8>)
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8009b60:	4b1f      	ldr	r3, [pc, #124]	; (8009be0 <MX_TIM1_Init+0xa8>)
 8009b62:	2210      	movs	r2, #16
 8009b64:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8009b66:	4b1e      	ldr	r3, [pc, #120]	; (8009be0 <MX_TIM1_Init+0xa8>)
 8009b68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009b6c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009b6e:	4b1c      	ldr	r3, [pc, #112]	; (8009be0 <MX_TIM1_Init+0xa8>)
 8009b70:	2200      	movs	r2, #0
 8009b72:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8009b74:	4b1a      	ldr	r3, [pc, #104]	; (8009be0 <MX_TIM1_Init+0xa8>)
 8009b76:	2200      	movs	r2, #0
 8009b78:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009b7a:	4b19      	ldr	r3, [pc, #100]	; (8009be0 <MX_TIM1_Init+0xa8>)
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009b80:	2303      	movs	r3, #3
 8009b82:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009b84:	2300      	movs	r3, #0
 8009b86:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8009b90:	2300      	movs	r3, #0
 8009b92:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009b94:	2300      	movs	r3, #0
 8009b96:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8009ba4:	f107 030c 	add.w	r3, r7, #12
 8009ba8:	4619      	mov	r1, r3
 8009baa:	480d      	ldr	r0, [pc, #52]	; (8009be0 <MX_TIM1_Init+0xa8>)
 8009bac:	f004 faea 	bl	800e184 <HAL_TIM_Encoder_Init>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d001      	beq.n	8009bba <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8009bb6:	f000 fa8b 	bl	800a0d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009bc2:	1d3b      	adds	r3, r7, #4
 8009bc4:	4619      	mov	r1, r3
 8009bc6:	4806      	ldr	r0, [pc, #24]	; (8009be0 <MX_TIM1_Init+0xa8>)
 8009bc8:	f005 f812 	bl	800ebf0 <HAL_TIMEx_MasterConfigSynchronization>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d001      	beq.n	8009bd6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8009bd2:	f000 fa7d 	bl	800a0d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8009bd6:	bf00      	nop
 8009bd8:	3730      	adds	r7, #48	; 0x30
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}
 8009bde:	bf00      	nop
 8009be0:	20008510 	.word	0x20008510
 8009be4:	40010000 	.word	0x40010000

08009be8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b08c      	sub	sp, #48	; 0x30
 8009bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009bee:	f107 030c 	add.w	r3, r7, #12
 8009bf2:	2224      	movs	r2, #36	; 0x24
 8009bf4:	2100      	movs	r1, #0
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f005 fffd 	bl	800fbf6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009bfc:	1d3b      	adds	r3, r7, #4
 8009bfe:	2200      	movs	r2, #0
 8009c00:	601a      	str	r2, [r3, #0]
 8009c02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8009c04:	4b20      	ldr	r3, [pc, #128]	; (8009c88 <MX_TIM3_Init+0xa0>)
 8009c06:	4a21      	ldr	r2, [pc, #132]	; (8009c8c <MX_TIM3_Init+0xa4>)
 8009c08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8009c0a:	4b1f      	ldr	r3, [pc, #124]	; (8009c88 <MX_TIM3_Init+0xa0>)
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009c10:	4b1d      	ldr	r3, [pc, #116]	; (8009c88 <MX_TIM3_Init+0xa0>)
 8009c12:	2200      	movs	r2, #0
 8009c14:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8009c16:	4b1c      	ldr	r3, [pc, #112]	; (8009c88 <MX_TIM3_Init+0xa0>)
 8009c18:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009c1c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009c1e:	4b1a      	ldr	r3, [pc, #104]	; (8009c88 <MX_TIM3_Init+0xa0>)
 8009c20:	2200      	movs	r2, #0
 8009c22:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009c24:	4b18      	ldr	r3, [pc, #96]	; (8009c88 <MX_TIM3_Init+0xa0>)
 8009c26:	2200      	movs	r2, #0
 8009c28:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009c2a:	2303      	movs	r3, #3
 8009c2c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009c32:	2301      	movs	r3, #1
 8009c34:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009c36:	2300      	movs	r3, #0
 8009c38:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009c42:	2301      	movs	r3, #1
 8009c44:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009c46:	2300      	movs	r3, #0
 8009c48:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8009c4e:	f107 030c 	add.w	r3, r7, #12
 8009c52:	4619      	mov	r1, r3
 8009c54:	480c      	ldr	r0, [pc, #48]	; (8009c88 <MX_TIM3_Init+0xa0>)
 8009c56:	f004 fa95 	bl	800e184 <HAL_TIM_Encoder_Init>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d001      	beq.n	8009c64 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8009c60:	f000 fa36 	bl	800a0d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009c64:	2300      	movs	r3, #0
 8009c66:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009c6c:	1d3b      	adds	r3, r7, #4
 8009c6e:	4619      	mov	r1, r3
 8009c70:	4805      	ldr	r0, [pc, #20]	; (8009c88 <MX_TIM3_Init+0xa0>)
 8009c72:	f004 ffbd 	bl	800ebf0 <HAL_TIMEx_MasterConfigSynchronization>
 8009c76:	4603      	mov	r3, r0
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d001      	beq.n	8009c80 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8009c7c:	f000 fa28 	bl	800a0d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8009c80:	bf00      	nop
 8009c82:	3730      	adds	r7, #48	; 0x30
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bd80      	pop	{r7, pc}
 8009c88:	2000832c 	.word	0x2000832c
 8009c8c:	40000400 	.word	0x40000400

08009c90 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b08a      	sub	sp, #40	; 0x28
 8009c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009c96:	f107 0320 	add.w	r3, r7, #32
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	601a      	str	r2, [r3, #0]
 8009c9e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009ca0:	1d3b      	adds	r3, r7, #4
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	601a      	str	r2, [r3, #0]
 8009ca6:	605a      	str	r2, [r3, #4]
 8009ca8:	609a      	str	r2, [r3, #8]
 8009caa:	60da      	str	r2, [r3, #12]
 8009cac:	611a      	str	r2, [r3, #16]
 8009cae:	615a      	str	r2, [r3, #20]
 8009cb0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8009cb2:	4b22      	ldr	r3, [pc, #136]	; (8009d3c <MX_TIM4_Init+0xac>)
 8009cb4:	4a22      	ldr	r2, [pc, #136]	; (8009d40 <MX_TIM4_Init+0xb0>)
 8009cb6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8009cb8:	4b20      	ldr	r3, [pc, #128]	; (8009d3c <MX_TIM4_Init+0xac>)
 8009cba:	2201      	movs	r2, #1
 8009cbc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009cbe:	4b1f      	ldr	r3, [pc, #124]	; (8009d3c <MX_TIM4_Init+0xac>)
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000;
 8009cc4:	4b1d      	ldr	r3, [pc, #116]	; (8009d3c <MX_TIM4_Init+0xac>)
 8009cc6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009cca:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009ccc:	4b1b      	ldr	r3, [pc, #108]	; (8009d3c <MX_TIM4_Init+0xac>)
 8009cce:	2200      	movs	r2, #0
 8009cd0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009cd2:	4b1a      	ldr	r3, [pc, #104]	; (8009d3c <MX_TIM4_Init+0xac>)
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8009cd8:	4818      	ldr	r0, [pc, #96]	; (8009d3c <MX_TIM4_Init+0xac>)
 8009cda:	f004 f9ea 	bl	800e0b2 <HAL_TIM_PWM_Init>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d001      	beq.n	8009ce8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8009ce4:	f000 f9f4 	bl	800a0d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009ce8:	2300      	movs	r3, #0
 8009cea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009cec:	2300      	movs	r3, #0
 8009cee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8009cf0:	f107 0320 	add.w	r3, r7, #32
 8009cf4:	4619      	mov	r1, r3
 8009cf6:	4811      	ldr	r0, [pc, #68]	; (8009d3c <MX_TIM4_Init+0xac>)
 8009cf8:	f004 ff7a 	bl	800ebf0 <HAL_TIMEx_MasterConfigSynchronization>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d001      	beq.n	8009d06 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8009d02:	f000 f9e5 	bl	800a0d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009d06:	2360      	movs	r3, #96	; 0x60
 8009d08:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009d12:	2300      	movs	r3, #0
 8009d14:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009d16:	1d3b      	adds	r3, r7, #4
 8009d18:	2204      	movs	r2, #4
 8009d1a:	4619      	mov	r1, r3
 8009d1c:	4807      	ldr	r0, [pc, #28]	; (8009d3c <MX_TIM4_Init+0xac>)
 8009d1e:	f004 fc03 	bl	800e528 <HAL_TIM_PWM_ConfigChannel>
 8009d22:	4603      	mov	r3, r0
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d001      	beq.n	8009d2c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8009d28:	f000 f9d2 	bl	800a0d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8009d2c:	4803      	ldr	r0, [pc, #12]	; (8009d3c <MX_TIM4_Init+0xac>)
 8009d2e:	f000 fc19 	bl	800a564 <HAL_TIM_MspPostInit>

}
 8009d32:	bf00      	nop
 8009d34:	3728      	adds	r7, #40	; 0x28
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd80      	pop	{r7, pc}
 8009d3a:	bf00      	nop
 8009d3c:	20008294 	.word	0x20008294
 8009d40:	40000800 	.word	0x40000800

08009d44 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b082      	sub	sp, #8
 8009d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009d4a:	463b      	mov	r3, r7
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	601a      	str	r2, [r3, #0]
 8009d50:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8009d52:	4b15      	ldr	r3, [pc, #84]	; (8009da8 <MX_TIM6_Init+0x64>)
 8009d54:	4a15      	ldr	r2, [pc, #84]	; (8009dac <MX_TIM6_Init+0x68>)
 8009d56:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8009d58:	4b13      	ldr	r3, [pc, #76]	; (8009da8 <MX_TIM6_Init+0x64>)
 8009d5a:	2253      	movs	r2, #83	; 0x53
 8009d5c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009d5e:	4b12      	ldr	r3, [pc, #72]	; (8009da8 <MX_TIM6_Init+0x64>)
 8009d60:	2200      	movs	r2, #0
 8009d62:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8009d64:	4b10      	ldr	r3, [pc, #64]	; (8009da8 <MX_TIM6_Init+0x64>)
 8009d66:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009d6a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009d6c:	4b0e      	ldr	r3, [pc, #56]	; (8009da8 <MX_TIM6_Init+0x64>)
 8009d6e:	2200      	movs	r2, #0
 8009d70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8009d72:	480d      	ldr	r0, [pc, #52]	; (8009da8 <MX_TIM6_Init+0x64>)
 8009d74:	f004 f94e 	bl	800e014 <HAL_TIM_Base_Init>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d001      	beq.n	8009d82 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8009d7e:	f000 f9a7 	bl	800a0d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009d82:	2300      	movs	r3, #0
 8009d84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009d86:	2300      	movs	r3, #0
 8009d88:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8009d8a:	463b      	mov	r3, r7
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	4806      	ldr	r0, [pc, #24]	; (8009da8 <MX_TIM6_Init+0x64>)
 8009d90:	f004 ff2e 	bl	800ebf0 <HAL_TIMEx_MasterConfigSynchronization>
 8009d94:	4603      	mov	r3, r0
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d001      	beq.n	8009d9e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8009d9a:	f000 f999 	bl	800a0d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8009d9e:	bf00      	nop
 8009da0:	3708      	adds	r7, #8
 8009da2:	46bd      	mov	sp, r7
 8009da4:	bd80      	pop	{r7, pc}
 8009da6:	bf00      	nop
 8009da8:	200084d0 	.word	0x200084d0
 8009dac:	40001000 	.word	0x40001000

08009db0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b092      	sub	sp, #72	; 0x48
 8009db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009db6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009dba:	2200      	movs	r2, #0
 8009dbc:	601a      	str	r2, [r3, #0]
 8009dbe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009dc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	601a      	str	r2, [r3, #0]
 8009dc8:	605a      	str	r2, [r3, #4]
 8009dca:	609a      	str	r2, [r3, #8]
 8009dcc:	60da      	str	r2, [r3, #12]
 8009dce:	611a      	str	r2, [r3, #16]
 8009dd0:	615a      	str	r2, [r3, #20]
 8009dd2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009dd4:	1d3b      	adds	r3, r7, #4
 8009dd6:	2220      	movs	r2, #32
 8009dd8:	2100      	movs	r1, #0
 8009dda:	4618      	mov	r0, r3
 8009ddc:	f005 ff0b 	bl	800fbf6 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8009de0:	4b32      	ldr	r3, [pc, #200]	; (8009eac <MX_TIM8_Init+0xfc>)
 8009de2:	4a33      	ldr	r2, [pc, #204]	; (8009eb0 <MX_TIM8_Init+0x100>)
 8009de4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 1;
 8009de6:	4b31      	ldr	r3, [pc, #196]	; (8009eac <MX_TIM8_Init+0xfc>)
 8009de8:	2201      	movs	r2, #1
 8009dea:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009dec:	4b2f      	ldr	r3, [pc, #188]	; (8009eac <MX_TIM8_Init+0xfc>)
 8009dee:	2200      	movs	r2, #0
 8009df0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 2000;
 8009df2:	4b2e      	ldr	r3, [pc, #184]	; (8009eac <MX_TIM8_Init+0xfc>)
 8009df4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009df8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009dfa:	4b2c      	ldr	r3, [pc, #176]	; (8009eac <MX_TIM8_Init+0xfc>)
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009e00:	4b2a      	ldr	r3, [pc, #168]	; (8009eac <MX_TIM8_Init+0xfc>)
 8009e02:	2200      	movs	r2, #0
 8009e04:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009e06:	4b29      	ldr	r3, [pc, #164]	; (8009eac <MX_TIM8_Init+0xfc>)
 8009e08:	2200      	movs	r2, #0
 8009e0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8009e0c:	4827      	ldr	r0, [pc, #156]	; (8009eac <MX_TIM8_Init+0xfc>)
 8009e0e:	f004 f950 	bl	800e0b2 <HAL_TIM_PWM_Init>
 8009e12:	4603      	mov	r3, r0
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d001      	beq.n	8009e1c <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8009e18:	f000 f95a 	bl	800a0d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009e20:	2300      	movs	r3, #0
 8009e22:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009e24:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009e28:	4619      	mov	r1, r3
 8009e2a:	4820      	ldr	r0, [pc, #128]	; (8009eac <MX_TIM8_Init+0xfc>)
 8009e2c:	f004 fee0 	bl	800ebf0 <HAL_TIMEx_MasterConfigSynchronization>
 8009e30:	4603      	mov	r3, r0
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d001      	beq.n	8009e3a <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8009e36:	f000 f94b 	bl	800a0d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009e3a:	2360      	movs	r3, #96	; 0x60
 8009e3c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009e42:	2300      	movs	r3, #0
 8009e44:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009e46:	2300      	movs	r3, #0
 8009e48:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8009e52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009e56:	220c      	movs	r2, #12
 8009e58:	4619      	mov	r1, r3
 8009e5a:	4814      	ldr	r0, [pc, #80]	; (8009eac <MX_TIM8_Init+0xfc>)
 8009e5c:	f004 fb64 	bl	800e528 <HAL_TIM_PWM_ConfigChannel>
 8009e60:	4603      	mov	r3, r0
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d001      	beq.n	8009e6a <MX_TIM8_Init+0xba>
  {
    Error_Handler();
 8009e66:	f000 f933 	bl	800a0d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009e72:	2300      	movs	r3, #0
 8009e74:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009e76:	2300      	movs	r3, #0
 8009e78:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009e7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009e82:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009e84:	2300      	movs	r3, #0
 8009e86:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8009e88:	1d3b      	adds	r3, r7, #4
 8009e8a:	4619      	mov	r1, r3
 8009e8c:	4807      	ldr	r0, [pc, #28]	; (8009eac <MX_TIM8_Init+0xfc>)
 8009e8e:	f004 ff2b 	bl	800ece8 <HAL_TIMEx_ConfigBreakDeadTime>
 8009e92:	4603      	mov	r3, r0
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d001      	beq.n	8009e9c <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 8009e98:	f000 f91a 	bl	800a0d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8009e9c:	4803      	ldr	r0, [pc, #12]	; (8009eac <MX_TIM8_Init+0xfc>)
 8009e9e:	f000 fb61 	bl	800a564 <HAL_TIM_MspPostInit>

}
 8009ea2:	bf00      	nop
 8009ea4:	3748      	adds	r7, #72	; 0x48
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}
 8009eaa:	bf00      	nop
 8009eac:	20008254 	.word	0x20008254
 8009eb0:	40010400 	.word	0x40010400

08009eb4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8009eb8:	4b11      	ldr	r3, [pc, #68]	; (8009f00 <MX_USART6_UART_Init+0x4c>)
 8009eba:	4a12      	ldr	r2, [pc, #72]	; (8009f04 <MX_USART6_UART_Init+0x50>)
 8009ebc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8009ebe:	4b10      	ldr	r3, [pc, #64]	; (8009f00 <MX_USART6_UART_Init+0x4c>)
 8009ec0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8009ec4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8009ec6:	4b0e      	ldr	r3, [pc, #56]	; (8009f00 <MX_USART6_UART_Init+0x4c>)
 8009ec8:	2200      	movs	r2, #0
 8009eca:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8009ecc:	4b0c      	ldr	r3, [pc, #48]	; (8009f00 <MX_USART6_UART_Init+0x4c>)
 8009ece:	2200      	movs	r2, #0
 8009ed0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8009ed2:	4b0b      	ldr	r3, [pc, #44]	; (8009f00 <MX_USART6_UART_Init+0x4c>)
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8009ed8:	4b09      	ldr	r3, [pc, #36]	; (8009f00 <MX_USART6_UART_Init+0x4c>)
 8009eda:	220c      	movs	r2, #12
 8009edc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009ede:	4b08      	ldr	r3, [pc, #32]	; (8009f00 <MX_USART6_UART_Init+0x4c>)
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8009ee4:	4b06      	ldr	r3, [pc, #24]	; (8009f00 <MX_USART6_UART_Init+0x4c>)
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8009eea:	4805      	ldr	r0, [pc, #20]	; (8009f00 <MX_USART6_UART_Init+0x4c>)
 8009eec:	f004 ff62 	bl	800edb4 <HAL_UART_Init>
 8009ef0:	4603      	mov	r3, r0
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d001      	beq.n	8009efa <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8009ef6:	f000 f8eb 	bl	800a0d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8009efa:	bf00      	nop
 8009efc:	bd80      	pop	{r7, pc}
 8009efe:	bf00      	nop
 8009f00:	20008558 	.word	0x20008558
 8009f04:	40011400 	.word	0x40011400

08009f08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b082      	sub	sp, #8
 8009f0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8009f0e:	2300      	movs	r3, #0
 8009f10:	607b      	str	r3, [r7, #4]
 8009f12:	4b0c      	ldr	r3, [pc, #48]	; (8009f44 <MX_DMA_Init+0x3c>)
 8009f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f16:	4a0b      	ldr	r2, [pc, #44]	; (8009f44 <MX_DMA_Init+0x3c>)
 8009f18:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8009f1e:	4b09      	ldr	r3, [pc, #36]	; (8009f44 <MX_DMA_Init+0x3c>)
 8009f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009f26:	607b      	str	r3, [r7, #4]
 8009f28:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	2100      	movs	r1, #0
 8009f2e:	2038      	movs	r0, #56	; 0x38
 8009f30:	f001 fa4f 	bl	800b3d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8009f34:	2038      	movs	r0, #56	; 0x38
 8009f36:	f001 fa68 	bl	800b40a <HAL_NVIC_EnableIRQ>

}
 8009f3a:	bf00      	nop
 8009f3c:	3708      	adds	r7, #8
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	40023800 	.word	0x40023800

08009f48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b08a      	sub	sp, #40	; 0x28
 8009f4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f4e:	f107 0314 	add.w	r3, r7, #20
 8009f52:	2200      	movs	r2, #0
 8009f54:	601a      	str	r2, [r3, #0]
 8009f56:	605a      	str	r2, [r3, #4]
 8009f58:	609a      	str	r2, [r3, #8]
 8009f5a:	60da      	str	r2, [r3, #12]
 8009f5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009f5e:	2300      	movs	r3, #0
 8009f60:	613b      	str	r3, [r7, #16]
 8009f62:	4b56      	ldr	r3, [pc, #344]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f66:	4a55      	ldr	r2, [pc, #340]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009f68:	f043 0304 	orr.w	r3, r3, #4
 8009f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8009f6e:	4b53      	ldr	r3, [pc, #332]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f72:	f003 0304 	and.w	r3, r3, #4
 8009f76:	613b      	str	r3, [r7, #16]
 8009f78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	60fb      	str	r3, [r7, #12]
 8009f7e:	4b4f      	ldr	r3, [pc, #316]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f82:	4a4e      	ldr	r2, [pc, #312]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009f84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f88:	6313      	str	r3, [r2, #48]	; 0x30
 8009f8a:	4b4c      	ldr	r3, [pc, #304]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f92:	60fb      	str	r3, [r7, #12]
 8009f94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009f96:	2300      	movs	r3, #0
 8009f98:	60bb      	str	r3, [r7, #8]
 8009f9a:	4b48      	ldr	r3, [pc, #288]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f9e:	4a47      	ldr	r2, [pc, #284]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009fa0:	f043 0301 	orr.w	r3, r3, #1
 8009fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8009fa6:	4b45      	ldr	r3, [pc, #276]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009faa:	f003 0301 	and.w	r3, r3, #1
 8009fae:	60bb      	str	r3, [r7, #8]
 8009fb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	607b      	str	r3, [r7, #4]
 8009fb6:	4b41      	ldr	r3, [pc, #260]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fba:	4a40      	ldr	r2, [pc, #256]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009fbc:	f043 0302 	orr.w	r3, r3, #2
 8009fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8009fc2:	4b3e      	ldr	r3, [pc, #248]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fc6:	f003 0302 	and.w	r3, r3, #2
 8009fca:	607b      	str	r3, [r7, #4]
 8009fcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009fce:	2300      	movs	r3, #0
 8009fd0:	603b      	str	r3, [r7, #0]
 8009fd2:	4b3a      	ldr	r3, [pc, #232]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fd6:	4a39      	ldr	r2, [pc, #228]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009fd8:	f043 0308 	orr.w	r3, r3, #8
 8009fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8009fde:	4b37      	ldr	r3, [pc, #220]	; (800a0bc <MX_GPIO_Init+0x174>)
 8009fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fe2:	f003 0308 	and.w	r3, r3, #8
 8009fe6:	603b      	str	r3, [r7, #0]
 8009fe8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6, GPIO_PIN_RESET);
 8009fea:	2200      	movs	r2, #0
 8009fec:	f247 0140 	movw	r1, #28736	; 0x7040
 8009ff0:	4833      	ldr	r0, [pc, #204]	; (800a0c0 <MX_GPIO_Init+0x178>)
 8009ff2:	f002 fa25 	bl	800c440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009ffc:	4831      	ldr	r0, [pc, #196]	; (800a0c4 <MX_GPIO_Init+0x17c>)
 8009ffe:	f002 fa1f 	bl	800c440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800a002:	2200      	movs	r2, #0
 800a004:	2104      	movs	r1, #4
 800a006:	4830      	ldr	r0, [pc, #192]	; (800a0c8 <MX_GPIO_Init+0x180>)
 800a008:	f002 fa1a 	bl	800c440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800a00c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a012:	2300      	movs	r3, #0
 800a014:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a016:	2300      	movs	r3, #0
 800a018:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a01a:	f107 0314 	add.w	r3, r7, #20
 800a01e:	4619      	mov	r1, r3
 800a020:	482a      	ldr	r0, [pc, #168]	; (800a0cc <MX_GPIO_Init+0x184>)
 800a022:	f002 f873 	bl	800c10c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC15 PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800a026:	f248 0307 	movw	r3, #32775	; 0x8007
 800a02a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a02c:	2300      	movs	r3, #0
 800a02e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a030:	2301      	movs	r3, #1
 800a032:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a034:	f107 0314 	add.w	r3, r7, #20
 800a038:	4619      	mov	r1, r3
 800a03a:	4824      	ldr	r0, [pc, #144]	; (800a0cc <MX_GPIO_Init+0x184>)
 800a03c:	f002 f866 	bl	800c10c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 800a040:	f240 4304 	movw	r3, #1028	; 0x404
 800a044:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a046:	2300      	movs	r3, #0
 800a048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a04a:	2300      	movs	r3, #0
 800a04c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a04e:	f107 0314 	add.w	r3, r7, #20
 800a052:	4619      	mov	r1, r3
 800a054:	481a      	ldr	r0, [pc, #104]	; (800a0c0 <MX_GPIO_Init+0x178>)
 800a056:	f002 f859 	bl	800c10c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6;
 800a05a:	f247 0340 	movw	r3, #28736	; 0x7040
 800a05e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a060:	2301      	movs	r3, #1
 800a062:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a064:	2300      	movs	r3, #0
 800a066:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a068:	2300      	movs	r3, #0
 800a06a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a06c:	f107 0314 	add.w	r3, r7, #20
 800a070:	4619      	mov	r1, r3
 800a072:	4813      	ldr	r0, [pc, #76]	; (800a0c0 <MX_GPIO_Init+0x178>)
 800a074:	f002 f84a 	bl	800c10c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800a078:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a07c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a07e:	2301      	movs	r3, #1
 800a080:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a082:	2300      	movs	r3, #0
 800a084:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a086:	2300      	movs	r3, #0
 800a088:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a08a:	f107 0314 	add.w	r3, r7, #20
 800a08e:	4619      	mov	r1, r3
 800a090:	480c      	ldr	r0, [pc, #48]	; (800a0c4 <MX_GPIO_Init+0x17c>)
 800a092:	f002 f83b 	bl	800c10c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800a096:	2304      	movs	r3, #4
 800a098:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a09a:	2301      	movs	r3, #1
 800a09c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a0a6:	f107 0314 	add.w	r3, r7, #20
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	4806      	ldr	r0, [pc, #24]	; (800a0c8 <MX_GPIO_Init+0x180>)
 800a0ae:	f002 f82d 	bl	800c10c <HAL_GPIO_Init>

}
 800a0b2:	bf00      	nop
 800a0b4:	3728      	adds	r7, #40	; 0x28
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop
 800a0bc:	40023800 	.word	0x40023800
 800a0c0:	40020400 	.word	0x40020400
 800a0c4:	40020000 	.word	0x40020000
 800a0c8:	40020c00 	.word	0x40020c00
 800a0cc:	40020800 	.word	0x40020800

0800a0d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800a0d4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a0d6:	e7fe      	b.n	800a0d6 <Error_Handler+0x6>

0800a0d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b083      	sub	sp, #12
 800a0dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a0de:	2300      	movs	r3, #0
 800a0e0:	607b      	str	r3, [r7, #4]
 800a0e2:	4b10      	ldr	r3, [pc, #64]	; (800a124 <HAL_MspInit+0x4c>)
 800a0e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0e6:	4a0f      	ldr	r2, [pc, #60]	; (800a124 <HAL_MspInit+0x4c>)
 800a0e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a0ec:	6453      	str	r3, [r2, #68]	; 0x44
 800a0ee:	4b0d      	ldr	r3, [pc, #52]	; (800a124 <HAL_MspInit+0x4c>)
 800a0f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a0f6:	607b      	str	r3, [r7, #4]
 800a0f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	603b      	str	r3, [r7, #0]
 800a0fe:	4b09      	ldr	r3, [pc, #36]	; (800a124 <HAL_MspInit+0x4c>)
 800a100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a102:	4a08      	ldr	r2, [pc, #32]	; (800a124 <HAL_MspInit+0x4c>)
 800a104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a108:	6413      	str	r3, [r2, #64]	; 0x40
 800a10a:	4b06      	ldr	r3, [pc, #24]	; (800a124 <HAL_MspInit+0x4c>)
 800a10c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a10e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a112:	603b      	str	r3, [r7, #0]
 800a114:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a116:	bf00      	nop
 800a118:	370c      	adds	r7, #12
 800a11a:	46bd      	mov	sp, r7
 800a11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a120:	4770      	bx	lr
 800a122:	bf00      	nop
 800a124:	40023800 	.word	0x40023800

0800a128 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b08c      	sub	sp, #48	; 0x30
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a130:	f107 031c 	add.w	r3, r7, #28
 800a134:	2200      	movs	r2, #0
 800a136:	601a      	str	r2, [r3, #0]
 800a138:	605a      	str	r2, [r3, #4]
 800a13a:	609a      	str	r2, [r3, #8]
 800a13c:	60da      	str	r2, [r3, #12]
 800a13e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a49      	ldr	r2, [pc, #292]	; (800a26c <HAL_ADC_MspInit+0x144>)
 800a146:	4293      	cmp	r3, r2
 800a148:	f040 808c 	bne.w	800a264 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800a14c:	2300      	movs	r3, #0
 800a14e:	61bb      	str	r3, [r7, #24]
 800a150:	4b47      	ldr	r3, [pc, #284]	; (800a270 <HAL_ADC_MspInit+0x148>)
 800a152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a154:	4a46      	ldr	r2, [pc, #280]	; (800a270 <HAL_ADC_MspInit+0x148>)
 800a156:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a15a:	6453      	str	r3, [r2, #68]	; 0x44
 800a15c:	4b44      	ldr	r3, [pc, #272]	; (800a270 <HAL_ADC_MspInit+0x148>)
 800a15e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a164:	61bb      	str	r3, [r7, #24]
 800a166:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a168:	2300      	movs	r3, #0
 800a16a:	617b      	str	r3, [r7, #20]
 800a16c:	4b40      	ldr	r3, [pc, #256]	; (800a270 <HAL_ADC_MspInit+0x148>)
 800a16e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a170:	4a3f      	ldr	r2, [pc, #252]	; (800a270 <HAL_ADC_MspInit+0x148>)
 800a172:	f043 0304 	orr.w	r3, r3, #4
 800a176:	6313      	str	r3, [r2, #48]	; 0x30
 800a178:	4b3d      	ldr	r3, [pc, #244]	; (800a270 <HAL_ADC_MspInit+0x148>)
 800a17a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a17c:	f003 0304 	and.w	r3, r3, #4
 800a180:	617b      	str	r3, [r7, #20]
 800a182:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a184:	2300      	movs	r3, #0
 800a186:	613b      	str	r3, [r7, #16]
 800a188:	4b39      	ldr	r3, [pc, #228]	; (800a270 <HAL_ADC_MspInit+0x148>)
 800a18a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a18c:	4a38      	ldr	r2, [pc, #224]	; (800a270 <HAL_ADC_MspInit+0x148>)
 800a18e:	f043 0301 	orr.w	r3, r3, #1
 800a192:	6313      	str	r3, [r2, #48]	; 0x30
 800a194:	4b36      	ldr	r3, [pc, #216]	; (800a270 <HAL_ADC_MspInit+0x148>)
 800a196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a198:	f003 0301 	and.w	r3, r3, #1
 800a19c:	613b      	str	r3, [r7, #16]
 800a19e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	60fb      	str	r3, [r7, #12]
 800a1a4:	4b32      	ldr	r3, [pc, #200]	; (800a270 <HAL_ADC_MspInit+0x148>)
 800a1a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1a8:	4a31      	ldr	r2, [pc, #196]	; (800a270 <HAL_ADC_MspInit+0x148>)
 800a1aa:	f043 0302 	orr.w	r3, r3, #2
 800a1ae:	6313      	str	r3, [r2, #48]	; 0x30
 800a1b0:	4b2f      	ldr	r3, [pc, #188]	; (800a270 <HAL_ADC_MspInit+0x148>)
 800a1b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1b4:	f003 0302 	and.w	r3, r3, #2
 800a1b8:	60fb      	str	r3, [r7, #12]
 800a1ba:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800a1bc:	2338      	movs	r3, #56	; 0x38
 800a1be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a1c0:	2303      	movs	r3, #3
 800a1c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a1c8:	f107 031c 	add.w	r3, r7, #28
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	4829      	ldr	r0, [pc, #164]	; (800a274 <HAL_ADC_MspInit+0x14c>)
 800a1d0:	f001 ff9c 	bl	800c10c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800a1d4:	23ff      	movs	r3, #255	; 0xff
 800a1d6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a1d8:	2303      	movs	r3, #3
 800a1da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a1e0:	f107 031c 	add.w	r3, r7, #28
 800a1e4:	4619      	mov	r1, r3
 800a1e6:	4824      	ldr	r0, [pc, #144]	; (800a278 <HAL_ADC_MspInit+0x150>)
 800a1e8:	f001 ff90 	bl	800c10c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800a1ec:	2303      	movs	r3, #3
 800a1ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a1f0:	2303      	movs	r3, #3
 800a1f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a1f8:	f107 031c 	add.w	r3, r7, #28
 800a1fc:	4619      	mov	r1, r3
 800a1fe:	481f      	ldr	r0, [pc, #124]	; (800a27c <HAL_ADC_MspInit+0x154>)
 800a200:	f001 ff84 	bl	800c10c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800a204:	4b1e      	ldr	r3, [pc, #120]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a206:	4a1f      	ldr	r2, [pc, #124]	; (800a284 <HAL_ADC_MspInit+0x15c>)
 800a208:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800a20a:	4b1d      	ldr	r3, [pc, #116]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a20c:	2200      	movs	r2, #0
 800a20e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a210:	4b1b      	ldr	r3, [pc, #108]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a212:	2200      	movs	r2, #0
 800a214:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800a216:	4b1a      	ldr	r3, [pc, #104]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a218:	2200      	movs	r2, #0
 800a21a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800a21c:	4b18      	ldr	r3, [pc, #96]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a21e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a222:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800a224:	4b16      	ldr	r3, [pc, #88]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a226:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a22a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800a22c:	4b14      	ldr	r3, [pc, #80]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a22e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a232:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800a234:	4b12      	ldr	r3, [pc, #72]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a236:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a23a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800a23c:	4b10      	ldr	r3, [pc, #64]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a23e:	2200      	movs	r2, #0
 800a240:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a242:	4b0f      	ldr	r3, [pc, #60]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a244:	2200      	movs	r2, #0
 800a246:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800a248:	480d      	ldr	r0, [pc, #52]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a24a:	f001 f8f9 	bl	800b440 <HAL_DMA_Init>
 800a24e:	4603      	mov	r3, r0
 800a250:	2b00      	cmp	r3, #0
 800a252:	d001      	beq.n	800a258 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 800a254:	f7ff ff3c 	bl	800a0d0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	4a09      	ldr	r2, [pc, #36]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a25c:	639a      	str	r2, [r3, #56]	; 0x38
 800a25e:	4a08      	ldr	r2, [pc, #32]	; (800a280 <HAL_ADC_MspInit+0x158>)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800a264:	bf00      	nop
 800a266:	3730      	adds	r7, #48	; 0x30
 800a268:	46bd      	mov	sp, r7
 800a26a:	bd80      	pop	{r7, pc}
 800a26c:	40012000 	.word	0x40012000
 800a270:	40023800 	.word	0x40023800
 800a274:	40020800 	.word	0x40020800
 800a278:	40020000 	.word	0x40020000
 800a27c:	40020400 	.word	0x40020400
 800a280:	20008450 	.word	0x20008450
 800a284:	40026410 	.word	0x40026410

0800a288 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b08a      	sub	sp, #40	; 0x28
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a290:	f107 0314 	add.w	r3, r7, #20
 800a294:	2200      	movs	r2, #0
 800a296:	601a      	str	r2, [r3, #0]
 800a298:	605a      	str	r2, [r3, #4]
 800a29a:	609a      	str	r2, [r3, #8]
 800a29c:	60da      	str	r2, [r3, #12]
 800a29e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	4a19      	ldr	r2, [pc, #100]	; (800a30c <HAL_I2C_MspInit+0x84>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	d12c      	bne.n	800a304 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	613b      	str	r3, [r7, #16]
 800a2ae:	4b18      	ldr	r3, [pc, #96]	; (800a310 <HAL_I2C_MspInit+0x88>)
 800a2b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2b2:	4a17      	ldr	r2, [pc, #92]	; (800a310 <HAL_I2C_MspInit+0x88>)
 800a2b4:	f043 0302 	orr.w	r3, r3, #2
 800a2b8:	6313      	str	r3, [r2, #48]	; 0x30
 800a2ba:	4b15      	ldr	r3, [pc, #84]	; (800a310 <HAL_I2C_MspInit+0x88>)
 800a2bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2be:	f003 0302 	and.w	r3, r3, #2
 800a2c2:	613b      	str	r3, [r7, #16]
 800a2c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a2c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a2ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a2cc:	2312      	movs	r3, #18
 800a2ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a2d4:	2303      	movs	r3, #3
 800a2d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a2d8:	2304      	movs	r3, #4
 800a2da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a2dc:	f107 0314 	add.w	r3, r7, #20
 800a2e0:	4619      	mov	r1, r3
 800a2e2:	480c      	ldr	r0, [pc, #48]	; (800a314 <HAL_I2C_MspInit+0x8c>)
 800a2e4:	f001 ff12 	bl	800c10c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	60fb      	str	r3, [r7, #12]
 800a2ec:	4b08      	ldr	r3, [pc, #32]	; (800a310 <HAL_I2C_MspInit+0x88>)
 800a2ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2f0:	4a07      	ldr	r2, [pc, #28]	; (800a310 <HAL_I2C_MspInit+0x88>)
 800a2f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a2f6:	6413      	str	r3, [r2, #64]	; 0x40
 800a2f8:	4b05      	ldr	r3, [pc, #20]	; (800a310 <HAL_I2C_MspInit+0x88>)
 800a2fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a300:	60fb      	str	r3, [r7, #12]
 800a302:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800a304:	bf00      	nop
 800a306:	3728      	adds	r7, #40	; 0x28
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	40005400 	.word	0x40005400
 800a310:	40023800 	.word	0x40023800
 800a314:	40020400 	.word	0x40020400

0800a318 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b08a      	sub	sp, #40	; 0x28
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a320:	f107 0314 	add.w	r3, r7, #20
 800a324:	2200      	movs	r2, #0
 800a326:	601a      	str	r2, [r3, #0]
 800a328:	605a      	str	r2, [r3, #4]
 800a32a:	609a      	str	r2, [r3, #8]
 800a32c:	60da      	str	r2, [r3, #12]
 800a32e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4a19      	ldr	r2, [pc, #100]	; (800a39c <HAL_SPI_MspInit+0x84>)
 800a336:	4293      	cmp	r3, r2
 800a338:	d12c      	bne.n	800a394 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800a33a:	2300      	movs	r3, #0
 800a33c:	613b      	str	r3, [r7, #16]
 800a33e:	4b18      	ldr	r3, [pc, #96]	; (800a3a0 <HAL_SPI_MspInit+0x88>)
 800a340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a342:	4a17      	ldr	r2, [pc, #92]	; (800a3a0 <HAL_SPI_MspInit+0x88>)
 800a344:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a348:	6413      	str	r3, [r2, #64]	; 0x40
 800a34a:	4b15      	ldr	r3, [pc, #84]	; (800a3a0 <HAL_SPI_MspInit+0x88>)
 800a34c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a34e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a352:	613b      	str	r3, [r7, #16]
 800a354:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a356:	2300      	movs	r3, #0
 800a358:	60fb      	str	r3, [r7, #12]
 800a35a:	4b11      	ldr	r3, [pc, #68]	; (800a3a0 <HAL_SPI_MspInit+0x88>)
 800a35c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a35e:	4a10      	ldr	r2, [pc, #64]	; (800a3a0 <HAL_SPI_MspInit+0x88>)
 800a360:	f043 0304 	orr.w	r3, r3, #4
 800a364:	6313      	str	r3, [r2, #48]	; 0x30
 800a366:	4b0e      	ldr	r3, [pc, #56]	; (800a3a0 <HAL_SPI_MspInit+0x88>)
 800a368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a36a:	f003 0304 	and.w	r3, r3, #4
 800a36e:	60fb      	str	r3, [r7, #12]
 800a370:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800a372:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800a376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a378:	2302      	movs	r3, #2
 800a37a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a37c:	2300      	movs	r3, #0
 800a37e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a380:	2303      	movs	r3, #3
 800a382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800a384:	2306      	movs	r3, #6
 800a386:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a388:	f107 0314 	add.w	r3, r7, #20
 800a38c:	4619      	mov	r1, r3
 800a38e:	4805      	ldr	r0, [pc, #20]	; (800a3a4 <HAL_SPI_MspInit+0x8c>)
 800a390:	f001 febc 	bl	800c10c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800a394:	bf00      	nop
 800a396:	3728      	adds	r7, #40	; 0x28
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}
 800a39c:	40003c00 	.word	0x40003c00
 800a3a0:	40023800 	.word	0x40023800
 800a3a4:	40020800 	.word	0x40020800

0800a3a8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b08c      	sub	sp, #48	; 0x30
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a3b0:	f107 031c 	add.w	r3, r7, #28
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	601a      	str	r2, [r3, #0]
 800a3b8:	605a      	str	r2, [r3, #4]
 800a3ba:	609a      	str	r2, [r3, #8]
 800a3bc:	60da      	str	r2, [r3, #12]
 800a3be:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	4a32      	ldr	r2, [pc, #200]	; (800a490 <HAL_TIM_Encoder_MspInit+0xe8>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d12d      	bne.n	800a426 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	61bb      	str	r3, [r7, #24]
 800a3ce:	4b31      	ldr	r3, [pc, #196]	; (800a494 <HAL_TIM_Encoder_MspInit+0xec>)
 800a3d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3d2:	4a30      	ldr	r2, [pc, #192]	; (800a494 <HAL_TIM_Encoder_MspInit+0xec>)
 800a3d4:	f043 0301 	orr.w	r3, r3, #1
 800a3d8:	6453      	str	r3, [r2, #68]	; 0x44
 800a3da:	4b2e      	ldr	r3, [pc, #184]	; (800a494 <HAL_TIM_Encoder_MspInit+0xec>)
 800a3dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3de:	f003 0301 	and.w	r3, r3, #1
 800a3e2:	61bb      	str	r3, [r7, #24]
 800a3e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	617b      	str	r3, [r7, #20]
 800a3ea:	4b2a      	ldr	r3, [pc, #168]	; (800a494 <HAL_TIM_Encoder_MspInit+0xec>)
 800a3ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3ee:	4a29      	ldr	r2, [pc, #164]	; (800a494 <HAL_TIM_Encoder_MspInit+0xec>)
 800a3f0:	f043 0301 	orr.w	r3, r3, #1
 800a3f4:	6313      	str	r3, [r2, #48]	; 0x30
 800a3f6:	4b27      	ldr	r3, [pc, #156]	; (800a494 <HAL_TIM_Encoder_MspInit+0xec>)
 800a3f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3fa:	f003 0301 	and.w	r3, r3, #1
 800a3fe:	617b      	str	r3, [r7, #20]
 800a400:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a402:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a406:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a408:	2302      	movs	r3, #2
 800a40a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a40c:	2300      	movs	r3, #0
 800a40e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a410:	2300      	movs	r3, #0
 800a412:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800a414:	2301      	movs	r3, #1
 800a416:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a418:	f107 031c 	add.w	r3, r7, #28
 800a41c:	4619      	mov	r1, r3
 800a41e:	481e      	ldr	r0, [pc, #120]	; (800a498 <HAL_TIM_Encoder_MspInit+0xf0>)
 800a420:	f001 fe74 	bl	800c10c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800a424:	e030      	b.n	800a488 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM3)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a1c      	ldr	r2, [pc, #112]	; (800a49c <HAL_TIM_Encoder_MspInit+0xf4>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d12b      	bne.n	800a488 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a430:	2300      	movs	r3, #0
 800a432:	613b      	str	r3, [r7, #16]
 800a434:	4b17      	ldr	r3, [pc, #92]	; (800a494 <HAL_TIM_Encoder_MspInit+0xec>)
 800a436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a438:	4a16      	ldr	r2, [pc, #88]	; (800a494 <HAL_TIM_Encoder_MspInit+0xec>)
 800a43a:	f043 0302 	orr.w	r3, r3, #2
 800a43e:	6413      	str	r3, [r2, #64]	; 0x40
 800a440:	4b14      	ldr	r3, [pc, #80]	; (800a494 <HAL_TIM_Encoder_MspInit+0xec>)
 800a442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a444:	f003 0302 	and.w	r3, r3, #2
 800a448:	613b      	str	r3, [r7, #16]
 800a44a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a44c:	2300      	movs	r3, #0
 800a44e:	60fb      	str	r3, [r7, #12]
 800a450:	4b10      	ldr	r3, [pc, #64]	; (800a494 <HAL_TIM_Encoder_MspInit+0xec>)
 800a452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a454:	4a0f      	ldr	r2, [pc, #60]	; (800a494 <HAL_TIM_Encoder_MspInit+0xec>)
 800a456:	f043 0302 	orr.w	r3, r3, #2
 800a45a:	6313      	str	r3, [r2, #48]	; 0x30
 800a45c:	4b0d      	ldr	r3, [pc, #52]	; (800a494 <HAL_TIM_Encoder_MspInit+0xec>)
 800a45e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a460:	f003 0302 	and.w	r3, r3, #2
 800a464:	60fb      	str	r3, [r7, #12]
 800a466:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800a468:	2330      	movs	r3, #48	; 0x30
 800a46a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a46c:	2302      	movs	r3, #2
 800a46e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a470:	2300      	movs	r3, #0
 800a472:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a474:	2300      	movs	r3, #0
 800a476:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a478:	2302      	movs	r3, #2
 800a47a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a47c:	f107 031c 	add.w	r3, r7, #28
 800a480:	4619      	mov	r1, r3
 800a482:	4807      	ldr	r0, [pc, #28]	; (800a4a0 <HAL_TIM_Encoder_MspInit+0xf8>)
 800a484:	f001 fe42 	bl	800c10c <HAL_GPIO_Init>
}
 800a488:	bf00      	nop
 800a48a:	3730      	adds	r7, #48	; 0x30
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}
 800a490:	40010000 	.word	0x40010000
 800a494:	40023800 	.word	0x40023800
 800a498:	40020000 	.word	0x40020000
 800a49c:	40000400 	.word	0x40000400
 800a4a0:	40020400 	.word	0x40020400

0800a4a4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b085      	sub	sp, #20
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	4a15      	ldr	r2, [pc, #84]	; (800a508 <HAL_TIM_PWM_MspInit+0x64>)
 800a4b2:	4293      	cmp	r3, r2
 800a4b4:	d10e      	bne.n	800a4d4 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	60fb      	str	r3, [r7, #12]
 800a4ba:	4b14      	ldr	r3, [pc, #80]	; (800a50c <HAL_TIM_PWM_MspInit+0x68>)
 800a4bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4be:	4a13      	ldr	r2, [pc, #76]	; (800a50c <HAL_TIM_PWM_MspInit+0x68>)
 800a4c0:	f043 0304 	orr.w	r3, r3, #4
 800a4c4:	6413      	str	r3, [r2, #64]	; 0x40
 800a4c6:	4b11      	ldr	r3, [pc, #68]	; (800a50c <HAL_TIM_PWM_MspInit+0x68>)
 800a4c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ca:	f003 0304 	and.w	r3, r3, #4
 800a4ce:	60fb      	str	r3, [r7, #12]
 800a4d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800a4d2:	e012      	b.n	800a4fa <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM8)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	4a0d      	ldr	r2, [pc, #52]	; (800a510 <HAL_TIM_PWM_MspInit+0x6c>)
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d10d      	bne.n	800a4fa <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800a4de:	2300      	movs	r3, #0
 800a4e0:	60bb      	str	r3, [r7, #8]
 800a4e2:	4b0a      	ldr	r3, [pc, #40]	; (800a50c <HAL_TIM_PWM_MspInit+0x68>)
 800a4e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4e6:	4a09      	ldr	r2, [pc, #36]	; (800a50c <HAL_TIM_PWM_MspInit+0x68>)
 800a4e8:	f043 0302 	orr.w	r3, r3, #2
 800a4ec:	6453      	str	r3, [r2, #68]	; 0x44
 800a4ee:	4b07      	ldr	r3, [pc, #28]	; (800a50c <HAL_TIM_PWM_MspInit+0x68>)
 800a4f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4f2:	f003 0302 	and.w	r3, r3, #2
 800a4f6:	60bb      	str	r3, [r7, #8]
 800a4f8:	68bb      	ldr	r3, [r7, #8]
}
 800a4fa:	bf00      	nop
 800a4fc:	3714      	adds	r7, #20
 800a4fe:	46bd      	mov	sp, r7
 800a500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	40000800 	.word	0x40000800
 800a50c:	40023800 	.word	0x40023800
 800a510:	40010400 	.word	0x40010400

0800a514 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b084      	sub	sp, #16
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	4a0e      	ldr	r2, [pc, #56]	; (800a55c <HAL_TIM_Base_MspInit+0x48>)
 800a522:	4293      	cmp	r3, r2
 800a524:	d115      	bne.n	800a552 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800a526:	2300      	movs	r3, #0
 800a528:	60fb      	str	r3, [r7, #12]
 800a52a:	4b0d      	ldr	r3, [pc, #52]	; (800a560 <HAL_TIM_Base_MspInit+0x4c>)
 800a52c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a52e:	4a0c      	ldr	r2, [pc, #48]	; (800a560 <HAL_TIM_Base_MspInit+0x4c>)
 800a530:	f043 0310 	orr.w	r3, r3, #16
 800a534:	6413      	str	r3, [r2, #64]	; 0x40
 800a536:	4b0a      	ldr	r3, [pc, #40]	; (800a560 <HAL_TIM_Base_MspInit+0x4c>)
 800a538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a53a:	f003 0310 	and.w	r3, r3, #16
 800a53e:	60fb      	str	r3, [r7, #12]
 800a540:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800a542:	2200      	movs	r2, #0
 800a544:	2100      	movs	r1, #0
 800a546:	2036      	movs	r0, #54	; 0x36
 800a548:	f000 ff43 	bl	800b3d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800a54c:	2036      	movs	r0, #54	; 0x36
 800a54e:	f000 ff5c 	bl	800b40a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800a552:	bf00      	nop
 800a554:	3710      	adds	r7, #16
 800a556:	46bd      	mov	sp, r7
 800a558:	bd80      	pop	{r7, pc}
 800a55a:	bf00      	nop
 800a55c:	40001000 	.word	0x40001000
 800a560:	40023800 	.word	0x40023800

0800a564 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b08a      	sub	sp, #40	; 0x28
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a56c:	f107 0314 	add.w	r3, r7, #20
 800a570:	2200      	movs	r2, #0
 800a572:	601a      	str	r2, [r3, #0]
 800a574:	605a      	str	r2, [r3, #4]
 800a576:	609a      	str	r2, [r3, #8]
 800a578:	60da      	str	r2, [r3, #12]
 800a57a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a24      	ldr	r2, [pc, #144]	; (800a614 <HAL_TIM_MspPostInit+0xb0>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d11e      	bne.n	800a5c4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a586:	2300      	movs	r3, #0
 800a588:	613b      	str	r3, [r7, #16]
 800a58a:	4b23      	ldr	r3, [pc, #140]	; (800a618 <HAL_TIM_MspPostInit+0xb4>)
 800a58c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a58e:	4a22      	ldr	r2, [pc, #136]	; (800a618 <HAL_TIM_MspPostInit+0xb4>)
 800a590:	f043 0302 	orr.w	r3, r3, #2
 800a594:	6313      	str	r3, [r2, #48]	; 0x30
 800a596:	4b20      	ldr	r3, [pc, #128]	; (800a618 <HAL_TIM_MspPostInit+0xb4>)
 800a598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a59a:	f003 0302 	and.w	r3, r3, #2
 800a59e:	613b      	str	r3, [r7, #16]
 800a5a0:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800a5a2:	2380      	movs	r3, #128	; 0x80
 800a5a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5a6:	2302      	movs	r3, #2
 800a5a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800a5b2:	2302      	movs	r3, #2
 800a5b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a5b6:	f107 0314 	add.w	r3, r7, #20
 800a5ba:	4619      	mov	r1, r3
 800a5bc:	4817      	ldr	r0, [pc, #92]	; (800a61c <HAL_TIM_MspPostInit+0xb8>)
 800a5be:	f001 fda5 	bl	800c10c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800a5c2:	e023      	b.n	800a60c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM8)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	4a15      	ldr	r2, [pc, #84]	; (800a620 <HAL_TIM_MspPostInit+0xbc>)
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d11e      	bne.n	800a60c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	60fb      	str	r3, [r7, #12]
 800a5d2:	4b11      	ldr	r3, [pc, #68]	; (800a618 <HAL_TIM_MspPostInit+0xb4>)
 800a5d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5d6:	4a10      	ldr	r2, [pc, #64]	; (800a618 <HAL_TIM_MspPostInit+0xb4>)
 800a5d8:	f043 0304 	orr.w	r3, r3, #4
 800a5dc:	6313      	str	r3, [r2, #48]	; 0x30
 800a5de:	4b0e      	ldr	r3, [pc, #56]	; (800a618 <HAL_TIM_MspPostInit+0xb4>)
 800a5e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5e2:	f003 0304 	and.w	r3, r3, #4
 800a5e6:	60fb      	str	r3, [r7, #12]
 800a5e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a5ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a5ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5f0:	2302      	movs	r3, #2
 800a5f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800a5fc:	2303      	movs	r3, #3
 800a5fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a600:	f107 0314 	add.w	r3, r7, #20
 800a604:	4619      	mov	r1, r3
 800a606:	4807      	ldr	r0, [pc, #28]	; (800a624 <HAL_TIM_MspPostInit+0xc0>)
 800a608:	f001 fd80 	bl	800c10c <HAL_GPIO_Init>
}
 800a60c:	bf00      	nop
 800a60e:	3728      	adds	r7, #40	; 0x28
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}
 800a614:	40000800 	.word	0x40000800
 800a618:	40023800 	.word	0x40023800
 800a61c:	40020400 	.word	0x40020400
 800a620:	40010400 	.word	0x40010400
 800a624:	40020800 	.word	0x40020800

0800a628 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b08a      	sub	sp, #40	; 0x28
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a630:	f107 0314 	add.w	r3, r7, #20
 800a634:	2200      	movs	r2, #0
 800a636:	601a      	str	r2, [r3, #0]
 800a638:	605a      	str	r2, [r3, #4]
 800a63a:	609a      	str	r2, [r3, #8]
 800a63c:	60da      	str	r2, [r3, #12]
 800a63e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	4a1d      	ldr	r2, [pc, #116]	; (800a6bc <HAL_UART_MspInit+0x94>)
 800a646:	4293      	cmp	r3, r2
 800a648:	d133      	bne.n	800a6b2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800a64a:	2300      	movs	r3, #0
 800a64c:	613b      	str	r3, [r7, #16]
 800a64e:	4b1c      	ldr	r3, [pc, #112]	; (800a6c0 <HAL_UART_MspInit+0x98>)
 800a650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a652:	4a1b      	ldr	r2, [pc, #108]	; (800a6c0 <HAL_UART_MspInit+0x98>)
 800a654:	f043 0320 	orr.w	r3, r3, #32
 800a658:	6453      	str	r3, [r2, #68]	; 0x44
 800a65a:	4b19      	ldr	r3, [pc, #100]	; (800a6c0 <HAL_UART_MspInit+0x98>)
 800a65c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a65e:	f003 0320 	and.w	r3, r3, #32
 800a662:	613b      	str	r3, [r7, #16]
 800a664:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a666:	2300      	movs	r3, #0
 800a668:	60fb      	str	r3, [r7, #12]
 800a66a:	4b15      	ldr	r3, [pc, #84]	; (800a6c0 <HAL_UART_MspInit+0x98>)
 800a66c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a66e:	4a14      	ldr	r2, [pc, #80]	; (800a6c0 <HAL_UART_MspInit+0x98>)
 800a670:	f043 0304 	orr.w	r3, r3, #4
 800a674:	6313      	str	r3, [r2, #48]	; 0x30
 800a676:	4b12      	ldr	r3, [pc, #72]	; (800a6c0 <HAL_UART_MspInit+0x98>)
 800a678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a67a:	f003 0304 	and.w	r3, r3, #4
 800a67e:	60fb      	str	r3, [r7, #12]
 800a680:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800a682:	23c0      	movs	r3, #192	; 0xc0
 800a684:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a686:	2302      	movs	r3, #2
 800a688:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a68a:	2300      	movs	r3, #0
 800a68c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a68e:	2303      	movs	r3, #3
 800a690:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800a692:	2308      	movs	r3, #8
 800a694:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a696:	f107 0314 	add.w	r3, r7, #20
 800a69a:	4619      	mov	r1, r3
 800a69c:	4809      	ldr	r0, [pc, #36]	; (800a6c4 <HAL_UART_MspInit+0x9c>)
 800a69e:	f001 fd35 	bl	800c10c <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	2100      	movs	r1, #0
 800a6a6:	2047      	movs	r0, #71	; 0x47
 800a6a8:	f000 fe93 	bl	800b3d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800a6ac:	2047      	movs	r0, #71	; 0x47
 800a6ae:	f000 feac 	bl	800b40a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800a6b2:	bf00      	nop
 800a6b4:	3728      	adds	r7, #40	; 0x28
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}
 800a6ba:	bf00      	nop
 800a6bc:	40011400 	.word	0x40011400
 800a6c0:	40023800 	.word	0x40023800
 800a6c4:	40020800 	.word	0x40020800

0800a6c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a6c8:	b480      	push	{r7}
 800a6ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800a6cc:	e7fe      	b.n	800a6cc <NMI_Handler+0x4>

0800a6ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a6ce:	b480      	push	{r7}
 800a6d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a6d2:	e7fe      	b.n	800a6d2 <HardFault_Handler+0x4>

0800a6d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a6d8:	e7fe      	b.n	800a6d8 <MemManage_Handler+0x4>

0800a6da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a6da:	b480      	push	{r7}
 800a6dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a6de:	e7fe      	b.n	800a6de <BusFault_Handler+0x4>

0800a6e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a6e4:	e7fe      	b.n	800a6e4 <UsageFault_Handler+0x4>

0800a6e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a6e6:	b480      	push	{r7}
 800a6e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a6ea:	bf00      	nop
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f2:	4770      	bx	lr

0800a6f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a6f8:	bf00      	nop
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a700:	4770      	bx	lr

0800a702 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a702:	b480      	push	{r7}
 800a704:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a706:	bf00      	nop
 800a708:	46bd      	mov	sp, r7
 800a70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70e:	4770      	bx	lr

0800a710 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a714:	f000 f956 	bl	800a9c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a718:	bf00      	nop
 800a71a:	bd80      	pop	{r7, pc}

0800a71c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800a720:	4802      	ldr	r0, [pc, #8]	; (800a72c <TIM6_DAC_IRQHandler+0x10>)
 800a722:	f003 fdf8 	bl	800e316 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800a726:	bf00      	nop
 800a728:	bd80      	pop	{r7, pc}
 800a72a:	bf00      	nop
 800a72c:	200084d0 	.word	0x200084d0

0800a730 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800a734:	4802      	ldr	r0, [pc, #8]	; (800a740 <DMA2_Stream0_IRQHandler+0x10>)
 800a736:	f000 ffab 	bl	800b690 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800a73a:	bf00      	nop
 800a73c:	bd80      	pop	{r7, pc}
 800a73e:	bf00      	nop
 800a740:	20008450 	.word	0x20008450

0800a744 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800a744:	b580      	push	{r7, lr}
 800a746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800a748:	4802      	ldr	r0, [pc, #8]	; (800a754 <USART6_IRQHandler+0x10>)
 800a74a:	f004 fc19 	bl	800ef80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800a74e:	bf00      	nop
 800a750:	bd80      	pop	{r7, pc}
 800a752:	bf00      	nop
 800a754:	20008558 	.word	0x20008558

0800a758 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b086      	sub	sp, #24
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	60f8      	str	r0, [r7, #12]
 800a760:	60b9      	str	r1, [r7, #8]
 800a762:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a764:	2300      	movs	r3, #0
 800a766:	617b      	str	r3, [r7, #20]
 800a768:	e00a      	b.n	800a780 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800a76a:	f3af 8000 	nop.w
 800a76e:	4601      	mov	r1, r0
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	1c5a      	adds	r2, r3, #1
 800a774:	60ba      	str	r2, [r7, #8]
 800a776:	b2ca      	uxtb	r2, r1
 800a778:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	3301      	adds	r3, #1
 800a77e:	617b      	str	r3, [r7, #20]
 800a780:	697a      	ldr	r2, [r7, #20]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	429a      	cmp	r2, r3
 800a786:	dbf0      	blt.n	800a76a <_read+0x12>
	}

return len;
 800a788:	687b      	ldr	r3, [r7, #4]
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	3718      	adds	r7, #24
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}

0800a792 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a792:	b580      	push	{r7, lr}
 800a794:	b086      	sub	sp, #24
 800a796:	af00      	add	r7, sp, #0
 800a798:	60f8      	str	r0, [r7, #12]
 800a79a:	60b9      	str	r1, [r7, #8]
 800a79c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a79e:	2300      	movs	r3, #0
 800a7a0:	617b      	str	r3, [r7, #20]
 800a7a2:	e009      	b.n	800a7b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800a7a4:	68bb      	ldr	r3, [r7, #8]
 800a7a6:	1c5a      	adds	r2, r3, #1
 800a7a8:	60ba      	str	r2, [r7, #8]
 800a7aa:	781b      	ldrb	r3, [r3, #0]
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	f7fe fd2b 	bl	8009208 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	3301      	adds	r3, #1
 800a7b6:	617b      	str	r3, [r7, #20]
 800a7b8:	697a      	ldr	r2, [r7, #20]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	dbf1      	blt.n	800a7a4 <_write+0x12>
	}
	return len;
 800a7c0:	687b      	ldr	r3, [r7, #4]
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3718      	adds	r7, #24
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}

0800a7ca <_close>:

int _close(int file)
{
 800a7ca:	b480      	push	{r7}
 800a7cc:	b083      	sub	sp, #12
 800a7ce:	af00      	add	r7, sp, #0
 800a7d0:	6078      	str	r0, [r7, #4]
	return -1;
 800a7d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	370c      	adds	r7, #12
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr

0800a7e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a7e2:	b480      	push	{r7}
 800a7e4:	b083      	sub	sp, #12
 800a7e6:	af00      	add	r7, sp, #0
 800a7e8:	6078      	str	r0, [r7, #4]
 800a7ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800a7ec:	683b      	ldr	r3, [r7, #0]
 800a7ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a7f2:	605a      	str	r2, [r3, #4]
	return 0;
 800a7f4:	2300      	movs	r3, #0
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	370c      	adds	r7, #12
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a800:	4770      	bx	lr

0800a802 <_isatty>:

int _isatty(int file)
{
 800a802:	b480      	push	{r7}
 800a804:	b083      	sub	sp, #12
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
	return 1;
 800a80a:	2301      	movs	r3, #1
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	370c      	adds	r7, #12
 800a810:	46bd      	mov	sp, r7
 800a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a816:	4770      	bx	lr

0800a818 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a818:	b480      	push	{r7}
 800a81a:	b085      	sub	sp, #20
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	60f8      	str	r0, [r7, #12]
 800a820:	60b9      	str	r1, [r7, #8]
 800a822:	607a      	str	r2, [r7, #4]
	return 0;
 800a824:	2300      	movs	r3, #0
}
 800a826:	4618      	mov	r0, r3
 800a828:	3714      	adds	r7, #20
 800a82a:	46bd      	mov	sp, r7
 800a82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a830:	4770      	bx	lr
	...

0800a834 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b086      	sub	sp, #24
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a83c:	4a14      	ldr	r2, [pc, #80]	; (800a890 <_sbrk+0x5c>)
 800a83e:	4b15      	ldr	r3, [pc, #84]	; (800a894 <_sbrk+0x60>)
 800a840:	1ad3      	subs	r3, r2, r3
 800a842:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a844:	697b      	ldr	r3, [r7, #20]
 800a846:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a848:	4b13      	ldr	r3, [pc, #76]	; (800a898 <_sbrk+0x64>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d102      	bne.n	800a856 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a850:	4b11      	ldr	r3, [pc, #68]	; (800a898 <_sbrk+0x64>)
 800a852:	4a12      	ldr	r2, [pc, #72]	; (800a89c <_sbrk+0x68>)
 800a854:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a856:	4b10      	ldr	r3, [pc, #64]	; (800a898 <_sbrk+0x64>)
 800a858:	681a      	ldr	r2, [r3, #0]
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	4413      	add	r3, r2
 800a85e:	693a      	ldr	r2, [r7, #16]
 800a860:	429a      	cmp	r2, r3
 800a862:	d207      	bcs.n	800a874 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a864:	f005 f992 	bl	800fb8c <__errno>
 800a868:	4602      	mov	r2, r0
 800a86a:	230c      	movs	r3, #12
 800a86c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800a86e:	f04f 33ff 	mov.w	r3, #4294967295
 800a872:	e009      	b.n	800a888 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a874:	4b08      	ldr	r3, [pc, #32]	; (800a898 <_sbrk+0x64>)
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a87a:	4b07      	ldr	r3, [pc, #28]	; (800a898 <_sbrk+0x64>)
 800a87c:	681a      	ldr	r2, [r3, #0]
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	4413      	add	r3, r2
 800a882:	4a05      	ldr	r2, [pc, #20]	; (800a898 <_sbrk+0x64>)
 800a884:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a886:	68fb      	ldr	r3, [r7, #12]
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3718      	adds	r7, #24
 800a88c:	46bd      	mov	sp, r7
 800a88e:	bd80      	pop	{r7, pc}
 800a890:	20020000 	.word	0x20020000
 800a894:	00000400 	.word	0x00000400
 800a898:	20008204 	.word	0x20008204
 800a89c:	200085c8 	.word	0x200085c8

0800a8a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a8a4:	4b08      	ldr	r3, [pc, #32]	; (800a8c8 <SystemInit+0x28>)
 800a8a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a8aa:	4a07      	ldr	r2, [pc, #28]	; (800a8c8 <SystemInit+0x28>)
 800a8ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a8b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a8b4:	4b04      	ldr	r3, [pc, #16]	; (800a8c8 <SystemInit+0x28>)
 800a8b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a8ba:	609a      	str	r2, [r3, #8]
#endif
}
 800a8bc:	bf00      	nop
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c4:	4770      	bx	lr
 800a8c6:	bf00      	nop
 800a8c8:	e000ed00 	.word	0xe000ed00

0800a8cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800a8cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a904 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800a8d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800a8d2:	e003      	b.n	800a8dc <LoopCopyDataInit>

0800a8d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800a8d4:	4b0c      	ldr	r3, [pc, #48]	; (800a908 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800a8d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800a8d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800a8da:	3104      	adds	r1, #4

0800a8dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800a8dc:	480b      	ldr	r0, [pc, #44]	; (800a90c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800a8de:	4b0c      	ldr	r3, [pc, #48]	; (800a910 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800a8e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800a8e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800a8e4:	d3f6      	bcc.n	800a8d4 <CopyDataInit>
  ldr  r2, =_sbss
 800a8e6:	4a0b      	ldr	r2, [pc, #44]	; (800a914 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800a8e8:	e002      	b.n	800a8f0 <LoopFillZerobss>

0800a8ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800a8ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800a8ec:	f842 3b04 	str.w	r3, [r2], #4

0800a8f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800a8f0:	4b09      	ldr	r3, [pc, #36]	; (800a918 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800a8f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800a8f4:	d3f9      	bcc.n	800a8ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800a8f6:	f7ff ffd3 	bl	800a8a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a8fa:	f005 f94d 	bl	800fb98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a8fe:	f7fe ff17 	bl	8009730 <main>
  bx  lr    
 800a902:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800a904:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800a908:	08014430 	.word	0x08014430
  ldr  r0, =_sdata
 800a90c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800a910:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 800a914:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 800a918:	200085c4 	.word	0x200085c4

0800a91c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a91c:	e7fe      	b.n	800a91c <ADC_IRQHandler>
	...

0800a920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800a924:	4b0e      	ldr	r3, [pc, #56]	; (800a960 <HAL_Init+0x40>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4a0d      	ldr	r2, [pc, #52]	; (800a960 <HAL_Init+0x40>)
 800a92a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a92e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800a930:	4b0b      	ldr	r3, [pc, #44]	; (800a960 <HAL_Init+0x40>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4a0a      	ldr	r2, [pc, #40]	; (800a960 <HAL_Init+0x40>)
 800a936:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a93a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800a93c:	4b08      	ldr	r3, [pc, #32]	; (800a960 <HAL_Init+0x40>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4a07      	ldr	r2, [pc, #28]	; (800a960 <HAL_Init+0x40>)
 800a942:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a946:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a948:	2003      	movs	r0, #3
 800a94a:	f000 fd37 	bl	800b3bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800a94e:	2000      	movs	r0, #0
 800a950:	f000 f808 	bl	800a964 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800a954:	f7ff fbc0 	bl	800a0d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800a958:	2300      	movs	r3, #0
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	bd80      	pop	{r7, pc}
 800a95e:	bf00      	nop
 800a960:	40023c00 	.word	0x40023c00

0800a964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b082      	sub	sp, #8
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800a96c:	4b12      	ldr	r3, [pc, #72]	; (800a9b8 <HAL_InitTick+0x54>)
 800a96e:	681a      	ldr	r2, [r3, #0]
 800a970:	4b12      	ldr	r3, [pc, #72]	; (800a9bc <HAL_InitTick+0x58>)
 800a972:	781b      	ldrb	r3, [r3, #0]
 800a974:	4619      	mov	r1, r3
 800a976:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a97a:	fbb3 f3f1 	udiv	r3, r3, r1
 800a97e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a982:	4618      	mov	r0, r3
 800a984:	f000 fd4f 	bl	800b426 <HAL_SYSTICK_Config>
 800a988:	4603      	mov	r3, r0
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d001      	beq.n	800a992 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800a98e:	2301      	movs	r3, #1
 800a990:	e00e      	b.n	800a9b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2b0f      	cmp	r3, #15
 800a996:	d80a      	bhi.n	800a9ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a998:	2200      	movs	r2, #0
 800a99a:	6879      	ldr	r1, [r7, #4]
 800a99c:	f04f 30ff 	mov.w	r0, #4294967295
 800a9a0:	f000 fd17 	bl	800b3d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800a9a4:	4a06      	ldr	r2, [pc, #24]	; (800a9c0 <HAL_InitTick+0x5c>)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	e000      	b.n	800a9b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800a9ae:	2301      	movs	r3, #1
}
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	3708      	adds	r7, #8
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}
 800a9b8:	20000000 	.word	0x20000000
 800a9bc:	20000008 	.word	0x20000008
 800a9c0:	20000004 	.word	0x20000004

0800a9c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a9c8:	4b06      	ldr	r3, [pc, #24]	; (800a9e4 <HAL_IncTick+0x20>)
 800a9ca:	781b      	ldrb	r3, [r3, #0]
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	4b06      	ldr	r3, [pc, #24]	; (800a9e8 <HAL_IncTick+0x24>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	4413      	add	r3, r2
 800a9d4:	4a04      	ldr	r2, [pc, #16]	; (800a9e8 <HAL_IncTick+0x24>)
 800a9d6:	6013      	str	r3, [r2, #0]
}
 800a9d8:	bf00      	nop
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr
 800a9e2:	bf00      	nop
 800a9e4:	20000008 	.word	0x20000008
 800a9e8:	2000859c 	.word	0x2000859c

0800a9ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	af00      	add	r7, sp, #0
  return uwTick;
 800a9f0:	4b03      	ldr	r3, [pc, #12]	; (800aa00 <HAL_GetTick+0x14>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fc:	4770      	bx	lr
 800a9fe:	bf00      	nop
 800aa00:	2000859c 	.word	0x2000859c

0800aa04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b084      	sub	sp, #16
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800aa0c:	f7ff ffee 	bl	800a9ec <HAL_GetTick>
 800aa10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa1c:	d005      	beq.n	800aa2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800aa1e:	4b09      	ldr	r3, [pc, #36]	; (800aa44 <HAL_Delay+0x40>)
 800aa20:	781b      	ldrb	r3, [r3, #0]
 800aa22:	461a      	mov	r2, r3
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	4413      	add	r3, r2
 800aa28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800aa2a:	bf00      	nop
 800aa2c:	f7ff ffde 	bl	800a9ec <HAL_GetTick>
 800aa30:	4602      	mov	r2, r0
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	1ad3      	subs	r3, r2, r3
 800aa36:	68fa      	ldr	r2, [r7, #12]
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	d8f7      	bhi.n	800aa2c <HAL_Delay+0x28>
  {
  }
}
 800aa3c:	bf00      	nop
 800aa3e:	3710      	adds	r7, #16
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}
 800aa44:	20000008 	.word	0x20000008

0800aa48 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b084      	sub	sp, #16
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800aa50:	2300      	movs	r3, #0
 800aa52:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d101      	bne.n	800aa5e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	e033      	b.n	800aac6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d109      	bne.n	800aa7a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f7ff fb5e 	bl	800a128 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2200      	movs	r2, #0
 800aa76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa7e:	f003 0310 	and.w	r3, r3, #16
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d118      	bne.n	800aab8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa8a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800aa8e:	f023 0302 	bic.w	r3, r3, #2
 800aa92:	f043 0202 	orr.w	r2, r3, #2
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	f000 fa40 	bl	800af20 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaaa:	f023 0303 	bic.w	r3, r3, #3
 800aaae:	f043 0201 	orr.w	r2, r3, #1
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	641a      	str	r2, [r3, #64]	; 0x40
 800aab6:	e001      	b.n	800aabc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800aab8:	2301      	movs	r3, #1
 800aaba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2200      	movs	r2, #0
 800aac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800aac4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aac6:	4618      	mov	r0, r3
 800aac8:	3710      	adds	r7, #16
 800aaca:	46bd      	mov	sp, r7
 800aacc:	bd80      	pop	{r7, pc}
	...

0800aad0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b086      	sub	sp, #24
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	60f8      	str	r0, [r7, #12]
 800aad8:	60b9      	str	r1, [r7, #8]
 800aada:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800aadc:	2300      	movs	r3, #0
 800aade:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d101      	bne.n	800aaee <HAL_ADC_Start_DMA+0x1e>
 800aaea:	2302      	movs	r3, #2
 800aaec:	e0cc      	b.n	800ac88 <HAL_ADC_Start_DMA+0x1b8>
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	2201      	movs	r2, #1
 800aaf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	689b      	ldr	r3, [r3, #8]
 800aafc:	f003 0301 	and.w	r3, r3, #1
 800ab00:	2b01      	cmp	r3, #1
 800ab02:	d018      	beq.n	800ab36 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	689a      	ldr	r2, [r3, #8]
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f042 0201 	orr.w	r2, r2, #1
 800ab12:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800ab14:	4b5e      	ldr	r3, [pc, #376]	; (800ac90 <HAL_ADC_Start_DMA+0x1c0>)
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4a5e      	ldr	r2, [pc, #376]	; (800ac94 <HAL_ADC_Start_DMA+0x1c4>)
 800ab1a:	fba2 2303 	umull	r2, r3, r2, r3
 800ab1e:	0c9a      	lsrs	r2, r3, #18
 800ab20:	4613      	mov	r3, r2
 800ab22:	005b      	lsls	r3, r3, #1
 800ab24:	4413      	add	r3, r2
 800ab26:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800ab28:	e002      	b.n	800ab30 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	3b01      	subs	r3, #1
 800ab2e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800ab30:	693b      	ldr	r3, [r7, #16]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d1f9      	bne.n	800ab2a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	689b      	ldr	r3, [r3, #8]
 800ab3c:	f003 0301 	and.w	r3, r3, #1
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	f040 80a0 	bne.w	800ac86 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab4a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800ab4e:	f023 0301 	bic.w	r3, r3, #1
 800ab52:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	685b      	ldr	r3, [r3, #4]
 800ab60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d007      	beq.n	800ab78 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab6c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800ab70:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ab80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab84:	d106      	bne.n	800ab94 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab8a:	f023 0206 	bic.w	r2, r3, #6
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	645a      	str	r2, [r3, #68]	; 0x44
 800ab92:	e002      	b.n	800ab9a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2200      	movs	r2, #0
 800ab98:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800aba2:	4b3d      	ldr	r3, [pc, #244]	; (800ac98 <HAL_ADC_Start_DMA+0x1c8>)
 800aba4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abaa:	4a3c      	ldr	r2, [pc, #240]	; (800ac9c <HAL_ADC_Start_DMA+0x1cc>)
 800abac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abb2:	4a3b      	ldr	r2, [pc, #236]	; (800aca0 <HAL_ADC_Start_DMA+0x1d0>)
 800abb4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abba:	4a3a      	ldr	r2, [pc, #232]	; (800aca4 <HAL_ADC_Start_DMA+0x1d4>)
 800abbc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800abc6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	685a      	ldr	r2, [r3, #4]
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800abd6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	689a      	ldr	r2, [r3, #8]
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800abe6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	334c      	adds	r3, #76	; 0x4c
 800abf2:	4619      	mov	r1, r3
 800abf4:	68ba      	ldr	r2, [r7, #8]
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	f000 fcd0 	bl	800b59c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800abfc:	697b      	ldr	r3, [r7, #20]
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	f003 031f 	and.w	r3, r3, #31
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d12a      	bne.n	800ac5e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	4a26      	ldr	r2, [pc, #152]	; (800aca8 <HAL_ADC_Start_DMA+0x1d8>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d015      	beq.n	800ac3e <HAL_ADC_Start_DMA+0x16e>
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	4a25      	ldr	r2, [pc, #148]	; (800acac <HAL_ADC_Start_DMA+0x1dc>)
 800ac18:	4293      	cmp	r3, r2
 800ac1a:	d105      	bne.n	800ac28 <HAL_ADC_Start_DMA+0x158>
 800ac1c:	4b1e      	ldr	r3, [pc, #120]	; (800ac98 <HAL_ADC_Start_DMA+0x1c8>)
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	f003 031f 	and.w	r3, r3, #31
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d00a      	beq.n	800ac3e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	4a20      	ldr	r2, [pc, #128]	; (800acb0 <HAL_ADC_Start_DMA+0x1e0>)
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	d129      	bne.n	800ac86 <HAL_ADC_Start_DMA+0x1b6>
 800ac32:	4b19      	ldr	r3, [pc, #100]	; (800ac98 <HAL_ADC_Start_DMA+0x1c8>)
 800ac34:	685b      	ldr	r3, [r3, #4]
 800ac36:	f003 031f 	and.w	r3, r3, #31
 800ac3a:	2b0f      	cmp	r3, #15
 800ac3c:	d823      	bhi.n	800ac86 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	689b      	ldr	r3, [r3, #8]
 800ac44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d11c      	bne.n	800ac86 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	689a      	ldr	r2, [r3, #8]
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800ac5a:	609a      	str	r2, [r3, #8]
 800ac5c:	e013      	b.n	800ac86 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	4a11      	ldr	r2, [pc, #68]	; (800aca8 <HAL_ADC_Start_DMA+0x1d8>)
 800ac64:	4293      	cmp	r3, r2
 800ac66:	d10e      	bne.n	800ac86 <HAL_ADC_Start_DMA+0x1b6>
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	689b      	ldr	r3, [r3, #8]
 800ac6e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d107      	bne.n	800ac86 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	689a      	ldr	r2, [r3, #8]
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800ac84:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800ac86:	2300      	movs	r3, #0
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3718      	adds	r7, #24
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}
 800ac90:	20000000 	.word	0x20000000
 800ac94:	431bde83 	.word	0x431bde83
 800ac98:	40012300 	.word	0x40012300
 800ac9c:	0800b119 	.word	0x0800b119
 800aca0:	0800b1d3 	.word	0x0800b1d3
 800aca4:	0800b1ef 	.word	0x0800b1ef
 800aca8:	40012000 	.word	0x40012000
 800acac:	40012100 	.word	0x40012100
 800acb0:	40012200 	.word	0x40012200

0800acb4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800acb4:	b480      	push	{r7}
 800acb6:	b083      	sub	sp, #12
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800acbc:	bf00      	nop
 800acbe:	370c      	adds	r7, #12
 800acc0:	46bd      	mov	sp, r7
 800acc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc6:	4770      	bx	lr

0800acc8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800acc8:	b480      	push	{r7}
 800acca:	b083      	sub	sp, #12
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800acd0:	bf00      	nop
 800acd2:	370c      	adds	r7, #12
 800acd4:	46bd      	mov	sp, r7
 800acd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acda:	4770      	bx	lr

0800acdc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800acdc:	b480      	push	{r7}
 800acde:	b085      	sub	sp, #20
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
 800ace4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800ace6:	2300      	movs	r3, #0
 800ace8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800acf0:	2b01      	cmp	r3, #1
 800acf2:	d101      	bne.n	800acf8 <HAL_ADC_ConfigChannel+0x1c>
 800acf4:	2302      	movs	r3, #2
 800acf6:	e105      	b.n	800af04 <HAL_ADC_ConfigChannel+0x228>
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2201      	movs	r2, #1
 800acfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	2b09      	cmp	r3, #9
 800ad06:	d925      	bls.n	800ad54 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	68d9      	ldr	r1, [r3, #12]
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	b29b      	uxth	r3, r3
 800ad14:	461a      	mov	r2, r3
 800ad16:	4613      	mov	r3, r2
 800ad18:	005b      	lsls	r3, r3, #1
 800ad1a:	4413      	add	r3, r2
 800ad1c:	3b1e      	subs	r3, #30
 800ad1e:	2207      	movs	r2, #7
 800ad20:	fa02 f303 	lsl.w	r3, r2, r3
 800ad24:	43da      	mvns	r2, r3
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	400a      	ands	r2, r1
 800ad2c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	68d9      	ldr	r1, [r3, #12]
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	689a      	ldr	r2, [r3, #8]
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	b29b      	uxth	r3, r3
 800ad3e:	4618      	mov	r0, r3
 800ad40:	4603      	mov	r3, r0
 800ad42:	005b      	lsls	r3, r3, #1
 800ad44:	4403      	add	r3, r0
 800ad46:	3b1e      	subs	r3, #30
 800ad48:	409a      	lsls	r2, r3
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	430a      	orrs	r2, r1
 800ad50:	60da      	str	r2, [r3, #12]
 800ad52:	e022      	b.n	800ad9a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	6919      	ldr	r1, [r3, #16]
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	b29b      	uxth	r3, r3
 800ad60:	461a      	mov	r2, r3
 800ad62:	4613      	mov	r3, r2
 800ad64:	005b      	lsls	r3, r3, #1
 800ad66:	4413      	add	r3, r2
 800ad68:	2207      	movs	r2, #7
 800ad6a:	fa02 f303 	lsl.w	r3, r2, r3
 800ad6e:	43da      	mvns	r2, r3
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	400a      	ands	r2, r1
 800ad76:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	6919      	ldr	r1, [r3, #16]
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	689a      	ldr	r2, [r3, #8]
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	4618      	mov	r0, r3
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	005b      	lsls	r3, r3, #1
 800ad8e:	4403      	add	r3, r0
 800ad90:	409a      	lsls	r2, r3
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	430a      	orrs	r2, r1
 800ad98:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	2b06      	cmp	r3, #6
 800ada0:	d824      	bhi.n	800adec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	685a      	ldr	r2, [r3, #4]
 800adac:	4613      	mov	r3, r2
 800adae:	009b      	lsls	r3, r3, #2
 800adb0:	4413      	add	r3, r2
 800adb2:	3b05      	subs	r3, #5
 800adb4:	221f      	movs	r2, #31
 800adb6:	fa02 f303 	lsl.w	r3, r2, r3
 800adba:	43da      	mvns	r2, r3
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	400a      	ands	r2, r1
 800adc2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	b29b      	uxth	r3, r3
 800add0:	4618      	mov	r0, r3
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	685a      	ldr	r2, [r3, #4]
 800add6:	4613      	mov	r3, r2
 800add8:	009b      	lsls	r3, r3, #2
 800adda:	4413      	add	r3, r2
 800addc:	3b05      	subs	r3, #5
 800adde:	fa00 f203 	lsl.w	r2, r0, r3
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	430a      	orrs	r2, r1
 800ade8:	635a      	str	r2, [r3, #52]	; 0x34
 800adea:	e04c      	b.n	800ae86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	685b      	ldr	r3, [r3, #4]
 800adf0:	2b0c      	cmp	r3, #12
 800adf2:	d824      	bhi.n	800ae3e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	685a      	ldr	r2, [r3, #4]
 800adfe:	4613      	mov	r3, r2
 800ae00:	009b      	lsls	r3, r3, #2
 800ae02:	4413      	add	r3, r2
 800ae04:	3b23      	subs	r3, #35	; 0x23
 800ae06:	221f      	movs	r2, #31
 800ae08:	fa02 f303 	lsl.w	r3, r2, r3
 800ae0c:	43da      	mvns	r2, r3
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	400a      	ands	r2, r1
 800ae14:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	b29b      	uxth	r3, r3
 800ae22:	4618      	mov	r0, r3
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	685a      	ldr	r2, [r3, #4]
 800ae28:	4613      	mov	r3, r2
 800ae2a:	009b      	lsls	r3, r3, #2
 800ae2c:	4413      	add	r3, r2
 800ae2e:	3b23      	subs	r3, #35	; 0x23
 800ae30:	fa00 f203 	lsl.w	r2, r0, r3
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	430a      	orrs	r2, r1
 800ae3a:	631a      	str	r2, [r3, #48]	; 0x30
 800ae3c:	e023      	b.n	800ae86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	685a      	ldr	r2, [r3, #4]
 800ae48:	4613      	mov	r3, r2
 800ae4a:	009b      	lsls	r3, r3, #2
 800ae4c:	4413      	add	r3, r2
 800ae4e:	3b41      	subs	r3, #65	; 0x41
 800ae50:	221f      	movs	r2, #31
 800ae52:	fa02 f303 	lsl.w	r3, r2, r3
 800ae56:	43da      	mvns	r2, r3
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	400a      	ands	r2, r1
 800ae5e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	b29b      	uxth	r3, r3
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	685a      	ldr	r2, [r3, #4]
 800ae72:	4613      	mov	r3, r2
 800ae74:	009b      	lsls	r3, r3, #2
 800ae76:	4413      	add	r3, r2
 800ae78:	3b41      	subs	r3, #65	; 0x41
 800ae7a:	fa00 f203 	lsl.w	r2, r0, r3
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	430a      	orrs	r2, r1
 800ae84:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800ae86:	4b22      	ldr	r3, [pc, #136]	; (800af10 <HAL_ADC_ConfigChannel+0x234>)
 800ae88:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	4a21      	ldr	r2, [pc, #132]	; (800af14 <HAL_ADC_ConfigChannel+0x238>)
 800ae90:	4293      	cmp	r3, r2
 800ae92:	d109      	bne.n	800aea8 <HAL_ADC_ConfigChannel+0x1cc>
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	2b12      	cmp	r3, #18
 800ae9a:	d105      	bne.n	800aea8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	685b      	ldr	r3, [r3, #4]
 800aea0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	4a19      	ldr	r2, [pc, #100]	; (800af14 <HAL_ADC_ConfigChannel+0x238>)
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d123      	bne.n	800aefa <HAL_ADC_ConfigChannel+0x21e>
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	2b10      	cmp	r3, #16
 800aeb8:	d003      	beq.n	800aec2 <HAL_ADC_ConfigChannel+0x1e6>
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	2b11      	cmp	r3, #17
 800aec0:	d11b      	bne.n	800aefa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	685b      	ldr	r3, [r3, #4]
 800aec6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	2b10      	cmp	r3, #16
 800aed4:	d111      	bne.n	800aefa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800aed6:	4b10      	ldr	r3, [pc, #64]	; (800af18 <HAL_ADC_ConfigChannel+0x23c>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4a10      	ldr	r2, [pc, #64]	; (800af1c <HAL_ADC_ConfigChannel+0x240>)
 800aedc:	fba2 2303 	umull	r2, r3, r2, r3
 800aee0:	0c9a      	lsrs	r2, r3, #18
 800aee2:	4613      	mov	r3, r2
 800aee4:	009b      	lsls	r3, r3, #2
 800aee6:	4413      	add	r3, r2
 800aee8:	005b      	lsls	r3, r3, #1
 800aeea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800aeec:	e002      	b.n	800aef4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	3b01      	subs	r3, #1
 800aef2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800aef4:	68bb      	ldr	r3, [r7, #8]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d1f9      	bne.n	800aeee <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2200      	movs	r2, #0
 800aefe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800af02:	2300      	movs	r3, #0
}
 800af04:	4618      	mov	r0, r3
 800af06:	3714      	adds	r7, #20
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr
 800af10:	40012300 	.word	0x40012300
 800af14:	40012000 	.word	0x40012000
 800af18:	20000000 	.word	0x20000000
 800af1c:	431bde83 	.word	0x431bde83

0800af20 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800af20:	b480      	push	{r7}
 800af22:	b085      	sub	sp, #20
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800af28:	4b79      	ldr	r3, [pc, #484]	; (800b110 <ADC_Init+0x1f0>)
 800af2a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	685b      	ldr	r3, [r3, #4]
 800af30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	685a      	ldr	r2, [r3, #4]
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	685b      	ldr	r3, [r3, #4]
 800af40:	431a      	orrs	r2, r3
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	685a      	ldr	r2, [r3, #4]
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800af54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	6859      	ldr	r1, [r3, #4]
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	691b      	ldr	r3, [r3, #16]
 800af60:	021a      	lsls	r2, r3, #8
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	430a      	orrs	r2, r1
 800af68:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	685a      	ldr	r2, [r3, #4]
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800af78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	6859      	ldr	r1, [r3, #4]
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	689a      	ldr	r2, [r3, #8]
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	430a      	orrs	r2, r1
 800af8a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	689a      	ldr	r2, [r3, #8]
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800af9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	6899      	ldr	r1, [r3, #8]
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	68da      	ldr	r2, [r3, #12]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	430a      	orrs	r2, r1
 800afac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afb2:	4a58      	ldr	r2, [pc, #352]	; (800b114 <ADC_Init+0x1f4>)
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d022      	beq.n	800affe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	689a      	ldr	r2, [r3, #8]
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800afc6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	6899      	ldr	r1, [r3, #8]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	430a      	orrs	r2, r1
 800afd8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	689a      	ldr	r2, [r3, #8]
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800afe8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	6899      	ldr	r1, [r3, #8]
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	430a      	orrs	r2, r1
 800affa:	609a      	str	r2, [r3, #8]
 800affc:	e00f      	b.n	800b01e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	689a      	ldr	r2, [r3, #8]
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b00c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	689a      	ldr	r2, [r3, #8]
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800b01c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	689a      	ldr	r2, [r3, #8]
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f022 0202 	bic.w	r2, r2, #2
 800b02c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	6899      	ldr	r1, [r3, #8]
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	7e1b      	ldrb	r3, [r3, #24]
 800b038:	005a      	lsls	r2, r3, #1
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	430a      	orrs	r2, r1
 800b040:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d01b      	beq.n	800b084 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	685a      	ldr	r2, [r3, #4]
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b05a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	685a      	ldr	r2, [r3, #4]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800b06a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	6859      	ldr	r1, [r3, #4]
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b076:	3b01      	subs	r3, #1
 800b078:	035a      	lsls	r2, r3, #13
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	430a      	orrs	r2, r1
 800b080:	605a      	str	r2, [r3, #4]
 800b082:	e007      	b.n	800b094 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	685a      	ldr	r2, [r3, #4]
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b092:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800b0a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	69db      	ldr	r3, [r3, #28]
 800b0ae:	3b01      	subs	r3, #1
 800b0b0:	051a      	lsls	r2, r3, #20
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	430a      	orrs	r2, r1
 800b0b8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	689a      	ldr	r2, [r3, #8]
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800b0c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	6899      	ldr	r1, [r3, #8]
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b0d6:	025a      	lsls	r2, r3, #9
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	430a      	orrs	r2, r1
 800b0de:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	689a      	ldr	r2, [r3, #8]
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b0ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	6899      	ldr	r1, [r3, #8]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	695b      	ldr	r3, [r3, #20]
 800b0fa:	029a      	lsls	r2, r3, #10
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	430a      	orrs	r2, r1
 800b102:	609a      	str	r2, [r3, #8]
}
 800b104:	bf00      	nop
 800b106:	3714      	adds	r7, #20
 800b108:	46bd      	mov	sp, r7
 800b10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10e:	4770      	bx	lr
 800b110:	40012300 	.word	0x40012300
 800b114:	0f000001 	.word	0x0f000001

0800b118 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b084      	sub	sp, #16
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b124:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b12a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d13c      	bne.n	800b1ac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b136:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	689b      	ldr	r3, [r3, #8]
 800b144:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d12b      	bne.n	800b1a4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800b150:	2b00      	cmp	r3, #0
 800b152:	d127      	bne.n	800b1a4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b15a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d006      	beq.n	800b170 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	689b      	ldr	r3, [r3, #8]
 800b168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d119      	bne.n	800b1a4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	685a      	ldr	r2, [r3, #4]
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f022 0220 	bic.w	r2, r2, #32
 800b17e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b184:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b190:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b194:	2b00      	cmp	r3, #0
 800b196:	d105      	bne.n	800b1a4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b19c:	f043 0201 	orr.w	r2, r3, #1
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800b1a4:	68f8      	ldr	r0, [r7, #12]
 800b1a6:	f7fe f841 	bl	800922c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800b1aa:	e00e      	b.n	800b1ca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1b0:	f003 0310 	and.w	r3, r3, #16
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d003      	beq.n	800b1c0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800b1b8:	68f8      	ldr	r0, [r7, #12]
 800b1ba:	f7ff fd85 	bl	800acc8 <HAL_ADC_ErrorCallback>
}
 800b1be:	e004      	b.n	800b1ca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	4798      	blx	r3
}
 800b1ca:	bf00      	nop
 800b1cc:	3710      	adds	r7, #16
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}

0800b1d2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800b1d2:	b580      	push	{r7, lr}
 800b1d4:	b084      	sub	sp, #16
 800b1d6:	af00      	add	r7, sp, #0
 800b1d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1de:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800b1e0:	68f8      	ldr	r0, [r7, #12]
 800b1e2:	f7ff fd67 	bl	800acb4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800b1e6:	bf00      	nop
 800b1e8:	3710      	adds	r7, #16
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}

0800b1ee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800b1ee:	b580      	push	{r7, lr}
 800b1f0:	b084      	sub	sp, #16
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1fa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	2240      	movs	r2, #64	; 0x40
 800b200:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b206:	f043 0204 	orr.w	r2, r3, #4
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800b20e:	68f8      	ldr	r0, [r7, #12]
 800b210:	f7ff fd5a 	bl	800acc8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800b214:	bf00      	nop
 800b216:	3710      	adds	r7, #16
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}

0800b21c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b21c:	b480      	push	{r7}
 800b21e:	b085      	sub	sp, #20
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	f003 0307 	and.w	r3, r3, #7
 800b22a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b22c:	4b0c      	ldr	r3, [pc, #48]	; (800b260 <__NVIC_SetPriorityGrouping+0x44>)
 800b22e:	68db      	ldr	r3, [r3, #12]
 800b230:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b232:	68ba      	ldr	r2, [r7, #8]
 800b234:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b238:	4013      	ands	r3, r2
 800b23a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b244:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b248:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b24c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b24e:	4a04      	ldr	r2, [pc, #16]	; (800b260 <__NVIC_SetPriorityGrouping+0x44>)
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	60d3      	str	r3, [r2, #12]
}
 800b254:	bf00      	nop
 800b256:	3714      	adds	r7, #20
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr
 800b260:	e000ed00 	.word	0xe000ed00

0800b264 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b264:	b480      	push	{r7}
 800b266:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b268:	4b04      	ldr	r3, [pc, #16]	; (800b27c <__NVIC_GetPriorityGrouping+0x18>)
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	0a1b      	lsrs	r3, r3, #8
 800b26e:	f003 0307 	and.w	r3, r3, #7
}
 800b272:	4618      	mov	r0, r3
 800b274:	46bd      	mov	sp, r7
 800b276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27a:	4770      	bx	lr
 800b27c:	e000ed00 	.word	0xe000ed00

0800b280 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b280:	b480      	push	{r7}
 800b282:	b083      	sub	sp, #12
 800b284:	af00      	add	r7, sp, #0
 800b286:	4603      	mov	r3, r0
 800b288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b28a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	db0b      	blt.n	800b2aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b292:	79fb      	ldrb	r3, [r7, #7]
 800b294:	f003 021f 	and.w	r2, r3, #31
 800b298:	4907      	ldr	r1, [pc, #28]	; (800b2b8 <__NVIC_EnableIRQ+0x38>)
 800b29a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b29e:	095b      	lsrs	r3, r3, #5
 800b2a0:	2001      	movs	r0, #1
 800b2a2:	fa00 f202 	lsl.w	r2, r0, r2
 800b2a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800b2aa:	bf00      	nop
 800b2ac:	370c      	adds	r7, #12
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b4:	4770      	bx	lr
 800b2b6:	bf00      	nop
 800b2b8:	e000e100 	.word	0xe000e100

0800b2bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b083      	sub	sp, #12
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	6039      	str	r1, [r7, #0]
 800b2c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b2c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	db0a      	blt.n	800b2e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	b2da      	uxtb	r2, r3
 800b2d4:	490c      	ldr	r1, [pc, #48]	; (800b308 <__NVIC_SetPriority+0x4c>)
 800b2d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2da:	0112      	lsls	r2, r2, #4
 800b2dc:	b2d2      	uxtb	r2, r2
 800b2de:	440b      	add	r3, r1
 800b2e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b2e4:	e00a      	b.n	800b2fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	b2da      	uxtb	r2, r3
 800b2ea:	4908      	ldr	r1, [pc, #32]	; (800b30c <__NVIC_SetPriority+0x50>)
 800b2ec:	79fb      	ldrb	r3, [r7, #7]
 800b2ee:	f003 030f 	and.w	r3, r3, #15
 800b2f2:	3b04      	subs	r3, #4
 800b2f4:	0112      	lsls	r2, r2, #4
 800b2f6:	b2d2      	uxtb	r2, r2
 800b2f8:	440b      	add	r3, r1
 800b2fa:	761a      	strb	r2, [r3, #24]
}
 800b2fc:	bf00      	nop
 800b2fe:	370c      	adds	r7, #12
 800b300:	46bd      	mov	sp, r7
 800b302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b306:	4770      	bx	lr
 800b308:	e000e100 	.word	0xe000e100
 800b30c:	e000ed00 	.word	0xe000ed00

0800b310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b310:	b480      	push	{r7}
 800b312:	b089      	sub	sp, #36	; 0x24
 800b314:	af00      	add	r7, sp, #0
 800b316:	60f8      	str	r0, [r7, #12]
 800b318:	60b9      	str	r1, [r7, #8]
 800b31a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	f003 0307 	and.w	r3, r3, #7
 800b322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b324:	69fb      	ldr	r3, [r7, #28]
 800b326:	f1c3 0307 	rsb	r3, r3, #7
 800b32a:	2b04      	cmp	r3, #4
 800b32c:	bf28      	it	cs
 800b32e:	2304      	movcs	r3, #4
 800b330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b332:	69fb      	ldr	r3, [r7, #28]
 800b334:	3304      	adds	r3, #4
 800b336:	2b06      	cmp	r3, #6
 800b338:	d902      	bls.n	800b340 <NVIC_EncodePriority+0x30>
 800b33a:	69fb      	ldr	r3, [r7, #28]
 800b33c:	3b03      	subs	r3, #3
 800b33e:	e000      	b.n	800b342 <NVIC_EncodePriority+0x32>
 800b340:	2300      	movs	r3, #0
 800b342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b344:	f04f 32ff 	mov.w	r2, #4294967295
 800b348:	69bb      	ldr	r3, [r7, #24]
 800b34a:	fa02 f303 	lsl.w	r3, r2, r3
 800b34e:	43da      	mvns	r2, r3
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	401a      	ands	r2, r3
 800b354:	697b      	ldr	r3, [r7, #20]
 800b356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b358:	f04f 31ff 	mov.w	r1, #4294967295
 800b35c:	697b      	ldr	r3, [r7, #20]
 800b35e:	fa01 f303 	lsl.w	r3, r1, r3
 800b362:	43d9      	mvns	r1, r3
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b368:	4313      	orrs	r3, r2
         );
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3724      	adds	r7, #36	; 0x24
 800b36e:	46bd      	mov	sp, r7
 800b370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b374:	4770      	bx	lr
	...

0800b378 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b082      	sub	sp, #8
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	3b01      	subs	r3, #1
 800b384:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b388:	d301      	bcc.n	800b38e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800b38a:	2301      	movs	r3, #1
 800b38c:	e00f      	b.n	800b3ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b38e:	4a0a      	ldr	r2, [pc, #40]	; (800b3b8 <SysTick_Config+0x40>)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	3b01      	subs	r3, #1
 800b394:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b396:	210f      	movs	r1, #15
 800b398:	f04f 30ff 	mov.w	r0, #4294967295
 800b39c:	f7ff ff8e 	bl	800b2bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b3a0:	4b05      	ldr	r3, [pc, #20]	; (800b3b8 <SysTick_Config+0x40>)
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b3a6:	4b04      	ldr	r3, [pc, #16]	; (800b3b8 <SysTick_Config+0x40>)
 800b3a8:	2207      	movs	r2, #7
 800b3aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b3ac:	2300      	movs	r3, #0
}
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	3708      	adds	r7, #8
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bd80      	pop	{r7, pc}
 800b3b6:	bf00      	nop
 800b3b8:	e000e010 	.word	0xe000e010

0800b3bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b082      	sub	sp, #8
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b3c4:	6878      	ldr	r0, [r7, #4]
 800b3c6:	f7ff ff29 	bl	800b21c <__NVIC_SetPriorityGrouping>
}
 800b3ca:	bf00      	nop
 800b3cc:	3708      	adds	r7, #8
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd80      	pop	{r7, pc}

0800b3d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b3d2:	b580      	push	{r7, lr}
 800b3d4:	b086      	sub	sp, #24
 800b3d6:	af00      	add	r7, sp, #0
 800b3d8:	4603      	mov	r3, r0
 800b3da:	60b9      	str	r1, [r7, #8]
 800b3dc:	607a      	str	r2, [r7, #4]
 800b3de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b3e4:	f7ff ff3e 	bl	800b264 <__NVIC_GetPriorityGrouping>
 800b3e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b3ea:	687a      	ldr	r2, [r7, #4]
 800b3ec:	68b9      	ldr	r1, [r7, #8]
 800b3ee:	6978      	ldr	r0, [r7, #20]
 800b3f0:	f7ff ff8e 	bl	800b310 <NVIC_EncodePriority>
 800b3f4:	4602      	mov	r2, r0
 800b3f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b3fa:	4611      	mov	r1, r2
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	f7ff ff5d 	bl	800b2bc <__NVIC_SetPriority>
}
 800b402:	bf00      	nop
 800b404:	3718      	adds	r7, #24
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}

0800b40a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b40a:	b580      	push	{r7, lr}
 800b40c:	b082      	sub	sp, #8
 800b40e:	af00      	add	r7, sp, #0
 800b410:	4603      	mov	r3, r0
 800b412:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b418:	4618      	mov	r0, r3
 800b41a:	f7ff ff31 	bl	800b280 <__NVIC_EnableIRQ>
}
 800b41e:	bf00      	nop
 800b420:	3708      	adds	r7, #8
 800b422:	46bd      	mov	sp, r7
 800b424:	bd80      	pop	{r7, pc}

0800b426 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b426:	b580      	push	{r7, lr}
 800b428:	b082      	sub	sp, #8
 800b42a:	af00      	add	r7, sp, #0
 800b42c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b42e:	6878      	ldr	r0, [r7, #4]
 800b430:	f7ff ffa2 	bl	800b378 <SysTick_Config>
 800b434:	4603      	mov	r3, r0
}
 800b436:	4618      	mov	r0, r3
 800b438:	3708      	adds	r7, #8
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bd80      	pop	{r7, pc}
	...

0800b440 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b086      	sub	sp, #24
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800b448:	2300      	movs	r3, #0
 800b44a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800b44c:	f7ff face 	bl	800a9ec <HAL_GetTick>
 800b450:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d101      	bne.n	800b45c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800b458:	2301      	movs	r3, #1
 800b45a:	e099      	b.n	800b590 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2200      	movs	r2, #0
 800b460:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2202      	movs	r2, #2
 800b468:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	681a      	ldr	r2, [r3, #0]
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f022 0201 	bic.w	r2, r2, #1
 800b47a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b47c:	e00f      	b.n	800b49e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b47e:	f7ff fab5 	bl	800a9ec <HAL_GetTick>
 800b482:	4602      	mov	r2, r0
 800b484:	693b      	ldr	r3, [r7, #16]
 800b486:	1ad3      	subs	r3, r2, r3
 800b488:	2b05      	cmp	r3, #5
 800b48a:	d908      	bls.n	800b49e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2220      	movs	r2, #32
 800b490:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	2203      	movs	r2, #3
 800b496:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800b49a:	2303      	movs	r3, #3
 800b49c:	e078      	b.n	800b590 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f003 0301 	and.w	r3, r3, #1
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d1e8      	bne.n	800b47e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800b4b4:	697a      	ldr	r2, [r7, #20]
 800b4b6:	4b38      	ldr	r3, [pc, #224]	; (800b598 <HAL_DMA_Init+0x158>)
 800b4b8:	4013      	ands	r3, r2
 800b4ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	685a      	ldr	r2, [r3, #4]
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	689b      	ldr	r3, [r3, #8]
 800b4c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b4ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	691b      	ldr	r3, [r3, #16]
 800b4d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b4d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	699b      	ldr	r3, [r3, #24]
 800b4dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b4e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6a1b      	ldr	r3, [r3, #32]
 800b4e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b4ea:	697a      	ldr	r2, [r7, #20]
 800b4ec:	4313      	orrs	r3, r2
 800b4ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4f4:	2b04      	cmp	r3, #4
 800b4f6:	d107      	bne.n	800b508 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b500:	4313      	orrs	r3, r2
 800b502:	697a      	ldr	r2, [r7, #20]
 800b504:	4313      	orrs	r3, r2
 800b506:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	697a      	ldr	r2, [r7, #20]
 800b50e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	695b      	ldr	r3, [r3, #20]
 800b516:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800b518:	697b      	ldr	r3, [r7, #20]
 800b51a:	f023 0307 	bic.w	r3, r3, #7
 800b51e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b524:	697a      	ldr	r2, [r7, #20]
 800b526:	4313      	orrs	r3, r2
 800b528:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b52e:	2b04      	cmp	r3, #4
 800b530:	d117      	bne.n	800b562 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b536:	697a      	ldr	r2, [r7, #20]
 800b538:	4313      	orrs	r3, r2
 800b53a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b540:	2b00      	cmp	r3, #0
 800b542:	d00e      	beq.n	800b562 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	f000 fa91 	bl	800ba6c <DMA_CheckFifoParam>
 800b54a:	4603      	mov	r3, r0
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d008      	beq.n	800b562 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	2240      	movs	r2, #64	; 0x40
 800b554:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	2201      	movs	r2, #1
 800b55a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800b55e:	2301      	movs	r3, #1
 800b560:	e016      	b.n	800b590 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	697a      	ldr	r2, [r7, #20]
 800b568:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f000 fa48 	bl	800ba00 <DMA_CalcBaseAndBitshift>
 800b570:	4603      	mov	r3, r0
 800b572:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b578:	223f      	movs	r2, #63	; 0x3f
 800b57a:	409a      	lsls	r2, r3
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	2200      	movs	r2, #0
 800b584:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	2201      	movs	r2, #1
 800b58a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800b58e:	2300      	movs	r3, #0
}
 800b590:	4618      	mov	r0, r3
 800b592:	3718      	adds	r7, #24
 800b594:	46bd      	mov	sp, r7
 800b596:	bd80      	pop	{r7, pc}
 800b598:	f010803f 	.word	0xf010803f

0800b59c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b59c:	b580      	push	{r7, lr}
 800b59e:	b086      	sub	sp, #24
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	60f8      	str	r0, [r7, #12]
 800b5a4:	60b9      	str	r1, [r7, #8]
 800b5a6:	607a      	str	r2, [r7, #4]
 800b5a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b5b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b5ba:	2b01      	cmp	r3, #1
 800b5bc:	d101      	bne.n	800b5c2 <HAL_DMA_Start_IT+0x26>
 800b5be:	2302      	movs	r3, #2
 800b5c0:	e040      	b.n	800b644 <HAL_DMA_Start_IT+0xa8>
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	2201      	movs	r2, #1
 800b5c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b5d0:	b2db      	uxtb	r3, r3
 800b5d2:	2b01      	cmp	r3, #1
 800b5d4:	d12f      	bne.n	800b636 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	2202      	movs	r2, #2
 800b5da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b5e4:	683b      	ldr	r3, [r7, #0]
 800b5e6:	687a      	ldr	r2, [r7, #4]
 800b5e8:	68b9      	ldr	r1, [r7, #8]
 800b5ea:	68f8      	ldr	r0, [r7, #12]
 800b5ec:	f000 f9da 	bl	800b9a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5f4:	223f      	movs	r2, #63	; 0x3f
 800b5f6:	409a      	lsls	r2, r3
 800b5f8:	693b      	ldr	r3, [r7, #16]
 800b5fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	681a      	ldr	r2, [r3, #0]
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	f042 0216 	orr.w	r2, r2, #22
 800b60a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b610:	2b00      	cmp	r3, #0
 800b612:	d007      	beq.n	800b624 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	681a      	ldr	r2, [r3, #0]
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	f042 0208 	orr.w	r2, r2, #8
 800b622:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	681a      	ldr	r2, [r3, #0]
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	f042 0201 	orr.w	r2, r2, #1
 800b632:	601a      	str	r2, [r3, #0]
 800b634:	e005      	b.n	800b642 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	2200      	movs	r2, #0
 800b63a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800b63e:	2302      	movs	r3, #2
 800b640:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800b642:	7dfb      	ldrb	r3, [r7, #23]
}
 800b644:	4618      	mov	r0, r3
 800b646:	3718      	adds	r7, #24
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}

0800b64c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b64c:	b480      	push	{r7}
 800b64e:	b083      	sub	sp, #12
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b65a:	b2db      	uxtb	r3, r3
 800b65c:	2b02      	cmp	r3, #2
 800b65e:	d004      	beq.n	800b66a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	2280      	movs	r2, #128	; 0x80
 800b664:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800b666:	2301      	movs	r3, #1
 800b668:	e00c      	b.n	800b684 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	2205      	movs	r2, #5
 800b66e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	681a      	ldr	r2, [r3, #0]
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f022 0201 	bic.w	r2, r2, #1
 800b680:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800b682:	2300      	movs	r3, #0
}
 800b684:	4618      	mov	r0, r3
 800b686:	370c      	adds	r7, #12
 800b688:	46bd      	mov	sp, r7
 800b68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68e:	4770      	bx	lr

0800b690 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b690:	b580      	push	{r7, lr}
 800b692:	b086      	sub	sp, #24
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800b698:	2300      	movs	r3, #0
 800b69a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800b69c:	4b92      	ldr	r3, [pc, #584]	; (800b8e8 <HAL_DMA_IRQHandler+0x258>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	4a92      	ldr	r2, [pc, #584]	; (800b8ec <HAL_DMA_IRQHandler+0x25c>)
 800b6a2:	fba2 2303 	umull	r2, r3, r2, r3
 800b6a6:	0a9b      	lsrs	r3, r3, #10
 800b6a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800b6b0:	693b      	ldr	r3, [r7, #16]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6ba:	2208      	movs	r2, #8
 800b6bc:	409a      	lsls	r2, r3
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	4013      	ands	r3, r2
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d01a      	beq.n	800b6fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f003 0304 	and.w	r3, r3, #4
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d013      	beq.n	800b6fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	681a      	ldr	r2, [r3, #0]
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f022 0204 	bic.w	r2, r2, #4
 800b6e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6e8:	2208      	movs	r2, #8
 800b6ea:	409a      	lsls	r2, r3
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b6f4:	f043 0201 	orr.w	r2, r3, #1
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b700:	2201      	movs	r2, #1
 800b702:	409a      	lsls	r2, r3
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	4013      	ands	r3, r2
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d012      	beq.n	800b732 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	695b      	ldr	r3, [r3, #20]
 800b712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b716:	2b00      	cmp	r3, #0
 800b718:	d00b      	beq.n	800b732 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b71e:	2201      	movs	r2, #1
 800b720:	409a      	lsls	r2, r3
 800b722:	693b      	ldr	r3, [r7, #16]
 800b724:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b72a:	f043 0202 	orr.w	r2, r3, #2
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b736:	2204      	movs	r2, #4
 800b738:	409a      	lsls	r2, r3
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	4013      	ands	r3, r2
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d012      	beq.n	800b768 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	f003 0302 	and.w	r3, r3, #2
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d00b      	beq.n	800b768 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b754:	2204      	movs	r2, #4
 800b756:	409a      	lsls	r2, r3
 800b758:	693b      	ldr	r3, [r7, #16]
 800b75a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b760:	f043 0204 	orr.w	r2, r3, #4
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b76c:	2210      	movs	r2, #16
 800b76e:	409a      	lsls	r2, r3
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	4013      	ands	r3, r2
 800b774:	2b00      	cmp	r3, #0
 800b776:	d043      	beq.n	800b800 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	f003 0308 	and.w	r3, r3, #8
 800b782:	2b00      	cmp	r3, #0
 800b784:	d03c      	beq.n	800b800 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b78a:	2210      	movs	r2, #16
 800b78c:	409a      	lsls	r2, r3
 800b78e:	693b      	ldr	r3, [r7, #16]
 800b790:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d018      	beq.n	800b7d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d108      	bne.n	800b7c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d024      	beq.n	800b800 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	4798      	blx	r3
 800b7be:	e01f      	b.n	800b800 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d01b      	beq.n	800b800 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b7cc:	6878      	ldr	r0, [r7, #4]
 800b7ce:	4798      	blx	r3
 800b7d0:	e016      	b.n	800b800 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d107      	bne.n	800b7f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	681a      	ldr	r2, [r3, #0]
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	f022 0208 	bic.w	r2, r2, #8
 800b7ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d003      	beq.n	800b800 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7fc:	6878      	ldr	r0, [r7, #4]
 800b7fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b804:	2220      	movs	r2, #32
 800b806:	409a      	lsls	r2, r3
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	4013      	ands	r3, r2
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	f000 808e 	beq.w	800b92e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f003 0310 	and.w	r3, r3, #16
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	f000 8086 	beq.w	800b92e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b826:	2220      	movs	r2, #32
 800b828:	409a      	lsls	r2, r3
 800b82a:	693b      	ldr	r3, [r7, #16]
 800b82c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b834:	b2db      	uxtb	r3, r3
 800b836:	2b05      	cmp	r3, #5
 800b838:	d136      	bne.n	800b8a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	681a      	ldr	r2, [r3, #0]
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f022 0216 	bic.w	r2, r2, #22
 800b848:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	695a      	ldr	r2, [r3, #20]
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b858:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d103      	bne.n	800b86a <HAL_DMA_IRQHandler+0x1da>
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b866:	2b00      	cmp	r3, #0
 800b868:	d007      	beq.n	800b87a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	681a      	ldr	r2, [r3, #0]
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	f022 0208 	bic.w	r2, r2, #8
 800b878:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b87e:	223f      	movs	r2, #63	; 0x3f
 800b880:	409a      	lsls	r2, r3
 800b882:	693b      	ldr	r3, [r7, #16]
 800b884:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2200      	movs	r2, #0
 800b88a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	2201      	movs	r2, #1
 800b892:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d07d      	beq.n	800b99a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8a2:	6878      	ldr	r0, [r7, #4]
 800b8a4:	4798      	blx	r3
        }
        return;
 800b8a6:	e078      	b.n	800b99a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d01c      	beq.n	800b8f0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d108      	bne.n	800b8d6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d030      	beq.n	800b92e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b8d0:	6878      	ldr	r0, [r7, #4]
 800b8d2:	4798      	blx	r3
 800b8d4:	e02b      	b.n	800b92e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d027      	beq.n	800b92e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8e2:	6878      	ldr	r0, [r7, #4]
 800b8e4:	4798      	blx	r3
 800b8e6:	e022      	b.n	800b92e <HAL_DMA_IRQHandler+0x29e>
 800b8e8:	20000000 	.word	0x20000000
 800b8ec:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d10f      	bne.n	800b91e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	681a      	ldr	r2, [r3, #0]
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f022 0210 	bic.w	r2, r2, #16
 800b90c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2200      	movs	r2, #0
 800b912:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2201      	movs	r2, #1
 800b91a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b922:	2b00      	cmp	r3, #0
 800b924:	d003      	beq.n	800b92e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b932:	2b00      	cmp	r3, #0
 800b934:	d032      	beq.n	800b99c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b93a:	f003 0301 	and.w	r3, r3, #1
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d022      	beq.n	800b988 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2205      	movs	r2, #5
 800b946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	681a      	ldr	r2, [r3, #0]
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	f022 0201 	bic.w	r2, r2, #1
 800b958:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	3301      	adds	r3, #1
 800b95e:	60bb      	str	r3, [r7, #8]
 800b960:	697a      	ldr	r2, [r7, #20]
 800b962:	429a      	cmp	r2, r3
 800b964:	d307      	bcc.n	800b976 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	f003 0301 	and.w	r3, r3, #1
 800b970:	2b00      	cmp	r3, #0
 800b972:	d1f2      	bne.n	800b95a <HAL_DMA_IRQHandler+0x2ca>
 800b974:	e000      	b.n	800b978 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800b976:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2200      	movs	r2, #0
 800b97c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2201      	movs	r2, #1
 800b984:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d005      	beq.n	800b99c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	4798      	blx	r3
 800b998:	e000      	b.n	800b99c <HAL_DMA_IRQHandler+0x30c>
        return;
 800b99a:	bf00      	nop
    }
  }
}
 800b99c:	3718      	adds	r7, #24
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	bd80      	pop	{r7, pc}
 800b9a2:	bf00      	nop

0800b9a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b9a4:	b480      	push	{r7}
 800b9a6:	b085      	sub	sp, #20
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	60f8      	str	r0, [r7, #12]
 800b9ac:	60b9      	str	r1, [r7, #8]
 800b9ae:	607a      	str	r2, [r7, #4]
 800b9b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	681a      	ldr	r2, [r3, #0]
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b9c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	683a      	ldr	r2, [r7, #0]
 800b9c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	689b      	ldr	r3, [r3, #8]
 800b9ce:	2b40      	cmp	r3, #64	; 0x40
 800b9d0:	d108      	bne.n	800b9e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	687a      	ldr	r2, [r7, #4]
 800b9d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	68ba      	ldr	r2, [r7, #8]
 800b9e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800b9e2:	e007      	b.n	800b9f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	68ba      	ldr	r2, [r7, #8]
 800b9ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	687a      	ldr	r2, [r7, #4]
 800b9f2:	60da      	str	r2, [r3, #12]
}
 800b9f4:	bf00      	nop
 800b9f6:	3714      	adds	r7, #20
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fe:	4770      	bx	lr

0800ba00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800ba00:	b480      	push	{r7}
 800ba02:	b085      	sub	sp, #20
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	b2db      	uxtb	r3, r3
 800ba0e:	3b10      	subs	r3, #16
 800ba10:	4a14      	ldr	r2, [pc, #80]	; (800ba64 <DMA_CalcBaseAndBitshift+0x64>)
 800ba12:	fba2 2303 	umull	r2, r3, r2, r3
 800ba16:	091b      	lsrs	r3, r3, #4
 800ba18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800ba1a:	4a13      	ldr	r2, [pc, #76]	; (800ba68 <DMA_CalcBaseAndBitshift+0x68>)
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	4413      	add	r3, r2
 800ba20:	781b      	ldrb	r3, [r3, #0]
 800ba22:	461a      	mov	r2, r3
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	2b03      	cmp	r3, #3
 800ba2c:	d909      	bls.n	800ba42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ba36:	f023 0303 	bic.w	r3, r3, #3
 800ba3a:	1d1a      	adds	r2, r3, #4
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	659a      	str	r2, [r3, #88]	; 0x58
 800ba40:	e007      	b.n	800ba52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ba4a:	f023 0303 	bic.w	r3, r3, #3
 800ba4e:	687a      	ldr	r2, [r7, #4]
 800ba50:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800ba56:	4618      	mov	r0, r3
 800ba58:	3714      	adds	r7, #20
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba60:	4770      	bx	lr
 800ba62:	bf00      	nop
 800ba64:	aaaaaaab 	.word	0xaaaaaaab
 800ba68:	080140f4 	.word	0x080140f4

0800ba6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b085      	sub	sp, #20
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ba74:	2300      	movs	r3, #0
 800ba76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	699b      	ldr	r3, [r3, #24]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d11f      	bne.n	800bac6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	2b03      	cmp	r3, #3
 800ba8a:	d855      	bhi.n	800bb38 <DMA_CheckFifoParam+0xcc>
 800ba8c:	a201      	add	r2, pc, #4	; (adr r2, 800ba94 <DMA_CheckFifoParam+0x28>)
 800ba8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba92:	bf00      	nop
 800ba94:	0800baa5 	.word	0x0800baa5
 800ba98:	0800bab7 	.word	0x0800bab7
 800ba9c:	0800baa5 	.word	0x0800baa5
 800baa0:	0800bb39 	.word	0x0800bb39
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800baac:	2b00      	cmp	r3, #0
 800baae:	d045      	beq.n	800bb3c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800bab0:	2301      	movs	r3, #1
 800bab2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bab4:	e042      	b.n	800bb3c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800babe:	d13f      	bne.n	800bb40 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800bac0:	2301      	movs	r3, #1
 800bac2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bac4:	e03c      	b.n	800bb40 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	699b      	ldr	r3, [r3, #24]
 800baca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bace:	d121      	bne.n	800bb14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	2b03      	cmp	r3, #3
 800bad4:	d836      	bhi.n	800bb44 <DMA_CheckFifoParam+0xd8>
 800bad6:	a201      	add	r2, pc, #4	; (adr r2, 800badc <DMA_CheckFifoParam+0x70>)
 800bad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800badc:	0800baed 	.word	0x0800baed
 800bae0:	0800baf3 	.word	0x0800baf3
 800bae4:	0800baed 	.word	0x0800baed
 800bae8:	0800bb05 	.word	0x0800bb05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800baec:	2301      	movs	r3, #1
 800baee:	73fb      	strb	r3, [r7, #15]
      break;
 800baf0:	e02f      	b.n	800bb52 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baf6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d024      	beq.n	800bb48 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800bafe:	2301      	movs	r3, #1
 800bb00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bb02:	e021      	b.n	800bb48 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb08:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800bb0c:	d11e      	bne.n	800bb4c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800bb0e:	2301      	movs	r3, #1
 800bb10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800bb12:	e01b      	b.n	800bb4c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800bb14:	68bb      	ldr	r3, [r7, #8]
 800bb16:	2b02      	cmp	r3, #2
 800bb18:	d902      	bls.n	800bb20 <DMA_CheckFifoParam+0xb4>
 800bb1a:	2b03      	cmp	r3, #3
 800bb1c:	d003      	beq.n	800bb26 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800bb1e:	e018      	b.n	800bb52 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800bb20:	2301      	movs	r3, #1
 800bb22:	73fb      	strb	r3, [r7, #15]
      break;
 800bb24:	e015      	b.n	800bb52 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d00e      	beq.n	800bb50 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800bb32:	2301      	movs	r3, #1
 800bb34:	73fb      	strb	r3, [r7, #15]
      break;
 800bb36:	e00b      	b.n	800bb50 <DMA_CheckFifoParam+0xe4>
      break;
 800bb38:	bf00      	nop
 800bb3a:	e00a      	b.n	800bb52 <DMA_CheckFifoParam+0xe6>
      break;
 800bb3c:	bf00      	nop
 800bb3e:	e008      	b.n	800bb52 <DMA_CheckFifoParam+0xe6>
      break;
 800bb40:	bf00      	nop
 800bb42:	e006      	b.n	800bb52 <DMA_CheckFifoParam+0xe6>
      break;
 800bb44:	bf00      	nop
 800bb46:	e004      	b.n	800bb52 <DMA_CheckFifoParam+0xe6>
      break;
 800bb48:	bf00      	nop
 800bb4a:	e002      	b.n	800bb52 <DMA_CheckFifoParam+0xe6>
      break;   
 800bb4c:	bf00      	nop
 800bb4e:	e000      	b.n	800bb52 <DMA_CheckFifoParam+0xe6>
      break;
 800bb50:	bf00      	nop
    }
  } 
  
  return status; 
 800bb52:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb54:	4618      	mov	r0, r3
 800bb56:	3714      	adds	r7, #20
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5e:	4770      	bx	lr

0800bb60 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b086      	sub	sp, #24
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	60f8      	str	r0, [r7, #12]
 800bb68:	60b9      	str	r1, [r7, #8]
 800bb6a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800bb6e:	2301      	movs	r3, #1
 800bb70:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800bb72:	4b23      	ldr	r3, [pc, #140]	; (800bc00 <HAL_FLASH_Program+0xa0>)
 800bb74:	7e1b      	ldrb	r3, [r3, #24]
 800bb76:	2b01      	cmp	r3, #1
 800bb78:	d101      	bne.n	800bb7e <HAL_FLASH_Program+0x1e>
 800bb7a:	2302      	movs	r3, #2
 800bb7c:	e03b      	b.n	800bbf6 <HAL_FLASH_Program+0x96>
 800bb7e:	4b20      	ldr	r3, [pc, #128]	; (800bc00 <HAL_FLASH_Program+0xa0>)
 800bb80:	2201      	movs	r2, #1
 800bb82:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800bb84:	f24c 3050 	movw	r0, #50000	; 0xc350
 800bb88:	f000 f870 	bl	800bc6c <FLASH_WaitForLastOperation>
 800bb8c:	4603      	mov	r3, r0
 800bb8e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 800bb90:	7dfb      	ldrb	r3, [r7, #23]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d12b      	bne.n	800bbee <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d105      	bne.n	800bba8 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800bb9c:	783b      	ldrb	r3, [r7, #0]
 800bb9e:	4619      	mov	r1, r3
 800bba0:	68b8      	ldr	r0, [r7, #8]
 800bba2:	f000 f919 	bl	800bdd8 <FLASH_Program_Byte>
 800bba6:	e016      	b.n	800bbd6 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	2b01      	cmp	r3, #1
 800bbac:	d105      	bne.n	800bbba <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800bbae:	883b      	ldrh	r3, [r7, #0]
 800bbb0:	4619      	mov	r1, r3
 800bbb2:	68b8      	ldr	r0, [r7, #8]
 800bbb4:	f000 f8ec 	bl	800bd90 <FLASH_Program_HalfWord>
 800bbb8:	e00d      	b.n	800bbd6 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	2b02      	cmp	r3, #2
 800bbbe:	d105      	bne.n	800bbcc <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	4619      	mov	r1, r3
 800bbc4:	68b8      	ldr	r0, [r7, #8]
 800bbc6:	f000 f8c1 	bl	800bd4c <FLASH_Program_Word>
 800bbca:	e004      	b.n	800bbd6 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800bbcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bbd0:	68b8      	ldr	r0, [r7, #8]
 800bbd2:	f000 f88b 	bl	800bcec <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800bbd6:	f24c 3050 	movw	r0, #50000	; 0xc350
 800bbda:	f000 f847 	bl	800bc6c <FLASH_WaitForLastOperation>
 800bbde:	4603      	mov	r3, r0
 800bbe0:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800bbe2:	4b08      	ldr	r3, [pc, #32]	; (800bc04 <HAL_FLASH_Program+0xa4>)
 800bbe4:	691b      	ldr	r3, [r3, #16]
 800bbe6:	4a07      	ldr	r2, [pc, #28]	; (800bc04 <HAL_FLASH_Program+0xa4>)
 800bbe8:	f023 0301 	bic.w	r3, r3, #1
 800bbec:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800bbee:	4b04      	ldr	r3, [pc, #16]	; (800bc00 <HAL_FLASH_Program+0xa0>)
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	761a      	strb	r2, [r3, #24]
  
  return status;
 800bbf4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	3718      	adds	r7, #24
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}
 800bbfe:	bf00      	nop
 800bc00:	200085a0 	.word	0x200085a0
 800bc04:	40023c00 	.word	0x40023c00

0800bc08 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800bc08:	b480      	push	{r7}
 800bc0a:	b083      	sub	sp, #12
 800bc0c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800bc12:	4b0b      	ldr	r3, [pc, #44]	; (800bc40 <HAL_FLASH_Unlock+0x38>)
 800bc14:	691b      	ldr	r3, [r3, #16]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	da0b      	bge.n	800bc32 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800bc1a:	4b09      	ldr	r3, [pc, #36]	; (800bc40 <HAL_FLASH_Unlock+0x38>)
 800bc1c:	4a09      	ldr	r2, [pc, #36]	; (800bc44 <HAL_FLASH_Unlock+0x3c>)
 800bc1e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800bc20:	4b07      	ldr	r3, [pc, #28]	; (800bc40 <HAL_FLASH_Unlock+0x38>)
 800bc22:	4a09      	ldr	r2, [pc, #36]	; (800bc48 <HAL_FLASH_Unlock+0x40>)
 800bc24:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800bc26:	4b06      	ldr	r3, [pc, #24]	; (800bc40 <HAL_FLASH_Unlock+0x38>)
 800bc28:	691b      	ldr	r3, [r3, #16]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	da01      	bge.n	800bc32 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800bc2e:	2301      	movs	r3, #1
 800bc30:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800bc32:	79fb      	ldrb	r3, [r7, #7]
}
 800bc34:	4618      	mov	r0, r3
 800bc36:	370c      	adds	r7, #12
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3e:	4770      	bx	lr
 800bc40:	40023c00 	.word	0x40023c00
 800bc44:	45670123 	.word	0x45670123
 800bc48:	cdef89ab 	.word	0xcdef89ab

0800bc4c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800bc4c:	b480      	push	{r7}
 800bc4e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800bc50:	4b05      	ldr	r3, [pc, #20]	; (800bc68 <HAL_FLASH_Lock+0x1c>)
 800bc52:	691b      	ldr	r3, [r3, #16]
 800bc54:	4a04      	ldr	r2, [pc, #16]	; (800bc68 <HAL_FLASH_Lock+0x1c>)
 800bc56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800bc5a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800bc5c:	2300      	movs	r3, #0
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	46bd      	mov	sp, r7
 800bc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc66:	4770      	bx	lr
 800bc68:	40023c00 	.word	0x40023c00

0800bc6c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b084      	sub	sp, #16
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800bc74:	2300      	movs	r3, #0
 800bc76:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800bc78:	4b1a      	ldr	r3, [pc, #104]	; (800bce4 <FLASH_WaitForLastOperation+0x78>)
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800bc7e:	f7fe feb5 	bl	800a9ec <HAL_GetTick>
 800bc82:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800bc84:	e010      	b.n	800bca8 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc8c:	d00c      	beq.n	800bca8 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d007      	beq.n	800bca4 <FLASH_WaitForLastOperation+0x38>
 800bc94:	f7fe feaa 	bl	800a9ec <HAL_GetTick>
 800bc98:	4602      	mov	r2, r0
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	1ad3      	subs	r3, r2, r3
 800bc9e:	687a      	ldr	r2, [r7, #4]
 800bca0:	429a      	cmp	r2, r3
 800bca2:	d201      	bcs.n	800bca8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800bca4:	2303      	movs	r3, #3
 800bca6:	e019      	b.n	800bcdc <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800bca8:	4b0f      	ldr	r3, [pc, #60]	; (800bce8 <FLASH_WaitForLastOperation+0x7c>)
 800bcaa:	68db      	ldr	r3, [r3, #12]
 800bcac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d1e8      	bne.n	800bc86 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800bcb4:	4b0c      	ldr	r3, [pc, #48]	; (800bce8 <FLASH_WaitForLastOperation+0x7c>)
 800bcb6:	68db      	ldr	r3, [r3, #12]
 800bcb8:	f003 0301 	and.w	r3, r3, #1
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d002      	beq.n	800bcc6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800bcc0:	4b09      	ldr	r3, [pc, #36]	; (800bce8 <FLASH_WaitForLastOperation+0x7c>)
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800bcc6:	4b08      	ldr	r3, [pc, #32]	; (800bce8 <FLASH_WaitForLastOperation+0x7c>)
 800bcc8:	68db      	ldr	r3, [r3, #12]
 800bcca:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d003      	beq.n	800bcda <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800bcd2:	f000 f8a3 	bl	800be1c <FLASH_SetErrorCode>
    return HAL_ERROR;
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	e000      	b.n	800bcdc <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800bcda:	2300      	movs	r3, #0
  
}  
 800bcdc:	4618      	mov	r0, r3
 800bcde:	3710      	adds	r7, #16
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bd80      	pop	{r7, pc}
 800bce4:	200085a0 	.word	0x200085a0
 800bce8:	40023c00 	.word	0x40023c00

0800bcec <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800bcec:	b490      	push	{r4, r7}
 800bcee:	b084      	sub	sp, #16
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	60f8      	str	r0, [r7, #12]
 800bcf4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800bcf8:	4b13      	ldr	r3, [pc, #76]	; (800bd48 <FLASH_Program_DoubleWord+0x5c>)
 800bcfa:	691b      	ldr	r3, [r3, #16]
 800bcfc:	4a12      	ldr	r2, [pc, #72]	; (800bd48 <FLASH_Program_DoubleWord+0x5c>)
 800bcfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bd02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800bd04:	4b10      	ldr	r3, [pc, #64]	; (800bd48 <FLASH_Program_DoubleWord+0x5c>)
 800bd06:	691b      	ldr	r3, [r3, #16]
 800bd08:	4a0f      	ldr	r2, [pc, #60]	; (800bd48 <FLASH_Program_DoubleWord+0x5c>)
 800bd0a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800bd0e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800bd10:	4b0d      	ldr	r3, [pc, #52]	; (800bd48 <FLASH_Program_DoubleWord+0x5c>)
 800bd12:	691b      	ldr	r3, [r3, #16]
 800bd14:	4a0c      	ldr	r2, [pc, #48]	; (800bd48 <FLASH_Program_DoubleWord+0x5c>)
 800bd16:	f043 0301 	orr.w	r3, r3, #1
 800bd1a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	683a      	ldr	r2, [r7, #0]
 800bd20:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800bd22:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800bd26:	e9d7 1200 	ldrd	r1, r2, [r7]
 800bd2a:	f04f 0300 	mov.w	r3, #0
 800bd2e:	f04f 0400 	mov.w	r4, #0
 800bd32:	0013      	movs	r3, r2
 800bd34:	2400      	movs	r4, #0
 800bd36:	68fa      	ldr	r2, [r7, #12]
 800bd38:	3204      	adds	r2, #4
 800bd3a:	6013      	str	r3, [r2, #0]
}
 800bd3c:	bf00      	nop
 800bd3e:	3710      	adds	r7, #16
 800bd40:	46bd      	mov	sp, r7
 800bd42:	bc90      	pop	{r4, r7}
 800bd44:	4770      	bx	lr
 800bd46:	bf00      	nop
 800bd48:	40023c00 	.word	0x40023c00

0800bd4c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800bd4c:	b480      	push	{r7}
 800bd4e:	b083      	sub	sp, #12
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	6078      	str	r0, [r7, #4]
 800bd54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800bd56:	4b0d      	ldr	r3, [pc, #52]	; (800bd8c <FLASH_Program_Word+0x40>)
 800bd58:	691b      	ldr	r3, [r3, #16]
 800bd5a:	4a0c      	ldr	r2, [pc, #48]	; (800bd8c <FLASH_Program_Word+0x40>)
 800bd5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bd60:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800bd62:	4b0a      	ldr	r3, [pc, #40]	; (800bd8c <FLASH_Program_Word+0x40>)
 800bd64:	691b      	ldr	r3, [r3, #16]
 800bd66:	4a09      	ldr	r2, [pc, #36]	; (800bd8c <FLASH_Program_Word+0x40>)
 800bd68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bd6c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800bd6e:	4b07      	ldr	r3, [pc, #28]	; (800bd8c <FLASH_Program_Word+0x40>)
 800bd70:	691b      	ldr	r3, [r3, #16]
 800bd72:	4a06      	ldr	r2, [pc, #24]	; (800bd8c <FLASH_Program_Word+0x40>)
 800bd74:	f043 0301 	orr.w	r3, r3, #1
 800bd78:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	683a      	ldr	r2, [r7, #0]
 800bd7e:	601a      	str	r2, [r3, #0]
}
 800bd80:	bf00      	nop
 800bd82:	370c      	adds	r7, #12
 800bd84:	46bd      	mov	sp, r7
 800bd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8a:	4770      	bx	lr
 800bd8c:	40023c00 	.word	0x40023c00

0800bd90 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800bd90:	b480      	push	{r7}
 800bd92:	b083      	sub	sp, #12
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
 800bd98:	460b      	mov	r3, r1
 800bd9a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800bd9c:	4b0d      	ldr	r3, [pc, #52]	; (800bdd4 <FLASH_Program_HalfWord+0x44>)
 800bd9e:	691b      	ldr	r3, [r3, #16]
 800bda0:	4a0c      	ldr	r2, [pc, #48]	; (800bdd4 <FLASH_Program_HalfWord+0x44>)
 800bda2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bda6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800bda8:	4b0a      	ldr	r3, [pc, #40]	; (800bdd4 <FLASH_Program_HalfWord+0x44>)
 800bdaa:	691b      	ldr	r3, [r3, #16]
 800bdac:	4a09      	ldr	r2, [pc, #36]	; (800bdd4 <FLASH_Program_HalfWord+0x44>)
 800bdae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bdb2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800bdb4:	4b07      	ldr	r3, [pc, #28]	; (800bdd4 <FLASH_Program_HalfWord+0x44>)
 800bdb6:	691b      	ldr	r3, [r3, #16]
 800bdb8:	4a06      	ldr	r2, [pc, #24]	; (800bdd4 <FLASH_Program_HalfWord+0x44>)
 800bdba:	f043 0301 	orr.w	r3, r3, #1
 800bdbe:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	887a      	ldrh	r2, [r7, #2]
 800bdc4:	801a      	strh	r2, [r3, #0]
}
 800bdc6:	bf00      	nop
 800bdc8:	370c      	adds	r7, #12
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd0:	4770      	bx	lr
 800bdd2:	bf00      	nop
 800bdd4:	40023c00 	.word	0x40023c00

0800bdd8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800bdd8:	b480      	push	{r7}
 800bdda:	b083      	sub	sp, #12
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
 800bde0:	460b      	mov	r3, r1
 800bde2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800bde4:	4b0c      	ldr	r3, [pc, #48]	; (800be18 <FLASH_Program_Byte+0x40>)
 800bde6:	691b      	ldr	r3, [r3, #16]
 800bde8:	4a0b      	ldr	r2, [pc, #44]	; (800be18 <FLASH_Program_Byte+0x40>)
 800bdea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bdee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800bdf0:	4b09      	ldr	r3, [pc, #36]	; (800be18 <FLASH_Program_Byte+0x40>)
 800bdf2:	4a09      	ldr	r2, [pc, #36]	; (800be18 <FLASH_Program_Byte+0x40>)
 800bdf4:	691b      	ldr	r3, [r3, #16]
 800bdf6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800bdf8:	4b07      	ldr	r3, [pc, #28]	; (800be18 <FLASH_Program_Byte+0x40>)
 800bdfa:	691b      	ldr	r3, [r3, #16]
 800bdfc:	4a06      	ldr	r2, [pc, #24]	; (800be18 <FLASH_Program_Byte+0x40>)
 800bdfe:	f043 0301 	orr.w	r3, r3, #1
 800be02:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	78fa      	ldrb	r2, [r7, #3]
 800be08:	701a      	strb	r2, [r3, #0]
}
 800be0a:	bf00      	nop
 800be0c:	370c      	adds	r7, #12
 800be0e:	46bd      	mov	sp, r7
 800be10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be14:	4770      	bx	lr
 800be16:	bf00      	nop
 800be18:	40023c00 	.word	0x40023c00

0800be1c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800be1c:	b480      	push	{r7}
 800be1e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800be20:	4b27      	ldr	r3, [pc, #156]	; (800bec0 <FLASH_SetErrorCode+0xa4>)
 800be22:	68db      	ldr	r3, [r3, #12]
 800be24:	f003 0310 	and.w	r3, r3, #16
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d008      	beq.n	800be3e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800be2c:	4b25      	ldr	r3, [pc, #148]	; (800bec4 <FLASH_SetErrorCode+0xa8>)
 800be2e:	69db      	ldr	r3, [r3, #28]
 800be30:	f043 0310 	orr.w	r3, r3, #16
 800be34:	4a23      	ldr	r2, [pc, #140]	; (800bec4 <FLASH_SetErrorCode+0xa8>)
 800be36:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800be38:	4b21      	ldr	r3, [pc, #132]	; (800bec0 <FLASH_SetErrorCode+0xa4>)
 800be3a:	2210      	movs	r2, #16
 800be3c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800be3e:	4b20      	ldr	r3, [pc, #128]	; (800bec0 <FLASH_SetErrorCode+0xa4>)
 800be40:	68db      	ldr	r3, [r3, #12]
 800be42:	f003 0320 	and.w	r3, r3, #32
 800be46:	2b00      	cmp	r3, #0
 800be48:	d008      	beq.n	800be5c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800be4a:	4b1e      	ldr	r3, [pc, #120]	; (800bec4 <FLASH_SetErrorCode+0xa8>)
 800be4c:	69db      	ldr	r3, [r3, #28]
 800be4e:	f043 0308 	orr.w	r3, r3, #8
 800be52:	4a1c      	ldr	r2, [pc, #112]	; (800bec4 <FLASH_SetErrorCode+0xa8>)
 800be54:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800be56:	4b1a      	ldr	r3, [pc, #104]	; (800bec0 <FLASH_SetErrorCode+0xa4>)
 800be58:	2220      	movs	r2, #32
 800be5a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800be5c:	4b18      	ldr	r3, [pc, #96]	; (800bec0 <FLASH_SetErrorCode+0xa4>)
 800be5e:	68db      	ldr	r3, [r3, #12]
 800be60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be64:	2b00      	cmp	r3, #0
 800be66:	d008      	beq.n	800be7a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800be68:	4b16      	ldr	r3, [pc, #88]	; (800bec4 <FLASH_SetErrorCode+0xa8>)
 800be6a:	69db      	ldr	r3, [r3, #28]
 800be6c:	f043 0304 	orr.w	r3, r3, #4
 800be70:	4a14      	ldr	r2, [pc, #80]	; (800bec4 <FLASH_SetErrorCode+0xa8>)
 800be72:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800be74:	4b12      	ldr	r3, [pc, #72]	; (800bec0 <FLASH_SetErrorCode+0xa4>)
 800be76:	2240      	movs	r2, #64	; 0x40
 800be78:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800be7a:	4b11      	ldr	r3, [pc, #68]	; (800bec0 <FLASH_SetErrorCode+0xa4>)
 800be7c:	68db      	ldr	r3, [r3, #12]
 800be7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be82:	2b00      	cmp	r3, #0
 800be84:	d008      	beq.n	800be98 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800be86:	4b0f      	ldr	r3, [pc, #60]	; (800bec4 <FLASH_SetErrorCode+0xa8>)
 800be88:	69db      	ldr	r3, [r3, #28]
 800be8a:	f043 0302 	orr.w	r3, r3, #2
 800be8e:	4a0d      	ldr	r2, [pc, #52]	; (800bec4 <FLASH_SetErrorCode+0xa8>)
 800be90:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800be92:	4b0b      	ldr	r3, [pc, #44]	; (800bec0 <FLASH_SetErrorCode+0xa4>)
 800be94:	2280      	movs	r2, #128	; 0x80
 800be96:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800be98:	4b09      	ldr	r3, [pc, #36]	; (800bec0 <FLASH_SetErrorCode+0xa4>)
 800be9a:	68db      	ldr	r3, [r3, #12]
 800be9c:	f003 0302 	and.w	r3, r3, #2
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d008      	beq.n	800beb6 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800bea4:	4b07      	ldr	r3, [pc, #28]	; (800bec4 <FLASH_SetErrorCode+0xa8>)
 800bea6:	69db      	ldr	r3, [r3, #28]
 800bea8:	f043 0320 	orr.w	r3, r3, #32
 800beac:	4a05      	ldr	r2, [pc, #20]	; (800bec4 <FLASH_SetErrorCode+0xa8>)
 800beae:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800beb0:	4b03      	ldr	r3, [pc, #12]	; (800bec0 <FLASH_SetErrorCode+0xa4>)
 800beb2:	2202      	movs	r2, #2
 800beb4:	60da      	str	r2, [r3, #12]
  }
}
 800beb6:	bf00      	nop
 800beb8:	46bd      	mov	sp, r7
 800beba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebe:	4770      	bx	lr
 800bec0:	40023c00 	.word	0x40023c00
 800bec4:	200085a0 	.word	0x200085a0

0800bec8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b084      	sub	sp, #16
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
 800bed0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800bed2:	2301      	movs	r3, #1
 800bed4:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800bed6:	2300      	movs	r3, #0
 800bed8:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800beda:	4b31      	ldr	r3, [pc, #196]	; (800bfa0 <HAL_FLASHEx_Erase+0xd8>)
 800bedc:	7e1b      	ldrb	r3, [r3, #24]
 800bede:	2b01      	cmp	r3, #1
 800bee0:	d101      	bne.n	800bee6 <HAL_FLASHEx_Erase+0x1e>
 800bee2:	2302      	movs	r3, #2
 800bee4:	e058      	b.n	800bf98 <HAL_FLASHEx_Erase+0xd0>
 800bee6:	4b2e      	ldr	r3, [pc, #184]	; (800bfa0 <HAL_FLASHEx_Erase+0xd8>)
 800bee8:	2201      	movs	r2, #1
 800beea:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800beec:	f24c 3050 	movw	r0, #50000	; 0xc350
 800bef0:	f7ff febc 	bl	800bc6c <FLASH_WaitForLastOperation>
 800bef4:	4603      	mov	r3, r0
 800bef6:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800bef8:	7bfb      	ldrb	r3, [r7, #15]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d148      	bne.n	800bf90 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	f04f 32ff 	mov.w	r2, #4294967295
 800bf04:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	2b01      	cmp	r3, #1
 800bf0c:	d115      	bne.n	800bf3a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	691b      	ldr	r3, [r3, #16]
 800bf12:	b2da      	uxtb	r2, r3
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	685b      	ldr	r3, [r3, #4]
 800bf18:	4619      	mov	r1, r3
 800bf1a:	4610      	mov	r0, r2
 800bf1c:	f000 f844 	bl	800bfa8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800bf20:	f24c 3050 	movw	r0, #50000	; 0xc350
 800bf24:	f7ff fea2 	bl	800bc6c <FLASH_WaitForLastOperation>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800bf2c:	4b1d      	ldr	r3, [pc, #116]	; (800bfa4 <HAL_FLASHEx_Erase+0xdc>)
 800bf2e:	691b      	ldr	r3, [r3, #16]
 800bf30:	4a1c      	ldr	r2, [pc, #112]	; (800bfa4 <HAL_FLASHEx_Erase+0xdc>)
 800bf32:	f023 0304 	bic.w	r3, r3, #4
 800bf36:	6113      	str	r3, [r2, #16]
 800bf38:	e028      	b.n	800bf8c <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	689b      	ldr	r3, [r3, #8]
 800bf3e:	60bb      	str	r3, [r7, #8]
 800bf40:	e01c      	b.n	800bf7c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	691b      	ldr	r3, [r3, #16]
 800bf46:	b2db      	uxtb	r3, r3
 800bf48:	4619      	mov	r1, r3
 800bf4a:	68b8      	ldr	r0, [r7, #8]
 800bf4c:	f000 f850 	bl	800bff0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800bf50:	f24c 3050 	movw	r0, #50000	; 0xc350
 800bf54:	f7ff fe8a 	bl	800bc6c <FLASH_WaitForLastOperation>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800bf5c:	4b11      	ldr	r3, [pc, #68]	; (800bfa4 <HAL_FLASHEx_Erase+0xdc>)
 800bf5e:	691b      	ldr	r3, [r3, #16]
 800bf60:	4a10      	ldr	r2, [pc, #64]	; (800bfa4 <HAL_FLASHEx_Erase+0xdc>)
 800bf62:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800bf66:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 800bf68:	7bfb      	ldrb	r3, [r7, #15]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d003      	beq.n	800bf76 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	68ba      	ldr	r2, [r7, #8]
 800bf72:	601a      	str	r2, [r3, #0]
          break;
 800bf74:	e00a      	b.n	800bf8c <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800bf76:	68bb      	ldr	r3, [r7, #8]
 800bf78:	3301      	adds	r3, #1
 800bf7a:	60bb      	str	r3, [r7, #8]
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	68da      	ldr	r2, [r3, #12]
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	689b      	ldr	r3, [r3, #8]
 800bf84:	4413      	add	r3, r2
 800bf86:	68ba      	ldr	r2, [r7, #8]
 800bf88:	429a      	cmp	r2, r3
 800bf8a:	d3da      	bcc.n	800bf42 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 800bf8c:	f000 f878 	bl	800c080 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800bf90:	4b03      	ldr	r3, [pc, #12]	; (800bfa0 <HAL_FLASHEx_Erase+0xd8>)
 800bf92:	2200      	movs	r2, #0
 800bf94:	761a      	strb	r2, [r3, #24]

  return status;
 800bf96:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3710      	adds	r7, #16
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}
 800bfa0:	200085a0 	.word	0x200085a0
 800bfa4:	40023c00 	.word	0x40023c00

0800bfa8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800bfa8:	b480      	push	{r7}
 800bfaa:	b083      	sub	sp, #12
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	4603      	mov	r3, r0
 800bfb0:	6039      	str	r1, [r7, #0]
 800bfb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800bfb4:	4b0d      	ldr	r3, [pc, #52]	; (800bfec <FLASH_MassErase+0x44>)
 800bfb6:	691b      	ldr	r3, [r3, #16]
 800bfb8:	4a0c      	ldr	r2, [pc, #48]	; (800bfec <FLASH_MassErase+0x44>)
 800bfba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bfbe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800bfc0:	4b0a      	ldr	r3, [pc, #40]	; (800bfec <FLASH_MassErase+0x44>)
 800bfc2:	691b      	ldr	r3, [r3, #16]
 800bfc4:	4a09      	ldr	r2, [pc, #36]	; (800bfec <FLASH_MassErase+0x44>)
 800bfc6:	f043 0304 	orr.w	r3, r3, #4
 800bfca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800bfcc:	4b07      	ldr	r3, [pc, #28]	; (800bfec <FLASH_MassErase+0x44>)
 800bfce:	691a      	ldr	r2, [r3, #16]
 800bfd0:	79fb      	ldrb	r3, [r7, #7]
 800bfd2:	021b      	lsls	r3, r3, #8
 800bfd4:	4313      	orrs	r3, r2
 800bfd6:	4a05      	ldr	r2, [pc, #20]	; (800bfec <FLASH_MassErase+0x44>)
 800bfd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bfdc:	6113      	str	r3, [r2, #16]
}
 800bfde:	bf00      	nop
 800bfe0:	370c      	adds	r7, #12
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe8:	4770      	bx	lr
 800bfea:	bf00      	nop
 800bfec:	40023c00 	.word	0x40023c00

0800bff0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800bff0:	b480      	push	{r7}
 800bff2:	b085      	sub	sp, #20
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
 800bff8:	460b      	mov	r3, r1
 800bffa:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800bffc:	2300      	movs	r3, #0
 800bffe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800c000:	78fb      	ldrb	r3, [r7, #3]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d102      	bne.n	800c00c <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800c006:	2300      	movs	r3, #0
 800c008:	60fb      	str	r3, [r7, #12]
 800c00a:	e010      	b.n	800c02e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800c00c:	78fb      	ldrb	r3, [r7, #3]
 800c00e:	2b01      	cmp	r3, #1
 800c010:	d103      	bne.n	800c01a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800c012:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c016:	60fb      	str	r3, [r7, #12]
 800c018:	e009      	b.n	800c02e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800c01a:	78fb      	ldrb	r3, [r7, #3]
 800c01c:	2b02      	cmp	r3, #2
 800c01e:	d103      	bne.n	800c028 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800c020:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c024:	60fb      	str	r3, [r7, #12]
 800c026:	e002      	b.n	800c02e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800c028:	f44f 7340 	mov.w	r3, #768	; 0x300
 800c02c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800c02e:	4b13      	ldr	r3, [pc, #76]	; (800c07c <FLASH_Erase_Sector+0x8c>)
 800c030:	691b      	ldr	r3, [r3, #16]
 800c032:	4a12      	ldr	r2, [pc, #72]	; (800c07c <FLASH_Erase_Sector+0x8c>)
 800c034:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c038:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800c03a:	4b10      	ldr	r3, [pc, #64]	; (800c07c <FLASH_Erase_Sector+0x8c>)
 800c03c:	691a      	ldr	r2, [r3, #16]
 800c03e:	490f      	ldr	r1, [pc, #60]	; (800c07c <FLASH_Erase_Sector+0x8c>)
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	4313      	orrs	r3, r2
 800c044:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800c046:	4b0d      	ldr	r3, [pc, #52]	; (800c07c <FLASH_Erase_Sector+0x8c>)
 800c048:	691b      	ldr	r3, [r3, #16]
 800c04a:	4a0c      	ldr	r2, [pc, #48]	; (800c07c <FLASH_Erase_Sector+0x8c>)
 800c04c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800c050:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800c052:	4b0a      	ldr	r3, [pc, #40]	; (800c07c <FLASH_Erase_Sector+0x8c>)
 800c054:	691a      	ldr	r2, [r3, #16]
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	00db      	lsls	r3, r3, #3
 800c05a:	4313      	orrs	r3, r2
 800c05c:	4a07      	ldr	r2, [pc, #28]	; (800c07c <FLASH_Erase_Sector+0x8c>)
 800c05e:	f043 0302 	orr.w	r3, r3, #2
 800c062:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800c064:	4b05      	ldr	r3, [pc, #20]	; (800c07c <FLASH_Erase_Sector+0x8c>)
 800c066:	691b      	ldr	r3, [r3, #16]
 800c068:	4a04      	ldr	r2, [pc, #16]	; (800c07c <FLASH_Erase_Sector+0x8c>)
 800c06a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c06e:	6113      	str	r3, [r2, #16]
}
 800c070:	bf00      	nop
 800c072:	3714      	adds	r7, #20
 800c074:	46bd      	mov	sp, r7
 800c076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07a:	4770      	bx	lr
 800c07c:	40023c00 	.word	0x40023c00

0800c080 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800c080:	b480      	push	{r7}
 800c082:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800c084:	4b20      	ldr	r3, [pc, #128]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d017      	beq.n	800c0c0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800c090:	4b1d      	ldr	r3, [pc, #116]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	4a1c      	ldr	r2, [pc, #112]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c096:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c09a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800c09c:	4b1a      	ldr	r3, [pc, #104]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	4a19      	ldr	r2, [pc, #100]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0a2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c0a6:	6013      	str	r3, [r2, #0]
 800c0a8:	4b17      	ldr	r3, [pc, #92]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	4a16      	ldr	r2, [pc, #88]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c0b2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800c0b4:	4b14      	ldr	r3, [pc, #80]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	4a13      	ldr	r2, [pc, #76]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c0be:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800c0c0:	4b11      	ldr	r3, [pc, #68]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d017      	beq.n	800c0fc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800c0cc:	4b0e      	ldr	r3, [pc, #56]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	4a0d      	ldr	r2, [pc, #52]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c0d6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800c0d8:	4b0b      	ldr	r3, [pc, #44]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	4a0a      	ldr	r2, [pc, #40]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c0e2:	6013      	str	r3, [r2, #0]
 800c0e4:	4b08      	ldr	r3, [pc, #32]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4a07      	ldr	r2, [pc, #28]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c0ee:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800c0f0:	4b05      	ldr	r3, [pc, #20]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	4a04      	ldr	r2, [pc, #16]	; (800c108 <FLASH_FlushCaches+0x88>)
 800c0f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c0fa:	6013      	str	r3, [r2, #0]
  }
}
 800c0fc:	bf00      	nop
 800c0fe:	46bd      	mov	sp, r7
 800c100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c104:	4770      	bx	lr
 800c106:	bf00      	nop
 800c108:	40023c00 	.word	0x40023c00

0800c10c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c10c:	b480      	push	{r7}
 800c10e:	b089      	sub	sp, #36	; 0x24
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
 800c114:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800c116:	2300      	movs	r3, #0
 800c118:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800c11a:	2300      	movs	r3, #0
 800c11c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800c11e:	2300      	movs	r3, #0
 800c120:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c122:	2300      	movs	r3, #0
 800c124:	61fb      	str	r3, [r7, #28]
 800c126:	e16b      	b.n	800c400 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800c128:	2201      	movs	r2, #1
 800c12a:	69fb      	ldr	r3, [r7, #28]
 800c12c:	fa02 f303 	lsl.w	r3, r2, r3
 800c130:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800c132:	683b      	ldr	r3, [r7, #0]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	697a      	ldr	r2, [r7, #20]
 800c138:	4013      	ands	r3, r2
 800c13a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800c13c:	693a      	ldr	r2, [r7, #16]
 800c13e:	697b      	ldr	r3, [r7, #20]
 800c140:	429a      	cmp	r2, r3
 800c142:	f040 815a 	bne.w	800c3fa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800c146:	683b      	ldr	r3, [r7, #0]
 800c148:	685b      	ldr	r3, [r3, #4]
 800c14a:	2b01      	cmp	r3, #1
 800c14c:	d00b      	beq.n	800c166 <HAL_GPIO_Init+0x5a>
 800c14e:	683b      	ldr	r3, [r7, #0]
 800c150:	685b      	ldr	r3, [r3, #4]
 800c152:	2b02      	cmp	r3, #2
 800c154:	d007      	beq.n	800c166 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c156:	683b      	ldr	r3, [r7, #0]
 800c158:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800c15a:	2b11      	cmp	r3, #17
 800c15c:	d003      	beq.n	800c166 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	685b      	ldr	r3, [r3, #4]
 800c162:	2b12      	cmp	r3, #18
 800c164:	d130      	bne.n	800c1c8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	689b      	ldr	r3, [r3, #8]
 800c16a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800c16c:	69fb      	ldr	r3, [r7, #28]
 800c16e:	005b      	lsls	r3, r3, #1
 800c170:	2203      	movs	r2, #3
 800c172:	fa02 f303 	lsl.w	r3, r2, r3
 800c176:	43db      	mvns	r3, r3
 800c178:	69ba      	ldr	r2, [r7, #24]
 800c17a:	4013      	ands	r3, r2
 800c17c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800c17e:	683b      	ldr	r3, [r7, #0]
 800c180:	68da      	ldr	r2, [r3, #12]
 800c182:	69fb      	ldr	r3, [r7, #28]
 800c184:	005b      	lsls	r3, r3, #1
 800c186:	fa02 f303 	lsl.w	r3, r2, r3
 800c18a:	69ba      	ldr	r2, [r7, #24]
 800c18c:	4313      	orrs	r3, r2
 800c18e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	69ba      	ldr	r2, [r7, #24]
 800c194:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	685b      	ldr	r3, [r3, #4]
 800c19a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800c19c:	2201      	movs	r2, #1
 800c19e:	69fb      	ldr	r3, [r7, #28]
 800c1a0:	fa02 f303 	lsl.w	r3, r2, r3
 800c1a4:	43db      	mvns	r3, r3
 800c1a6:	69ba      	ldr	r2, [r7, #24]
 800c1a8:	4013      	ands	r3, r2
 800c1aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	685b      	ldr	r3, [r3, #4]
 800c1b0:	091b      	lsrs	r3, r3, #4
 800c1b2:	f003 0201 	and.w	r2, r3, #1
 800c1b6:	69fb      	ldr	r3, [r7, #28]
 800c1b8:	fa02 f303 	lsl.w	r3, r2, r3
 800c1bc:	69ba      	ldr	r2, [r7, #24]
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	69ba      	ldr	r2, [r7, #24]
 800c1c6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	68db      	ldr	r3, [r3, #12]
 800c1cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800c1ce:	69fb      	ldr	r3, [r7, #28]
 800c1d0:	005b      	lsls	r3, r3, #1
 800c1d2:	2203      	movs	r2, #3
 800c1d4:	fa02 f303 	lsl.w	r3, r2, r3
 800c1d8:	43db      	mvns	r3, r3
 800c1da:	69ba      	ldr	r2, [r7, #24]
 800c1dc:	4013      	ands	r3, r2
 800c1de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	689a      	ldr	r2, [r3, #8]
 800c1e4:	69fb      	ldr	r3, [r7, #28]
 800c1e6:	005b      	lsls	r3, r3, #1
 800c1e8:	fa02 f303 	lsl.w	r3, r2, r3
 800c1ec:	69ba      	ldr	r2, [r7, #24]
 800c1ee:	4313      	orrs	r3, r2
 800c1f0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	69ba      	ldr	r2, [r7, #24]
 800c1f6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	685b      	ldr	r3, [r3, #4]
 800c1fc:	2b02      	cmp	r3, #2
 800c1fe:	d003      	beq.n	800c208 <HAL_GPIO_Init+0xfc>
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	685b      	ldr	r3, [r3, #4]
 800c204:	2b12      	cmp	r3, #18
 800c206:	d123      	bne.n	800c250 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c208:	69fb      	ldr	r3, [r7, #28]
 800c20a:	08da      	lsrs	r2, r3, #3
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	3208      	adds	r2, #8
 800c210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c214:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800c216:	69fb      	ldr	r3, [r7, #28]
 800c218:	f003 0307 	and.w	r3, r3, #7
 800c21c:	009b      	lsls	r3, r3, #2
 800c21e:	220f      	movs	r2, #15
 800c220:	fa02 f303 	lsl.w	r3, r2, r3
 800c224:	43db      	mvns	r3, r3
 800c226:	69ba      	ldr	r2, [r7, #24]
 800c228:	4013      	ands	r3, r2
 800c22a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	691a      	ldr	r2, [r3, #16]
 800c230:	69fb      	ldr	r3, [r7, #28]
 800c232:	f003 0307 	and.w	r3, r3, #7
 800c236:	009b      	lsls	r3, r3, #2
 800c238:	fa02 f303 	lsl.w	r3, r2, r3
 800c23c:	69ba      	ldr	r2, [r7, #24]
 800c23e:	4313      	orrs	r3, r2
 800c240:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800c242:	69fb      	ldr	r3, [r7, #28]
 800c244:	08da      	lsrs	r2, r3, #3
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	3208      	adds	r2, #8
 800c24a:	69b9      	ldr	r1, [r7, #24]
 800c24c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800c256:	69fb      	ldr	r3, [r7, #28]
 800c258:	005b      	lsls	r3, r3, #1
 800c25a:	2203      	movs	r2, #3
 800c25c:	fa02 f303 	lsl.w	r3, r2, r3
 800c260:	43db      	mvns	r3, r3
 800c262:	69ba      	ldr	r2, [r7, #24]
 800c264:	4013      	ands	r3, r2
 800c266:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	685b      	ldr	r3, [r3, #4]
 800c26c:	f003 0203 	and.w	r2, r3, #3
 800c270:	69fb      	ldr	r3, [r7, #28]
 800c272:	005b      	lsls	r3, r3, #1
 800c274:	fa02 f303 	lsl.w	r3, r2, r3
 800c278:	69ba      	ldr	r2, [r7, #24]
 800c27a:	4313      	orrs	r3, r2
 800c27c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	69ba      	ldr	r2, [r7, #24]
 800c282:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800c284:	683b      	ldr	r3, [r7, #0]
 800c286:	685b      	ldr	r3, [r3, #4]
 800c288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	f000 80b4 	beq.w	800c3fa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c292:	2300      	movs	r3, #0
 800c294:	60fb      	str	r3, [r7, #12]
 800c296:	4b5f      	ldr	r3, [pc, #380]	; (800c414 <HAL_GPIO_Init+0x308>)
 800c298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c29a:	4a5e      	ldr	r2, [pc, #376]	; (800c414 <HAL_GPIO_Init+0x308>)
 800c29c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c2a0:	6453      	str	r3, [r2, #68]	; 0x44
 800c2a2:	4b5c      	ldr	r3, [pc, #368]	; (800c414 <HAL_GPIO_Init+0x308>)
 800c2a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c2aa:	60fb      	str	r3, [r7, #12]
 800c2ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c2ae:	4a5a      	ldr	r2, [pc, #360]	; (800c418 <HAL_GPIO_Init+0x30c>)
 800c2b0:	69fb      	ldr	r3, [r7, #28]
 800c2b2:	089b      	lsrs	r3, r3, #2
 800c2b4:	3302      	adds	r3, #2
 800c2b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800c2bc:	69fb      	ldr	r3, [r7, #28]
 800c2be:	f003 0303 	and.w	r3, r3, #3
 800c2c2:	009b      	lsls	r3, r3, #2
 800c2c4:	220f      	movs	r2, #15
 800c2c6:	fa02 f303 	lsl.w	r3, r2, r3
 800c2ca:	43db      	mvns	r3, r3
 800c2cc:	69ba      	ldr	r2, [r7, #24]
 800c2ce:	4013      	ands	r3, r2
 800c2d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	4a51      	ldr	r2, [pc, #324]	; (800c41c <HAL_GPIO_Init+0x310>)
 800c2d6:	4293      	cmp	r3, r2
 800c2d8:	d02b      	beq.n	800c332 <HAL_GPIO_Init+0x226>
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	4a50      	ldr	r2, [pc, #320]	; (800c420 <HAL_GPIO_Init+0x314>)
 800c2de:	4293      	cmp	r3, r2
 800c2e0:	d025      	beq.n	800c32e <HAL_GPIO_Init+0x222>
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	4a4f      	ldr	r2, [pc, #316]	; (800c424 <HAL_GPIO_Init+0x318>)
 800c2e6:	4293      	cmp	r3, r2
 800c2e8:	d01f      	beq.n	800c32a <HAL_GPIO_Init+0x21e>
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	4a4e      	ldr	r2, [pc, #312]	; (800c428 <HAL_GPIO_Init+0x31c>)
 800c2ee:	4293      	cmp	r3, r2
 800c2f0:	d019      	beq.n	800c326 <HAL_GPIO_Init+0x21a>
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	4a4d      	ldr	r2, [pc, #308]	; (800c42c <HAL_GPIO_Init+0x320>)
 800c2f6:	4293      	cmp	r3, r2
 800c2f8:	d013      	beq.n	800c322 <HAL_GPIO_Init+0x216>
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	4a4c      	ldr	r2, [pc, #304]	; (800c430 <HAL_GPIO_Init+0x324>)
 800c2fe:	4293      	cmp	r3, r2
 800c300:	d00d      	beq.n	800c31e <HAL_GPIO_Init+0x212>
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	4a4b      	ldr	r2, [pc, #300]	; (800c434 <HAL_GPIO_Init+0x328>)
 800c306:	4293      	cmp	r3, r2
 800c308:	d007      	beq.n	800c31a <HAL_GPIO_Init+0x20e>
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	4a4a      	ldr	r2, [pc, #296]	; (800c438 <HAL_GPIO_Init+0x32c>)
 800c30e:	4293      	cmp	r3, r2
 800c310:	d101      	bne.n	800c316 <HAL_GPIO_Init+0x20a>
 800c312:	2307      	movs	r3, #7
 800c314:	e00e      	b.n	800c334 <HAL_GPIO_Init+0x228>
 800c316:	2308      	movs	r3, #8
 800c318:	e00c      	b.n	800c334 <HAL_GPIO_Init+0x228>
 800c31a:	2306      	movs	r3, #6
 800c31c:	e00a      	b.n	800c334 <HAL_GPIO_Init+0x228>
 800c31e:	2305      	movs	r3, #5
 800c320:	e008      	b.n	800c334 <HAL_GPIO_Init+0x228>
 800c322:	2304      	movs	r3, #4
 800c324:	e006      	b.n	800c334 <HAL_GPIO_Init+0x228>
 800c326:	2303      	movs	r3, #3
 800c328:	e004      	b.n	800c334 <HAL_GPIO_Init+0x228>
 800c32a:	2302      	movs	r3, #2
 800c32c:	e002      	b.n	800c334 <HAL_GPIO_Init+0x228>
 800c32e:	2301      	movs	r3, #1
 800c330:	e000      	b.n	800c334 <HAL_GPIO_Init+0x228>
 800c332:	2300      	movs	r3, #0
 800c334:	69fa      	ldr	r2, [r7, #28]
 800c336:	f002 0203 	and.w	r2, r2, #3
 800c33a:	0092      	lsls	r2, r2, #2
 800c33c:	4093      	lsls	r3, r2
 800c33e:	69ba      	ldr	r2, [r7, #24]
 800c340:	4313      	orrs	r3, r2
 800c342:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c344:	4934      	ldr	r1, [pc, #208]	; (800c418 <HAL_GPIO_Init+0x30c>)
 800c346:	69fb      	ldr	r3, [r7, #28]
 800c348:	089b      	lsrs	r3, r3, #2
 800c34a:	3302      	adds	r3, #2
 800c34c:	69ba      	ldr	r2, [r7, #24]
 800c34e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800c352:	4b3a      	ldr	r3, [pc, #232]	; (800c43c <HAL_GPIO_Init+0x330>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	43db      	mvns	r3, r3
 800c35c:	69ba      	ldr	r2, [r7, #24]
 800c35e:	4013      	ands	r3, r2
 800c360:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800c362:	683b      	ldr	r3, [r7, #0]
 800c364:	685b      	ldr	r3, [r3, #4]
 800c366:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d003      	beq.n	800c376 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800c36e:	69ba      	ldr	r2, [r7, #24]
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	4313      	orrs	r3, r2
 800c374:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800c376:	4a31      	ldr	r2, [pc, #196]	; (800c43c <HAL_GPIO_Init+0x330>)
 800c378:	69bb      	ldr	r3, [r7, #24]
 800c37a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800c37c:	4b2f      	ldr	r3, [pc, #188]	; (800c43c <HAL_GPIO_Init+0x330>)
 800c37e:	685b      	ldr	r3, [r3, #4]
 800c380:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c382:	693b      	ldr	r3, [r7, #16]
 800c384:	43db      	mvns	r3, r3
 800c386:	69ba      	ldr	r2, [r7, #24]
 800c388:	4013      	ands	r3, r2
 800c38a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	685b      	ldr	r3, [r3, #4]
 800c390:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c394:	2b00      	cmp	r3, #0
 800c396:	d003      	beq.n	800c3a0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800c398:	69ba      	ldr	r2, [r7, #24]
 800c39a:	693b      	ldr	r3, [r7, #16]
 800c39c:	4313      	orrs	r3, r2
 800c39e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800c3a0:	4a26      	ldr	r2, [pc, #152]	; (800c43c <HAL_GPIO_Init+0x330>)
 800c3a2:	69bb      	ldr	r3, [r7, #24]
 800c3a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800c3a6:	4b25      	ldr	r3, [pc, #148]	; (800c43c <HAL_GPIO_Init+0x330>)
 800c3a8:	689b      	ldr	r3, [r3, #8]
 800c3aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c3ac:	693b      	ldr	r3, [r7, #16]
 800c3ae:	43db      	mvns	r3, r3
 800c3b0:	69ba      	ldr	r2, [r7, #24]
 800c3b2:	4013      	ands	r3, r2
 800c3b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	685b      	ldr	r3, [r3, #4]
 800c3ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d003      	beq.n	800c3ca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800c3c2:	69ba      	ldr	r2, [r7, #24]
 800c3c4:	693b      	ldr	r3, [r7, #16]
 800c3c6:	4313      	orrs	r3, r2
 800c3c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800c3ca:	4a1c      	ldr	r2, [pc, #112]	; (800c43c <HAL_GPIO_Init+0x330>)
 800c3cc:	69bb      	ldr	r3, [r7, #24]
 800c3ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800c3d0:	4b1a      	ldr	r3, [pc, #104]	; (800c43c <HAL_GPIO_Init+0x330>)
 800c3d2:	68db      	ldr	r3, [r3, #12]
 800c3d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	43db      	mvns	r3, r3
 800c3da:	69ba      	ldr	r2, [r7, #24]
 800c3dc:	4013      	ands	r3, r2
 800c3de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	685b      	ldr	r3, [r3, #4]
 800c3e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d003      	beq.n	800c3f4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800c3ec:	69ba      	ldr	r2, [r7, #24]
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	4313      	orrs	r3, r2
 800c3f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800c3f4:	4a11      	ldr	r2, [pc, #68]	; (800c43c <HAL_GPIO_Init+0x330>)
 800c3f6:	69bb      	ldr	r3, [r7, #24]
 800c3f8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c3fa:	69fb      	ldr	r3, [r7, #28]
 800c3fc:	3301      	adds	r3, #1
 800c3fe:	61fb      	str	r3, [r7, #28]
 800c400:	69fb      	ldr	r3, [r7, #28]
 800c402:	2b0f      	cmp	r3, #15
 800c404:	f67f ae90 	bls.w	800c128 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800c408:	bf00      	nop
 800c40a:	3724      	adds	r7, #36	; 0x24
 800c40c:	46bd      	mov	sp, r7
 800c40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c412:	4770      	bx	lr
 800c414:	40023800 	.word	0x40023800
 800c418:	40013800 	.word	0x40013800
 800c41c:	40020000 	.word	0x40020000
 800c420:	40020400 	.word	0x40020400
 800c424:	40020800 	.word	0x40020800
 800c428:	40020c00 	.word	0x40020c00
 800c42c:	40021000 	.word	0x40021000
 800c430:	40021400 	.word	0x40021400
 800c434:	40021800 	.word	0x40021800
 800c438:	40021c00 	.word	0x40021c00
 800c43c:	40013c00 	.word	0x40013c00

0800c440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c440:	b480      	push	{r7}
 800c442:	b083      	sub	sp, #12
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
 800c448:	460b      	mov	r3, r1
 800c44a:	807b      	strh	r3, [r7, #2]
 800c44c:	4613      	mov	r3, r2
 800c44e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800c450:	787b      	ldrb	r3, [r7, #1]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d003      	beq.n	800c45e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c456:	887a      	ldrh	r2, [r7, #2]
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800c45c:	e003      	b.n	800c466 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800c45e:	887b      	ldrh	r3, [r7, #2]
 800c460:	041a      	lsls	r2, r3, #16
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	619a      	str	r2, [r3, #24]
}
 800c466:	bf00      	nop
 800c468:	370c      	adds	r7, #12
 800c46a:	46bd      	mov	sp, r7
 800c46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c470:	4770      	bx	lr
	...

0800c474 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b084      	sub	sp, #16
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d101      	bne.n	800c486 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c482:	2301      	movs	r3, #1
 800c484:	e11f      	b.n	800c6c6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c48c:	b2db      	uxtb	r3, r3
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d106      	bne.n	800c4a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	2200      	movs	r2, #0
 800c496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f7fd fef4 	bl	800a288 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	2224      	movs	r2, #36	; 0x24
 800c4a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	681a      	ldr	r2, [r3, #0]
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	f022 0201 	bic.w	r2, r2, #1
 800c4b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	681a      	ldr	r2, [r3, #0]
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c4c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	681a      	ldr	r2, [r3, #0]
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c4d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800c4d8:	f001 f820 	bl	800d51c <HAL_RCC_GetPCLK1Freq>
 800c4dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	685b      	ldr	r3, [r3, #4]
 800c4e2:	4a7b      	ldr	r2, [pc, #492]	; (800c6d0 <HAL_I2C_Init+0x25c>)
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d807      	bhi.n	800c4f8 <HAL_I2C_Init+0x84>
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	4a7a      	ldr	r2, [pc, #488]	; (800c6d4 <HAL_I2C_Init+0x260>)
 800c4ec:	4293      	cmp	r3, r2
 800c4ee:	bf94      	ite	ls
 800c4f0:	2301      	movls	r3, #1
 800c4f2:	2300      	movhi	r3, #0
 800c4f4:	b2db      	uxtb	r3, r3
 800c4f6:	e006      	b.n	800c506 <HAL_I2C_Init+0x92>
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	4a77      	ldr	r2, [pc, #476]	; (800c6d8 <HAL_I2C_Init+0x264>)
 800c4fc:	4293      	cmp	r3, r2
 800c4fe:	bf94      	ite	ls
 800c500:	2301      	movls	r3, #1
 800c502:	2300      	movhi	r3, #0
 800c504:	b2db      	uxtb	r3, r3
 800c506:	2b00      	cmp	r3, #0
 800c508:	d001      	beq.n	800c50e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800c50a:	2301      	movs	r3, #1
 800c50c:	e0db      	b.n	800c6c6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	4a72      	ldr	r2, [pc, #456]	; (800c6dc <HAL_I2C_Init+0x268>)
 800c512:	fba2 2303 	umull	r2, r3, r2, r3
 800c516:	0c9b      	lsrs	r3, r3, #18
 800c518:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	685b      	ldr	r3, [r3, #4]
 800c520:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	68ba      	ldr	r2, [r7, #8]
 800c52a:	430a      	orrs	r2, r1
 800c52c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	6a1b      	ldr	r3, [r3, #32]
 800c534:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	685b      	ldr	r3, [r3, #4]
 800c53c:	4a64      	ldr	r2, [pc, #400]	; (800c6d0 <HAL_I2C_Init+0x25c>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	d802      	bhi.n	800c548 <HAL_I2C_Init+0xd4>
 800c542:	68bb      	ldr	r3, [r7, #8]
 800c544:	3301      	adds	r3, #1
 800c546:	e009      	b.n	800c55c <HAL_I2C_Init+0xe8>
 800c548:	68bb      	ldr	r3, [r7, #8]
 800c54a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800c54e:	fb02 f303 	mul.w	r3, r2, r3
 800c552:	4a63      	ldr	r2, [pc, #396]	; (800c6e0 <HAL_I2C_Init+0x26c>)
 800c554:	fba2 2303 	umull	r2, r3, r2, r3
 800c558:	099b      	lsrs	r3, r3, #6
 800c55a:	3301      	adds	r3, #1
 800c55c:	687a      	ldr	r2, [r7, #4]
 800c55e:	6812      	ldr	r2, [r2, #0]
 800c560:	430b      	orrs	r3, r1
 800c562:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	69db      	ldr	r3, [r3, #28]
 800c56a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800c56e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	685b      	ldr	r3, [r3, #4]
 800c576:	4956      	ldr	r1, [pc, #344]	; (800c6d0 <HAL_I2C_Init+0x25c>)
 800c578:	428b      	cmp	r3, r1
 800c57a:	d80d      	bhi.n	800c598 <HAL_I2C_Init+0x124>
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	1e59      	subs	r1, r3, #1
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	685b      	ldr	r3, [r3, #4]
 800c584:	005b      	lsls	r3, r3, #1
 800c586:	fbb1 f3f3 	udiv	r3, r1, r3
 800c58a:	3301      	adds	r3, #1
 800c58c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c590:	2b04      	cmp	r3, #4
 800c592:	bf38      	it	cc
 800c594:	2304      	movcc	r3, #4
 800c596:	e04f      	b.n	800c638 <HAL_I2C_Init+0x1c4>
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	689b      	ldr	r3, [r3, #8]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d111      	bne.n	800c5c4 <HAL_I2C_Init+0x150>
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	1e58      	subs	r0, r3, #1
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	6859      	ldr	r1, [r3, #4]
 800c5a8:	460b      	mov	r3, r1
 800c5aa:	005b      	lsls	r3, r3, #1
 800c5ac:	440b      	add	r3, r1
 800c5ae:	fbb0 f3f3 	udiv	r3, r0, r3
 800c5b2:	3301      	adds	r3, #1
 800c5b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	bf0c      	ite	eq
 800c5bc:	2301      	moveq	r3, #1
 800c5be:	2300      	movne	r3, #0
 800c5c0:	b2db      	uxtb	r3, r3
 800c5c2:	e012      	b.n	800c5ea <HAL_I2C_Init+0x176>
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	1e58      	subs	r0, r3, #1
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	6859      	ldr	r1, [r3, #4]
 800c5cc:	460b      	mov	r3, r1
 800c5ce:	009b      	lsls	r3, r3, #2
 800c5d0:	440b      	add	r3, r1
 800c5d2:	0099      	lsls	r1, r3, #2
 800c5d4:	440b      	add	r3, r1
 800c5d6:	fbb0 f3f3 	udiv	r3, r0, r3
 800c5da:	3301      	adds	r3, #1
 800c5dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	bf0c      	ite	eq
 800c5e4:	2301      	moveq	r3, #1
 800c5e6:	2300      	movne	r3, #0
 800c5e8:	b2db      	uxtb	r3, r3
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d001      	beq.n	800c5f2 <HAL_I2C_Init+0x17e>
 800c5ee:	2301      	movs	r3, #1
 800c5f0:	e022      	b.n	800c638 <HAL_I2C_Init+0x1c4>
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	689b      	ldr	r3, [r3, #8]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d10e      	bne.n	800c618 <HAL_I2C_Init+0x1a4>
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	1e58      	subs	r0, r3, #1
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	6859      	ldr	r1, [r3, #4]
 800c602:	460b      	mov	r3, r1
 800c604:	005b      	lsls	r3, r3, #1
 800c606:	440b      	add	r3, r1
 800c608:	fbb0 f3f3 	udiv	r3, r0, r3
 800c60c:	3301      	adds	r3, #1
 800c60e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c612:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c616:	e00f      	b.n	800c638 <HAL_I2C_Init+0x1c4>
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	1e58      	subs	r0, r3, #1
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	6859      	ldr	r1, [r3, #4]
 800c620:	460b      	mov	r3, r1
 800c622:	009b      	lsls	r3, r3, #2
 800c624:	440b      	add	r3, r1
 800c626:	0099      	lsls	r1, r3, #2
 800c628:	440b      	add	r3, r1
 800c62a:	fbb0 f3f3 	udiv	r3, r0, r3
 800c62e:	3301      	adds	r3, #1
 800c630:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c634:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c638:	6879      	ldr	r1, [r7, #4]
 800c63a:	6809      	ldr	r1, [r1, #0]
 800c63c:	4313      	orrs	r3, r2
 800c63e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	69da      	ldr	r2, [r3, #28]
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	6a1b      	ldr	r3, [r3, #32]
 800c652:	431a      	orrs	r2, r3
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	430a      	orrs	r2, r1
 800c65a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	689b      	ldr	r3, [r3, #8]
 800c662:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800c666:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800c66a:	687a      	ldr	r2, [r7, #4]
 800c66c:	6911      	ldr	r1, [r2, #16]
 800c66e:	687a      	ldr	r2, [r7, #4]
 800c670:	68d2      	ldr	r2, [r2, #12]
 800c672:	4311      	orrs	r1, r2
 800c674:	687a      	ldr	r2, [r7, #4]
 800c676:	6812      	ldr	r2, [r2, #0]
 800c678:	430b      	orrs	r3, r1
 800c67a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	68db      	ldr	r3, [r3, #12]
 800c682:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	695a      	ldr	r2, [r3, #20]
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	699b      	ldr	r3, [r3, #24]
 800c68e:	431a      	orrs	r2, r3
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	430a      	orrs	r2, r1
 800c696:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	681a      	ldr	r2, [r3, #0]
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	f042 0201 	orr.w	r2, r2, #1
 800c6a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	2220      	movs	r2, #32
 800c6b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	2200      	movs	r2, #0
 800c6c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800c6c4:	2300      	movs	r3, #0
}
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	3710      	adds	r7, #16
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	bd80      	pop	{r7, pc}
 800c6ce:	bf00      	nop
 800c6d0:	000186a0 	.word	0x000186a0
 800c6d4:	001e847f 	.word	0x001e847f
 800c6d8:	003d08ff 	.word	0x003d08ff
 800c6dc:	431bde83 	.word	0x431bde83
 800c6e0:	10624dd3 	.word	0x10624dd3

0800c6e4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	b088      	sub	sp, #32
 800c6e8:	af02      	add	r7, sp, #8
 800c6ea:	60f8      	str	r0, [r7, #12]
 800c6ec:	607a      	str	r2, [r7, #4]
 800c6ee:	461a      	mov	r2, r3
 800c6f0:	460b      	mov	r3, r1
 800c6f2:	817b      	strh	r3, [r7, #10]
 800c6f4:	4613      	mov	r3, r2
 800c6f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800c6f8:	f7fe f978 	bl	800a9ec <HAL_GetTick>
 800c6fc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c704:	b2db      	uxtb	r3, r3
 800c706:	2b20      	cmp	r3, #32
 800c708:	f040 80e0 	bne.w	800c8cc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800c70c:	697b      	ldr	r3, [r7, #20]
 800c70e:	9300      	str	r3, [sp, #0]
 800c710:	2319      	movs	r3, #25
 800c712:	2201      	movs	r2, #1
 800c714:	4970      	ldr	r1, [pc, #448]	; (800c8d8 <HAL_I2C_Master_Transmit+0x1f4>)
 800c716:	68f8      	ldr	r0, [r7, #12]
 800c718:	f000 f964 	bl	800c9e4 <I2C_WaitOnFlagUntilTimeout>
 800c71c:	4603      	mov	r3, r0
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d001      	beq.n	800c726 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800c722:	2302      	movs	r3, #2
 800c724:	e0d3      	b.n	800c8ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c72c:	2b01      	cmp	r3, #1
 800c72e:	d101      	bne.n	800c734 <HAL_I2C_Master_Transmit+0x50>
 800c730:	2302      	movs	r3, #2
 800c732:	e0cc      	b.n	800c8ce <HAL_I2C_Master_Transmit+0x1ea>
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	2201      	movs	r2, #1
 800c738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f003 0301 	and.w	r3, r3, #1
 800c746:	2b01      	cmp	r3, #1
 800c748:	d007      	beq.n	800c75a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	681a      	ldr	r2, [r3, #0]
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	f042 0201 	orr.w	r2, r2, #1
 800c758:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	681a      	ldr	r2, [r3, #0]
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c768:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	2221      	movs	r2, #33	; 0x21
 800c76e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	2210      	movs	r2, #16
 800c776:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	2200      	movs	r2, #0
 800c77e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	687a      	ldr	r2, [r7, #4]
 800c784:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	893a      	ldrh	r2, [r7, #8]
 800c78a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c790:	b29a      	uxth	r2, r3
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	4a50      	ldr	r2, [pc, #320]	; (800c8dc <HAL_I2C_Master_Transmit+0x1f8>)
 800c79a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800c79c:	8979      	ldrh	r1, [r7, #10]
 800c79e:	697b      	ldr	r3, [r7, #20]
 800c7a0:	6a3a      	ldr	r2, [r7, #32]
 800c7a2:	68f8      	ldr	r0, [r7, #12]
 800c7a4:	f000 f89c 	bl	800c8e0 <I2C_MasterRequestWrite>
 800c7a8:	4603      	mov	r3, r0
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d001      	beq.n	800c7b2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800c7ae:	2301      	movs	r3, #1
 800c7b0:	e08d      	b.n	800c8ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	613b      	str	r3, [r7, #16]
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	695b      	ldr	r3, [r3, #20]
 800c7bc:	613b      	str	r3, [r7, #16]
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	699b      	ldr	r3, [r3, #24]
 800c7c4:	613b      	str	r3, [r7, #16]
 800c7c6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800c7c8:	e066      	b.n	800c898 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c7ca:	697a      	ldr	r2, [r7, #20]
 800c7cc:	6a39      	ldr	r1, [r7, #32]
 800c7ce:	68f8      	ldr	r0, [r7, #12]
 800c7d0:	f000 f9de 	bl	800cb90 <I2C_WaitOnTXEFlagUntilTimeout>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d00d      	beq.n	800c7f6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7de:	2b04      	cmp	r3, #4
 800c7e0:	d107      	bne.n	800c7f2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	681a      	ldr	r2, [r3, #0]
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c7f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800c7f2:	2301      	movs	r3, #1
 800c7f4:	e06b      	b.n	800c8ce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7fa:	781a      	ldrb	r2, [r3, #0]
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c806:	1c5a      	adds	r2, r3, #1
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c810:	b29b      	uxth	r3, r3
 800c812:	3b01      	subs	r3, #1
 800c814:	b29a      	uxth	r2, r3
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c81e:	3b01      	subs	r3, #1
 800c820:	b29a      	uxth	r2, r3
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	695b      	ldr	r3, [r3, #20]
 800c82c:	f003 0304 	and.w	r3, r3, #4
 800c830:	2b04      	cmp	r3, #4
 800c832:	d11b      	bne.n	800c86c <HAL_I2C_Master_Transmit+0x188>
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d017      	beq.n	800c86c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c840:	781a      	ldrb	r2, [r3, #0]
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c84c:	1c5a      	adds	r2, r3, #1
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c856:	b29b      	uxth	r3, r3
 800c858:	3b01      	subs	r3, #1
 800c85a:	b29a      	uxth	r2, r3
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c864:	3b01      	subs	r3, #1
 800c866:	b29a      	uxth	r2, r3
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c86c:	697a      	ldr	r2, [r7, #20]
 800c86e:	6a39      	ldr	r1, [r7, #32]
 800c870:	68f8      	ldr	r0, [r7, #12]
 800c872:	f000 f9ce 	bl	800cc12 <I2C_WaitOnBTFFlagUntilTimeout>
 800c876:	4603      	mov	r3, r0
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d00d      	beq.n	800c898 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c880:	2b04      	cmp	r3, #4
 800c882:	d107      	bne.n	800c894 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	681a      	ldr	r2, [r3, #0]
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c892:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800c894:	2301      	movs	r3, #1
 800c896:	e01a      	b.n	800c8ce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d194      	bne.n	800c7ca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	681a      	ldr	r2, [r3, #0]
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c8ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	2220      	movs	r2, #32
 800c8b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	e000      	b.n	800c8ce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800c8cc:	2302      	movs	r3, #2
  }
}
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	3718      	adds	r7, #24
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}
 800c8d6:	bf00      	nop
 800c8d8:	00100002 	.word	0x00100002
 800c8dc:	ffff0000 	.word	0xffff0000

0800c8e0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b088      	sub	sp, #32
 800c8e4:	af02      	add	r7, sp, #8
 800c8e6:	60f8      	str	r0, [r7, #12]
 800c8e8:	607a      	str	r2, [r7, #4]
 800c8ea:	603b      	str	r3, [r7, #0]
 800c8ec:	460b      	mov	r3, r1
 800c8ee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8f4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800c8f6:	697b      	ldr	r3, [r7, #20]
 800c8f8:	2b08      	cmp	r3, #8
 800c8fa:	d006      	beq.n	800c90a <I2C_MasterRequestWrite+0x2a>
 800c8fc:	697b      	ldr	r3, [r7, #20]
 800c8fe:	2b01      	cmp	r3, #1
 800c900:	d003      	beq.n	800c90a <I2C_MasterRequestWrite+0x2a>
 800c902:	697b      	ldr	r3, [r7, #20]
 800c904:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c908:	d108      	bne.n	800c91c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	681a      	ldr	r2, [r3, #0]
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c918:	601a      	str	r2, [r3, #0]
 800c91a:	e00b      	b.n	800c934 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c920:	2b12      	cmp	r3, #18
 800c922:	d107      	bne.n	800c934 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	681a      	ldr	r2, [r3, #0]
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c932:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	9300      	str	r3, [sp, #0]
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2200      	movs	r2, #0
 800c93c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800c940:	68f8      	ldr	r0, [r7, #12]
 800c942:	f000 f84f 	bl	800c9e4 <I2C_WaitOnFlagUntilTimeout>
 800c946:	4603      	mov	r3, r0
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d00d      	beq.n	800c968 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c956:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c95a:	d103      	bne.n	800c964 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c962:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800c964:	2303      	movs	r3, #3
 800c966:	e035      	b.n	800c9d4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	691b      	ldr	r3, [r3, #16]
 800c96c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c970:	d108      	bne.n	800c984 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800c972:	897b      	ldrh	r3, [r7, #10]
 800c974:	b2db      	uxtb	r3, r3
 800c976:	461a      	mov	r2, r3
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800c980:	611a      	str	r2, [r3, #16]
 800c982:	e01b      	b.n	800c9bc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800c984:	897b      	ldrh	r3, [r7, #10]
 800c986:	11db      	asrs	r3, r3, #7
 800c988:	b2db      	uxtb	r3, r3
 800c98a:	f003 0306 	and.w	r3, r3, #6
 800c98e:	b2db      	uxtb	r3, r3
 800c990:	f063 030f 	orn	r3, r3, #15
 800c994:	b2da      	uxtb	r2, r3
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800c99c:	683b      	ldr	r3, [r7, #0]
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	490e      	ldr	r1, [pc, #56]	; (800c9dc <I2C_MasterRequestWrite+0xfc>)
 800c9a2:	68f8      	ldr	r0, [r7, #12]
 800c9a4:	f000 f875 	bl	800ca92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800c9a8:	4603      	mov	r3, r0
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d001      	beq.n	800c9b2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	e010      	b.n	800c9d4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800c9b2:	897b      	ldrh	r3, [r7, #10]
 800c9b4:	b2da      	uxtb	r2, r3
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	687a      	ldr	r2, [r7, #4]
 800c9c0:	4907      	ldr	r1, [pc, #28]	; (800c9e0 <I2C_MasterRequestWrite+0x100>)
 800c9c2:	68f8      	ldr	r0, [r7, #12]
 800c9c4:	f000 f865 	bl	800ca92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800c9c8:	4603      	mov	r3, r0
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d001      	beq.n	800c9d2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800c9ce:	2301      	movs	r3, #1
 800c9d0:	e000      	b.n	800c9d4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800c9d2:	2300      	movs	r3, #0
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	3718      	adds	r7, #24
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	bd80      	pop	{r7, pc}
 800c9dc:	00010008 	.word	0x00010008
 800c9e0:	00010002 	.word	0x00010002

0800c9e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b084      	sub	sp, #16
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	60f8      	str	r0, [r7, #12]
 800c9ec:	60b9      	str	r1, [r7, #8]
 800c9ee:	603b      	str	r3, [r7, #0]
 800c9f0:	4613      	mov	r3, r2
 800c9f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c9f4:	e025      	b.n	800ca42 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9fc:	d021      	beq.n	800ca42 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c9fe:	f7fd fff5 	bl	800a9ec <HAL_GetTick>
 800ca02:	4602      	mov	r2, r0
 800ca04:	69bb      	ldr	r3, [r7, #24]
 800ca06:	1ad3      	subs	r3, r2, r3
 800ca08:	683a      	ldr	r2, [r7, #0]
 800ca0a:	429a      	cmp	r2, r3
 800ca0c:	d302      	bcc.n	800ca14 <I2C_WaitOnFlagUntilTimeout+0x30>
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d116      	bne.n	800ca42 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	2200      	movs	r2, #0
 800ca18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	2220      	movs	r2, #32
 800ca1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	2200      	movs	r2, #0
 800ca26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca2e:	f043 0220 	orr.w	r2, r3, #32
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	2200      	movs	r2, #0
 800ca3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800ca3e:	2301      	movs	r3, #1
 800ca40:	e023      	b.n	800ca8a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	0c1b      	lsrs	r3, r3, #16
 800ca46:	b2db      	uxtb	r3, r3
 800ca48:	2b01      	cmp	r3, #1
 800ca4a:	d10d      	bne.n	800ca68 <I2C_WaitOnFlagUntilTimeout+0x84>
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	695b      	ldr	r3, [r3, #20]
 800ca52:	43da      	mvns	r2, r3
 800ca54:	68bb      	ldr	r3, [r7, #8]
 800ca56:	4013      	ands	r3, r2
 800ca58:	b29b      	uxth	r3, r3
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	bf0c      	ite	eq
 800ca5e:	2301      	moveq	r3, #1
 800ca60:	2300      	movne	r3, #0
 800ca62:	b2db      	uxtb	r3, r3
 800ca64:	461a      	mov	r2, r3
 800ca66:	e00c      	b.n	800ca82 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	699b      	ldr	r3, [r3, #24]
 800ca6e:	43da      	mvns	r2, r3
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	4013      	ands	r3, r2
 800ca74:	b29b      	uxth	r3, r3
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	bf0c      	ite	eq
 800ca7a:	2301      	moveq	r3, #1
 800ca7c:	2300      	movne	r3, #0
 800ca7e:	b2db      	uxtb	r3, r3
 800ca80:	461a      	mov	r2, r3
 800ca82:	79fb      	ldrb	r3, [r7, #7]
 800ca84:	429a      	cmp	r2, r3
 800ca86:	d0b6      	beq.n	800c9f6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ca88:	2300      	movs	r3, #0
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3710      	adds	r7, #16
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}

0800ca92 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800ca92:	b580      	push	{r7, lr}
 800ca94:	b084      	sub	sp, #16
 800ca96:	af00      	add	r7, sp, #0
 800ca98:	60f8      	str	r0, [r7, #12]
 800ca9a:	60b9      	str	r1, [r7, #8]
 800ca9c:	607a      	str	r2, [r7, #4]
 800ca9e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800caa0:	e051      	b.n	800cb46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	695b      	ldr	r3, [r3, #20]
 800caa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800caac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cab0:	d123      	bne.n	800cafa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	681a      	ldr	r2, [r3, #0]
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cac0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800caca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	2200      	movs	r2, #0
 800cad0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	2220      	movs	r2, #32
 800cad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	2200      	movs	r2, #0
 800cade:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cae6:	f043 0204 	orr.w	r2, r3, #4
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	2200      	movs	r2, #0
 800caf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800caf6:	2301      	movs	r3, #1
 800caf8:	e046      	b.n	800cb88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb00:	d021      	beq.n	800cb46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cb02:	f7fd ff73 	bl	800a9ec <HAL_GetTick>
 800cb06:	4602      	mov	r2, r0
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	1ad3      	subs	r3, r2, r3
 800cb0c:	687a      	ldr	r2, [r7, #4]
 800cb0e:	429a      	cmp	r2, r3
 800cb10:	d302      	bcc.n	800cb18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d116      	bne.n	800cb46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	2220      	movs	r2, #32
 800cb22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	2200      	movs	r2, #0
 800cb2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb32:	f043 0220 	orr.w	r2, r3, #32
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cb42:	2301      	movs	r3, #1
 800cb44:	e020      	b.n	800cb88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800cb46:	68bb      	ldr	r3, [r7, #8]
 800cb48:	0c1b      	lsrs	r3, r3, #16
 800cb4a:	b2db      	uxtb	r3, r3
 800cb4c:	2b01      	cmp	r3, #1
 800cb4e:	d10c      	bne.n	800cb6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	695b      	ldr	r3, [r3, #20]
 800cb56:	43da      	mvns	r2, r3
 800cb58:	68bb      	ldr	r3, [r7, #8]
 800cb5a:	4013      	ands	r3, r2
 800cb5c:	b29b      	uxth	r3, r3
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	bf14      	ite	ne
 800cb62:	2301      	movne	r3, #1
 800cb64:	2300      	moveq	r3, #0
 800cb66:	b2db      	uxtb	r3, r3
 800cb68:	e00b      	b.n	800cb82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	699b      	ldr	r3, [r3, #24]
 800cb70:	43da      	mvns	r2, r3
 800cb72:	68bb      	ldr	r3, [r7, #8]
 800cb74:	4013      	ands	r3, r2
 800cb76:	b29b      	uxth	r3, r3
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	bf14      	ite	ne
 800cb7c:	2301      	movne	r3, #1
 800cb7e:	2300      	moveq	r3, #0
 800cb80:	b2db      	uxtb	r3, r3
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d18d      	bne.n	800caa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800cb86:	2300      	movs	r3, #0
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	3710      	adds	r7, #16
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}

0800cb90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b084      	sub	sp, #16
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	60f8      	str	r0, [r7, #12]
 800cb98:	60b9      	str	r1, [r7, #8]
 800cb9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800cb9c:	e02d      	b.n	800cbfa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800cb9e:	68f8      	ldr	r0, [r7, #12]
 800cba0:	f000 f878 	bl	800cc94 <I2C_IsAcknowledgeFailed>
 800cba4:	4603      	mov	r3, r0
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d001      	beq.n	800cbae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800cbaa:	2301      	movs	r3, #1
 800cbac:	e02d      	b.n	800cc0a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cbae:	68bb      	ldr	r3, [r7, #8]
 800cbb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbb4:	d021      	beq.n	800cbfa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cbb6:	f7fd ff19 	bl	800a9ec <HAL_GetTick>
 800cbba:	4602      	mov	r2, r0
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	1ad3      	subs	r3, r2, r3
 800cbc0:	68ba      	ldr	r2, [r7, #8]
 800cbc2:	429a      	cmp	r2, r3
 800cbc4:	d302      	bcc.n	800cbcc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800cbc6:	68bb      	ldr	r3, [r7, #8]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d116      	bne.n	800cbfa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	2200      	movs	r2, #0
 800cbd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	2220      	movs	r2, #32
 800cbd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	2200      	movs	r2, #0
 800cbde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbe6:	f043 0220 	orr.w	r2, r3, #32
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cbf6:	2301      	movs	r3, #1
 800cbf8:	e007      	b.n	800cc0a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	695b      	ldr	r3, [r3, #20]
 800cc00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc04:	2b80      	cmp	r3, #128	; 0x80
 800cc06:	d1ca      	bne.n	800cb9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800cc08:	2300      	movs	r3, #0
}
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	3710      	adds	r7, #16
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	bd80      	pop	{r7, pc}

0800cc12 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cc12:	b580      	push	{r7, lr}
 800cc14:	b084      	sub	sp, #16
 800cc16:	af00      	add	r7, sp, #0
 800cc18:	60f8      	str	r0, [r7, #12]
 800cc1a:	60b9      	str	r1, [r7, #8]
 800cc1c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800cc1e:	e02d      	b.n	800cc7c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800cc20:	68f8      	ldr	r0, [r7, #12]
 800cc22:	f000 f837 	bl	800cc94 <I2C_IsAcknowledgeFailed>
 800cc26:	4603      	mov	r3, r0
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d001      	beq.n	800cc30 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	e02d      	b.n	800cc8c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cc30:	68bb      	ldr	r3, [r7, #8]
 800cc32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc36:	d021      	beq.n	800cc7c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cc38:	f7fd fed8 	bl	800a9ec <HAL_GetTick>
 800cc3c:	4602      	mov	r2, r0
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	1ad3      	subs	r3, r2, r3
 800cc42:	68ba      	ldr	r2, [r7, #8]
 800cc44:	429a      	cmp	r2, r3
 800cc46:	d302      	bcc.n	800cc4e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800cc48:	68bb      	ldr	r3, [r7, #8]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d116      	bne.n	800cc7c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	2200      	movs	r2, #0
 800cc52:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	2220      	movs	r2, #32
 800cc58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	2200      	movs	r2, #0
 800cc60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc68:	f043 0220 	orr.w	r2, r3, #32
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	2200      	movs	r2, #0
 800cc74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cc78:	2301      	movs	r3, #1
 800cc7a:	e007      	b.n	800cc8c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	695b      	ldr	r3, [r3, #20]
 800cc82:	f003 0304 	and.w	r3, r3, #4
 800cc86:	2b04      	cmp	r3, #4
 800cc88:	d1ca      	bne.n	800cc20 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800cc8a:	2300      	movs	r3, #0
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3710      	adds	r7, #16
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bd80      	pop	{r7, pc}

0800cc94 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800cc94:	b480      	push	{r7}
 800cc96:	b083      	sub	sp, #12
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	695b      	ldr	r3, [r3, #20]
 800cca2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cca6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ccaa:	d11b      	bne.n	800cce4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800ccb4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	2200      	movs	r2, #0
 800ccba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2220      	movs	r2, #32
 800ccc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccd0:	f043 0204 	orr.w	r2, r3, #4
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2200      	movs	r2, #0
 800ccdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800cce0:	2301      	movs	r3, #1
 800cce2:	e000      	b.n	800cce6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800cce4:	2300      	movs	r3, #0
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	370c      	adds	r7, #12
 800ccea:	46bd      	mov	sp, r7
 800ccec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf0:	4770      	bx	lr
	...

0800ccf4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b086      	sub	sp, #24
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d101      	bne.n	800cd06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800cd02:	2301      	movs	r3, #1
 800cd04:	e25b      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	f003 0301 	and.w	r3, r3, #1
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d075      	beq.n	800cdfe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800cd12:	4ba3      	ldr	r3, [pc, #652]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd14:	689b      	ldr	r3, [r3, #8]
 800cd16:	f003 030c 	and.w	r3, r3, #12
 800cd1a:	2b04      	cmp	r3, #4
 800cd1c:	d00c      	beq.n	800cd38 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cd1e:	4ba0      	ldr	r3, [pc, #640]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd20:	689b      	ldr	r3, [r3, #8]
 800cd22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800cd26:	2b08      	cmp	r3, #8
 800cd28:	d112      	bne.n	800cd50 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cd2a:	4b9d      	ldr	r3, [pc, #628]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd2c:	685b      	ldr	r3, [r3, #4]
 800cd2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cd32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cd36:	d10b      	bne.n	800cd50 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cd38:	4b99      	ldr	r3, [pc, #612]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d05b      	beq.n	800cdfc <HAL_RCC_OscConfig+0x108>
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	685b      	ldr	r3, [r3, #4]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d157      	bne.n	800cdfc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800cd4c:	2301      	movs	r3, #1
 800cd4e:	e236      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	685b      	ldr	r3, [r3, #4]
 800cd54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cd58:	d106      	bne.n	800cd68 <HAL_RCC_OscConfig+0x74>
 800cd5a:	4b91      	ldr	r3, [pc, #580]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	4a90      	ldr	r2, [pc, #576]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd64:	6013      	str	r3, [r2, #0]
 800cd66:	e01d      	b.n	800cda4 <HAL_RCC_OscConfig+0xb0>
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	685b      	ldr	r3, [r3, #4]
 800cd6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cd70:	d10c      	bne.n	800cd8c <HAL_RCC_OscConfig+0x98>
 800cd72:	4b8b      	ldr	r3, [pc, #556]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	4a8a      	ldr	r2, [pc, #552]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cd7c:	6013      	str	r3, [r2, #0]
 800cd7e:	4b88      	ldr	r3, [pc, #544]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	4a87      	ldr	r2, [pc, #540]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd88:	6013      	str	r3, [r2, #0]
 800cd8a:	e00b      	b.n	800cda4 <HAL_RCC_OscConfig+0xb0>
 800cd8c:	4b84      	ldr	r3, [pc, #528]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	4a83      	ldr	r2, [pc, #524]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cd96:	6013      	str	r3, [r2, #0]
 800cd98:	4b81      	ldr	r3, [pc, #516]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	4a80      	ldr	r2, [pc, #512]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cd9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cda2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	685b      	ldr	r3, [r3, #4]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d013      	beq.n	800cdd4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cdac:	f7fd fe1e 	bl	800a9ec <HAL_GetTick>
 800cdb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cdb2:	e008      	b.n	800cdc6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800cdb4:	f7fd fe1a 	bl	800a9ec <HAL_GetTick>
 800cdb8:	4602      	mov	r2, r0
 800cdba:	693b      	ldr	r3, [r7, #16]
 800cdbc:	1ad3      	subs	r3, r2, r3
 800cdbe:	2b64      	cmp	r3, #100	; 0x64
 800cdc0:	d901      	bls.n	800cdc6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800cdc2:	2303      	movs	r3, #3
 800cdc4:	e1fb      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cdc6:	4b76      	ldr	r3, [pc, #472]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d0f0      	beq.n	800cdb4 <HAL_RCC_OscConfig+0xc0>
 800cdd2:	e014      	b.n	800cdfe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cdd4:	f7fd fe0a 	bl	800a9ec <HAL_GetTick>
 800cdd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cdda:	e008      	b.n	800cdee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800cddc:	f7fd fe06 	bl	800a9ec <HAL_GetTick>
 800cde0:	4602      	mov	r2, r0
 800cde2:	693b      	ldr	r3, [r7, #16]
 800cde4:	1ad3      	subs	r3, r2, r3
 800cde6:	2b64      	cmp	r3, #100	; 0x64
 800cde8:	d901      	bls.n	800cdee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800cdea:	2303      	movs	r3, #3
 800cdec:	e1e7      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cdee:	4b6c      	ldr	r3, [pc, #432]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d1f0      	bne.n	800cddc <HAL_RCC_OscConfig+0xe8>
 800cdfa:	e000      	b.n	800cdfe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cdfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f003 0302 	and.w	r3, r3, #2
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d063      	beq.n	800ced2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800ce0a:	4b65      	ldr	r3, [pc, #404]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800ce0c:	689b      	ldr	r3, [r3, #8]
 800ce0e:	f003 030c 	and.w	r3, r3, #12
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d00b      	beq.n	800ce2e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ce16:	4b62      	ldr	r3, [pc, #392]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800ce18:	689b      	ldr	r3, [r3, #8]
 800ce1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800ce1e:	2b08      	cmp	r3, #8
 800ce20:	d11c      	bne.n	800ce5c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ce22:	4b5f      	ldr	r3, [pc, #380]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800ce24:	685b      	ldr	r3, [r3, #4]
 800ce26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d116      	bne.n	800ce5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ce2e:	4b5c      	ldr	r3, [pc, #368]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	f003 0302 	and.w	r3, r3, #2
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d005      	beq.n	800ce46 <HAL_RCC_OscConfig+0x152>
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	68db      	ldr	r3, [r3, #12]
 800ce3e:	2b01      	cmp	r3, #1
 800ce40:	d001      	beq.n	800ce46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800ce42:	2301      	movs	r3, #1
 800ce44:	e1bb      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ce46:	4b56      	ldr	r3, [pc, #344]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	691b      	ldr	r3, [r3, #16]
 800ce52:	00db      	lsls	r3, r3, #3
 800ce54:	4952      	ldr	r1, [pc, #328]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800ce56:	4313      	orrs	r3, r2
 800ce58:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ce5a:	e03a      	b.n	800ced2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	68db      	ldr	r3, [r3, #12]
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d020      	beq.n	800cea6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ce64:	4b4f      	ldr	r3, [pc, #316]	; (800cfa4 <HAL_RCC_OscConfig+0x2b0>)
 800ce66:	2201      	movs	r2, #1
 800ce68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce6a:	f7fd fdbf 	bl	800a9ec <HAL_GetTick>
 800ce6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ce70:	e008      	b.n	800ce84 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800ce72:	f7fd fdbb 	bl	800a9ec <HAL_GetTick>
 800ce76:	4602      	mov	r2, r0
 800ce78:	693b      	ldr	r3, [r7, #16]
 800ce7a:	1ad3      	subs	r3, r2, r3
 800ce7c:	2b02      	cmp	r3, #2
 800ce7e:	d901      	bls.n	800ce84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800ce80:	2303      	movs	r3, #3
 800ce82:	e19c      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ce84:	4b46      	ldr	r3, [pc, #280]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	f003 0302 	and.w	r3, r3, #2
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d0f0      	beq.n	800ce72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ce90:	4b43      	ldr	r3, [pc, #268]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	691b      	ldr	r3, [r3, #16]
 800ce9c:	00db      	lsls	r3, r3, #3
 800ce9e:	4940      	ldr	r1, [pc, #256]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cea0:	4313      	orrs	r3, r2
 800cea2:	600b      	str	r3, [r1, #0]
 800cea4:	e015      	b.n	800ced2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cea6:	4b3f      	ldr	r3, [pc, #252]	; (800cfa4 <HAL_RCC_OscConfig+0x2b0>)
 800cea8:	2200      	movs	r2, #0
 800ceaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ceac:	f7fd fd9e 	bl	800a9ec <HAL_GetTick>
 800ceb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ceb2:	e008      	b.n	800cec6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800ceb4:	f7fd fd9a 	bl	800a9ec <HAL_GetTick>
 800ceb8:	4602      	mov	r2, r0
 800ceba:	693b      	ldr	r3, [r7, #16]
 800cebc:	1ad3      	subs	r3, r2, r3
 800cebe:	2b02      	cmp	r3, #2
 800cec0:	d901      	bls.n	800cec6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800cec2:	2303      	movs	r3, #3
 800cec4:	e17b      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cec6:	4b36      	ldr	r3, [pc, #216]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	f003 0302 	and.w	r3, r3, #2
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d1f0      	bne.n	800ceb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	f003 0308 	and.w	r3, r3, #8
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d030      	beq.n	800cf40 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	695b      	ldr	r3, [r3, #20]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d016      	beq.n	800cf14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800cee6:	4b30      	ldr	r3, [pc, #192]	; (800cfa8 <HAL_RCC_OscConfig+0x2b4>)
 800cee8:	2201      	movs	r2, #1
 800ceea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ceec:	f7fd fd7e 	bl	800a9ec <HAL_GetTick>
 800cef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cef2:	e008      	b.n	800cf06 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cef4:	f7fd fd7a 	bl	800a9ec <HAL_GetTick>
 800cef8:	4602      	mov	r2, r0
 800cefa:	693b      	ldr	r3, [r7, #16]
 800cefc:	1ad3      	subs	r3, r2, r3
 800cefe:	2b02      	cmp	r3, #2
 800cf00:	d901      	bls.n	800cf06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800cf02:	2303      	movs	r3, #3
 800cf04:	e15b      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cf06:	4b26      	ldr	r3, [pc, #152]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cf08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cf0a:	f003 0302 	and.w	r3, r3, #2
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d0f0      	beq.n	800cef4 <HAL_RCC_OscConfig+0x200>
 800cf12:	e015      	b.n	800cf40 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cf14:	4b24      	ldr	r3, [pc, #144]	; (800cfa8 <HAL_RCC_OscConfig+0x2b4>)
 800cf16:	2200      	movs	r2, #0
 800cf18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800cf1a:	f7fd fd67 	bl	800a9ec <HAL_GetTick>
 800cf1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cf20:	e008      	b.n	800cf34 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cf22:	f7fd fd63 	bl	800a9ec <HAL_GetTick>
 800cf26:	4602      	mov	r2, r0
 800cf28:	693b      	ldr	r3, [r7, #16]
 800cf2a:	1ad3      	subs	r3, r2, r3
 800cf2c:	2b02      	cmp	r3, #2
 800cf2e:	d901      	bls.n	800cf34 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800cf30:	2303      	movs	r3, #3
 800cf32:	e144      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cf34:	4b1a      	ldr	r3, [pc, #104]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cf36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cf38:	f003 0302 	and.w	r3, r3, #2
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d1f0      	bne.n	800cf22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	f003 0304 	and.w	r3, r3, #4
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	f000 80a0 	beq.w	800d08e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cf4e:	2300      	movs	r3, #0
 800cf50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cf52:	4b13      	ldr	r3, [pc, #76]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cf54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d10f      	bne.n	800cf7e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cf5e:	2300      	movs	r3, #0
 800cf60:	60bb      	str	r3, [r7, #8]
 800cf62:	4b0f      	ldr	r3, [pc, #60]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cf64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf66:	4a0e      	ldr	r2, [pc, #56]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cf68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf6c:	6413      	str	r3, [r2, #64]	; 0x40
 800cf6e:	4b0c      	ldr	r3, [pc, #48]	; (800cfa0 <HAL_RCC_OscConfig+0x2ac>)
 800cf70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cf76:	60bb      	str	r3, [r7, #8]
 800cf78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cf7a:	2301      	movs	r3, #1
 800cf7c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cf7e:	4b0b      	ldr	r3, [pc, #44]	; (800cfac <HAL_RCC_OscConfig+0x2b8>)
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d121      	bne.n	800cfce <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800cf8a:	4b08      	ldr	r3, [pc, #32]	; (800cfac <HAL_RCC_OscConfig+0x2b8>)
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	4a07      	ldr	r2, [pc, #28]	; (800cfac <HAL_RCC_OscConfig+0x2b8>)
 800cf90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cf94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cf96:	f7fd fd29 	bl	800a9ec <HAL_GetTick>
 800cf9a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cf9c:	e011      	b.n	800cfc2 <HAL_RCC_OscConfig+0x2ce>
 800cf9e:	bf00      	nop
 800cfa0:	40023800 	.word	0x40023800
 800cfa4:	42470000 	.word	0x42470000
 800cfa8:	42470e80 	.word	0x42470e80
 800cfac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cfb0:	f7fd fd1c 	bl	800a9ec <HAL_GetTick>
 800cfb4:	4602      	mov	r2, r0
 800cfb6:	693b      	ldr	r3, [r7, #16]
 800cfb8:	1ad3      	subs	r3, r2, r3
 800cfba:	2b02      	cmp	r3, #2
 800cfbc:	d901      	bls.n	800cfc2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800cfbe:	2303      	movs	r3, #3
 800cfc0:	e0fd      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cfc2:	4b81      	ldr	r3, [pc, #516]	; (800d1c8 <HAL_RCC_OscConfig+0x4d4>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d0f0      	beq.n	800cfb0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	689b      	ldr	r3, [r3, #8]
 800cfd2:	2b01      	cmp	r3, #1
 800cfd4:	d106      	bne.n	800cfe4 <HAL_RCC_OscConfig+0x2f0>
 800cfd6:	4b7d      	ldr	r3, [pc, #500]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800cfd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cfda:	4a7c      	ldr	r2, [pc, #496]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800cfdc:	f043 0301 	orr.w	r3, r3, #1
 800cfe0:	6713      	str	r3, [r2, #112]	; 0x70
 800cfe2:	e01c      	b.n	800d01e <HAL_RCC_OscConfig+0x32a>
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	689b      	ldr	r3, [r3, #8]
 800cfe8:	2b05      	cmp	r3, #5
 800cfea:	d10c      	bne.n	800d006 <HAL_RCC_OscConfig+0x312>
 800cfec:	4b77      	ldr	r3, [pc, #476]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800cfee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cff0:	4a76      	ldr	r2, [pc, #472]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800cff2:	f043 0304 	orr.w	r3, r3, #4
 800cff6:	6713      	str	r3, [r2, #112]	; 0x70
 800cff8:	4b74      	ldr	r3, [pc, #464]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800cffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cffc:	4a73      	ldr	r2, [pc, #460]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800cffe:	f043 0301 	orr.w	r3, r3, #1
 800d002:	6713      	str	r3, [r2, #112]	; 0x70
 800d004:	e00b      	b.n	800d01e <HAL_RCC_OscConfig+0x32a>
 800d006:	4b71      	ldr	r3, [pc, #452]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d00a:	4a70      	ldr	r2, [pc, #448]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d00c:	f023 0301 	bic.w	r3, r3, #1
 800d010:	6713      	str	r3, [r2, #112]	; 0x70
 800d012:	4b6e      	ldr	r3, [pc, #440]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d016:	4a6d      	ldr	r2, [pc, #436]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d018:	f023 0304 	bic.w	r3, r3, #4
 800d01c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	689b      	ldr	r3, [r3, #8]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d015      	beq.n	800d052 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d026:	f7fd fce1 	bl	800a9ec <HAL_GetTick>
 800d02a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d02c:	e00a      	b.n	800d044 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d02e:	f7fd fcdd 	bl	800a9ec <HAL_GetTick>
 800d032:	4602      	mov	r2, r0
 800d034:	693b      	ldr	r3, [r7, #16]
 800d036:	1ad3      	subs	r3, r2, r3
 800d038:	f241 3288 	movw	r2, #5000	; 0x1388
 800d03c:	4293      	cmp	r3, r2
 800d03e:	d901      	bls.n	800d044 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800d040:	2303      	movs	r3, #3
 800d042:	e0bc      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d044:	4b61      	ldr	r3, [pc, #388]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d048:	f003 0302 	and.w	r3, r3, #2
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d0ee      	beq.n	800d02e <HAL_RCC_OscConfig+0x33a>
 800d050:	e014      	b.n	800d07c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d052:	f7fd fccb 	bl	800a9ec <HAL_GetTick>
 800d056:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d058:	e00a      	b.n	800d070 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d05a:	f7fd fcc7 	bl	800a9ec <HAL_GetTick>
 800d05e:	4602      	mov	r2, r0
 800d060:	693b      	ldr	r3, [r7, #16]
 800d062:	1ad3      	subs	r3, r2, r3
 800d064:	f241 3288 	movw	r2, #5000	; 0x1388
 800d068:	4293      	cmp	r3, r2
 800d06a:	d901      	bls.n	800d070 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800d06c:	2303      	movs	r3, #3
 800d06e:	e0a6      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d070:	4b56      	ldr	r3, [pc, #344]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d074:	f003 0302 	and.w	r3, r3, #2
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d1ee      	bne.n	800d05a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d07c:	7dfb      	ldrb	r3, [r7, #23]
 800d07e:	2b01      	cmp	r3, #1
 800d080:	d105      	bne.n	800d08e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d082:	4b52      	ldr	r3, [pc, #328]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d086:	4a51      	ldr	r2, [pc, #324]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d088:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d08c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	699b      	ldr	r3, [r3, #24]
 800d092:	2b00      	cmp	r3, #0
 800d094:	f000 8092 	beq.w	800d1bc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d098:	4b4c      	ldr	r3, [pc, #304]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d09a:	689b      	ldr	r3, [r3, #8]
 800d09c:	f003 030c 	and.w	r3, r3, #12
 800d0a0:	2b08      	cmp	r3, #8
 800d0a2:	d05c      	beq.n	800d15e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	699b      	ldr	r3, [r3, #24]
 800d0a8:	2b02      	cmp	r3, #2
 800d0aa:	d141      	bne.n	800d130 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d0ac:	4b48      	ldr	r3, [pc, #288]	; (800d1d0 <HAL_RCC_OscConfig+0x4dc>)
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d0b2:	f7fd fc9b 	bl	800a9ec <HAL_GetTick>
 800d0b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d0b8:	e008      	b.n	800d0cc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d0ba:	f7fd fc97 	bl	800a9ec <HAL_GetTick>
 800d0be:	4602      	mov	r2, r0
 800d0c0:	693b      	ldr	r3, [r7, #16]
 800d0c2:	1ad3      	subs	r3, r2, r3
 800d0c4:	2b02      	cmp	r3, #2
 800d0c6:	d901      	bls.n	800d0cc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800d0c8:	2303      	movs	r3, #3
 800d0ca:	e078      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d0cc:	4b3f      	ldr	r3, [pc, #252]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d1f0      	bne.n	800d0ba <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	69da      	ldr	r2, [r3, #28]
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	6a1b      	ldr	r3, [r3, #32]
 800d0e0:	431a      	orrs	r2, r3
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0e6:	019b      	lsls	r3, r3, #6
 800d0e8:	431a      	orrs	r2, r3
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0ee:	085b      	lsrs	r3, r3, #1
 800d0f0:	3b01      	subs	r3, #1
 800d0f2:	041b      	lsls	r3, r3, #16
 800d0f4:	431a      	orrs	r2, r3
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0fa:	061b      	lsls	r3, r3, #24
 800d0fc:	4933      	ldr	r1, [pc, #204]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d0fe:	4313      	orrs	r3, r2
 800d100:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d102:	4b33      	ldr	r3, [pc, #204]	; (800d1d0 <HAL_RCC_OscConfig+0x4dc>)
 800d104:	2201      	movs	r2, #1
 800d106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d108:	f7fd fc70 	bl	800a9ec <HAL_GetTick>
 800d10c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d10e:	e008      	b.n	800d122 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d110:	f7fd fc6c 	bl	800a9ec <HAL_GetTick>
 800d114:	4602      	mov	r2, r0
 800d116:	693b      	ldr	r3, [r7, #16]
 800d118:	1ad3      	subs	r3, r2, r3
 800d11a:	2b02      	cmp	r3, #2
 800d11c:	d901      	bls.n	800d122 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800d11e:	2303      	movs	r3, #3
 800d120:	e04d      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d122:	4b2a      	ldr	r3, [pc, #168]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d0f0      	beq.n	800d110 <HAL_RCC_OscConfig+0x41c>
 800d12e:	e045      	b.n	800d1bc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d130:	4b27      	ldr	r3, [pc, #156]	; (800d1d0 <HAL_RCC_OscConfig+0x4dc>)
 800d132:	2200      	movs	r2, #0
 800d134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d136:	f7fd fc59 	bl	800a9ec <HAL_GetTick>
 800d13a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d13c:	e008      	b.n	800d150 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d13e:	f7fd fc55 	bl	800a9ec <HAL_GetTick>
 800d142:	4602      	mov	r2, r0
 800d144:	693b      	ldr	r3, [r7, #16]
 800d146:	1ad3      	subs	r3, r2, r3
 800d148:	2b02      	cmp	r3, #2
 800d14a:	d901      	bls.n	800d150 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800d14c:	2303      	movs	r3, #3
 800d14e:	e036      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d150:	4b1e      	ldr	r3, [pc, #120]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d1f0      	bne.n	800d13e <HAL_RCC_OscConfig+0x44a>
 800d15c:	e02e      	b.n	800d1bc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	699b      	ldr	r3, [r3, #24]
 800d162:	2b01      	cmp	r3, #1
 800d164:	d101      	bne.n	800d16a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800d166:	2301      	movs	r3, #1
 800d168:	e029      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800d16a:	4b18      	ldr	r3, [pc, #96]	; (800d1cc <HAL_RCC_OscConfig+0x4d8>)
 800d16c:	685b      	ldr	r3, [r3, #4]
 800d16e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	69db      	ldr	r3, [r3, #28]
 800d17a:	429a      	cmp	r2, r3
 800d17c:	d11c      	bne.n	800d1b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d188:	429a      	cmp	r2, r3
 800d18a:	d115      	bne.n	800d1b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d18c:	68fa      	ldr	r2, [r7, #12]
 800d18e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d192:	4013      	ands	r3, r2
 800d194:	687a      	ldr	r2, [r7, #4]
 800d196:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d198:	4293      	cmp	r3, r2
 800d19a:	d10d      	bne.n	800d1b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d1a6:	429a      	cmp	r2, r3
 800d1a8:	d106      	bne.n	800d1b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d1b4:	429a      	cmp	r2, r3
 800d1b6:	d001      	beq.n	800d1bc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800d1b8:	2301      	movs	r3, #1
 800d1ba:	e000      	b.n	800d1be <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800d1bc:	2300      	movs	r3, #0
}
 800d1be:	4618      	mov	r0, r3
 800d1c0:	3718      	adds	r7, #24
 800d1c2:	46bd      	mov	sp, r7
 800d1c4:	bd80      	pop	{r7, pc}
 800d1c6:	bf00      	nop
 800d1c8:	40007000 	.word	0x40007000
 800d1cc:	40023800 	.word	0x40023800
 800d1d0:	42470060 	.word	0x42470060

0800d1d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	b084      	sub	sp, #16
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	6078      	str	r0, [r7, #4]
 800d1dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d101      	bne.n	800d1e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d1e4:	2301      	movs	r3, #1
 800d1e6:	e0cc      	b.n	800d382 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800d1e8:	4b68      	ldr	r3, [pc, #416]	; (800d38c <HAL_RCC_ClockConfig+0x1b8>)
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	f003 030f 	and.w	r3, r3, #15
 800d1f0:	683a      	ldr	r2, [r7, #0]
 800d1f2:	429a      	cmp	r2, r3
 800d1f4:	d90c      	bls.n	800d210 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d1f6:	4b65      	ldr	r3, [pc, #404]	; (800d38c <HAL_RCC_ClockConfig+0x1b8>)
 800d1f8:	683a      	ldr	r2, [r7, #0]
 800d1fa:	b2d2      	uxtb	r2, r2
 800d1fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d1fe:	4b63      	ldr	r3, [pc, #396]	; (800d38c <HAL_RCC_ClockConfig+0x1b8>)
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	f003 030f 	and.w	r3, r3, #15
 800d206:	683a      	ldr	r2, [r7, #0]
 800d208:	429a      	cmp	r2, r3
 800d20a:	d001      	beq.n	800d210 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800d20c:	2301      	movs	r3, #1
 800d20e:	e0b8      	b.n	800d382 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	f003 0302 	and.w	r3, r3, #2
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d020      	beq.n	800d25e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	f003 0304 	and.w	r3, r3, #4
 800d224:	2b00      	cmp	r3, #0
 800d226:	d005      	beq.n	800d234 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d228:	4b59      	ldr	r3, [pc, #356]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d22a:	689b      	ldr	r3, [r3, #8]
 800d22c:	4a58      	ldr	r2, [pc, #352]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d22e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800d232:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	f003 0308 	and.w	r3, r3, #8
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d005      	beq.n	800d24c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d240:	4b53      	ldr	r3, [pc, #332]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d242:	689b      	ldr	r3, [r3, #8]
 800d244:	4a52      	ldr	r2, [pc, #328]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d246:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800d24a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d24c:	4b50      	ldr	r3, [pc, #320]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d24e:	689b      	ldr	r3, [r3, #8]
 800d250:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	689b      	ldr	r3, [r3, #8]
 800d258:	494d      	ldr	r1, [pc, #308]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d25a:	4313      	orrs	r3, r2
 800d25c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	f003 0301 	and.w	r3, r3, #1
 800d266:	2b00      	cmp	r3, #0
 800d268:	d044      	beq.n	800d2f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	685b      	ldr	r3, [r3, #4]
 800d26e:	2b01      	cmp	r3, #1
 800d270:	d107      	bne.n	800d282 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d272:	4b47      	ldr	r3, [pc, #284]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d119      	bne.n	800d2b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d27e:	2301      	movs	r3, #1
 800d280:	e07f      	b.n	800d382 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	685b      	ldr	r3, [r3, #4]
 800d286:	2b02      	cmp	r3, #2
 800d288:	d003      	beq.n	800d292 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d28e:	2b03      	cmp	r3, #3
 800d290:	d107      	bne.n	800d2a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d292:	4b3f      	ldr	r3, [pc, #252]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d109      	bne.n	800d2b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d29e:	2301      	movs	r3, #1
 800d2a0:	e06f      	b.n	800d382 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d2a2:	4b3b      	ldr	r3, [pc, #236]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	f003 0302 	and.w	r3, r3, #2
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d101      	bne.n	800d2b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d2ae:	2301      	movs	r3, #1
 800d2b0:	e067      	b.n	800d382 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d2b2:	4b37      	ldr	r3, [pc, #220]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d2b4:	689b      	ldr	r3, [r3, #8]
 800d2b6:	f023 0203 	bic.w	r2, r3, #3
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	685b      	ldr	r3, [r3, #4]
 800d2be:	4934      	ldr	r1, [pc, #208]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d2c0:	4313      	orrs	r3, r2
 800d2c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800d2c4:	f7fd fb92 	bl	800a9ec <HAL_GetTick>
 800d2c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d2ca:	e00a      	b.n	800d2e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d2cc:	f7fd fb8e 	bl	800a9ec <HAL_GetTick>
 800d2d0:	4602      	mov	r2, r0
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	1ad3      	subs	r3, r2, r3
 800d2d6:	f241 3288 	movw	r2, #5000	; 0x1388
 800d2da:	4293      	cmp	r3, r2
 800d2dc:	d901      	bls.n	800d2e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800d2de:	2303      	movs	r3, #3
 800d2e0:	e04f      	b.n	800d382 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d2e2:	4b2b      	ldr	r3, [pc, #172]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d2e4:	689b      	ldr	r3, [r3, #8]
 800d2e6:	f003 020c 	and.w	r2, r3, #12
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	685b      	ldr	r3, [r3, #4]
 800d2ee:	009b      	lsls	r3, r3, #2
 800d2f0:	429a      	cmp	r2, r3
 800d2f2:	d1eb      	bne.n	800d2cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800d2f4:	4b25      	ldr	r3, [pc, #148]	; (800d38c <HAL_RCC_ClockConfig+0x1b8>)
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	f003 030f 	and.w	r3, r3, #15
 800d2fc:	683a      	ldr	r2, [r7, #0]
 800d2fe:	429a      	cmp	r2, r3
 800d300:	d20c      	bcs.n	800d31c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d302:	4b22      	ldr	r3, [pc, #136]	; (800d38c <HAL_RCC_ClockConfig+0x1b8>)
 800d304:	683a      	ldr	r2, [r7, #0]
 800d306:	b2d2      	uxtb	r2, r2
 800d308:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d30a:	4b20      	ldr	r3, [pc, #128]	; (800d38c <HAL_RCC_ClockConfig+0x1b8>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	f003 030f 	and.w	r3, r3, #15
 800d312:	683a      	ldr	r2, [r7, #0]
 800d314:	429a      	cmp	r2, r3
 800d316:	d001      	beq.n	800d31c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800d318:	2301      	movs	r3, #1
 800d31a:	e032      	b.n	800d382 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	f003 0304 	and.w	r3, r3, #4
 800d324:	2b00      	cmp	r3, #0
 800d326:	d008      	beq.n	800d33a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d328:	4b19      	ldr	r3, [pc, #100]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d32a:	689b      	ldr	r3, [r3, #8]
 800d32c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	68db      	ldr	r3, [r3, #12]
 800d334:	4916      	ldr	r1, [pc, #88]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d336:	4313      	orrs	r3, r2
 800d338:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	f003 0308 	and.w	r3, r3, #8
 800d342:	2b00      	cmp	r3, #0
 800d344:	d009      	beq.n	800d35a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d346:	4b12      	ldr	r3, [pc, #72]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d348:	689b      	ldr	r3, [r3, #8]
 800d34a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	691b      	ldr	r3, [r3, #16]
 800d352:	00db      	lsls	r3, r3, #3
 800d354:	490e      	ldr	r1, [pc, #56]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d356:	4313      	orrs	r3, r2
 800d358:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800d35a:	f000 f821 	bl	800d3a0 <HAL_RCC_GetSysClockFreq>
 800d35e:	4601      	mov	r1, r0
 800d360:	4b0b      	ldr	r3, [pc, #44]	; (800d390 <HAL_RCC_ClockConfig+0x1bc>)
 800d362:	689b      	ldr	r3, [r3, #8]
 800d364:	091b      	lsrs	r3, r3, #4
 800d366:	f003 030f 	and.w	r3, r3, #15
 800d36a:	4a0a      	ldr	r2, [pc, #40]	; (800d394 <HAL_RCC_ClockConfig+0x1c0>)
 800d36c:	5cd3      	ldrb	r3, [r2, r3]
 800d36e:	fa21 f303 	lsr.w	r3, r1, r3
 800d372:	4a09      	ldr	r2, [pc, #36]	; (800d398 <HAL_RCC_ClockConfig+0x1c4>)
 800d374:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800d376:	4b09      	ldr	r3, [pc, #36]	; (800d39c <HAL_RCC_ClockConfig+0x1c8>)
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	4618      	mov	r0, r3
 800d37c:	f7fd faf2 	bl	800a964 <HAL_InitTick>

  return HAL_OK;
 800d380:	2300      	movs	r3, #0
}
 800d382:	4618      	mov	r0, r3
 800d384:	3710      	adds	r7, #16
 800d386:	46bd      	mov	sp, r7
 800d388:	bd80      	pop	{r7, pc}
 800d38a:	bf00      	nop
 800d38c:	40023c00 	.word	0x40023c00
 800d390:	40023800 	.word	0x40023800
 800d394:	080140dc 	.word	0x080140dc
 800d398:	20000000 	.word	0x20000000
 800d39c:	20000004 	.word	0x20000004

0800d3a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d3a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d3a2:	b085      	sub	sp, #20
 800d3a4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	607b      	str	r3, [r7, #4]
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	60fb      	str	r3, [r7, #12]
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d3b6:	4b50      	ldr	r3, [pc, #320]	; (800d4f8 <HAL_RCC_GetSysClockFreq+0x158>)
 800d3b8:	689b      	ldr	r3, [r3, #8]
 800d3ba:	f003 030c 	and.w	r3, r3, #12
 800d3be:	2b04      	cmp	r3, #4
 800d3c0:	d007      	beq.n	800d3d2 <HAL_RCC_GetSysClockFreq+0x32>
 800d3c2:	2b08      	cmp	r3, #8
 800d3c4:	d008      	beq.n	800d3d8 <HAL_RCC_GetSysClockFreq+0x38>
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	f040 808d 	bne.w	800d4e6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d3cc:	4b4b      	ldr	r3, [pc, #300]	; (800d4fc <HAL_RCC_GetSysClockFreq+0x15c>)
 800d3ce:	60bb      	str	r3, [r7, #8]
       break;
 800d3d0:	e08c      	b.n	800d4ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d3d2:	4b4b      	ldr	r3, [pc, #300]	; (800d500 <HAL_RCC_GetSysClockFreq+0x160>)
 800d3d4:	60bb      	str	r3, [r7, #8]
      break;
 800d3d6:	e089      	b.n	800d4ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d3d8:	4b47      	ldr	r3, [pc, #284]	; (800d4f8 <HAL_RCC_GetSysClockFreq+0x158>)
 800d3da:	685b      	ldr	r3, [r3, #4]
 800d3dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d3e0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d3e2:	4b45      	ldr	r3, [pc, #276]	; (800d4f8 <HAL_RCC_GetSysClockFreq+0x158>)
 800d3e4:	685b      	ldr	r3, [r3, #4]
 800d3e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d023      	beq.n	800d436 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d3ee:	4b42      	ldr	r3, [pc, #264]	; (800d4f8 <HAL_RCC_GetSysClockFreq+0x158>)
 800d3f0:	685b      	ldr	r3, [r3, #4]
 800d3f2:	099b      	lsrs	r3, r3, #6
 800d3f4:	f04f 0400 	mov.w	r4, #0
 800d3f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 800d3fc:	f04f 0200 	mov.w	r2, #0
 800d400:	ea03 0501 	and.w	r5, r3, r1
 800d404:	ea04 0602 	and.w	r6, r4, r2
 800d408:	4a3d      	ldr	r2, [pc, #244]	; (800d500 <HAL_RCC_GetSysClockFreq+0x160>)
 800d40a:	fb02 f106 	mul.w	r1, r2, r6
 800d40e:	2200      	movs	r2, #0
 800d410:	fb02 f205 	mul.w	r2, r2, r5
 800d414:	440a      	add	r2, r1
 800d416:	493a      	ldr	r1, [pc, #232]	; (800d500 <HAL_RCC_GetSysClockFreq+0x160>)
 800d418:	fba5 0101 	umull	r0, r1, r5, r1
 800d41c:	1853      	adds	r3, r2, r1
 800d41e:	4619      	mov	r1, r3
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	f04f 0400 	mov.w	r4, #0
 800d426:	461a      	mov	r2, r3
 800d428:	4623      	mov	r3, r4
 800d42a:	f7fb fb65 	bl	8008af8 <__aeabi_uldivmod>
 800d42e:	4603      	mov	r3, r0
 800d430:	460c      	mov	r4, r1
 800d432:	60fb      	str	r3, [r7, #12]
 800d434:	e049      	b.n	800d4ca <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d436:	4b30      	ldr	r3, [pc, #192]	; (800d4f8 <HAL_RCC_GetSysClockFreq+0x158>)
 800d438:	685b      	ldr	r3, [r3, #4]
 800d43a:	099b      	lsrs	r3, r3, #6
 800d43c:	f04f 0400 	mov.w	r4, #0
 800d440:	f240 11ff 	movw	r1, #511	; 0x1ff
 800d444:	f04f 0200 	mov.w	r2, #0
 800d448:	ea03 0501 	and.w	r5, r3, r1
 800d44c:	ea04 0602 	and.w	r6, r4, r2
 800d450:	4629      	mov	r1, r5
 800d452:	4632      	mov	r2, r6
 800d454:	f04f 0300 	mov.w	r3, #0
 800d458:	f04f 0400 	mov.w	r4, #0
 800d45c:	0154      	lsls	r4, r2, #5
 800d45e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800d462:	014b      	lsls	r3, r1, #5
 800d464:	4619      	mov	r1, r3
 800d466:	4622      	mov	r2, r4
 800d468:	1b49      	subs	r1, r1, r5
 800d46a:	eb62 0206 	sbc.w	r2, r2, r6
 800d46e:	f04f 0300 	mov.w	r3, #0
 800d472:	f04f 0400 	mov.w	r4, #0
 800d476:	0194      	lsls	r4, r2, #6
 800d478:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800d47c:	018b      	lsls	r3, r1, #6
 800d47e:	1a5b      	subs	r3, r3, r1
 800d480:	eb64 0402 	sbc.w	r4, r4, r2
 800d484:	f04f 0100 	mov.w	r1, #0
 800d488:	f04f 0200 	mov.w	r2, #0
 800d48c:	00e2      	lsls	r2, r4, #3
 800d48e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800d492:	00d9      	lsls	r1, r3, #3
 800d494:	460b      	mov	r3, r1
 800d496:	4614      	mov	r4, r2
 800d498:	195b      	adds	r3, r3, r5
 800d49a:	eb44 0406 	adc.w	r4, r4, r6
 800d49e:	f04f 0100 	mov.w	r1, #0
 800d4a2:	f04f 0200 	mov.w	r2, #0
 800d4a6:	02a2      	lsls	r2, r4, #10
 800d4a8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800d4ac:	0299      	lsls	r1, r3, #10
 800d4ae:	460b      	mov	r3, r1
 800d4b0:	4614      	mov	r4, r2
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	4621      	mov	r1, r4
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	f04f 0400 	mov.w	r4, #0
 800d4bc:	461a      	mov	r2, r3
 800d4be:	4623      	mov	r3, r4
 800d4c0:	f7fb fb1a 	bl	8008af8 <__aeabi_uldivmod>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	460c      	mov	r4, r1
 800d4c8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800d4ca:	4b0b      	ldr	r3, [pc, #44]	; (800d4f8 <HAL_RCC_GetSysClockFreq+0x158>)
 800d4cc:	685b      	ldr	r3, [r3, #4]
 800d4ce:	0c1b      	lsrs	r3, r3, #16
 800d4d0:	f003 0303 	and.w	r3, r3, #3
 800d4d4:	3301      	adds	r3, #1
 800d4d6:	005b      	lsls	r3, r3, #1
 800d4d8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800d4da:	68fa      	ldr	r2, [r7, #12]
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	fbb2 f3f3 	udiv	r3, r2, r3
 800d4e2:	60bb      	str	r3, [r7, #8]
      break;
 800d4e4:	e002      	b.n	800d4ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800d4e6:	4b05      	ldr	r3, [pc, #20]	; (800d4fc <HAL_RCC_GetSysClockFreq+0x15c>)
 800d4e8:	60bb      	str	r3, [r7, #8]
      break;
 800d4ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 800d4ec:	68bb      	ldr	r3, [r7, #8]
}
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	3714      	adds	r7, #20
 800d4f2:	46bd      	mov	sp, r7
 800d4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4f6:	bf00      	nop
 800d4f8:	40023800 	.word	0x40023800
 800d4fc:	00f42400 	.word	0x00f42400
 800d500:	00b71b00 	.word	0x00b71b00

0800d504 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d504:	b480      	push	{r7}
 800d506:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d508:	4b03      	ldr	r3, [pc, #12]	; (800d518 <HAL_RCC_GetHCLKFreq+0x14>)
 800d50a:	681b      	ldr	r3, [r3, #0]
}
 800d50c:	4618      	mov	r0, r3
 800d50e:	46bd      	mov	sp, r7
 800d510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d514:	4770      	bx	lr
 800d516:	bf00      	nop
 800d518:	20000000 	.word	0x20000000

0800d51c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800d520:	f7ff fff0 	bl	800d504 <HAL_RCC_GetHCLKFreq>
 800d524:	4601      	mov	r1, r0
 800d526:	4b05      	ldr	r3, [pc, #20]	; (800d53c <HAL_RCC_GetPCLK1Freq+0x20>)
 800d528:	689b      	ldr	r3, [r3, #8]
 800d52a:	0a9b      	lsrs	r3, r3, #10
 800d52c:	f003 0307 	and.w	r3, r3, #7
 800d530:	4a03      	ldr	r2, [pc, #12]	; (800d540 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d532:	5cd3      	ldrb	r3, [r2, r3]
 800d534:	fa21 f303 	lsr.w	r3, r1, r3
}
 800d538:	4618      	mov	r0, r3
 800d53a:	bd80      	pop	{r7, pc}
 800d53c:	40023800 	.word	0x40023800
 800d540:	080140ec 	.word	0x080140ec

0800d544 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800d548:	f7ff ffdc 	bl	800d504 <HAL_RCC_GetHCLKFreq>
 800d54c:	4601      	mov	r1, r0
 800d54e:	4b05      	ldr	r3, [pc, #20]	; (800d564 <HAL_RCC_GetPCLK2Freq+0x20>)
 800d550:	689b      	ldr	r3, [r3, #8]
 800d552:	0b5b      	lsrs	r3, r3, #13
 800d554:	f003 0307 	and.w	r3, r3, #7
 800d558:	4a03      	ldr	r2, [pc, #12]	; (800d568 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d55a:	5cd3      	ldrb	r3, [r2, r3]
 800d55c:	fa21 f303 	lsr.w	r3, r1, r3
}
 800d560:	4618      	mov	r0, r3
 800d562:	bd80      	pop	{r7, pc}
 800d564:	40023800 	.word	0x40023800
 800d568:	080140ec 	.word	0x080140ec

0800d56c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b082      	sub	sp, #8
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	2b00      	cmp	r3, #0
 800d578:	d101      	bne.n	800d57e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d57a:	2301      	movs	r3, #1
 800d57c:	e056      	b.n	800d62c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	2200      	movs	r2, #0
 800d582:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d58a:	b2db      	uxtb	r3, r3
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d106      	bne.n	800d59e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2200      	movs	r2, #0
 800d594:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d598:	6878      	ldr	r0, [r7, #4]
 800d59a:	f7fc febd 	bl	800a318 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	2202      	movs	r2, #2
 800d5a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	681a      	ldr	r2, [r3, #0]
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d5b4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	685a      	ldr	r2, [r3, #4]
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	689b      	ldr	r3, [r3, #8]
 800d5be:	431a      	orrs	r2, r3
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	68db      	ldr	r3, [r3, #12]
 800d5c4:	431a      	orrs	r2, r3
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	691b      	ldr	r3, [r3, #16]
 800d5ca:	431a      	orrs	r2, r3
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	695b      	ldr	r3, [r3, #20]
 800d5d0:	431a      	orrs	r2, r3
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	699b      	ldr	r3, [r3, #24]
 800d5d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d5da:	431a      	orrs	r2, r3
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	69db      	ldr	r3, [r3, #28]
 800d5e0:	431a      	orrs	r2, r3
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	6a1b      	ldr	r3, [r3, #32]
 800d5e6:	ea42 0103 	orr.w	r1, r2, r3
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	430a      	orrs	r2, r1
 800d5f4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	699b      	ldr	r3, [r3, #24]
 800d5fa:	0c1b      	lsrs	r3, r3, #16
 800d5fc:	f003 0104 	and.w	r1, r3, #4
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	430a      	orrs	r2, r1
 800d60a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	69da      	ldr	r2, [r3, #28]
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d61a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	2200      	movs	r2, #0
 800d620:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2201      	movs	r2, #1
 800d626:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800d62a:	2300      	movs	r3, #0
}
 800d62c:	4618      	mov	r0, r3
 800d62e:	3708      	adds	r7, #8
 800d630:	46bd      	mov	sp, r7
 800d632:	bd80      	pop	{r7, pc}

0800d634 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b088      	sub	sp, #32
 800d638:	af00      	add	r7, sp, #0
 800d63a:	60f8      	str	r0, [r7, #12]
 800d63c:	60b9      	str	r1, [r7, #8]
 800d63e:	603b      	str	r3, [r7, #0]
 800d640:	4613      	mov	r3, r2
 800d642:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d644:	2300      	movs	r3, #0
 800d646:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d64e:	2b01      	cmp	r3, #1
 800d650:	d101      	bne.n	800d656 <HAL_SPI_Transmit+0x22>
 800d652:	2302      	movs	r3, #2
 800d654:	e11e      	b.n	800d894 <HAL_SPI_Transmit+0x260>
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	2201      	movs	r2, #1
 800d65a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d65e:	f7fd f9c5 	bl	800a9ec <HAL_GetTick>
 800d662:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800d664:	88fb      	ldrh	r3, [r7, #6]
 800d666:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d66e:	b2db      	uxtb	r3, r3
 800d670:	2b01      	cmp	r3, #1
 800d672:	d002      	beq.n	800d67a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800d674:	2302      	movs	r3, #2
 800d676:	77fb      	strb	r3, [r7, #31]
    goto error;
 800d678:	e103      	b.n	800d882 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800d67a:	68bb      	ldr	r3, [r7, #8]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d002      	beq.n	800d686 <HAL_SPI_Transmit+0x52>
 800d680:	88fb      	ldrh	r3, [r7, #6]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d102      	bne.n	800d68c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800d686:	2301      	movs	r3, #1
 800d688:	77fb      	strb	r3, [r7, #31]
    goto error;
 800d68a:	e0fa      	b.n	800d882 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	2203      	movs	r2, #3
 800d690:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	2200      	movs	r2, #0
 800d698:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	68ba      	ldr	r2, [r7, #8]
 800d69e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	88fa      	ldrh	r2, [r7, #6]
 800d6a4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	88fa      	ldrh	r2, [r7, #6]
 800d6aa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	689b      	ldr	r3, [r3, #8]
 800d6ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d6d2:	d107      	bne.n	800d6e4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	681a      	ldr	r2, [r3, #0]
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d6e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d6ee:	2b40      	cmp	r3, #64	; 0x40
 800d6f0:	d007      	beq.n	800d702 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	681a      	ldr	r2, [r3, #0]
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d700:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	68db      	ldr	r3, [r3, #12]
 800d706:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d70a:	d14b      	bne.n	800d7a4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	685b      	ldr	r3, [r3, #4]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d002      	beq.n	800d71a <HAL_SPI_Transmit+0xe6>
 800d714:	8afb      	ldrh	r3, [r7, #22]
 800d716:	2b01      	cmp	r3, #1
 800d718:	d13e      	bne.n	800d798 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d71e:	881a      	ldrh	r2, [r3, #0]
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d72a:	1c9a      	adds	r2, r3, #2
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d734:	b29b      	uxth	r3, r3
 800d736:	3b01      	subs	r3, #1
 800d738:	b29a      	uxth	r2, r3
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d73e:	e02b      	b.n	800d798 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	689b      	ldr	r3, [r3, #8]
 800d746:	f003 0302 	and.w	r3, r3, #2
 800d74a:	2b02      	cmp	r3, #2
 800d74c:	d112      	bne.n	800d774 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d752:	881a      	ldrh	r2, [r3, #0]
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d75e:	1c9a      	adds	r2, r3, #2
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d768:	b29b      	uxth	r3, r3
 800d76a:	3b01      	subs	r3, #1
 800d76c:	b29a      	uxth	r2, r3
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	86da      	strh	r2, [r3, #54]	; 0x36
 800d772:	e011      	b.n	800d798 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d774:	f7fd f93a 	bl	800a9ec <HAL_GetTick>
 800d778:	4602      	mov	r2, r0
 800d77a:	69bb      	ldr	r3, [r7, #24]
 800d77c:	1ad3      	subs	r3, r2, r3
 800d77e:	683a      	ldr	r2, [r7, #0]
 800d780:	429a      	cmp	r2, r3
 800d782:	d803      	bhi.n	800d78c <HAL_SPI_Transmit+0x158>
 800d784:	683b      	ldr	r3, [r7, #0]
 800d786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d78a:	d102      	bne.n	800d792 <HAL_SPI_Transmit+0x15e>
 800d78c:	683b      	ldr	r3, [r7, #0]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d102      	bne.n	800d798 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800d792:	2303      	movs	r3, #3
 800d794:	77fb      	strb	r3, [r7, #31]
          goto error;
 800d796:	e074      	b.n	800d882 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d79c:	b29b      	uxth	r3, r3
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d1ce      	bne.n	800d740 <HAL_SPI_Transmit+0x10c>
 800d7a2:	e04c      	b.n	800d83e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	685b      	ldr	r3, [r3, #4]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d002      	beq.n	800d7b2 <HAL_SPI_Transmit+0x17e>
 800d7ac:	8afb      	ldrh	r3, [r7, #22]
 800d7ae:	2b01      	cmp	r3, #1
 800d7b0:	d140      	bne.n	800d834 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	330c      	adds	r3, #12
 800d7bc:	7812      	ldrb	r2, [r2, #0]
 800d7be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7c4:	1c5a      	adds	r2, r3, #1
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d7ce:	b29b      	uxth	r3, r3
 800d7d0:	3b01      	subs	r3, #1
 800d7d2:	b29a      	uxth	r2, r3
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800d7d8:	e02c      	b.n	800d834 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	689b      	ldr	r3, [r3, #8]
 800d7e0:	f003 0302 	and.w	r3, r3, #2
 800d7e4:	2b02      	cmp	r3, #2
 800d7e6:	d113      	bne.n	800d810 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	330c      	adds	r3, #12
 800d7f2:	7812      	ldrb	r2, [r2, #0]
 800d7f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7fa:	1c5a      	adds	r2, r3, #1
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d804:	b29b      	uxth	r3, r3
 800d806:	3b01      	subs	r3, #1
 800d808:	b29a      	uxth	r2, r3
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	86da      	strh	r2, [r3, #54]	; 0x36
 800d80e:	e011      	b.n	800d834 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d810:	f7fd f8ec 	bl	800a9ec <HAL_GetTick>
 800d814:	4602      	mov	r2, r0
 800d816:	69bb      	ldr	r3, [r7, #24]
 800d818:	1ad3      	subs	r3, r2, r3
 800d81a:	683a      	ldr	r2, [r7, #0]
 800d81c:	429a      	cmp	r2, r3
 800d81e:	d803      	bhi.n	800d828 <HAL_SPI_Transmit+0x1f4>
 800d820:	683b      	ldr	r3, [r7, #0]
 800d822:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d826:	d102      	bne.n	800d82e <HAL_SPI_Transmit+0x1fa>
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d102      	bne.n	800d834 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800d82e:	2303      	movs	r3, #3
 800d830:	77fb      	strb	r3, [r7, #31]
          goto error;
 800d832:	e026      	b.n	800d882 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d838:	b29b      	uxth	r3, r3
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d1cd      	bne.n	800d7da <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d83e:	69ba      	ldr	r2, [r7, #24]
 800d840:	6839      	ldr	r1, [r7, #0]
 800d842:	68f8      	ldr	r0, [r7, #12]
 800d844:	f000 fba4 	bl	800df90 <SPI_EndRxTxTransaction>
 800d848:	4603      	mov	r3, r0
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d002      	beq.n	800d854 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	2220      	movs	r2, #32
 800d852:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	689b      	ldr	r3, [r3, #8]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d10a      	bne.n	800d872 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d85c:	2300      	movs	r3, #0
 800d85e:	613b      	str	r3, [r7, #16]
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	68db      	ldr	r3, [r3, #12]
 800d866:	613b      	str	r3, [r7, #16]
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	689b      	ldr	r3, [r3, #8]
 800d86e:	613b      	str	r3, [r7, #16]
 800d870:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d876:	2b00      	cmp	r3, #0
 800d878:	d002      	beq.n	800d880 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800d87a:	2301      	movs	r3, #1
 800d87c:	77fb      	strb	r3, [r7, #31]
 800d87e:	e000      	b.n	800d882 <HAL_SPI_Transmit+0x24e>
  }

error:
 800d880:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	2201      	movs	r2, #1
 800d886:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	2200      	movs	r2, #0
 800d88e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800d892:	7ffb      	ldrb	r3, [r7, #31]
}
 800d894:	4618      	mov	r0, r3
 800d896:	3720      	adds	r7, #32
 800d898:	46bd      	mov	sp, r7
 800d89a:	bd80      	pop	{r7, pc}

0800d89c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b088      	sub	sp, #32
 800d8a0:	af02      	add	r7, sp, #8
 800d8a2:	60f8      	str	r0, [r7, #12]
 800d8a4:	60b9      	str	r1, [r7, #8]
 800d8a6:	603b      	str	r3, [r7, #0]
 800d8a8:	4613      	mov	r3, r2
 800d8aa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	685b      	ldr	r3, [r3, #4]
 800d8b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d8b8:	d112      	bne.n	800d8e0 <HAL_SPI_Receive+0x44>
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	689b      	ldr	r3, [r3, #8]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d10e      	bne.n	800d8e0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	2204      	movs	r2, #4
 800d8c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800d8ca:	88fa      	ldrh	r2, [r7, #6]
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	9300      	str	r3, [sp, #0]
 800d8d0:	4613      	mov	r3, r2
 800d8d2:	68ba      	ldr	r2, [r7, #8]
 800d8d4:	68b9      	ldr	r1, [r7, #8]
 800d8d6:	68f8      	ldr	r0, [r7, #12]
 800d8d8:	f000 f8e9 	bl	800daae <HAL_SPI_TransmitReceive>
 800d8dc:	4603      	mov	r3, r0
 800d8de:	e0e2      	b.n	800daa6 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d8e6:	2b01      	cmp	r3, #1
 800d8e8:	d101      	bne.n	800d8ee <HAL_SPI_Receive+0x52>
 800d8ea:	2302      	movs	r3, #2
 800d8ec:	e0db      	b.n	800daa6 <HAL_SPI_Receive+0x20a>
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	2201      	movs	r2, #1
 800d8f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d8f6:	f7fd f879 	bl	800a9ec <HAL_GetTick>
 800d8fa:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d902:	b2db      	uxtb	r3, r3
 800d904:	2b01      	cmp	r3, #1
 800d906:	d002      	beq.n	800d90e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800d908:	2302      	movs	r3, #2
 800d90a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d90c:	e0c2      	b.n	800da94 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800d90e:	68bb      	ldr	r3, [r7, #8]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d002      	beq.n	800d91a <HAL_SPI_Receive+0x7e>
 800d914:	88fb      	ldrh	r3, [r7, #6]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d102      	bne.n	800d920 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800d91a:	2301      	movs	r3, #1
 800d91c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d91e:	e0b9      	b.n	800da94 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	2204      	movs	r2, #4
 800d924:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	2200      	movs	r2, #0
 800d92c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	68ba      	ldr	r2, [r7, #8]
 800d932:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	88fa      	ldrh	r2, [r7, #6]
 800d938:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	88fa      	ldrh	r2, [r7, #6]
 800d93e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	2200      	movs	r2, #0
 800d944:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	2200      	movs	r2, #0
 800d94a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	2200      	movs	r2, #0
 800d950:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	2200      	movs	r2, #0
 800d956:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	2200      	movs	r2, #0
 800d95c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	689b      	ldr	r3, [r3, #8]
 800d962:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d966:	d107      	bne.n	800d978 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	681a      	ldr	r2, [r3, #0]
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d976:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d982:	2b40      	cmp	r3, #64	; 0x40
 800d984:	d007      	beq.n	800d996 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	681a      	ldr	r2, [r3, #0]
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d994:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	68db      	ldr	r3, [r3, #12]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d162      	bne.n	800da64 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800d99e:	e02e      	b.n	800d9fe <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	689b      	ldr	r3, [r3, #8]
 800d9a6:	f003 0301 	and.w	r3, r3, #1
 800d9aa:	2b01      	cmp	r3, #1
 800d9ac:	d115      	bne.n	800d9da <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	f103 020c 	add.w	r2, r3, #12
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9ba:	7812      	ldrb	r2, [r2, #0]
 800d9bc:	b2d2      	uxtb	r2, r2
 800d9be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9c4:	1c5a      	adds	r2, r3, #1
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d9ce:	b29b      	uxth	r3, r3
 800d9d0:	3b01      	subs	r3, #1
 800d9d2:	b29a      	uxth	r2, r3
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d9d8:	e011      	b.n	800d9fe <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d9da:	f7fd f807 	bl	800a9ec <HAL_GetTick>
 800d9de:	4602      	mov	r2, r0
 800d9e0:	693b      	ldr	r3, [r7, #16]
 800d9e2:	1ad3      	subs	r3, r2, r3
 800d9e4:	683a      	ldr	r2, [r7, #0]
 800d9e6:	429a      	cmp	r2, r3
 800d9e8:	d803      	bhi.n	800d9f2 <HAL_SPI_Receive+0x156>
 800d9ea:	683b      	ldr	r3, [r7, #0]
 800d9ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9f0:	d102      	bne.n	800d9f8 <HAL_SPI_Receive+0x15c>
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d102      	bne.n	800d9fe <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800d9f8:	2303      	movs	r3, #3
 800d9fa:	75fb      	strb	r3, [r7, #23]
          goto error;
 800d9fc:	e04a      	b.n	800da94 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da02:	b29b      	uxth	r3, r3
 800da04:	2b00      	cmp	r3, #0
 800da06:	d1cb      	bne.n	800d9a0 <HAL_SPI_Receive+0x104>
 800da08:	e031      	b.n	800da6e <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	689b      	ldr	r3, [r3, #8]
 800da10:	f003 0301 	and.w	r3, r3, #1
 800da14:	2b01      	cmp	r3, #1
 800da16:	d113      	bne.n	800da40 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	68da      	ldr	r2, [r3, #12]
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da22:	b292      	uxth	r2, r2
 800da24:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da2a:	1c9a      	adds	r2, r3, #2
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da34:	b29b      	uxth	r3, r3
 800da36:	3b01      	subs	r3, #1
 800da38:	b29a      	uxth	r2, r3
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800da3e:	e011      	b.n	800da64 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800da40:	f7fc ffd4 	bl	800a9ec <HAL_GetTick>
 800da44:	4602      	mov	r2, r0
 800da46:	693b      	ldr	r3, [r7, #16]
 800da48:	1ad3      	subs	r3, r2, r3
 800da4a:	683a      	ldr	r2, [r7, #0]
 800da4c:	429a      	cmp	r2, r3
 800da4e:	d803      	bhi.n	800da58 <HAL_SPI_Receive+0x1bc>
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da56:	d102      	bne.n	800da5e <HAL_SPI_Receive+0x1c2>
 800da58:	683b      	ldr	r3, [r7, #0]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d102      	bne.n	800da64 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800da5e:	2303      	movs	r3, #3
 800da60:	75fb      	strb	r3, [r7, #23]
          goto error;
 800da62:	e017      	b.n	800da94 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da68:	b29b      	uxth	r3, r3
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d1cd      	bne.n	800da0a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800da6e:	693a      	ldr	r2, [r7, #16]
 800da70:	6839      	ldr	r1, [r7, #0]
 800da72:	68f8      	ldr	r0, [r7, #12]
 800da74:	f000 fa27 	bl	800dec6 <SPI_EndRxTransaction>
 800da78:	4603      	mov	r3, r0
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d002      	beq.n	800da84 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	2220      	movs	r2, #32
 800da82:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d002      	beq.n	800da92 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800da8c:	2301      	movs	r3, #1
 800da8e:	75fb      	strb	r3, [r7, #23]
 800da90:	e000      	b.n	800da94 <HAL_SPI_Receive+0x1f8>
  }

error :
 800da92:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	2201      	movs	r2, #1
 800da98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	2200      	movs	r2, #0
 800daa0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800daa4:	7dfb      	ldrb	r3, [r7, #23]
}
 800daa6:	4618      	mov	r0, r3
 800daa8:	3718      	adds	r7, #24
 800daaa:	46bd      	mov	sp, r7
 800daac:	bd80      	pop	{r7, pc}

0800daae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800daae:	b580      	push	{r7, lr}
 800dab0:	b08c      	sub	sp, #48	; 0x30
 800dab2:	af00      	add	r7, sp, #0
 800dab4:	60f8      	str	r0, [r7, #12]
 800dab6:	60b9      	str	r1, [r7, #8]
 800dab8:	607a      	str	r2, [r7, #4]
 800daba:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800dabc:	2301      	movs	r3, #1
 800dabe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800dac0:	2300      	movs	r3, #0
 800dac2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dacc:	2b01      	cmp	r3, #1
 800dace:	d101      	bne.n	800dad4 <HAL_SPI_TransmitReceive+0x26>
 800dad0:	2302      	movs	r3, #2
 800dad2:	e18a      	b.n	800ddea <HAL_SPI_TransmitReceive+0x33c>
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	2201      	movs	r2, #1
 800dad8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dadc:	f7fc ff86 	bl	800a9ec <HAL_GetTick>
 800dae0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dae8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	685b      	ldr	r3, [r3, #4]
 800daf0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800daf2:	887b      	ldrh	r3, [r7, #2]
 800daf4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800daf6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dafa:	2b01      	cmp	r3, #1
 800dafc:	d00f      	beq.n	800db1e <HAL_SPI_TransmitReceive+0x70>
 800dafe:	69fb      	ldr	r3, [r7, #28]
 800db00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800db04:	d107      	bne.n	800db16 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	689b      	ldr	r3, [r3, #8]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d103      	bne.n	800db16 <HAL_SPI_TransmitReceive+0x68>
 800db0e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800db12:	2b04      	cmp	r3, #4
 800db14:	d003      	beq.n	800db1e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800db16:	2302      	movs	r3, #2
 800db18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800db1c:	e15b      	b.n	800ddd6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800db1e:	68bb      	ldr	r3, [r7, #8]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d005      	beq.n	800db30 <HAL_SPI_TransmitReceive+0x82>
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d002      	beq.n	800db30 <HAL_SPI_TransmitReceive+0x82>
 800db2a:	887b      	ldrh	r3, [r7, #2]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d103      	bne.n	800db38 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800db30:	2301      	movs	r3, #1
 800db32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800db36:	e14e      	b.n	800ddd6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800db3e:	b2db      	uxtb	r3, r3
 800db40:	2b04      	cmp	r3, #4
 800db42:	d003      	beq.n	800db4c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	2205      	movs	r2, #5
 800db48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	2200      	movs	r2, #0
 800db50:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	687a      	ldr	r2, [r7, #4]
 800db56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	887a      	ldrh	r2, [r7, #2]
 800db5c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	887a      	ldrh	r2, [r7, #2]
 800db62:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	68ba      	ldr	r2, [r7, #8]
 800db68:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	887a      	ldrh	r2, [r7, #2]
 800db6e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	887a      	ldrh	r2, [r7, #2]
 800db74:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	2200      	movs	r2, #0
 800db7a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	2200      	movs	r2, #0
 800db80:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db8c:	2b40      	cmp	r3, #64	; 0x40
 800db8e:	d007      	beq.n	800dba0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	681a      	ldr	r2, [r3, #0]
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800db9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	68db      	ldr	r3, [r3, #12]
 800dba4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dba8:	d178      	bne.n	800dc9c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	685b      	ldr	r3, [r3, #4]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d002      	beq.n	800dbb8 <HAL_SPI_TransmitReceive+0x10a>
 800dbb2:	8b7b      	ldrh	r3, [r7, #26]
 800dbb4:	2b01      	cmp	r3, #1
 800dbb6:	d166      	bne.n	800dc86 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbbc:	881a      	ldrh	r2, [r3, #0]
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbc8:	1c9a      	adds	r2, r3, #2
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dbd2:	b29b      	uxth	r3, r3
 800dbd4:	3b01      	subs	r3, #1
 800dbd6:	b29a      	uxth	r2, r3
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dbdc:	e053      	b.n	800dc86 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	689b      	ldr	r3, [r3, #8]
 800dbe4:	f003 0302 	and.w	r3, r3, #2
 800dbe8:	2b02      	cmp	r3, #2
 800dbea:	d11b      	bne.n	800dc24 <HAL_SPI_TransmitReceive+0x176>
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dbf0:	b29b      	uxth	r3, r3
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d016      	beq.n	800dc24 <HAL_SPI_TransmitReceive+0x176>
 800dbf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbf8:	2b01      	cmp	r3, #1
 800dbfa:	d113      	bne.n	800dc24 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc00:	881a      	ldrh	r2, [r3, #0]
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc0c:	1c9a      	adds	r2, r3, #2
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dc16:	b29b      	uxth	r3, r3
 800dc18:	3b01      	subs	r3, #1
 800dc1a:	b29a      	uxth	r2, r3
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800dc20:	2300      	movs	r3, #0
 800dc22:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	689b      	ldr	r3, [r3, #8]
 800dc2a:	f003 0301 	and.w	r3, r3, #1
 800dc2e:	2b01      	cmp	r3, #1
 800dc30:	d119      	bne.n	800dc66 <HAL_SPI_TransmitReceive+0x1b8>
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dc36:	b29b      	uxth	r3, r3
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d014      	beq.n	800dc66 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	68da      	ldr	r2, [r3, #12]
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc46:	b292      	uxth	r2, r2
 800dc48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc4e:	1c9a      	adds	r2, r3, #2
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dc58:	b29b      	uxth	r3, r3
 800dc5a:	3b01      	subs	r3, #1
 800dc5c:	b29a      	uxth	r2, r3
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dc62:	2301      	movs	r3, #1
 800dc64:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800dc66:	f7fc fec1 	bl	800a9ec <HAL_GetTick>
 800dc6a:	4602      	mov	r2, r0
 800dc6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc6e:	1ad3      	subs	r3, r2, r3
 800dc70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc72:	429a      	cmp	r2, r3
 800dc74:	d807      	bhi.n	800dc86 <HAL_SPI_TransmitReceive+0x1d8>
 800dc76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc7c:	d003      	beq.n	800dc86 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800dc7e:	2303      	movs	r3, #3
 800dc80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800dc84:	e0a7      	b.n	800ddd6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dc8a:	b29b      	uxth	r3, r3
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d1a6      	bne.n	800dbde <HAL_SPI_TransmitReceive+0x130>
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dc94:	b29b      	uxth	r3, r3
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d1a1      	bne.n	800dbde <HAL_SPI_TransmitReceive+0x130>
 800dc9a:	e07c      	b.n	800dd96 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	685b      	ldr	r3, [r3, #4]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d002      	beq.n	800dcaa <HAL_SPI_TransmitReceive+0x1fc>
 800dca4:	8b7b      	ldrh	r3, [r7, #26]
 800dca6:	2b01      	cmp	r3, #1
 800dca8:	d16b      	bne.n	800dd82 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	330c      	adds	r3, #12
 800dcb4:	7812      	ldrb	r2, [r2, #0]
 800dcb6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcbc:	1c5a      	adds	r2, r3, #1
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dcc6:	b29b      	uxth	r3, r3
 800dcc8:	3b01      	subs	r3, #1
 800dcca:	b29a      	uxth	r2, r3
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dcd0:	e057      	b.n	800dd82 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	689b      	ldr	r3, [r3, #8]
 800dcd8:	f003 0302 	and.w	r3, r3, #2
 800dcdc:	2b02      	cmp	r3, #2
 800dcde:	d11c      	bne.n	800dd1a <HAL_SPI_TransmitReceive+0x26c>
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dce4:	b29b      	uxth	r3, r3
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d017      	beq.n	800dd1a <HAL_SPI_TransmitReceive+0x26c>
 800dcea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcec:	2b01      	cmp	r3, #1
 800dcee:	d114      	bne.n	800dd1a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	330c      	adds	r3, #12
 800dcfa:	7812      	ldrb	r2, [r2, #0]
 800dcfc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd02:	1c5a      	adds	r2, r3, #1
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dd0c:	b29b      	uxth	r3, r3
 800dd0e:	3b01      	subs	r3, #1
 800dd10:	b29a      	uxth	r2, r3
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800dd16:	2300      	movs	r3, #0
 800dd18:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	689b      	ldr	r3, [r3, #8]
 800dd20:	f003 0301 	and.w	r3, r3, #1
 800dd24:	2b01      	cmp	r3, #1
 800dd26:	d119      	bne.n	800dd5c <HAL_SPI_TransmitReceive+0x2ae>
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dd2c:	b29b      	uxth	r3, r3
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d014      	beq.n	800dd5c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	68da      	ldr	r2, [r3, #12]
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd3c:	b2d2      	uxtb	r2, r2
 800dd3e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd44:	1c5a      	adds	r2, r3, #1
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dd4e:	b29b      	uxth	r3, r3
 800dd50:	3b01      	subs	r3, #1
 800dd52:	b29a      	uxth	r2, r3
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dd58:	2301      	movs	r3, #1
 800dd5a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800dd5c:	f7fc fe46 	bl	800a9ec <HAL_GetTick>
 800dd60:	4602      	mov	r2, r0
 800dd62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd64:	1ad3      	subs	r3, r2, r3
 800dd66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dd68:	429a      	cmp	r2, r3
 800dd6a:	d803      	bhi.n	800dd74 <HAL_SPI_TransmitReceive+0x2c6>
 800dd6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd72:	d102      	bne.n	800dd7a <HAL_SPI_TransmitReceive+0x2cc>
 800dd74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d103      	bne.n	800dd82 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800dd7a:	2303      	movs	r3, #3
 800dd7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800dd80:	e029      	b.n	800ddd6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dd86:	b29b      	uxth	r3, r3
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d1a2      	bne.n	800dcd2 <HAL_SPI_TransmitReceive+0x224>
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dd90:	b29b      	uxth	r3, r3
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d19d      	bne.n	800dcd2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dd96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd98:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dd9a:	68f8      	ldr	r0, [r7, #12]
 800dd9c:	f000 f8f8 	bl	800df90 <SPI_EndRxTxTransaction>
 800dda0:	4603      	mov	r3, r0
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d006      	beq.n	800ddb4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800dda6:	2301      	movs	r3, #1
 800dda8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	2220      	movs	r2, #32
 800ddb0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800ddb2:	e010      	b.n	800ddd6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	689b      	ldr	r3, [r3, #8]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d10b      	bne.n	800ddd4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	617b      	str	r3, [r7, #20]
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	68db      	ldr	r3, [r3, #12]
 800ddc6:	617b      	str	r3, [r7, #20]
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	689b      	ldr	r3, [r3, #8]
 800ddce:	617b      	str	r3, [r7, #20]
 800ddd0:	697b      	ldr	r3, [r7, #20]
 800ddd2:	e000      	b.n	800ddd6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ddd4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	2201      	movs	r2, #1
 800ddda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	2200      	movs	r2, #0
 800dde2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800dde6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ddea:	4618      	mov	r0, r3
 800ddec:	3730      	adds	r7, #48	; 0x30
 800ddee:	46bd      	mov	sp, r7
 800ddf0:	bd80      	pop	{r7, pc}

0800ddf2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ddf2:	b580      	push	{r7, lr}
 800ddf4:	b084      	sub	sp, #16
 800ddf6:	af00      	add	r7, sp, #0
 800ddf8:	60f8      	str	r0, [r7, #12]
 800ddfa:	60b9      	str	r1, [r7, #8]
 800ddfc:	603b      	str	r3, [r7, #0]
 800ddfe:	4613      	mov	r3, r2
 800de00:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800de02:	e04c      	b.n	800de9e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de0a:	d048      	beq.n	800de9e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800de0c:	f7fc fdee 	bl	800a9ec <HAL_GetTick>
 800de10:	4602      	mov	r2, r0
 800de12:	69bb      	ldr	r3, [r7, #24]
 800de14:	1ad3      	subs	r3, r2, r3
 800de16:	683a      	ldr	r2, [r7, #0]
 800de18:	429a      	cmp	r2, r3
 800de1a:	d902      	bls.n	800de22 <SPI_WaitFlagStateUntilTimeout+0x30>
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d13d      	bne.n	800de9e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	685a      	ldr	r2, [r3, #4]
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800de30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	685b      	ldr	r3, [r3, #4]
 800de36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800de3a:	d111      	bne.n	800de60 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	689b      	ldr	r3, [r3, #8]
 800de40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800de44:	d004      	beq.n	800de50 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	689b      	ldr	r3, [r3, #8]
 800de4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800de4e:	d107      	bne.n	800de60 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	681a      	ldr	r2, [r3, #0]
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800de5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800de68:	d10f      	bne.n	800de8a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	681a      	ldr	r2, [r3, #0]
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800de78:	601a      	str	r2, [r3, #0]
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	681a      	ldr	r2, [r3, #0]
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800de88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	2201      	movs	r2, #1
 800de8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	2200      	movs	r2, #0
 800de96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800de9a:	2303      	movs	r3, #3
 800de9c:	e00f      	b.n	800debe <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	689a      	ldr	r2, [r3, #8]
 800dea4:	68bb      	ldr	r3, [r7, #8]
 800dea6:	4013      	ands	r3, r2
 800dea8:	68ba      	ldr	r2, [r7, #8]
 800deaa:	429a      	cmp	r2, r3
 800deac:	bf0c      	ite	eq
 800deae:	2301      	moveq	r3, #1
 800deb0:	2300      	movne	r3, #0
 800deb2:	b2db      	uxtb	r3, r3
 800deb4:	461a      	mov	r2, r3
 800deb6:	79fb      	ldrb	r3, [r7, #7]
 800deb8:	429a      	cmp	r2, r3
 800deba:	d1a3      	bne.n	800de04 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800debc:	2300      	movs	r3, #0
}
 800debe:	4618      	mov	r0, r3
 800dec0:	3710      	adds	r7, #16
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bd80      	pop	{r7, pc}

0800dec6 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800dec6:	b580      	push	{r7, lr}
 800dec8:	b086      	sub	sp, #24
 800deca:	af02      	add	r7, sp, #8
 800decc:	60f8      	str	r0, [r7, #12]
 800dece:	60b9      	str	r1, [r7, #8]
 800ded0:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	685b      	ldr	r3, [r3, #4]
 800ded6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800deda:	d111      	bne.n	800df00 <SPI_EndRxTransaction+0x3a>
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	689b      	ldr	r3, [r3, #8]
 800dee0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dee4:	d004      	beq.n	800def0 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	689b      	ldr	r3, [r3, #8]
 800deea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800deee:	d107      	bne.n	800df00 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	681a      	ldr	r2, [r3, #0]
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800defe:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	685b      	ldr	r3, [r3, #4]
 800df04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800df08:	d12a      	bne.n	800df60 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	689b      	ldr	r3, [r3, #8]
 800df0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df12:	d012      	beq.n	800df3a <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	9300      	str	r3, [sp, #0]
 800df18:	68bb      	ldr	r3, [r7, #8]
 800df1a:	2200      	movs	r2, #0
 800df1c:	2180      	movs	r1, #128	; 0x80
 800df1e:	68f8      	ldr	r0, [r7, #12]
 800df20:	f7ff ff67 	bl	800ddf2 <SPI_WaitFlagStateUntilTimeout>
 800df24:	4603      	mov	r3, r0
 800df26:	2b00      	cmp	r3, #0
 800df28:	d02d      	beq.n	800df86 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df2e:	f043 0220 	orr.w	r2, r3, #32
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800df36:	2303      	movs	r3, #3
 800df38:	e026      	b.n	800df88 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	9300      	str	r3, [sp, #0]
 800df3e:	68bb      	ldr	r3, [r7, #8]
 800df40:	2200      	movs	r2, #0
 800df42:	2101      	movs	r1, #1
 800df44:	68f8      	ldr	r0, [r7, #12]
 800df46:	f7ff ff54 	bl	800ddf2 <SPI_WaitFlagStateUntilTimeout>
 800df4a:	4603      	mov	r3, r0
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d01a      	beq.n	800df86 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df54:	f043 0220 	orr.w	r2, r3, #32
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800df5c:	2303      	movs	r3, #3
 800df5e:	e013      	b.n	800df88 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	9300      	str	r3, [sp, #0]
 800df64:	68bb      	ldr	r3, [r7, #8]
 800df66:	2200      	movs	r2, #0
 800df68:	2101      	movs	r1, #1
 800df6a:	68f8      	ldr	r0, [r7, #12]
 800df6c:	f7ff ff41 	bl	800ddf2 <SPI_WaitFlagStateUntilTimeout>
 800df70:	4603      	mov	r3, r0
 800df72:	2b00      	cmp	r3, #0
 800df74:	d007      	beq.n	800df86 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df7a:	f043 0220 	orr.w	r2, r3, #32
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800df82:	2303      	movs	r3, #3
 800df84:	e000      	b.n	800df88 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800df86:	2300      	movs	r3, #0
}
 800df88:	4618      	mov	r0, r3
 800df8a:	3710      	adds	r7, #16
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bd80      	pop	{r7, pc}

0800df90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800df90:	b580      	push	{r7, lr}
 800df92:	b088      	sub	sp, #32
 800df94:	af02      	add	r7, sp, #8
 800df96:	60f8      	str	r0, [r7, #12]
 800df98:	60b9      	str	r1, [r7, #8]
 800df9a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800df9c:	4b1b      	ldr	r3, [pc, #108]	; (800e00c <SPI_EndRxTxTransaction+0x7c>)
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	4a1b      	ldr	r2, [pc, #108]	; (800e010 <SPI_EndRxTxTransaction+0x80>)
 800dfa2:	fba2 2303 	umull	r2, r3, r2, r3
 800dfa6:	0d5b      	lsrs	r3, r3, #21
 800dfa8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800dfac:	fb02 f303 	mul.w	r3, r2, r3
 800dfb0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	685b      	ldr	r3, [r3, #4]
 800dfb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800dfba:	d112      	bne.n	800dfe2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	9300      	str	r3, [sp, #0]
 800dfc0:	68bb      	ldr	r3, [r7, #8]
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	2180      	movs	r1, #128	; 0x80
 800dfc6:	68f8      	ldr	r0, [r7, #12]
 800dfc8:	f7ff ff13 	bl	800ddf2 <SPI_WaitFlagStateUntilTimeout>
 800dfcc:	4603      	mov	r3, r0
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d016      	beq.n	800e000 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dfd6:	f043 0220 	orr.w	r2, r3, #32
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800dfde:	2303      	movs	r3, #3
 800dfe0:	e00f      	b.n	800e002 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800dfe2:	697b      	ldr	r3, [r7, #20]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d00a      	beq.n	800dffe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800dfe8:	697b      	ldr	r3, [r7, #20]
 800dfea:	3b01      	subs	r3, #1
 800dfec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	689b      	ldr	r3, [r3, #8]
 800dff4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dff8:	2b80      	cmp	r3, #128	; 0x80
 800dffa:	d0f2      	beq.n	800dfe2 <SPI_EndRxTxTransaction+0x52>
 800dffc:	e000      	b.n	800e000 <SPI_EndRxTxTransaction+0x70>
        break;
 800dffe:	bf00      	nop
  }

  return HAL_OK;
 800e000:	2300      	movs	r3, #0
}
 800e002:	4618      	mov	r0, r3
 800e004:	3718      	adds	r7, #24
 800e006:	46bd      	mov	sp, r7
 800e008:	bd80      	pop	{r7, pc}
 800e00a:	bf00      	nop
 800e00c:	20000000 	.word	0x20000000
 800e010:	165e9f81 	.word	0x165e9f81

0800e014 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b082      	sub	sp, #8
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d101      	bne.n	800e026 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e022:	2301      	movs	r3, #1
 800e024:	e01d      	b.n	800e062 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e02c:	b2db      	uxtb	r3, r3
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d106      	bne.n	800e040 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	2200      	movs	r2, #0
 800e036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e03a:	6878      	ldr	r0, [r7, #4]
 800e03c:	f7fc fa6a 	bl	800a514 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2202      	movs	r2, #2
 800e044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	681a      	ldr	r2, [r3, #0]
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	3304      	adds	r3, #4
 800e050:	4619      	mov	r1, r3
 800e052:	4610      	mov	r0, r2
 800e054:	f000 fb56 	bl	800e704 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	2201      	movs	r2, #1
 800e05c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e060:	2300      	movs	r3, #0
}
 800e062:	4618      	mov	r0, r3
 800e064:	3708      	adds	r7, #8
 800e066:	46bd      	mov	sp, r7
 800e068:	bd80      	pop	{r7, pc}

0800e06a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e06a:	b480      	push	{r7}
 800e06c:	b085      	sub	sp, #20
 800e06e:	af00      	add	r7, sp, #0
 800e070:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	68da      	ldr	r2, [r3, #12]
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	f042 0201 	orr.w	r2, r2, #1
 800e080:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	689b      	ldr	r3, [r3, #8]
 800e088:	f003 0307 	and.w	r3, r3, #7
 800e08c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	2b06      	cmp	r3, #6
 800e092:	d007      	beq.n	800e0a4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	681a      	ldr	r2, [r3, #0]
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	f042 0201 	orr.w	r2, r2, #1
 800e0a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e0a4:	2300      	movs	r3, #0
}
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	3714      	adds	r7, #20
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b0:	4770      	bx	lr

0800e0b2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e0b2:	b580      	push	{r7, lr}
 800e0b4:	b082      	sub	sp, #8
 800e0b6:	af00      	add	r7, sp, #0
 800e0b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d101      	bne.n	800e0c4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	e01d      	b.n	800e100 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e0ca:	b2db      	uxtb	r3, r3
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d106      	bne.n	800e0de <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e0d8:	6878      	ldr	r0, [r7, #4]
 800e0da:	f7fc f9e3 	bl	800a4a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	2202      	movs	r2, #2
 800e0e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	681a      	ldr	r2, [r3, #0]
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	3304      	adds	r3, #4
 800e0ee:	4619      	mov	r1, r3
 800e0f0:	4610      	mov	r0, r2
 800e0f2:	f000 fb07 	bl	800e704 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	2201      	movs	r2, #1
 800e0fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e0fe:	2300      	movs	r3, #0
}
 800e100:	4618      	mov	r0, r3
 800e102:	3708      	adds	r7, #8
 800e104:	46bd      	mov	sp, r7
 800e106:	bd80      	pop	{r7, pc}

0800e108 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e108:	b580      	push	{r7, lr}
 800e10a:	b084      	sub	sp, #16
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
 800e110:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	2201      	movs	r2, #1
 800e118:	6839      	ldr	r1, [r7, #0]
 800e11a:	4618      	mov	r0, r3
 800e11c:	f000 fd42 	bl	800eba4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	4a15      	ldr	r2, [pc, #84]	; (800e17c <HAL_TIM_PWM_Start+0x74>)
 800e126:	4293      	cmp	r3, r2
 800e128:	d004      	beq.n	800e134 <HAL_TIM_PWM_Start+0x2c>
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	4a14      	ldr	r2, [pc, #80]	; (800e180 <HAL_TIM_PWM_Start+0x78>)
 800e130:	4293      	cmp	r3, r2
 800e132:	d101      	bne.n	800e138 <HAL_TIM_PWM_Start+0x30>
 800e134:	2301      	movs	r3, #1
 800e136:	e000      	b.n	800e13a <HAL_TIM_PWM_Start+0x32>
 800e138:	2300      	movs	r3, #0
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d007      	beq.n	800e14e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e14c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	689b      	ldr	r3, [r3, #8]
 800e154:	f003 0307 	and.w	r3, r3, #7
 800e158:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	2b06      	cmp	r3, #6
 800e15e:	d007      	beq.n	800e170 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	681a      	ldr	r2, [r3, #0]
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	f042 0201 	orr.w	r2, r2, #1
 800e16e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e170:	2300      	movs	r3, #0
}
 800e172:	4618      	mov	r0, r3
 800e174:	3710      	adds	r7, #16
 800e176:	46bd      	mov	sp, r7
 800e178:	bd80      	pop	{r7, pc}
 800e17a:	bf00      	nop
 800e17c:	40010000 	.word	0x40010000
 800e180:	40010400 	.word	0x40010400

0800e184 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800e184:	b580      	push	{r7, lr}
 800e186:	b086      	sub	sp, #24
 800e188:	af00      	add	r7, sp, #0
 800e18a:	6078      	str	r0, [r7, #4]
 800e18c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	2b00      	cmp	r3, #0
 800e192:	d101      	bne.n	800e198 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800e194:	2301      	movs	r3, #1
 800e196:	e083      	b.n	800e2a0 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e19e:	b2db      	uxtb	r3, r3
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d106      	bne.n	800e1b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800e1ac:	6878      	ldr	r0, [r7, #4]
 800e1ae:	f7fc f8fb 	bl	800a3a8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	2202      	movs	r2, #2
 800e1b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	689b      	ldr	r3, [r3, #8]
 800e1c0:	687a      	ldr	r2, [r7, #4]
 800e1c2:	6812      	ldr	r2, [r2, #0]
 800e1c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e1c8:	f023 0307 	bic.w	r3, r3, #7
 800e1cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	681a      	ldr	r2, [r3, #0]
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	3304      	adds	r3, #4
 800e1d6:	4619      	mov	r1, r3
 800e1d8:	4610      	mov	r0, r2
 800e1da:	f000 fa93 	bl	800e704 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	689b      	ldr	r3, [r3, #8]
 800e1e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	699b      	ldr	r3, [r3, #24]
 800e1ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	6a1b      	ldr	r3, [r3, #32]
 800e1f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800e1f6:	683b      	ldr	r3, [r7, #0]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	697a      	ldr	r2, [r7, #20]
 800e1fc:	4313      	orrs	r3, r2
 800e1fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800e200:	693b      	ldr	r3, [r7, #16]
 800e202:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e206:	f023 0303 	bic.w	r3, r3, #3
 800e20a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800e20c:	683b      	ldr	r3, [r7, #0]
 800e20e:	689a      	ldr	r2, [r3, #8]
 800e210:	683b      	ldr	r3, [r7, #0]
 800e212:	699b      	ldr	r3, [r3, #24]
 800e214:	021b      	lsls	r3, r3, #8
 800e216:	4313      	orrs	r3, r2
 800e218:	693a      	ldr	r2, [r7, #16]
 800e21a:	4313      	orrs	r3, r2
 800e21c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800e21e:	693b      	ldr	r3, [r7, #16]
 800e220:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800e224:	f023 030c 	bic.w	r3, r3, #12
 800e228:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800e22a:	693b      	ldr	r3, [r7, #16]
 800e22c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e230:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e234:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	68da      	ldr	r2, [r3, #12]
 800e23a:	683b      	ldr	r3, [r7, #0]
 800e23c:	69db      	ldr	r3, [r3, #28]
 800e23e:	021b      	lsls	r3, r3, #8
 800e240:	4313      	orrs	r3, r2
 800e242:	693a      	ldr	r2, [r7, #16]
 800e244:	4313      	orrs	r3, r2
 800e246:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	691b      	ldr	r3, [r3, #16]
 800e24c:	011a      	lsls	r2, r3, #4
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	6a1b      	ldr	r3, [r3, #32]
 800e252:	031b      	lsls	r3, r3, #12
 800e254:	4313      	orrs	r3, r2
 800e256:	693a      	ldr	r2, [r7, #16]
 800e258:	4313      	orrs	r3, r2
 800e25a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800e262:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800e26a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800e26c:	683b      	ldr	r3, [r7, #0]
 800e26e:	685a      	ldr	r2, [r3, #4]
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	695b      	ldr	r3, [r3, #20]
 800e274:	011b      	lsls	r3, r3, #4
 800e276:	4313      	orrs	r3, r2
 800e278:	68fa      	ldr	r2, [r7, #12]
 800e27a:	4313      	orrs	r3, r2
 800e27c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	697a      	ldr	r2, [r7, #20]
 800e284:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	693a      	ldr	r2, [r7, #16]
 800e28c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	68fa      	ldr	r2, [r7, #12]
 800e294:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	2201      	movs	r2, #1
 800e29a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e29e:	2300      	movs	r3, #0
}
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	3718      	adds	r7, #24
 800e2a4:	46bd      	mov	sp, r7
 800e2a6:	bd80      	pop	{r7, pc}

0800e2a8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b082      	sub	sp, #8
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]
 800e2b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800e2b2:	683b      	ldr	r3, [r7, #0]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d002      	beq.n	800e2be <HAL_TIM_Encoder_Start+0x16>
 800e2b8:	2b04      	cmp	r3, #4
 800e2ba:	d008      	beq.n	800e2ce <HAL_TIM_Encoder_Start+0x26>
 800e2bc:	e00f      	b.n	800e2de <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	2201      	movs	r2, #1
 800e2c4:	2100      	movs	r1, #0
 800e2c6:	4618      	mov	r0, r3
 800e2c8:	f000 fc6c 	bl	800eba4 <TIM_CCxChannelCmd>
      break;
 800e2cc:	e016      	b.n	800e2fc <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	2201      	movs	r2, #1
 800e2d4:	2104      	movs	r1, #4
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	f000 fc64 	bl	800eba4 <TIM_CCxChannelCmd>
      break;
 800e2dc:	e00e      	b.n	800e2fc <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	2201      	movs	r2, #1
 800e2e4:	2100      	movs	r1, #0
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	f000 fc5c 	bl	800eba4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	2201      	movs	r2, #1
 800e2f2:	2104      	movs	r1, #4
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	f000 fc55 	bl	800eba4 <TIM_CCxChannelCmd>
      break;
 800e2fa:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	681a      	ldr	r2, [r3, #0]
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	f042 0201 	orr.w	r2, r2, #1
 800e30a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800e30c:	2300      	movs	r3, #0
}
 800e30e:	4618      	mov	r0, r3
 800e310:	3708      	adds	r7, #8
 800e312:	46bd      	mov	sp, r7
 800e314:	bd80      	pop	{r7, pc}

0800e316 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e316:	b580      	push	{r7, lr}
 800e318:	b082      	sub	sp, #8
 800e31a:	af00      	add	r7, sp, #0
 800e31c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	691b      	ldr	r3, [r3, #16]
 800e324:	f003 0302 	and.w	r3, r3, #2
 800e328:	2b02      	cmp	r3, #2
 800e32a:	d122      	bne.n	800e372 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	68db      	ldr	r3, [r3, #12]
 800e332:	f003 0302 	and.w	r3, r3, #2
 800e336:	2b02      	cmp	r3, #2
 800e338:	d11b      	bne.n	800e372 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	f06f 0202 	mvn.w	r2, #2
 800e342:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	2201      	movs	r2, #1
 800e348:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	699b      	ldr	r3, [r3, #24]
 800e350:	f003 0303 	and.w	r3, r3, #3
 800e354:	2b00      	cmp	r3, #0
 800e356:	d003      	beq.n	800e360 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e358:	6878      	ldr	r0, [r7, #4]
 800e35a:	f000 f9b5 	bl	800e6c8 <HAL_TIM_IC_CaptureCallback>
 800e35e:	e005      	b.n	800e36c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e360:	6878      	ldr	r0, [r7, #4]
 800e362:	f000 f9a7 	bl	800e6b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e366:	6878      	ldr	r0, [r7, #4]
 800e368:	f000 f9b8 	bl	800e6dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	2200      	movs	r2, #0
 800e370:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	691b      	ldr	r3, [r3, #16]
 800e378:	f003 0304 	and.w	r3, r3, #4
 800e37c:	2b04      	cmp	r3, #4
 800e37e:	d122      	bne.n	800e3c6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	68db      	ldr	r3, [r3, #12]
 800e386:	f003 0304 	and.w	r3, r3, #4
 800e38a:	2b04      	cmp	r3, #4
 800e38c:	d11b      	bne.n	800e3c6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	f06f 0204 	mvn.w	r2, #4
 800e396:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	2202      	movs	r2, #2
 800e39c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	699b      	ldr	r3, [r3, #24]
 800e3a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d003      	beq.n	800e3b4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e3ac:	6878      	ldr	r0, [r7, #4]
 800e3ae:	f000 f98b 	bl	800e6c8 <HAL_TIM_IC_CaptureCallback>
 800e3b2:	e005      	b.n	800e3c0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e3b4:	6878      	ldr	r0, [r7, #4]
 800e3b6:	f000 f97d 	bl	800e6b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e3ba:	6878      	ldr	r0, [r7, #4]
 800e3bc:	f000 f98e 	bl	800e6dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	2200      	movs	r2, #0
 800e3c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	691b      	ldr	r3, [r3, #16]
 800e3cc:	f003 0308 	and.w	r3, r3, #8
 800e3d0:	2b08      	cmp	r3, #8
 800e3d2:	d122      	bne.n	800e41a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	68db      	ldr	r3, [r3, #12]
 800e3da:	f003 0308 	and.w	r3, r3, #8
 800e3de:	2b08      	cmp	r3, #8
 800e3e0:	d11b      	bne.n	800e41a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	f06f 0208 	mvn.w	r2, #8
 800e3ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	2204      	movs	r2, #4
 800e3f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	69db      	ldr	r3, [r3, #28]
 800e3f8:	f003 0303 	and.w	r3, r3, #3
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d003      	beq.n	800e408 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e400:	6878      	ldr	r0, [r7, #4]
 800e402:	f000 f961 	bl	800e6c8 <HAL_TIM_IC_CaptureCallback>
 800e406:	e005      	b.n	800e414 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e408:	6878      	ldr	r0, [r7, #4]
 800e40a:	f000 f953 	bl	800e6b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e40e:	6878      	ldr	r0, [r7, #4]
 800e410:	f000 f964 	bl	800e6dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	2200      	movs	r2, #0
 800e418:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	691b      	ldr	r3, [r3, #16]
 800e420:	f003 0310 	and.w	r3, r3, #16
 800e424:	2b10      	cmp	r3, #16
 800e426:	d122      	bne.n	800e46e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	68db      	ldr	r3, [r3, #12]
 800e42e:	f003 0310 	and.w	r3, r3, #16
 800e432:	2b10      	cmp	r3, #16
 800e434:	d11b      	bne.n	800e46e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	f06f 0210 	mvn.w	r2, #16
 800e43e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	2208      	movs	r2, #8
 800e444:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	69db      	ldr	r3, [r3, #28]
 800e44c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e450:	2b00      	cmp	r3, #0
 800e452:	d003      	beq.n	800e45c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e454:	6878      	ldr	r0, [r7, #4]
 800e456:	f000 f937 	bl	800e6c8 <HAL_TIM_IC_CaptureCallback>
 800e45a:	e005      	b.n	800e468 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e45c:	6878      	ldr	r0, [r7, #4]
 800e45e:	f000 f929 	bl	800e6b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e462:	6878      	ldr	r0, [r7, #4]
 800e464:	f000 f93a 	bl	800e6dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	2200      	movs	r2, #0
 800e46c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	691b      	ldr	r3, [r3, #16]
 800e474:	f003 0301 	and.w	r3, r3, #1
 800e478:	2b01      	cmp	r3, #1
 800e47a:	d10e      	bne.n	800e49a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	68db      	ldr	r3, [r3, #12]
 800e482:	f003 0301 	and.w	r3, r3, #1
 800e486:	2b01      	cmp	r3, #1
 800e488:	d107      	bne.n	800e49a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	f06f 0201 	mvn.w	r2, #1
 800e492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e494:	6878      	ldr	r0, [r7, #4]
 800e496:	f7fb f941 	bl	800971c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	691b      	ldr	r3, [r3, #16]
 800e4a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e4a4:	2b80      	cmp	r3, #128	; 0x80
 800e4a6:	d10e      	bne.n	800e4c6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	68db      	ldr	r3, [r3, #12]
 800e4ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e4b2:	2b80      	cmp	r3, #128	; 0x80
 800e4b4:	d107      	bne.n	800e4c6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e4be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e4c0:	6878      	ldr	r0, [r7, #4]
 800e4c2:	f000 fc6d 	bl	800eda0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	691b      	ldr	r3, [r3, #16]
 800e4cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4d0:	2b40      	cmp	r3, #64	; 0x40
 800e4d2:	d10e      	bne.n	800e4f2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	68db      	ldr	r3, [r3, #12]
 800e4da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4de:	2b40      	cmp	r3, #64	; 0x40
 800e4e0:	d107      	bne.n	800e4f2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e4ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e4ec:	6878      	ldr	r0, [r7, #4]
 800e4ee:	f000 f8ff 	bl	800e6f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	691b      	ldr	r3, [r3, #16]
 800e4f8:	f003 0320 	and.w	r3, r3, #32
 800e4fc:	2b20      	cmp	r3, #32
 800e4fe:	d10e      	bne.n	800e51e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	68db      	ldr	r3, [r3, #12]
 800e506:	f003 0320 	and.w	r3, r3, #32
 800e50a:	2b20      	cmp	r3, #32
 800e50c:	d107      	bne.n	800e51e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	f06f 0220 	mvn.w	r2, #32
 800e516:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e518:	6878      	ldr	r0, [r7, #4]
 800e51a:	f000 fc37 	bl	800ed8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e51e:	bf00      	nop
 800e520:	3708      	adds	r7, #8
 800e522:	46bd      	mov	sp, r7
 800e524:	bd80      	pop	{r7, pc}
	...

0800e528 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e528:	b580      	push	{r7, lr}
 800e52a:	b084      	sub	sp, #16
 800e52c:	af00      	add	r7, sp, #0
 800e52e:	60f8      	str	r0, [r7, #12]
 800e530:	60b9      	str	r1, [r7, #8]
 800e532:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e53a:	2b01      	cmp	r3, #1
 800e53c:	d101      	bne.n	800e542 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800e53e:	2302      	movs	r3, #2
 800e540:	e0b4      	b.n	800e6ac <HAL_TIM_PWM_ConfigChannel+0x184>
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	2201      	movs	r2, #1
 800e546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	2202      	movs	r2, #2
 800e54e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	2b0c      	cmp	r3, #12
 800e556:	f200 809f 	bhi.w	800e698 <HAL_TIM_PWM_ConfigChannel+0x170>
 800e55a:	a201      	add	r2, pc, #4	; (adr r2, 800e560 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800e55c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e560:	0800e595 	.word	0x0800e595
 800e564:	0800e699 	.word	0x0800e699
 800e568:	0800e699 	.word	0x0800e699
 800e56c:	0800e699 	.word	0x0800e699
 800e570:	0800e5d5 	.word	0x0800e5d5
 800e574:	0800e699 	.word	0x0800e699
 800e578:	0800e699 	.word	0x0800e699
 800e57c:	0800e699 	.word	0x0800e699
 800e580:	0800e617 	.word	0x0800e617
 800e584:	0800e699 	.word	0x0800e699
 800e588:	0800e699 	.word	0x0800e699
 800e58c:	0800e699 	.word	0x0800e699
 800e590:	0800e657 	.word	0x0800e657
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	68b9      	ldr	r1, [r7, #8]
 800e59a:	4618      	mov	r0, r3
 800e59c:	f000 f952 	bl	800e844 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	699a      	ldr	r2, [r3, #24]
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	f042 0208 	orr.w	r2, r2, #8
 800e5ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	699a      	ldr	r2, [r3, #24]
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	f022 0204 	bic.w	r2, r2, #4
 800e5be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	6999      	ldr	r1, [r3, #24]
 800e5c6:	68bb      	ldr	r3, [r7, #8]
 800e5c8:	691a      	ldr	r2, [r3, #16]
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	430a      	orrs	r2, r1
 800e5d0:	619a      	str	r2, [r3, #24]
      break;
 800e5d2:	e062      	b.n	800e69a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	68b9      	ldr	r1, [r7, #8]
 800e5da:	4618      	mov	r0, r3
 800e5dc:	f000 f9a2 	bl	800e924 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	699a      	ldr	r2, [r3, #24]
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e5ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	699a      	ldr	r2, [r3, #24]
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e5fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	6999      	ldr	r1, [r3, #24]
 800e606:	68bb      	ldr	r3, [r7, #8]
 800e608:	691b      	ldr	r3, [r3, #16]
 800e60a:	021a      	lsls	r2, r3, #8
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	430a      	orrs	r2, r1
 800e612:	619a      	str	r2, [r3, #24]
      break;
 800e614:	e041      	b.n	800e69a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	68b9      	ldr	r1, [r7, #8]
 800e61c:	4618      	mov	r0, r3
 800e61e:	f000 f9f7 	bl	800ea10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	69da      	ldr	r2, [r3, #28]
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	f042 0208 	orr.w	r2, r2, #8
 800e630:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e632:	68fb      	ldr	r3, [r7, #12]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	69da      	ldr	r2, [r3, #28]
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	f022 0204 	bic.w	r2, r2, #4
 800e640:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	69d9      	ldr	r1, [r3, #28]
 800e648:	68bb      	ldr	r3, [r7, #8]
 800e64a:	691a      	ldr	r2, [r3, #16]
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	430a      	orrs	r2, r1
 800e652:	61da      	str	r2, [r3, #28]
      break;
 800e654:	e021      	b.n	800e69a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	68b9      	ldr	r1, [r7, #8]
 800e65c:	4618      	mov	r0, r3
 800e65e:	f000 fa4b 	bl	800eaf8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	69da      	ldr	r2, [r3, #28]
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e670:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	69da      	ldr	r2, [r3, #28]
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e680:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e682:	68fb      	ldr	r3, [r7, #12]
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	69d9      	ldr	r1, [r3, #28]
 800e688:	68bb      	ldr	r3, [r7, #8]
 800e68a:	691b      	ldr	r3, [r3, #16]
 800e68c:	021a      	lsls	r2, r3, #8
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	430a      	orrs	r2, r1
 800e694:	61da      	str	r2, [r3, #28]
      break;
 800e696:	e000      	b.n	800e69a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800e698:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	2201      	movs	r2, #1
 800e69e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	2200      	movs	r2, #0
 800e6a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e6aa:	2300      	movs	r3, #0
}
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	3710      	adds	r7, #16
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	bd80      	pop	{r7, pc}

0800e6b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e6b4:	b480      	push	{r7}
 800e6b6:	b083      	sub	sp, #12
 800e6b8:	af00      	add	r7, sp, #0
 800e6ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e6bc:	bf00      	nop
 800e6be:	370c      	adds	r7, #12
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c6:	4770      	bx	lr

0800e6c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e6c8:	b480      	push	{r7}
 800e6ca:	b083      	sub	sp, #12
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e6d0:	bf00      	nop
 800e6d2:	370c      	adds	r7, #12
 800e6d4:	46bd      	mov	sp, r7
 800e6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6da:	4770      	bx	lr

0800e6dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e6dc:	b480      	push	{r7}
 800e6de:	b083      	sub	sp, #12
 800e6e0:	af00      	add	r7, sp, #0
 800e6e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e6e4:	bf00      	nop
 800e6e6:	370c      	adds	r7, #12
 800e6e8:	46bd      	mov	sp, r7
 800e6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ee:	4770      	bx	lr

0800e6f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e6f0:	b480      	push	{r7}
 800e6f2:	b083      	sub	sp, #12
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e6f8:	bf00      	nop
 800e6fa:	370c      	adds	r7, #12
 800e6fc:	46bd      	mov	sp, r7
 800e6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e702:	4770      	bx	lr

0800e704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e704:	b480      	push	{r7}
 800e706:	b085      	sub	sp, #20
 800e708:	af00      	add	r7, sp, #0
 800e70a:	6078      	str	r0, [r7, #4]
 800e70c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	4a40      	ldr	r2, [pc, #256]	; (800e818 <TIM_Base_SetConfig+0x114>)
 800e718:	4293      	cmp	r3, r2
 800e71a:	d013      	beq.n	800e744 <TIM_Base_SetConfig+0x40>
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e722:	d00f      	beq.n	800e744 <TIM_Base_SetConfig+0x40>
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	4a3d      	ldr	r2, [pc, #244]	; (800e81c <TIM_Base_SetConfig+0x118>)
 800e728:	4293      	cmp	r3, r2
 800e72a:	d00b      	beq.n	800e744 <TIM_Base_SetConfig+0x40>
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	4a3c      	ldr	r2, [pc, #240]	; (800e820 <TIM_Base_SetConfig+0x11c>)
 800e730:	4293      	cmp	r3, r2
 800e732:	d007      	beq.n	800e744 <TIM_Base_SetConfig+0x40>
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	4a3b      	ldr	r2, [pc, #236]	; (800e824 <TIM_Base_SetConfig+0x120>)
 800e738:	4293      	cmp	r3, r2
 800e73a:	d003      	beq.n	800e744 <TIM_Base_SetConfig+0x40>
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	4a3a      	ldr	r2, [pc, #232]	; (800e828 <TIM_Base_SetConfig+0x124>)
 800e740:	4293      	cmp	r3, r2
 800e742:	d108      	bne.n	800e756 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e74a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e74c:	683b      	ldr	r3, [r7, #0]
 800e74e:	685b      	ldr	r3, [r3, #4]
 800e750:	68fa      	ldr	r2, [r7, #12]
 800e752:	4313      	orrs	r3, r2
 800e754:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	4a2f      	ldr	r2, [pc, #188]	; (800e818 <TIM_Base_SetConfig+0x114>)
 800e75a:	4293      	cmp	r3, r2
 800e75c:	d02b      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e764:	d027      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	4a2c      	ldr	r2, [pc, #176]	; (800e81c <TIM_Base_SetConfig+0x118>)
 800e76a:	4293      	cmp	r3, r2
 800e76c:	d023      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	4a2b      	ldr	r2, [pc, #172]	; (800e820 <TIM_Base_SetConfig+0x11c>)
 800e772:	4293      	cmp	r3, r2
 800e774:	d01f      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	4a2a      	ldr	r2, [pc, #168]	; (800e824 <TIM_Base_SetConfig+0x120>)
 800e77a:	4293      	cmp	r3, r2
 800e77c:	d01b      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	4a29      	ldr	r2, [pc, #164]	; (800e828 <TIM_Base_SetConfig+0x124>)
 800e782:	4293      	cmp	r3, r2
 800e784:	d017      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	4a28      	ldr	r2, [pc, #160]	; (800e82c <TIM_Base_SetConfig+0x128>)
 800e78a:	4293      	cmp	r3, r2
 800e78c:	d013      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	4a27      	ldr	r2, [pc, #156]	; (800e830 <TIM_Base_SetConfig+0x12c>)
 800e792:	4293      	cmp	r3, r2
 800e794:	d00f      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	4a26      	ldr	r2, [pc, #152]	; (800e834 <TIM_Base_SetConfig+0x130>)
 800e79a:	4293      	cmp	r3, r2
 800e79c:	d00b      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	4a25      	ldr	r2, [pc, #148]	; (800e838 <TIM_Base_SetConfig+0x134>)
 800e7a2:	4293      	cmp	r3, r2
 800e7a4:	d007      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	4a24      	ldr	r2, [pc, #144]	; (800e83c <TIM_Base_SetConfig+0x138>)
 800e7aa:	4293      	cmp	r3, r2
 800e7ac:	d003      	beq.n	800e7b6 <TIM_Base_SetConfig+0xb2>
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	4a23      	ldr	r2, [pc, #140]	; (800e840 <TIM_Base_SetConfig+0x13c>)
 800e7b2:	4293      	cmp	r3, r2
 800e7b4:	d108      	bne.n	800e7c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e7bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	68db      	ldr	r3, [r3, #12]
 800e7c2:	68fa      	ldr	r2, [r7, #12]
 800e7c4:	4313      	orrs	r3, r2
 800e7c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e7ce:	683b      	ldr	r3, [r7, #0]
 800e7d0:	695b      	ldr	r3, [r3, #20]
 800e7d2:	4313      	orrs	r3, r2
 800e7d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	68fa      	ldr	r2, [r7, #12]
 800e7da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	689a      	ldr	r2, [r3, #8]
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e7e4:	683b      	ldr	r3, [r7, #0]
 800e7e6:	681a      	ldr	r2, [r3, #0]
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	4a0a      	ldr	r2, [pc, #40]	; (800e818 <TIM_Base_SetConfig+0x114>)
 800e7f0:	4293      	cmp	r3, r2
 800e7f2:	d003      	beq.n	800e7fc <TIM_Base_SetConfig+0xf8>
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	4a0c      	ldr	r2, [pc, #48]	; (800e828 <TIM_Base_SetConfig+0x124>)
 800e7f8:	4293      	cmp	r3, r2
 800e7fa:	d103      	bne.n	800e804 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e7fc:	683b      	ldr	r3, [r7, #0]
 800e7fe:	691a      	ldr	r2, [r3, #16]
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	2201      	movs	r2, #1
 800e808:	615a      	str	r2, [r3, #20]
}
 800e80a:	bf00      	nop
 800e80c:	3714      	adds	r7, #20
 800e80e:	46bd      	mov	sp, r7
 800e810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e814:	4770      	bx	lr
 800e816:	bf00      	nop
 800e818:	40010000 	.word	0x40010000
 800e81c:	40000400 	.word	0x40000400
 800e820:	40000800 	.word	0x40000800
 800e824:	40000c00 	.word	0x40000c00
 800e828:	40010400 	.word	0x40010400
 800e82c:	40014000 	.word	0x40014000
 800e830:	40014400 	.word	0x40014400
 800e834:	40014800 	.word	0x40014800
 800e838:	40001800 	.word	0x40001800
 800e83c:	40001c00 	.word	0x40001c00
 800e840:	40002000 	.word	0x40002000

0800e844 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e844:	b480      	push	{r7}
 800e846:	b087      	sub	sp, #28
 800e848:	af00      	add	r7, sp, #0
 800e84a:	6078      	str	r0, [r7, #4]
 800e84c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	6a1b      	ldr	r3, [r3, #32]
 800e852:	f023 0201 	bic.w	r2, r3, #1
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	6a1b      	ldr	r3, [r3, #32]
 800e85e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	685b      	ldr	r3, [r3, #4]
 800e864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	699b      	ldr	r3, [r3, #24]
 800e86a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	f023 0303 	bic.w	r3, r3, #3
 800e87a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	68fa      	ldr	r2, [r7, #12]
 800e882:	4313      	orrs	r3, r2
 800e884:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e886:	697b      	ldr	r3, [r7, #20]
 800e888:	f023 0302 	bic.w	r3, r3, #2
 800e88c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e88e:	683b      	ldr	r3, [r7, #0]
 800e890:	689b      	ldr	r3, [r3, #8]
 800e892:	697a      	ldr	r2, [r7, #20]
 800e894:	4313      	orrs	r3, r2
 800e896:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	4a20      	ldr	r2, [pc, #128]	; (800e91c <TIM_OC1_SetConfig+0xd8>)
 800e89c:	4293      	cmp	r3, r2
 800e89e:	d003      	beq.n	800e8a8 <TIM_OC1_SetConfig+0x64>
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	4a1f      	ldr	r2, [pc, #124]	; (800e920 <TIM_OC1_SetConfig+0xdc>)
 800e8a4:	4293      	cmp	r3, r2
 800e8a6:	d10c      	bne.n	800e8c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e8a8:	697b      	ldr	r3, [r7, #20]
 800e8aa:	f023 0308 	bic.w	r3, r3, #8
 800e8ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e8b0:	683b      	ldr	r3, [r7, #0]
 800e8b2:	68db      	ldr	r3, [r3, #12]
 800e8b4:	697a      	ldr	r2, [r7, #20]
 800e8b6:	4313      	orrs	r3, r2
 800e8b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e8ba:	697b      	ldr	r3, [r7, #20]
 800e8bc:	f023 0304 	bic.w	r3, r3, #4
 800e8c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	4a15      	ldr	r2, [pc, #84]	; (800e91c <TIM_OC1_SetConfig+0xd8>)
 800e8c6:	4293      	cmp	r3, r2
 800e8c8:	d003      	beq.n	800e8d2 <TIM_OC1_SetConfig+0x8e>
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	4a14      	ldr	r2, [pc, #80]	; (800e920 <TIM_OC1_SetConfig+0xdc>)
 800e8ce:	4293      	cmp	r3, r2
 800e8d0:	d111      	bne.n	800e8f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e8d2:	693b      	ldr	r3, [r7, #16]
 800e8d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e8d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e8e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e8e2:	683b      	ldr	r3, [r7, #0]
 800e8e4:	695b      	ldr	r3, [r3, #20]
 800e8e6:	693a      	ldr	r2, [r7, #16]
 800e8e8:	4313      	orrs	r3, r2
 800e8ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e8ec:	683b      	ldr	r3, [r7, #0]
 800e8ee:	699b      	ldr	r3, [r3, #24]
 800e8f0:	693a      	ldr	r2, [r7, #16]
 800e8f2:	4313      	orrs	r3, r2
 800e8f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	693a      	ldr	r2, [r7, #16]
 800e8fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	68fa      	ldr	r2, [r7, #12]
 800e900:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	685a      	ldr	r2, [r3, #4]
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	697a      	ldr	r2, [r7, #20]
 800e90e:	621a      	str	r2, [r3, #32]
}
 800e910:	bf00      	nop
 800e912:	371c      	adds	r7, #28
 800e914:	46bd      	mov	sp, r7
 800e916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e91a:	4770      	bx	lr
 800e91c:	40010000 	.word	0x40010000
 800e920:	40010400 	.word	0x40010400

0800e924 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e924:	b480      	push	{r7}
 800e926:	b087      	sub	sp, #28
 800e928:	af00      	add	r7, sp, #0
 800e92a:	6078      	str	r0, [r7, #4]
 800e92c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	6a1b      	ldr	r3, [r3, #32]
 800e932:	f023 0210 	bic.w	r2, r3, #16
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	6a1b      	ldr	r3, [r3, #32]
 800e93e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	685b      	ldr	r3, [r3, #4]
 800e944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	699b      	ldr	r3, [r3, #24]
 800e94a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e95a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	021b      	lsls	r3, r3, #8
 800e962:	68fa      	ldr	r2, [r7, #12]
 800e964:	4313      	orrs	r3, r2
 800e966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e968:	697b      	ldr	r3, [r7, #20]
 800e96a:	f023 0320 	bic.w	r3, r3, #32
 800e96e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e970:	683b      	ldr	r3, [r7, #0]
 800e972:	689b      	ldr	r3, [r3, #8]
 800e974:	011b      	lsls	r3, r3, #4
 800e976:	697a      	ldr	r2, [r7, #20]
 800e978:	4313      	orrs	r3, r2
 800e97a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	4a22      	ldr	r2, [pc, #136]	; (800ea08 <TIM_OC2_SetConfig+0xe4>)
 800e980:	4293      	cmp	r3, r2
 800e982:	d003      	beq.n	800e98c <TIM_OC2_SetConfig+0x68>
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	4a21      	ldr	r2, [pc, #132]	; (800ea0c <TIM_OC2_SetConfig+0xe8>)
 800e988:	4293      	cmp	r3, r2
 800e98a:	d10d      	bne.n	800e9a8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e98c:	697b      	ldr	r3, [r7, #20]
 800e98e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e992:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e994:	683b      	ldr	r3, [r7, #0]
 800e996:	68db      	ldr	r3, [r3, #12]
 800e998:	011b      	lsls	r3, r3, #4
 800e99a:	697a      	ldr	r2, [r7, #20]
 800e99c:	4313      	orrs	r3, r2
 800e99e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e9a0:	697b      	ldr	r3, [r7, #20]
 800e9a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e9a6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	4a17      	ldr	r2, [pc, #92]	; (800ea08 <TIM_OC2_SetConfig+0xe4>)
 800e9ac:	4293      	cmp	r3, r2
 800e9ae:	d003      	beq.n	800e9b8 <TIM_OC2_SetConfig+0x94>
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	4a16      	ldr	r2, [pc, #88]	; (800ea0c <TIM_OC2_SetConfig+0xe8>)
 800e9b4:	4293      	cmp	r3, r2
 800e9b6:	d113      	bne.n	800e9e0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e9b8:	693b      	ldr	r3, [r7, #16]
 800e9ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e9be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e9c0:	693b      	ldr	r3, [r7, #16]
 800e9c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e9c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e9c8:	683b      	ldr	r3, [r7, #0]
 800e9ca:	695b      	ldr	r3, [r3, #20]
 800e9cc:	009b      	lsls	r3, r3, #2
 800e9ce:	693a      	ldr	r2, [r7, #16]
 800e9d0:	4313      	orrs	r3, r2
 800e9d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e9d4:	683b      	ldr	r3, [r7, #0]
 800e9d6:	699b      	ldr	r3, [r3, #24]
 800e9d8:	009b      	lsls	r3, r3, #2
 800e9da:	693a      	ldr	r2, [r7, #16]
 800e9dc:	4313      	orrs	r3, r2
 800e9de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	693a      	ldr	r2, [r7, #16]
 800e9e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	68fa      	ldr	r2, [r7, #12]
 800e9ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	685a      	ldr	r2, [r3, #4]
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	697a      	ldr	r2, [r7, #20]
 800e9f8:	621a      	str	r2, [r3, #32]
}
 800e9fa:	bf00      	nop
 800e9fc:	371c      	adds	r7, #28
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea04:	4770      	bx	lr
 800ea06:	bf00      	nop
 800ea08:	40010000 	.word	0x40010000
 800ea0c:	40010400 	.word	0x40010400

0800ea10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ea10:	b480      	push	{r7}
 800ea12:	b087      	sub	sp, #28
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
 800ea18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	6a1b      	ldr	r3, [r3, #32]
 800ea1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	6a1b      	ldr	r3, [r3, #32]
 800ea2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	685b      	ldr	r3, [r3, #4]
 800ea30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	69db      	ldr	r3, [r3, #28]
 800ea36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ea3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	f023 0303 	bic.w	r3, r3, #3
 800ea46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	68fa      	ldr	r2, [r7, #12]
 800ea4e:	4313      	orrs	r3, r2
 800ea50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ea52:	697b      	ldr	r3, [r7, #20]
 800ea54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ea58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	689b      	ldr	r3, [r3, #8]
 800ea5e:	021b      	lsls	r3, r3, #8
 800ea60:	697a      	ldr	r2, [r7, #20]
 800ea62:	4313      	orrs	r3, r2
 800ea64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	4a21      	ldr	r2, [pc, #132]	; (800eaf0 <TIM_OC3_SetConfig+0xe0>)
 800ea6a:	4293      	cmp	r3, r2
 800ea6c:	d003      	beq.n	800ea76 <TIM_OC3_SetConfig+0x66>
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	4a20      	ldr	r2, [pc, #128]	; (800eaf4 <TIM_OC3_SetConfig+0xe4>)
 800ea72:	4293      	cmp	r3, r2
 800ea74:	d10d      	bne.n	800ea92 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ea76:	697b      	ldr	r3, [r7, #20]
 800ea78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ea7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	68db      	ldr	r3, [r3, #12]
 800ea82:	021b      	lsls	r3, r3, #8
 800ea84:	697a      	ldr	r2, [r7, #20]
 800ea86:	4313      	orrs	r3, r2
 800ea88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ea8a:	697b      	ldr	r3, [r7, #20]
 800ea8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ea90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	4a16      	ldr	r2, [pc, #88]	; (800eaf0 <TIM_OC3_SetConfig+0xe0>)
 800ea96:	4293      	cmp	r3, r2
 800ea98:	d003      	beq.n	800eaa2 <TIM_OC3_SetConfig+0x92>
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	4a15      	ldr	r2, [pc, #84]	; (800eaf4 <TIM_OC3_SetConfig+0xe4>)
 800ea9e:	4293      	cmp	r3, r2
 800eaa0:	d113      	bne.n	800eaca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800eaa2:	693b      	ldr	r3, [r7, #16]
 800eaa4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eaa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800eaaa:	693b      	ldr	r3, [r7, #16]
 800eaac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800eab0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800eab2:	683b      	ldr	r3, [r7, #0]
 800eab4:	695b      	ldr	r3, [r3, #20]
 800eab6:	011b      	lsls	r3, r3, #4
 800eab8:	693a      	ldr	r2, [r7, #16]
 800eaba:	4313      	orrs	r3, r2
 800eabc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	699b      	ldr	r3, [r3, #24]
 800eac2:	011b      	lsls	r3, r3, #4
 800eac4:	693a      	ldr	r2, [r7, #16]
 800eac6:	4313      	orrs	r3, r2
 800eac8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	693a      	ldr	r2, [r7, #16]
 800eace:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	68fa      	ldr	r2, [r7, #12]
 800ead4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ead6:	683b      	ldr	r3, [r7, #0]
 800ead8:	685a      	ldr	r2, [r3, #4]
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	697a      	ldr	r2, [r7, #20]
 800eae2:	621a      	str	r2, [r3, #32]
}
 800eae4:	bf00      	nop
 800eae6:	371c      	adds	r7, #28
 800eae8:	46bd      	mov	sp, r7
 800eaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaee:	4770      	bx	lr
 800eaf0:	40010000 	.word	0x40010000
 800eaf4:	40010400 	.word	0x40010400

0800eaf8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800eaf8:	b480      	push	{r7}
 800eafa:	b087      	sub	sp, #28
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	6078      	str	r0, [r7, #4]
 800eb00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	6a1b      	ldr	r3, [r3, #32]
 800eb06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	6a1b      	ldr	r3, [r3, #32]
 800eb12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	685b      	ldr	r3, [r3, #4]
 800eb18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	69db      	ldr	r3, [r3, #28]
 800eb1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800eb26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800eb2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	021b      	lsls	r3, r3, #8
 800eb36:	68fa      	ldr	r2, [r7, #12]
 800eb38:	4313      	orrs	r3, r2
 800eb3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800eb3c:	693b      	ldr	r3, [r7, #16]
 800eb3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800eb42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800eb44:	683b      	ldr	r3, [r7, #0]
 800eb46:	689b      	ldr	r3, [r3, #8]
 800eb48:	031b      	lsls	r3, r3, #12
 800eb4a:	693a      	ldr	r2, [r7, #16]
 800eb4c:	4313      	orrs	r3, r2
 800eb4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	4a12      	ldr	r2, [pc, #72]	; (800eb9c <TIM_OC4_SetConfig+0xa4>)
 800eb54:	4293      	cmp	r3, r2
 800eb56:	d003      	beq.n	800eb60 <TIM_OC4_SetConfig+0x68>
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	4a11      	ldr	r2, [pc, #68]	; (800eba0 <TIM_OC4_SetConfig+0xa8>)
 800eb5c:	4293      	cmp	r3, r2
 800eb5e:	d109      	bne.n	800eb74 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800eb60:	697b      	ldr	r3, [r7, #20]
 800eb62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800eb66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	695b      	ldr	r3, [r3, #20]
 800eb6c:	019b      	lsls	r3, r3, #6
 800eb6e:	697a      	ldr	r2, [r7, #20]
 800eb70:	4313      	orrs	r3, r2
 800eb72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	697a      	ldr	r2, [r7, #20]
 800eb78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	68fa      	ldr	r2, [r7, #12]
 800eb7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800eb80:	683b      	ldr	r3, [r7, #0]
 800eb82:	685a      	ldr	r2, [r3, #4]
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	693a      	ldr	r2, [r7, #16]
 800eb8c:	621a      	str	r2, [r3, #32]
}
 800eb8e:	bf00      	nop
 800eb90:	371c      	adds	r7, #28
 800eb92:	46bd      	mov	sp, r7
 800eb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb98:	4770      	bx	lr
 800eb9a:	bf00      	nop
 800eb9c:	40010000 	.word	0x40010000
 800eba0:	40010400 	.word	0x40010400

0800eba4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800eba4:	b480      	push	{r7}
 800eba6:	b087      	sub	sp, #28
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	60f8      	str	r0, [r7, #12]
 800ebac:	60b9      	str	r1, [r7, #8]
 800ebae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ebb0:	68bb      	ldr	r3, [r7, #8]
 800ebb2:	f003 031f 	and.w	r3, r3, #31
 800ebb6:	2201      	movs	r2, #1
 800ebb8:	fa02 f303 	lsl.w	r3, r2, r3
 800ebbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	6a1a      	ldr	r2, [r3, #32]
 800ebc2:	697b      	ldr	r3, [r7, #20]
 800ebc4:	43db      	mvns	r3, r3
 800ebc6:	401a      	ands	r2, r3
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	6a1a      	ldr	r2, [r3, #32]
 800ebd0:	68bb      	ldr	r3, [r7, #8]
 800ebd2:	f003 031f 	and.w	r3, r3, #31
 800ebd6:	6879      	ldr	r1, [r7, #4]
 800ebd8:	fa01 f303 	lsl.w	r3, r1, r3
 800ebdc:	431a      	orrs	r2, r3
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	621a      	str	r2, [r3, #32]
}
 800ebe2:	bf00      	nop
 800ebe4:	371c      	adds	r7, #28
 800ebe6:	46bd      	mov	sp, r7
 800ebe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebec:	4770      	bx	lr
	...

0800ebf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ebf0:	b480      	push	{r7}
 800ebf2:	b085      	sub	sp, #20
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
 800ebf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ec00:	2b01      	cmp	r3, #1
 800ec02:	d101      	bne.n	800ec08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ec04:	2302      	movs	r3, #2
 800ec06:	e05a      	b.n	800ecbe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	2201      	movs	r2, #1
 800ec0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	2202      	movs	r2, #2
 800ec14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	685b      	ldr	r3, [r3, #4]
 800ec1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	689b      	ldr	r3, [r3, #8]
 800ec26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ec2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ec30:	683b      	ldr	r3, [r7, #0]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	68fa      	ldr	r2, [r7, #12]
 800ec36:	4313      	orrs	r3, r2
 800ec38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	68fa      	ldr	r2, [r7, #12]
 800ec40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	4a21      	ldr	r2, [pc, #132]	; (800eccc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ec48:	4293      	cmp	r3, r2
 800ec4a:	d022      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ec54:	d01d      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	4a1d      	ldr	r2, [pc, #116]	; (800ecd0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ec5c:	4293      	cmp	r3, r2
 800ec5e:	d018      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	4a1b      	ldr	r2, [pc, #108]	; (800ecd4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ec66:	4293      	cmp	r3, r2
 800ec68:	d013      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	4a1a      	ldr	r2, [pc, #104]	; (800ecd8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ec70:	4293      	cmp	r3, r2
 800ec72:	d00e      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	4a18      	ldr	r2, [pc, #96]	; (800ecdc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ec7a:	4293      	cmp	r3, r2
 800ec7c:	d009      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	4a17      	ldr	r2, [pc, #92]	; (800ece0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ec84:	4293      	cmp	r3, r2
 800ec86:	d004      	beq.n	800ec92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	4a15      	ldr	r2, [pc, #84]	; (800ece4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ec8e:	4293      	cmp	r3, r2
 800ec90:	d10c      	bne.n	800ecac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ec92:	68bb      	ldr	r3, [r7, #8]
 800ec94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ec9a:	683b      	ldr	r3, [r7, #0]
 800ec9c:	685b      	ldr	r3, [r3, #4]
 800ec9e:	68ba      	ldr	r2, [r7, #8]
 800eca0:	4313      	orrs	r3, r2
 800eca2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	68ba      	ldr	r2, [r7, #8]
 800ecaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	2201      	movs	r2, #1
 800ecb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	2200      	movs	r2, #0
 800ecb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ecbc:	2300      	movs	r3, #0
}
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	3714      	adds	r7, #20
 800ecc2:	46bd      	mov	sp, r7
 800ecc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc8:	4770      	bx	lr
 800ecca:	bf00      	nop
 800eccc:	40010000 	.word	0x40010000
 800ecd0:	40000400 	.word	0x40000400
 800ecd4:	40000800 	.word	0x40000800
 800ecd8:	40000c00 	.word	0x40000c00
 800ecdc:	40010400 	.word	0x40010400
 800ece0:	40014000 	.word	0x40014000
 800ece4:	40001800 	.word	0x40001800

0800ece8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ece8:	b480      	push	{r7}
 800ecea:	b085      	sub	sp, #20
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
 800ecf0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ecfc:	2b01      	cmp	r3, #1
 800ecfe:	d101      	bne.n	800ed04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ed00:	2302      	movs	r3, #2
 800ed02:	e03d      	b.n	800ed80 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	2201      	movs	r2, #1
 800ed08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	68db      	ldr	r3, [r3, #12]
 800ed16:	4313      	orrs	r3, r2
 800ed18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ed20:	683b      	ldr	r3, [r7, #0]
 800ed22:	689b      	ldr	r3, [r3, #8]
 800ed24:	4313      	orrs	r3, r2
 800ed26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ed2e:	683b      	ldr	r3, [r7, #0]
 800ed30:	685b      	ldr	r3, [r3, #4]
 800ed32:	4313      	orrs	r3, r2
 800ed34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ed3c:	683b      	ldr	r3, [r7, #0]
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	4313      	orrs	r3, r2
 800ed42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ed4a:	683b      	ldr	r3, [r7, #0]
 800ed4c:	691b      	ldr	r3, [r3, #16]
 800ed4e:	4313      	orrs	r3, r2
 800ed50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ed58:	683b      	ldr	r3, [r7, #0]
 800ed5a:	695b      	ldr	r3, [r3, #20]
 800ed5c:	4313      	orrs	r3, r2
 800ed5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	69db      	ldr	r3, [r3, #28]
 800ed6a:	4313      	orrs	r3, r2
 800ed6c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	68fa      	ldr	r2, [r7, #12]
 800ed74:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	2200      	movs	r2, #0
 800ed7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ed7e:	2300      	movs	r3, #0
}
 800ed80:	4618      	mov	r0, r3
 800ed82:	3714      	adds	r7, #20
 800ed84:	46bd      	mov	sp, r7
 800ed86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed8a:	4770      	bx	lr

0800ed8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ed8c:	b480      	push	{r7}
 800ed8e:	b083      	sub	sp, #12
 800ed90:	af00      	add	r7, sp, #0
 800ed92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ed94:	bf00      	nop
 800ed96:	370c      	adds	r7, #12
 800ed98:	46bd      	mov	sp, r7
 800ed9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed9e:	4770      	bx	lr

0800eda0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800eda0:	b480      	push	{r7}
 800eda2:	b083      	sub	sp, #12
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800eda8:	bf00      	nop
 800edaa:	370c      	adds	r7, #12
 800edac:	46bd      	mov	sp, r7
 800edae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edb2:	4770      	bx	lr

0800edb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800edb4:	b580      	push	{r7, lr}
 800edb6:	b082      	sub	sp, #8
 800edb8:	af00      	add	r7, sp, #0
 800edba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d101      	bne.n	800edc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800edc2:	2301      	movs	r3, #1
 800edc4:	e03f      	b.n	800ee46 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800edcc:	b2db      	uxtb	r3, r3
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d106      	bne.n	800ede0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	2200      	movs	r2, #0
 800edd6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800edda:	6878      	ldr	r0, [r7, #4]
 800eddc:	f7fb fc24 	bl	800a628 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	2224      	movs	r2, #36	; 0x24
 800ede4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	68da      	ldr	r2, [r3, #12]
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800edf6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800edf8:	6878      	ldr	r0, [r7, #4]
 800edfa:	f000 fb4b 	bl	800f494 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	691a      	ldr	r2, [r3, #16]
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ee0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	695a      	ldr	r2, [r3, #20]
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ee1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	68da      	ldr	r2, [r3, #12]
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ee2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	2200      	movs	r2, #0
 800ee32:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	2220      	movs	r2, #32
 800ee38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	2220      	movs	r2, #32
 800ee40:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800ee44:	2300      	movs	r3, #0
}
 800ee46:	4618      	mov	r0, r3
 800ee48:	3708      	adds	r7, #8
 800ee4a:	46bd      	mov	sp, r7
 800ee4c:	bd80      	pop	{r7, pc}

0800ee4e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ee4e:	b580      	push	{r7, lr}
 800ee50:	b088      	sub	sp, #32
 800ee52:	af02      	add	r7, sp, #8
 800ee54:	60f8      	str	r0, [r7, #12]
 800ee56:	60b9      	str	r1, [r7, #8]
 800ee58:	603b      	str	r3, [r7, #0]
 800ee5a:	4613      	mov	r3, r2
 800ee5c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800ee5e:	2300      	movs	r3, #0
 800ee60:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ee68:	b2db      	uxtb	r3, r3
 800ee6a:	2b20      	cmp	r3, #32
 800ee6c:	f040 8083 	bne.w	800ef76 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800ee70:	68bb      	ldr	r3, [r7, #8]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d002      	beq.n	800ee7c <HAL_UART_Transmit+0x2e>
 800ee76:	88fb      	ldrh	r3, [r7, #6]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d101      	bne.n	800ee80 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	e07b      	b.n	800ef78 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ee86:	2b01      	cmp	r3, #1
 800ee88:	d101      	bne.n	800ee8e <HAL_UART_Transmit+0x40>
 800ee8a:	2302      	movs	r3, #2
 800ee8c:	e074      	b.n	800ef78 <HAL_UART_Transmit+0x12a>
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	2201      	movs	r2, #1
 800ee92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	2200      	movs	r2, #0
 800ee9a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	2221      	movs	r2, #33	; 0x21
 800eea0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800eea4:	f7fb fda2 	bl	800a9ec <HAL_GetTick>
 800eea8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	88fa      	ldrh	r2, [r7, #6]
 800eeae:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	88fa      	ldrh	r2, [r7, #6]
 800eeb4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	2200      	movs	r2, #0
 800eeba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800eebe:	e042      	b.n	800ef46 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800eec4:	b29b      	uxth	r3, r3
 800eec6:	3b01      	subs	r3, #1
 800eec8:	b29a      	uxth	r2, r3
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	689b      	ldr	r3, [r3, #8]
 800eed2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eed6:	d122      	bne.n	800ef1e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800eed8:	683b      	ldr	r3, [r7, #0]
 800eeda:	9300      	str	r3, [sp, #0]
 800eedc:	697b      	ldr	r3, [r7, #20]
 800eede:	2200      	movs	r2, #0
 800eee0:	2180      	movs	r1, #128	; 0x80
 800eee2:	68f8      	ldr	r0, [r7, #12]
 800eee4:	f000 f96a 	bl	800f1bc <UART_WaitOnFlagUntilTimeout>
 800eee8:	4603      	mov	r3, r0
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d001      	beq.n	800eef2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800eeee:	2303      	movs	r3, #3
 800eef0:	e042      	b.n	800ef78 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800eef2:	68bb      	ldr	r3, [r7, #8]
 800eef4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800eef6:	693b      	ldr	r3, [r7, #16]
 800eef8:	881b      	ldrh	r3, [r3, #0]
 800eefa:	461a      	mov	r2, r3
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ef04:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	691b      	ldr	r3, [r3, #16]
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d103      	bne.n	800ef16 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800ef0e:	68bb      	ldr	r3, [r7, #8]
 800ef10:	3302      	adds	r3, #2
 800ef12:	60bb      	str	r3, [r7, #8]
 800ef14:	e017      	b.n	800ef46 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800ef16:	68bb      	ldr	r3, [r7, #8]
 800ef18:	3301      	adds	r3, #1
 800ef1a:	60bb      	str	r3, [r7, #8]
 800ef1c:	e013      	b.n	800ef46 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	9300      	str	r3, [sp, #0]
 800ef22:	697b      	ldr	r3, [r7, #20]
 800ef24:	2200      	movs	r2, #0
 800ef26:	2180      	movs	r1, #128	; 0x80
 800ef28:	68f8      	ldr	r0, [r7, #12]
 800ef2a:	f000 f947 	bl	800f1bc <UART_WaitOnFlagUntilTimeout>
 800ef2e:	4603      	mov	r3, r0
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d001      	beq.n	800ef38 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800ef34:	2303      	movs	r3, #3
 800ef36:	e01f      	b.n	800ef78 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800ef38:	68bb      	ldr	r3, [r7, #8]
 800ef3a:	1c5a      	adds	r2, r3, #1
 800ef3c:	60ba      	str	r2, [r7, #8]
 800ef3e:	781a      	ldrb	r2, [r3, #0]
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ef4a:	b29b      	uxth	r3, r3
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d1b7      	bne.n	800eec0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ef50:	683b      	ldr	r3, [r7, #0]
 800ef52:	9300      	str	r3, [sp, #0]
 800ef54:	697b      	ldr	r3, [r7, #20]
 800ef56:	2200      	movs	r2, #0
 800ef58:	2140      	movs	r1, #64	; 0x40
 800ef5a:	68f8      	ldr	r0, [r7, #12]
 800ef5c:	f000 f92e 	bl	800f1bc <UART_WaitOnFlagUntilTimeout>
 800ef60:	4603      	mov	r3, r0
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d001      	beq.n	800ef6a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800ef66:	2303      	movs	r3, #3
 800ef68:	e006      	b.n	800ef78 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	2220      	movs	r2, #32
 800ef6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800ef72:	2300      	movs	r3, #0
 800ef74:	e000      	b.n	800ef78 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800ef76:	2302      	movs	r3, #2
  }
}
 800ef78:	4618      	mov	r0, r3
 800ef7a:	3718      	adds	r7, #24
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	bd80      	pop	{r7, pc}

0800ef80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b088      	sub	sp, #32
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	68db      	ldr	r3, [r3, #12]
 800ef96:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	695b      	ldr	r3, [r3, #20]
 800ef9e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800efa0:	2300      	movs	r3, #0
 800efa2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800efa4:	2300      	movs	r3, #0
 800efa6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800efa8:	69fb      	ldr	r3, [r7, #28]
 800efaa:	f003 030f 	and.w	r3, r3, #15
 800efae:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800efb0:	693b      	ldr	r3, [r7, #16]
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d10d      	bne.n	800efd2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800efb6:	69fb      	ldr	r3, [r7, #28]
 800efb8:	f003 0320 	and.w	r3, r3, #32
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d008      	beq.n	800efd2 <HAL_UART_IRQHandler+0x52>
 800efc0:	69bb      	ldr	r3, [r7, #24]
 800efc2:	f003 0320 	and.w	r3, r3, #32
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d003      	beq.n	800efd2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800efca:	6878      	ldr	r0, [r7, #4]
 800efcc:	f000 f9e0 	bl	800f390 <UART_Receive_IT>
      return;
 800efd0:	e0d1      	b.n	800f176 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800efd2:	693b      	ldr	r3, [r7, #16]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	f000 80b0 	beq.w	800f13a <HAL_UART_IRQHandler+0x1ba>
 800efda:	697b      	ldr	r3, [r7, #20]
 800efdc:	f003 0301 	and.w	r3, r3, #1
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d105      	bne.n	800eff0 <HAL_UART_IRQHandler+0x70>
 800efe4:	69bb      	ldr	r3, [r7, #24]
 800efe6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800efea:	2b00      	cmp	r3, #0
 800efec:	f000 80a5 	beq.w	800f13a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800eff0:	69fb      	ldr	r3, [r7, #28]
 800eff2:	f003 0301 	and.w	r3, r3, #1
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d00a      	beq.n	800f010 <HAL_UART_IRQHandler+0x90>
 800effa:	69bb      	ldr	r3, [r7, #24]
 800effc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f000:	2b00      	cmp	r3, #0
 800f002:	d005      	beq.n	800f010 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f008:	f043 0201 	orr.w	r2, r3, #1
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f010:	69fb      	ldr	r3, [r7, #28]
 800f012:	f003 0304 	and.w	r3, r3, #4
 800f016:	2b00      	cmp	r3, #0
 800f018:	d00a      	beq.n	800f030 <HAL_UART_IRQHandler+0xb0>
 800f01a:	697b      	ldr	r3, [r7, #20]
 800f01c:	f003 0301 	and.w	r3, r3, #1
 800f020:	2b00      	cmp	r3, #0
 800f022:	d005      	beq.n	800f030 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f028:	f043 0202 	orr.w	r2, r3, #2
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f030:	69fb      	ldr	r3, [r7, #28]
 800f032:	f003 0302 	and.w	r3, r3, #2
 800f036:	2b00      	cmp	r3, #0
 800f038:	d00a      	beq.n	800f050 <HAL_UART_IRQHandler+0xd0>
 800f03a:	697b      	ldr	r3, [r7, #20]
 800f03c:	f003 0301 	and.w	r3, r3, #1
 800f040:	2b00      	cmp	r3, #0
 800f042:	d005      	beq.n	800f050 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f048:	f043 0204 	orr.w	r2, r3, #4
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800f050:	69fb      	ldr	r3, [r7, #28]
 800f052:	f003 0308 	and.w	r3, r3, #8
 800f056:	2b00      	cmp	r3, #0
 800f058:	d00f      	beq.n	800f07a <HAL_UART_IRQHandler+0xfa>
 800f05a:	69bb      	ldr	r3, [r7, #24]
 800f05c:	f003 0320 	and.w	r3, r3, #32
 800f060:	2b00      	cmp	r3, #0
 800f062:	d104      	bne.n	800f06e <HAL_UART_IRQHandler+0xee>
 800f064:	697b      	ldr	r3, [r7, #20]
 800f066:	f003 0301 	and.w	r3, r3, #1
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d005      	beq.n	800f07a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f072:	f043 0208 	orr.w	r2, r3, #8
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d078      	beq.n	800f174 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f082:	69fb      	ldr	r3, [r7, #28]
 800f084:	f003 0320 	and.w	r3, r3, #32
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d007      	beq.n	800f09c <HAL_UART_IRQHandler+0x11c>
 800f08c:	69bb      	ldr	r3, [r7, #24]
 800f08e:	f003 0320 	and.w	r3, r3, #32
 800f092:	2b00      	cmp	r3, #0
 800f094:	d002      	beq.n	800f09c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800f096:	6878      	ldr	r0, [r7, #4]
 800f098:	f000 f97a 	bl	800f390 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	695b      	ldr	r3, [r3, #20]
 800f0a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f0a6:	2b40      	cmp	r3, #64	; 0x40
 800f0a8:	bf0c      	ite	eq
 800f0aa:	2301      	moveq	r3, #1
 800f0ac:	2300      	movne	r3, #0
 800f0ae:	b2db      	uxtb	r3, r3
 800f0b0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f0b6:	f003 0308 	and.w	r3, r3, #8
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d102      	bne.n	800f0c4 <HAL_UART_IRQHandler+0x144>
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d031      	beq.n	800f128 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f0c4:	6878      	ldr	r0, [r7, #4]
 800f0c6:	f000 f8c3 	bl	800f250 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	695b      	ldr	r3, [r3, #20]
 800f0d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f0d4:	2b40      	cmp	r3, #64	; 0x40
 800f0d6:	d123      	bne.n	800f120 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	695a      	ldr	r2, [r3, #20]
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f0e6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d013      	beq.n	800f118 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f0f4:	4a21      	ldr	r2, [pc, #132]	; (800f17c <HAL_UART_IRQHandler+0x1fc>)
 800f0f6:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	f7fc faa5 	bl	800b64c <HAL_DMA_Abort_IT>
 800f102:	4603      	mov	r3, r0
 800f104:	2b00      	cmp	r3, #0
 800f106:	d016      	beq.n	800f136 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f10c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f10e:	687a      	ldr	r2, [r7, #4]
 800f110:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800f112:	4610      	mov	r0, r2
 800f114:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f116:	e00e      	b.n	800f136 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f118:	6878      	ldr	r0, [r7, #4]
 800f11a:	f000 f845 	bl	800f1a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f11e:	e00a      	b.n	800f136 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f120:	6878      	ldr	r0, [r7, #4]
 800f122:	f000 f841 	bl	800f1a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f126:	e006      	b.n	800f136 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f128:	6878      	ldr	r0, [r7, #4]
 800f12a:	f000 f83d 	bl	800f1a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	2200      	movs	r2, #0
 800f132:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800f134:	e01e      	b.n	800f174 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f136:	bf00      	nop
    return;
 800f138:	e01c      	b.n	800f174 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800f13a:	69fb      	ldr	r3, [r7, #28]
 800f13c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f140:	2b00      	cmp	r3, #0
 800f142:	d008      	beq.n	800f156 <HAL_UART_IRQHandler+0x1d6>
 800f144:	69bb      	ldr	r3, [r7, #24]
 800f146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d003      	beq.n	800f156 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f000 f8b0 	bl	800f2b4 <UART_Transmit_IT>
    return;
 800f154:	e00f      	b.n	800f176 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800f156:	69fb      	ldr	r3, [r7, #28]
 800f158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d00a      	beq.n	800f176 <HAL_UART_IRQHandler+0x1f6>
 800f160:	69bb      	ldr	r3, [r7, #24]
 800f162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f166:	2b00      	cmp	r3, #0
 800f168:	d005      	beq.n	800f176 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800f16a:	6878      	ldr	r0, [r7, #4]
 800f16c:	f000 f8f8 	bl	800f360 <UART_EndTransmit_IT>
    return;
 800f170:	bf00      	nop
 800f172:	e000      	b.n	800f176 <HAL_UART_IRQHandler+0x1f6>
    return;
 800f174:	bf00      	nop
  }
}
 800f176:	3720      	adds	r7, #32
 800f178:	46bd      	mov	sp, r7
 800f17a:	bd80      	pop	{r7, pc}
 800f17c:	0800f28d 	.word	0x0800f28d

0800f180 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f180:	b480      	push	{r7}
 800f182:	b083      	sub	sp, #12
 800f184:	af00      	add	r7, sp, #0
 800f186:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800f188:	bf00      	nop
 800f18a:	370c      	adds	r7, #12
 800f18c:	46bd      	mov	sp, r7
 800f18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f192:	4770      	bx	lr

0800f194 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f194:	b480      	push	{r7}
 800f196:	b083      	sub	sp, #12
 800f198:	af00      	add	r7, sp, #0
 800f19a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800f19c:	bf00      	nop
 800f19e:	370c      	adds	r7, #12
 800f1a0:	46bd      	mov	sp, r7
 800f1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a6:	4770      	bx	lr

0800f1a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f1a8:	b480      	push	{r7}
 800f1aa:	b083      	sub	sp, #12
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800f1b0:	bf00      	nop
 800f1b2:	370c      	adds	r7, #12
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ba:	4770      	bx	lr

0800f1bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b084      	sub	sp, #16
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	60f8      	str	r0, [r7, #12]
 800f1c4:	60b9      	str	r1, [r7, #8]
 800f1c6:	603b      	str	r3, [r7, #0]
 800f1c8:	4613      	mov	r3, r2
 800f1ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f1cc:	e02c      	b.n	800f228 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f1ce:	69bb      	ldr	r3, [r7, #24]
 800f1d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1d4:	d028      	beq.n	800f228 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800f1d6:	69bb      	ldr	r3, [r7, #24]
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d007      	beq.n	800f1ec <UART_WaitOnFlagUntilTimeout+0x30>
 800f1dc:	f7fb fc06 	bl	800a9ec <HAL_GetTick>
 800f1e0:	4602      	mov	r2, r0
 800f1e2:	683b      	ldr	r3, [r7, #0]
 800f1e4:	1ad3      	subs	r3, r2, r3
 800f1e6:	69ba      	ldr	r2, [r7, #24]
 800f1e8:	429a      	cmp	r2, r3
 800f1ea:	d21d      	bcs.n	800f228 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	68da      	ldr	r2, [r3, #12]
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f1fa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	695a      	ldr	r2, [r3, #20]
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	f022 0201 	bic.w	r2, r2, #1
 800f20a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	2220      	movs	r2, #32
 800f210:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	2220      	movs	r2, #32
 800f218:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	2200      	movs	r2, #0
 800f220:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800f224:	2303      	movs	r3, #3
 800f226:	e00f      	b.n	800f248 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	681a      	ldr	r2, [r3, #0]
 800f22e:	68bb      	ldr	r3, [r7, #8]
 800f230:	4013      	ands	r3, r2
 800f232:	68ba      	ldr	r2, [r7, #8]
 800f234:	429a      	cmp	r2, r3
 800f236:	bf0c      	ite	eq
 800f238:	2301      	moveq	r3, #1
 800f23a:	2300      	movne	r3, #0
 800f23c:	b2db      	uxtb	r3, r3
 800f23e:	461a      	mov	r2, r3
 800f240:	79fb      	ldrb	r3, [r7, #7]
 800f242:	429a      	cmp	r2, r3
 800f244:	d0c3      	beq.n	800f1ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800f246:	2300      	movs	r3, #0
}
 800f248:	4618      	mov	r0, r3
 800f24a:	3710      	adds	r7, #16
 800f24c:	46bd      	mov	sp, r7
 800f24e:	bd80      	pop	{r7, pc}

0800f250 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f250:	b480      	push	{r7}
 800f252:	b083      	sub	sp, #12
 800f254:	af00      	add	r7, sp, #0
 800f256:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	68da      	ldr	r2, [r3, #12]
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f266:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	695a      	ldr	r2, [r3, #20]
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	f022 0201 	bic.w	r2, r2, #1
 800f276:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	2220      	movs	r2, #32
 800f27c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800f280:	bf00      	nop
 800f282:	370c      	adds	r7, #12
 800f284:	46bd      	mov	sp, r7
 800f286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28a:	4770      	bx	lr

0800f28c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f28c:	b580      	push	{r7, lr}
 800f28e:	b084      	sub	sp, #16
 800f290:	af00      	add	r7, sp, #0
 800f292:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f298:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	2200      	movs	r2, #0
 800f29e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	2200      	movs	r2, #0
 800f2a4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f2a6:	68f8      	ldr	r0, [r7, #12]
 800f2a8:	f7ff ff7e 	bl	800f1a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f2ac:	bf00      	nop
 800f2ae:	3710      	adds	r7, #16
 800f2b0:	46bd      	mov	sp, r7
 800f2b2:	bd80      	pop	{r7, pc}

0800f2b4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800f2b4:	b480      	push	{r7}
 800f2b6:	b085      	sub	sp, #20
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800f2c2:	b2db      	uxtb	r3, r3
 800f2c4:	2b21      	cmp	r3, #33	; 0x21
 800f2c6:	d144      	bne.n	800f352 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	689b      	ldr	r3, [r3, #8]
 800f2cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f2d0:	d11a      	bne.n	800f308 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	6a1b      	ldr	r3, [r3, #32]
 800f2d6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	881b      	ldrh	r3, [r3, #0]
 800f2dc:	461a      	mov	r2, r3
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f2e6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	691b      	ldr	r3, [r3, #16]
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d105      	bne.n	800f2fc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	6a1b      	ldr	r3, [r3, #32]
 800f2f4:	1c9a      	adds	r2, r3, #2
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	621a      	str	r2, [r3, #32]
 800f2fa:	e00e      	b.n	800f31a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	6a1b      	ldr	r3, [r3, #32]
 800f300:	1c5a      	adds	r2, r3, #1
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	621a      	str	r2, [r3, #32]
 800f306:	e008      	b.n	800f31a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	6a1b      	ldr	r3, [r3, #32]
 800f30c:	1c59      	adds	r1, r3, #1
 800f30e:	687a      	ldr	r2, [r7, #4]
 800f310:	6211      	str	r1, [r2, #32]
 800f312:	781a      	ldrb	r2, [r3, #0]
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f31e:	b29b      	uxth	r3, r3
 800f320:	3b01      	subs	r3, #1
 800f322:	b29b      	uxth	r3, r3
 800f324:	687a      	ldr	r2, [r7, #4]
 800f326:	4619      	mov	r1, r3
 800f328:	84d1      	strh	r1, [r2, #38]	; 0x26
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d10f      	bne.n	800f34e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	68da      	ldr	r2, [r3, #12]
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f33c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	68da      	ldr	r2, [r3, #12]
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f34c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800f34e:	2300      	movs	r3, #0
 800f350:	e000      	b.n	800f354 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800f352:	2302      	movs	r3, #2
  }
}
 800f354:	4618      	mov	r0, r3
 800f356:	3714      	adds	r7, #20
 800f358:	46bd      	mov	sp, r7
 800f35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f35e:	4770      	bx	lr

0800f360 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f360:	b580      	push	{r7, lr}
 800f362:	b082      	sub	sp, #8
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	68da      	ldr	r2, [r3, #12]
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f376:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	2220      	movs	r2, #32
 800f37c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f380:	6878      	ldr	r0, [r7, #4]
 800f382:	f7ff fefd 	bl	800f180 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800f386:	2300      	movs	r3, #0
}
 800f388:	4618      	mov	r0, r3
 800f38a:	3708      	adds	r7, #8
 800f38c:	46bd      	mov	sp, r7
 800f38e:	bd80      	pop	{r7, pc}

0800f390 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800f390:	b580      	push	{r7, lr}
 800f392:	b084      	sub	sp, #16
 800f394:	af00      	add	r7, sp, #0
 800f396:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800f39e:	b2db      	uxtb	r3, r3
 800f3a0:	2b22      	cmp	r3, #34	; 0x22
 800f3a2:	d171      	bne.n	800f488 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	689b      	ldr	r3, [r3, #8]
 800f3a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f3ac:	d123      	bne.n	800f3f6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f3b2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	691b      	ldr	r3, [r3, #16]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d10e      	bne.n	800f3da <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	685b      	ldr	r3, [r3, #4]
 800f3c2:	b29b      	uxth	r3, r3
 800f3c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3c8:	b29a      	uxth	r2, r3
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f3d2:	1c9a      	adds	r2, r3, #2
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	629a      	str	r2, [r3, #40]	; 0x28
 800f3d8:	e029      	b.n	800f42e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	685b      	ldr	r3, [r3, #4]
 800f3e0:	b29b      	uxth	r3, r3
 800f3e2:	b2db      	uxtb	r3, r3
 800f3e4:	b29a      	uxth	r2, r3
 800f3e6:	68fb      	ldr	r3, [r7, #12]
 800f3e8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f3ee:	1c5a      	adds	r2, r3, #1
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	629a      	str	r2, [r3, #40]	; 0x28
 800f3f4:	e01b      	b.n	800f42e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	691b      	ldr	r3, [r3, #16]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d10a      	bne.n	800f414 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	6858      	ldr	r0, [r3, #4]
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f408:	1c59      	adds	r1, r3, #1
 800f40a:	687a      	ldr	r2, [r7, #4]
 800f40c:	6291      	str	r1, [r2, #40]	; 0x28
 800f40e:	b2c2      	uxtb	r2, r0
 800f410:	701a      	strb	r2, [r3, #0]
 800f412:	e00c      	b.n	800f42e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	685b      	ldr	r3, [r3, #4]
 800f41a:	b2da      	uxtb	r2, r3
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f420:	1c58      	adds	r0, r3, #1
 800f422:	6879      	ldr	r1, [r7, #4]
 800f424:	6288      	str	r0, [r1, #40]	; 0x28
 800f426:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f42a:	b2d2      	uxtb	r2, r2
 800f42c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800f432:	b29b      	uxth	r3, r3
 800f434:	3b01      	subs	r3, #1
 800f436:	b29b      	uxth	r3, r3
 800f438:	687a      	ldr	r2, [r7, #4]
 800f43a:	4619      	mov	r1, r3
 800f43c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d120      	bne.n	800f484 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	68da      	ldr	r2, [r3, #12]
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	f022 0220 	bic.w	r2, r2, #32
 800f450:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	681b      	ldr	r3, [r3, #0]
 800f456:	68da      	ldr	r2, [r3, #12]
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f460:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	695a      	ldr	r2, [r3, #20]
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	f022 0201 	bic.w	r2, r2, #1
 800f470:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	2220      	movs	r2, #32
 800f476:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	f7ff fe8a 	bl	800f194 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800f480:	2300      	movs	r3, #0
 800f482:	e002      	b.n	800f48a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800f484:	2300      	movs	r3, #0
 800f486:	e000      	b.n	800f48a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800f488:	2302      	movs	r3, #2
  }
}
 800f48a:	4618      	mov	r0, r3
 800f48c:	3710      	adds	r7, #16
 800f48e:	46bd      	mov	sp, r7
 800f490:	bd80      	pop	{r7, pc}
	...

0800f494 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f498:	b085      	sub	sp, #20
 800f49a:	af00      	add	r7, sp, #0
 800f49c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	691b      	ldr	r3, [r3, #16]
 800f4a4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	68da      	ldr	r2, [r3, #12]
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	430a      	orrs	r2, r1
 800f4b2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	689a      	ldr	r2, [r3, #8]
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	691b      	ldr	r3, [r3, #16]
 800f4bc:	431a      	orrs	r2, r3
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	695b      	ldr	r3, [r3, #20]
 800f4c2:	431a      	orrs	r2, r3
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	69db      	ldr	r3, [r3, #28]
 800f4c8:	4313      	orrs	r3, r2
 800f4ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	68db      	ldr	r3, [r3, #12]
 800f4d2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800f4d6:	f023 030c 	bic.w	r3, r3, #12
 800f4da:	687a      	ldr	r2, [r7, #4]
 800f4dc:	6812      	ldr	r2, [r2, #0]
 800f4de:	68f9      	ldr	r1, [r7, #12]
 800f4e0:	430b      	orrs	r3, r1
 800f4e2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	695b      	ldr	r3, [r3, #20]
 800f4ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	699a      	ldr	r2, [r3, #24]
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	430a      	orrs	r2, r1
 800f4f8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	69db      	ldr	r3, [r3, #28]
 800f4fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f502:	f040 818b 	bne.w	800f81c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	4ac1      	ldr	r2, [pc, #772]	; (800f810 <UART_SetConfig+0x37c>)
 800f50c:	4293      	cmp	r3, r2
 800f50e:	d005      	beq.n	800f51c <UART_SetConfig+0x88>
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	4abf      	ldr	r2, [pc, #764]	; (800f814 <UART_SetConfig+0x380>)
 800f516:	4293      	cmp	r3, r2
 800f518:	f040 80bd 	bne.w	800f696 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800f51c:	f7fe f812 	bl	800d544 <HAL_RCC_GetPCLK2Freq>
 800f520:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800f522:	68bb      	ldr	r3, [r7, #8]
 800f524:	461d      	mov	r5, r3
 800f526:	f04f 0600 	mov.w	r6, #0
 800f52a:	46a8      	mov	r8, r5
 800f52c:	46b1      	mov	r9, r6
 800f52e:	eb18 0308 	adds.w	r3, r8, r8
 800f532:	eb49 0409 	adc.w	r4, r9, r9
 800f536:	4698      	mov	r8, r3
 800f538:	46a1      	mov	r9, r4
 800f53a:	eb18 0805 	adds.w	r8, r8, r5
 800f53e:	eb49 0906 	adc.w	r9, r9, r6
 800f542:	f04f 0100 	mov.w	r1, #0
 800f546:	f04f 0200 	mov.w	r2, #0
 800f54a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800f54e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800f552:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800f556:	4688      	mov	r8, r1
 800f558:	4691      	mov	r9, r2
 800f55a:	eb18 0005 	adds.w	r0, r8, r5
 800f55e:	eb49 0106 	adc.w	r1, r9, r6
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	685b      	ldr	r3, [r3, #4]
 800f566:	461d      	mov	r5, r3
 800f568:	f04f 0600 	mov.w	r6, #0
 800f56c:	196b      	adds	r3, r5, r5
 800f56e:	eb46 0406 	adc.w	r4, r6, r6
 800f572:	461a      	mov	r2, r3
 800f574:	4623      	mov	r3, r4
 800f576:	f7f9 fabf 	bl	8008af8 <__aeabi_uldivmod>
 800f57a:	4603      	mov	r3, r0
 800f57c:	460c      	mov	r4, r1
 800f57e:	461a      	mov	r2, r3
 800f580:	4ba5      	ldr	r3, [pc, #660]	; (800f818 <UART_SetConfig+0x384>)
 800f582:	fba3 2302 	umull	r2, r3, r3, r2
 800f586:	095b      	lsrs	r3, r3, #5
 800f588:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800f58c:	68bb      	ldr	r3, [r7, #8]
 800f58e:	461d      	mov	r5, r3
 800f590:	f04f 0600 	mov.w	r6, #0
 800f594:	46a9      	mov	r9, r5
 800f596:	46b2      	mov	sl, r6
 800f598:	eb19 0309 	adds.w	r3, r9, r9
 800f59c:	eb4a 040a 	adc.w	r4, sl, sl
 800f5a0:	4699      	mov	r9, r3
 800f5a2:	46a2      	mov	sl, r4
 800f5a4:	eb19 0905 	adds.w	r9, r9, r5
 800f5a8:	eb4a 0a06 	adc.w	sl, sl, r6
 800f5ac:	f04f 0100 	mov.w	r1, #0
 800f5b0:	f04f 0200 	mov.w	r2, #0
 800f5b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f5b8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f5bc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f5c0:	4689      	mov	r9, r1
 800f5c2:	4692      	mov	sl, r2
 800f5c4:	eb19 0005 	adds.w	r0, r9, r5
 800f5c8:	eb4a 0106 	adc.w	r1, sl, r6
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	685b      	ldr	r3, [r3, #4]
 800f5d0:	461d      	mov	r5, r3
 800f5d2:	f04f 0600 	mov.w	r6, #0
 800f5d6:	196b      	adds	r3, r5, r5
 800f5d8:	eb46 0406 	adc.w	r4, r6, r6
 800f5dc:	461a      	mov	r2, r3
 800f5de:	4623      	mov	r3, r4
 800f5e0:	f7f9 fa8a 	bl	8008af8 <__aeabi_uldivmod>
 800f5e4:	4603      	mov	r3, r0
 800f5e6:	460c      	mov	r4, r1
 800f5e8:	461a      	mov	r2, r3
 800f5ea:	4b8b      	ldr	r3, [pc, #556]	; (800f818 <UART_SetConfig+0x384>)
 800f5ec:	fba3 1302 	umull	r1, r3, r3, r2
 800f5f0:	095b      	lsrs	r3, r3, #5
 800f5f2:	2164      	movs	r1, #100	; 0x64
 800f5f4:	fb01 f303 	mul.w	r3, r1, r3
 800f5f8:	1ad3      	subs	r3, r2, r3
 800f5fa:	00db      	lsls	r3, r3, #3
 800f5fc:	3332      	adds	r3, #50	; 0x32
 800f5fe:	4a86      	ldr	r2, [pc, #536]	; (800f818 <UART_SetConfig+0x384>)
 800f600:	fba2 2303 	umull	r2, r3, r2, r3
 800f604:	095b      	lsrs	r3, r3, #5
 800f606:	005b      	lsls	r3, r3, #1
 800f608:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f60c:	4498      	add	r8, r3
 800f60e:	68bb      	ldr	r3, [r7, #8]
 800f610:	461d      	mov	r5, r3
 800f612:	f04f 0600 	mov.w	r6, #0
 800f616:	46a9      	mov	r9, r5
 800f618:	46b2      	mov	sl, r6
 800f61a:	eb19 0309 	adds.w	r3, r9, r9
 800f61e:	eb4a 040a 	adc.w	r4, sl, sl
 800f622:	4699      	mov	r9, r3
 800f624:	46a2      	mov	sl, r4
 800f626:	eb19 0905 	adds.w	r9, r9, r5
 800f62a:	eb4a 0a06 	adc.w	sl, sl, r6
 800f62e:	f04f 0100 	mov.w	r1, #0
 800f632:	f04f 0200 	mov.w	r2, #0
 800f636:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f63a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f63e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f642:	4689      	mov	r9, r1
 800f644:	4692      	mov	sl, r2
 800f646:	eb19 0005 	adds.w	r0, r9, r5
 800f64a:	eb4a 0106 	adc.w	r1, sl, r6
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	685b      	ldr	r3, [r3, #4]
 800f652:	461d      	mov	r5, r3
 800f654:	f04f 0600 	mov.w	r6, #0
 800f658:	196b      	adds	r3, r5, r5
 800f65a:	eb46 0406 	adc.w	r4, r6, r6
 800f65e:	461a      	mov	r2, r3
 800f660:	4623      	mov	r3, r4
 800f662:	f7f9 fa49 	bl	8008af8 <__aeabi_uldivmod>
 800f666:	4603      	mov	r3, r0
 800f668:	460c      	mov	r4, r1
 800f66a:	461a      	mov	r2, r3
 800f66c:	4b6a      	ldr	r3, [pc, #424]	; (800f818 <UART_SetConfig+0x384>)
 800f66e:	fba3 1302 	umull	r1, r3, r3, r2
 800f672:	095b      	lsrs	r3, r3, #5
 800f674:	2164      	movs	r1, #100	; 0x64
 800f676:	fb01 f303 	mul.w	r3, r1, r3
 800f67a:	1ad3      	subs	r3, r2, r3
 800f67c:	00db      	lsls	r3, r3, #3
 800f67e:	3332      	adds	r3, #50	; 0x32
 800f680:	4a65      	ldr	r2, [pc, #404]	; (800f818 <UART_SetConfig+0x384>)
 800f682:	fba2 2303 	umull	r2, r3, r2, r3
 800f686:	095b      	lsrs	r3, r3, #5
 800f688:	f003 0207 	and.w	r2, r3, #7
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	4442      	add	r2, r8
 800f692:	609a      	str	r2, [r3, #8]
 800f694:	e26f      	b.n	800fb76 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800f696:	f7fd ff41 	bl	800d51c <HAL_RCC_GetPCLK1Freq>
 800f69a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800f69c:	68bb      	ldr	r3, [r7, #8]
 800f69e:	461d      	mov	r5, r3
 800f6a0:	f04f 0600 	mov.w	r6, #0
 800f6a4:	46a8      	mov	r8, r5
 800f6a6:	46b1      	mov	r9, r6
 800f6a8:	eb18 0308 	adds.w	r3, r8, r8
 800f6ac:	eb49 0409 	adc.w	r4, r9, r9
 800f6b0:	4698      	mov	r8, r3
 800f6b2:	46a1      	mov	r9, r4
 800f6b4:	eb18 0805 	adds.w	r8, r8, r5
 800f6b8:	eb49 0906 	adc.w	r9, r9, r6
 800f6bc:	f04f 0100 	mov.w	r1, #0
 800f6c0:	f04f 0200 	mov.w	r2, #0
 800f6c4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800f6c8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800f6cc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800f6d0:	4688      	mov	r8, r1
 800f6d2:	4691      	mov	r9, r2
 800f6d4:	eb18 0005 	adds.w	r0, r8, r5
 800f6d8:	eb49 0106 	adc.w	r1, r9, r6
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	685b      	ldr	r3, [r3, #4]
 800f6e0:	461d      	mov	r5, r3
 800f6e2:	f04f 0600 	mov.w	r6, #0
 800f6e6:	196b      	adds	r3, r5, r5
 800f6e8:	eb46 0406 	adc.w	r4, r6, r6
 800f6ec:	461a      	mov	r2, r3
 800f6ee:	4623      	mov	r3, r4
 800f6f0:	f7f9 fa02 	bl	8008af8 <__aeabi_uldivmod>
 800f6f4:	4603      	mov	r3, r0
 800f6f6:	460c      	mov	r4, r1
 800f6f8:	461a      	mov	r2, r3
 800f6fa:	4b47      	ldr	r3, [pc, #284]	; (800f818 <UART_SetConfig+0x384>)
 800f6fc:	fba3 2302 	umull	r2, r3, r3, r2
 800f700:	095b      	lsrs	r3, r3, #5
 800f702:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800f706:	68bb      	ldr	r3, [r7, #8]
 800f708:	461d      	mov	r5, r3
 800f70a:	f04f 0600 	mov.w	r6, #0
 800f70e:	46a9      	mov	r9, r5
 800f710:	46b2      	mov	sl, r6
 800f712:	eb19 0309 	adds.w	r3, r9, r9
 800f716:	eb4a 040a 	adc.w	r4, sl, sl
 800f71a:	4699      	mov	r9, r3
 800f71c:	46a2      	mov	sl, r4
 800f71e:	eb19 0905 	adds.w	r9, r9, r5
 800f722:	eb4a 0a06 	adc.w	sl, sl, r6
 800f726:	f04f 0100 	mov.w	r1, #0
 800f72a:	f04f 0200 	mov.w	r2, #0
 800f72e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f732:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f736:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f73a:	4689      	mov	r9, r1
 800f73c:	4692      	mov	sl, r2
 800f73e:	eb19 0005 	adds.w	r0, r9, r5
 800f742:	eb4a 0106 	adc.w	r1, sl, r6
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	685b      	ldr	r3, [r3, #4]
 800f74a:	461d      	mov	r5, r3
 800f74c:	f04f 0600 	mov.w	r6, #0
 800f750:	196b      	adds	r3, r5, r5
 800f752:	eb46 0406 	adc.w	r4, r6, r6
 800f756:	461a      	mov	r2, r3
 800f758:	4623      	mov	r3, r4
 800f75a:	f7f9 f9cd 	bl	8008af8 <__aeabi_uldivmod>
 800f75e:	4603      	mov	r3, r0
 800f760:	460c      	mov	r4, r1
 800f762:	461a      	mov	r2, r3
 800f764:	4b2c      	ldr	r3, [pc, #176]	; (800f818 <UART_SetConfig+0x384>)
 800f766:	fba3 1302 	umull	r1, r3, r3, r2
 800f76a:	095b      	lsrs	r3, r3, #5
 800f76c:	2164      	movs	r1, #100	; 0x64
 800f76e:	fb01 f303 	mul.w	r3, r1, r3
 800f772:	1ad3      	subs	r3, r2, r3
 800f774:	00db      	lsls	r3, r3, #3
 800f776:	3332      	adds	r3, #50	; 0x32
 800f778:	4a27      	ldr	r2, [pc, #156]	; (800f818 <UART_SetConfig+0x384>)
 800f77a:	fba2 2303 	umull	r2, r3, r2, r3
 800f77e:	095b      	lsrs	r3, r3, #5
 800f780:	005b      	lsls	r3, r3, #1
 800f782:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f786:	4498      	add	r8, r3
 800f788:	68bb      	ldr	r3, [r7, #8]
 800f78a:	461d      	mov	r5, r3
 800f78c:	f04f 0600 	mov.w	r6, #0
 800f790:	46a9      	mov	r9, r5
 800f792:	46b2      	mov	sl, r6
 800f794:	eb19 0309 	adds.w	r3, r9, r9
 800f798:	eb4a 040a 	adc.w	r4, sl, sl
 800f79c:	4699      	mov	r9, r3
 800f79e:	46a2      	mov	sl, r4
 800f7a0:	eb19 0905 	adds.w	r9, r9, r5
 800f7a4:	eb4a 0a06 	adc.w	sl, sl, r6
 800f7a8:	f04f 0100 	mov.w	r1, #0
 800f7ac:	f04f 0200 	mov.w	r2, #0
 800f7b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f7b4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f7b8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f7bc:	4689      	mov	r9, r1
 800f7be:	4692      	mov	sl, r2
 800f7c0:	eb19 0005 	adds.w	r0, r9, r5
 800f7c4:	eb4a 0106 	adc.w	r1, sl, r6
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	685b      	ldr	r3, [r3, #4]
 800f7cc:	461d      	mov	r5, r3
 800f7ce:	f04f 0600 	mov.w	r6, #0
 800f7d2:	196b      	adds	r3, r5, r5
 800f7d4:	eb46 0406 	adc.w	r4, r6, r6
 800f7d8:	461a      	mov	r2, r3
 800f7da:	4623      	mov	r3, r4
 800f7dc:	f7f9 f98c 	bl	8008af8 <__aeabi_uldivmod>
 800f7e0:	4603      	mov	r3, r0
 800f7e2:	460c      	mov	r4, r1
 800f7e4:	461a      	mov	r2, r3
 800f7e6:	4b0c      	ldr	r3, [pc, #48]	; (800f818 <UART_SetConfig+0x384>)
 800f7e8:	fba3 1302 	umull	r1, r3, r3, r2
 800f7ec:	095b      	lsrs	r3, r3, #5
 800f7ee:	2164      	movs	r1, #100	; 0x64
 800f7f0:	fb01 f303 	mul.w	r3, r1, r3
 800f7f4:	1ad3      	subs	r3, r2, r3
 800f7f6:	00db      	lsls	r3, r3, #3
 800f7f8:	3332      	adds	r3, #50	; 0x32
 800f7fa:	4a07      	ldr	r2, [pc, #28]	; (800f818 <UART_SetConfig+0x384>)
 800f7fc:	fba2 2303 	umull	r2, r3, r2, r3
 800f800:	095b      	lsrs	r3, r3, #5
 800f802:	f003 0207 	and.w	r2, r3, #7
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	4442      	add	r2, r8
 800f80c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800f80e:	e1b2      	b.n	800fb76 <UART_SetConfig+0x6e2>
 800f810:	40011000 	.word	0x40011000
 800f814:	40011400 	.word	0x40011400
 800f818:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	4ad7      	ldr	r2, [pc, #860]	; (800fb80 <UART_SetConfig+0x6ec>)
 800f822:	4293      	cmp	r3, r2
 800f824:	d005      	beq.n	800f832 <UART_SetConfig+0x39e>
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	4ad6      	ldr	r2, [pc, #856]	; (800fb84 <UART_SetConfig+0x6f0>)
 800f82c:	4293      	cmp	r3, r2
 800f82e:	f040 80d1 	bne.w	800f9d4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800f832:	f7fd fe87 	bl	800d544 <HAL_RCC_GetPCLK2Freq>
 800f836:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f838:	68bb      	ldr	r3, [r7, #8]
 800f83a:	469a      	mov	sl, r3
 800f83c:	f04f 0b00 	mov.w	fp, #0
 800f840:	46d0      	mov	r8, sl
 800f842:	46d9      	mov	r9, fp
 800f844:	eb18 0308 	adds.w	r3, r8, r8
 800f848:	eb49 0409 	adc.w	r4, r9, r9
 800f84c:	4698      	mov	r8, r3
 800f84e:	46a1      	mov	r9, r4
 800f850:	eb18 080a 	adds.w	r8, r8, sl
 800f854:	eb49 090b 	adc.w	r9, r9, fp
 800f858:	f04f 0100 	mov.w	r1, #0
 800f85c:	f04f 0200 	mov.w	r2, #0
 800f860:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800f864:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800f868:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800f86c:	4688      	mov	r8, r1
 800f86e:	4691      	mov	r9, r2
 800f870:	eb1a 0508 	adds.w	r5, sl, r8
 800f874:	eb4b 0609 	adc.w	r6, fp, r9
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	685b      	ldr	r3, [r3, #4]
 800f87c:	4619      	mov	r1, r3
 800f87e:	f04f 0200 	mov.w	r2, #0
 800f882:	f04f 0300 	mov.w	r3, #0
 800f886:	f04f 0400 	mov.w	r4, #0
 800f88a:	0094      	lsls	r4, r2, #2
 800f88c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f890:	008b      	lsls	r3, r1, #2
 800f892:	461a      	mov	r2, r3
 800f894:	4623      	mov	r3, r4
 800f896:	4628      	mov	r0, r5
 800f898:	4631      	mov	r1, r6
 800f89a:	f7f9 f92d 	bl	8008af8 <__aeabi_uldivmod>
 800f89e:	4603      	mov	r3, r0
 800f8a0:	460c      	mov	r4, r1
 800f8a2:	461a      	mov	r2, r3
 800f8a4:	4bb8      	ldr	r3, [pc, #736]	; (800fb88 <UART_SetConfig+0x6f4>)
 800f8a6:	fba3 2302 	umull	r2, r3, r3, r2
 800f8aa:	095b      	lsrs	r3, r3, #5
 800f8ac:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800f8b0:	68bb      	ldr	r3, [r7, #8]
 800f8b2:	469b      	mov	fp, r3
 800f8b4:	f04f 0c00 	mov.w	ip, #0
 800f8b8:	46d9      	mov	r9, fp
 800f8ba:	46e2      	mov	sl, ip
 800f8bc:	eb19 0309 	adds.w	r3, r9, r9
 800f8c0:	eb4a 040a 	adc.w	r4, sl, sl
 800f8c4:	4699      	mov	r9, r3
 800f8c6:	46a2      	mov	sl, r4
 800f8c8:	eb19 090b 	adds.w	r9, r9, fp
 800f8cc:	eb4a 0a0c 	adc.w	sl, sl, ip
 800f8d0:	f04f 0100 	mov.w	r1, #0
 800f8d4:	f04f 0200 	mov.w	r2, #0
 800f8d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f8dc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f8e0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f8e4:	4689      	mov	r9, r1
 800f8e6:	4692      	mov	sl, r2
 800f8e8:	eb1b 0509 	adds.w	r5, fp, r9
 800f8ec:	eb4c 060a 	adc.w	r6, ip, sl
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	685b      	ldr	r3, [r3, #4]
 800f8f4:	4619      	mov	r1, r3
 800f8f6:	f04f 0200 	mov.w	r2, #0
 800f8fa:	f04f 0300 	mov.w	r3, #0
 800f8fe:	f04f 0400 	mov.w	r4, #0
 800f902:	0094      	lsls	r4, r2, #2
 800f904:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f908:	008b      	lsls	r3, r1, #2
 800f90a:	461a      	mov	r2, r3
 800f90c:	4623      	mov	r3, r4
 800f90e:	4628      	mov	r0, r5
 800f910:	4631      	mov	r1, r6
 800f912:	f7f9 f8f1 	bl	8008af8 <__aeabi_uldivmod>
 800f916:	4603      	mov	r3, r0
 800f918:	460c      	mov	r4, r1
 800f91a:	461a      	mov	r2, r3
 800f91c:	4b9a      	ldr	r3, [pc, #616]	; (800fb88 <UART_SetConfig+0x6f4>)
 800f91e:	fba3 1302 	umull	r1, r3, r3, r2
 800f922:	095b      	lsrs	r3, r3, #5
 800f924:	2164      	movs	r1, #100	; 0x64
 800f926:	fb01 f303 	mul.w	r3, r1, r3
 800f92a:	1ad3      	subs	r3, r2, r3
 800f92c:	011b      	lsls	r3, r3, #4
 800f92e:	3332      	adds	r3, #50	; 0x32
 800f930:	4a95      	ldr	r2, [pc, #596]	; (800fb88 <UART_SetConfig+0x6f4>)
 800f932:	fba2 2303 	umull	r2, r3, r2, r3
 800f936:	095b      	lsrs	r3, r3, #5
 800f938:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f93c:	4498      	add	r8, r3
 800f93e:	68bb      	ldr	r3, [r7, #8]
 800f940:	469b      	mov	fp, r3
 800f942:	f04f 0c00 	mov.w	ip, #0
 800f946:	46d9      	mov	r9, fp
 800f948:	46e2      	mov	sl, ip
 800f94a:	eb19 0309 	adds.w	r3, r9, r9
 800f94e:	eb4a 040a 	adc.w	r4, sl, sl
 800f952:	4699      	mov	r9, r3
 800f954:	46a2      	mov	sl, r4
 800f956:	eb19 090b 	adds.w	r9, r9, fp
 800f95a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800f95e:	f04f 0100 	mov.w	r1, #0
 800f962:	f04f 0200 	mov.w	r2, #0
 800f966:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f96a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f96e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f972:	4689      	mov	r9, r1
 800f974:	4692      	mov	sl, r2
 800f976:	eb1b 0509 	adds.w	r5, fp, r9
 800f97a:	eb4c 060a 	adc.w	r6, ip, sl
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	685b      	ldr	r3, [r3, #4]
 800f982:	4619      	mov	r1, r3
 800f984:	f04f 0200 	mov.w	r2, #0
 800f988:	f04f 0300 	mov.w	r3, #0
 800f98c:	f04f 0400 	mov.w	r4, #0
 800f990:	0094      	lsls	r4, r2, #2
 800f992:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f996:	008b      	lsls	r3, r1, #2
 800f998:	461a      	mov	r2, r3
 800f99a:	4623      	mov	r3, r4
 800f99c:	4628      	mov	r0, r5
 800f99e:	4631      	mov	r1, r6
 800f9a0:	f7f9 f8aa 	bl	8008af8 <__aeabi_uldivmod>
 800f9a4:	4603      	mov	r3, r0
 800f9a6:	460c      	mov	r4, r1
 800f9a8:	461a      	mov	r2, r3
 800f9aa:	4b77      	ldr	r3, [pc, #476]	; (800fb88 <UART_SetConfig+0x6f4>)
 800f9ac:	fba3 1302 	umull	r1, r3, r3, r2
 800f9b0:	095b      	lsrs	r3, r3, #5
 800f9b2:	2164      	movs	r1, #100	; 0x64
 800f9b4:	fb01 f303 	mul.w	r3, r1, r3
 800f9b8:	1ad3      	subs	r3, r2, r3
 800f9ba:	011b      	lsls	r3, r3, #4
 800f9bc:	3332      	adds	r3, #50	; 0x32
 800f9be:	4a72      	ldr	r2, [pc, #456]	; (800fb88 <UART_SetConfig+0x6f4>)
 800f9c0:	fba2 2303 	umull	r2, r3, r2, r3
 800f9c4:	095b      	lsrs	r3, r3, #5
 800f9c6:	f003 020f 	and.w	r2, r3, #15
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	4442      	add	r2, r8
 800f9d0:	609a      	str	r2, [r3, #8]
 800f9d2:	e0d0      	b.n	800fb76 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800f9d4:	f7fd fda2 	bl	800d51c <HAL_RCC_GetPCLK1Freq>
 800f9d8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f9da:	68bb      	ldr	r3, [r7, #8]
 800f9dc:	469a      	mov	sl, r3
 800f9de:	f04f 0b00 	mov.w	fp, #0
 800f9e2:	46d0      	mov	r8, sl
 800f9e4:	46d9      	mov	r9, fp
 800f9e6:	eb18 0308 	adds.w	r3, r8, r8
 800f9ea:	eb49 0409 	adc.w	r4, r9, r9
 800f9ee:	4698      	mov	r8, r3
 800f9f0:	46a1      	mov	r9, r4
 800f9f2:	eb18 080a 	adds.w	r8, r8, sl
 800f9f6:	eb49 090b 	adc.w	r9, r9, fp
 800f9fa:	f04f 0100 	mov.w	r1, #0
 800f9fe:	f04f 0200 	mov.w	r2, #0
 800fa02:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fa06:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fa0a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fa0e:	4688      	mov	r8, r1
 800fa10:	4691      	mov	r9, r2
 800fa12:	eb1a 0508 	adds.w	r5, sl, r8
 800fa16:	eb4b 0609 	adc.w	r6, fp, r9
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	685b      	ldr	r3, [r3, #4]
 800fa1e:	4619      	mov	r1, r3
 800fa20:	f04f 0200 	mov.w	r2, #0
 800fa24:	f04f 0300 	mov.w	r3, #0
 800fa28:	f04f 0400 	mov.w	r4, #0
 800fa2c:	0094      	lsls	r4, r2, #2
 800fa2e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800fa32:	008b      	lsls	r3, r1, #2
 800fa34:	461a      	mov	r2, r3
 800fa36:	4623      	mov	r3, r4
 800fa38:	4628      	mov	r0, r5
 800fa3a:	4631      	mov	r1, r6
 800fa3c:	f7f9 f85c 	bl	8008af8 <__aeabi_uldivmod>
 800fa40:	4603      	mov	r3, r0
 800fa42:	460c      	mov	r4, r1
 800fa44:	461a      	mov	r2, r3
 800fa46:	4b50      	ldr	r3, [pc, #320]	; (800fb88 <UART_SetConfig+0x6f4>)
 800fa48:	fba3 2302 	umull	r2, r3, r3, r2
 800fa4c:	095b      	lsrs	r3, r3, #5
 800fa4e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fa52:	68bb      	ldr	r3, [r7, #8]
 800fa54:	469b      	mov	fp, r3
 800fa56:	f04f 0c00 	mov.w	ip, #0
 800fa5a:	46d9      	mov	r9, fp
 800fa5c:	46e2      	mov	sl, ip
 800fa5e:	eb19 0309 	adds.w	r3, r9, r9
 800fa62:	eb4a 040a 	adc.w	r4, sl, sl
 800fa66:	4699      	mov	r9, r3
 800fa68:	46a2      	mov	sl, r4
 800fa6a:	eb19 090b 	adds.w	r9, r9, fp
 800fa6e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800fa72:	f04f 0100 	mov.w	r1, #0
 800fa76:	f04f 0200 	mov.w	r2, #0
 800fa7a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fa7e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fa82:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fa86:	4689      	mov	r9, r1
 800fa88:	4692      	mov	sl, r2
 800fa8a:	eb1b 0509 	adds.w	r5, fp, r9
 800fa8e:	eb4c 060a 	adc.w	r6, ip, sl
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	685b      	ldr	r3, [r3, #4]
 800fa96:	4619      	mov	r1, r3
 800fa98:	f04f 0200 	mov.w	r2, #0
 800fa9c:	f04f 0300 	mov.w	r3, #0
 800faa0:	f04f 0400 	mov.w	r4, #0
 800faa4:	0094      	lsls	r4, r2, #2
 800faa6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800faaa:	008b      	lsls	r3, r1, #2
 800faac:	461a      	mov	r2, r3
 800faae:	4623      	mov	r3, r4
 800fab0:	4628      	mov	r0, r5
 800fab2:	4631      	mov	r1, r6
 800fab4:	f7f9 f820 	bl	8008af8 <__aeabi_uldivmod>
 800fab8:	4603      	mov	r3, r0
 800faba:	460c      	mov	r4, r1
 800fabc:	461a      	mov	r2, r3
 800fabe:	4b32      	ldr	r3, [pc, #200]	; (800fb88 <UART_SetConfig+0x6f4>)
 800fac0:	fba3 1302 	umull	r1, r3, r3, r2
 800fac4:	095b      	lsrs	r3, r3, #5
 800fac6:	2164      	movs	r1, #100	; 0x64
 800fac8:	fb01 f303 	mul.w	r3, r1, r3
 800facc:	1ad3      	subs	r3, r2, r3
 800face:	011b      	lsls	r3, r3, #4
 800fad0:	3332      	adds	r3, #50	; 0x32
 800fad2:	4a2d      	ldr	r2, [pc, #180]	; (800fb88 <UART_SetConfig+0x6f4>)
 800fad4:	fba2 2303 	umull	r2, r3, r2, r3
 800fad8:	095b      	lsrs	r3, r3, #5
 800fada:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fade:	4498      	add	r8, r3
 800fae0:	68bb      	ldr	r3, [r7, #8]
 800fae2:	469b      	mov	fp, r3
 800fae4:	f04f 0c00 	mov.w	ip, #0
 800fae8:	46d9      	mov	r9, fp
 800faea:	46e2      	mov	sl, ip
 800faec:	eb19 0309 	adds.w	r3, r9, r9
 800faf0:	eb4a 040a 	adc.w	r4, sl, sl
 800faf4:	4699      	mov	r9, r3
 800faf6:	46a2      	mov	sl, r4
 800faf8:	eb19 090b 	adds.w	r9, r9, fp
 800fafc:	eb4a 0a0c 	adc.w	sl, sl, ip
 800fb00:	f04f 0100 	mov.w	r1, #0
 800fb04:	f04f 0200 	mov.w	r2, #0
 800fb08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fb0c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fb10:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fb14:	4689      	mov	r9, r1
 800fb16:	4692      	mov	sl, r2
 800fb18:	eb1b 0509 	adds.w	r5, fp, r9
 800fb1c:	eb4c 060a 	adc.w	r6, ip, sl
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	685b      	ldr	r3, [r3, #4]
 800fb24:	4619      	mov	r1, r3
 800fb26:	f04f 0200 	mov.w	r2, #0
 800fb2a:	f04f 0300 	mov.w	r3, #0
 800fb2e:	f04f 0400 	mov.w	r4, #0
 800fb32:	0094      	lsls	r4, r2, #2
 800fb34:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800fb38:	008b      	lsls	r3, r1, #2
 800fb3a:	461a      	mov	r2, r3
 800fb3c:	4623      	mov	r3, r4
 800fb3e:	4628      	mov	r0, r5
 800fb40:	4631      	mov	r1, r6
 800fb42:	f7f8 ffd9 	bl	8008af8 <__aeabi_uldivmod>
 800fb46:	4603      	mov	r3, r0
 800fb48:	460c      	mov	r4, r1
 800fb4a:	461a      	mov	r2, r3
 800fb4c:	4b0e      	ldr	r3, [pc, #56]	; (800fb88 <UART_SetConfig+0x6f4>)
 800fb4e:	fba3 1302 	umull	r1, r3, r3, r2
 800fb52:	095b      	lsrs	r3, r3, #5
 800fb54:	2164      	movs	r1, #100	; 0x64
 800fb56:	fb01 f303 	mul.w	r3, r1, r3
 800fb5a:	1ad3      	subs	r3, r2, r3
 800fb5c:	011b      	lsls	r3, r3, #4
 800fb5e:	3332      	adds	r3, #50	; 0x32
 800fb60:	4a09      	ldr	r2, [pc, #36]	; (800fb88 <UART_SetConfig+0x6f4>)
 800fb62:	fba2 2303 	umull	r2, r3, r2, r3
 800fb66:	095b      	lsrs	r3, r3, #5
 800fb68:	f003 020f 	and.w	r2, r3, #15
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	4442      	add	r2, r8
 800fb72:	609a      	str	r2, [r3, #8]
}
 800fb74:	e7ff      	b.n	800fb76 <UART_SetConfig+0x6e2>
 800fb76:	bf00      	nop
 800fb78:	3714      	adds	r7, #20
 800fb7a:	46bd      	mov	sp, r7
 800fb7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb80:	40011000 	.word	0x40011000
 800fb84:	40011400 	.word	0x40011400
 800fb88:	51eb851f 	.word	0x51eb851f

0800fb8c <__errno>:
 800fb8c:	4b01      	ldr	r3, [pc, #4]	; (800fb94 <__errno+0x8>)
 800fb8e:	6818      	ldr	r0, [r3, #0]
 800fb90:	4770      	bx	lr
 800fb92:	bf00      	nop
 800fb94:	2000000c 	.word	0x2000000c

0800fb98 <__libc_init_array>:
 800fb98:	b570      	push	{r4, r5, r6, lr}
 800fb9a:	4e0d      	ldr	r6, [pc, #52]	; (800fbd0 <__libc_init_array+0x38>)
 800fb9c:	4c0d      	ldr	r4, [pc, #52]	; (800fbd4 <__libc_init_array+0x3c>)
 800fb9e:	1ba4      	subs	r4, r4, r6
 800fba0:	10a4      	asrs	r4, r4, #2
 800fba2:	2500      	movs	r5, #0
 800fba4:	42a5      	cmp	r5, r4
 800fba6:	d109      	bne.n	800fbbc <__libc_init_array+0x24>
 800fba8:	4e0b      	ldr	r6, [pc, #44]	; (800fbd8 <__libc_init_array+0x40>)
 800fbaa:	4c0c      	ldr	r4, [pc, #48]	; (800fbdc <__libc_init_array+0x44>)
 800fbac:	f004 fa1a 	bl	8013fe4 <_init>
 800fbb0:	1ba4      	subs	r4, r4, r6
 800fbb2:	10a4      	asrs	r4, r4, #2
 800fbb4:	2500      	movs	r5, #0
 800fbb6:	42a5      	cmp	r5, r4
 800fbb8:	d105      	bne.n	800fbc6 <__libc_init_array+0x2e>
 800fbba:	bd70      	pop	{r4, r5, r6, pc}
 800fbbc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800fbc0:	4798      	blx	r3
 800fbc2:	3501      	adds	r5, #1
 800fbc4:	e7ee      	b.n	800fba4 <__libc_init_array+0xc>
 800fbc6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800fbca:	4798      	blx	r3
 800fbcc:	3501      	adds	r5, #1
 800fbce:	e7f2      	b.n	800fbb6 <__libc_init_array+0x1e>
 800fbd0:	08014428 	.word	0x08014428
 800fbd4:	08014428 	.word	0x08014428
 800fbd8:	08014428 	.word	0x08014428
 800fbdc:	0801442c 	.word	0x0801442c

0800fbe0 <memcpy>:
 800fbe0:	b510      	push	{r4, lr}
 800fbe2:	1e43      	subs	r3, r0, #1
 800fbe4:	440a      	add	r2, r1
 800fbe6:	4291      	cmp	r1, r2
 800fbe8:	d100      	bne.n	800fbec <memcpy+0xc>
 800fbea:	bd10      	pop	{r4, pc}
 800fbec:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fbf0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fbf4:	e7f7      	b.n	800fbe6 <memcpy+0x6>

0800fbf6 <memset>:
 800fbf6:	4402      	add	r2, r0
 800fbf8:	4603      	mov	r3, r0
 800fbfa:	4293      	cmp	r3, r2
 800fbfc:	d100      	bne.n	800fc00 <memset+0xa>
 800fbfe:	4770      	bx	lr
 800fc00:	f803 1b01 	strb.w	r1, [r3], #1
 800fc04:	e7f9      	b.n	800fbfa <memset+0x4>

0800fc06 <__cvt>:
 800fc06:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fc0a:	ec55 4b10 	vmov	r4, r5, d0
 800fc0e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800fc10:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fc14:	2d00      	cmp	r5, #0
 800fc16:	460e      	mov	r6, r1
 800fc18:	4691      	mov	r9, r2
 800fc1a:	4619      	mov	r1, r3
 800fc1c:	bfb8      	it	lt
 800fc1e:	4622      	movlt	r2, r4
 800fc20:	462b      	mov	r3, r5
 800fc22:	f027 0720 	bic.w	r7, r7, #32
 800fc26:	bfbb      	ittet	lt
 800fc28:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fc2c:	461d      	movlt	r5, r3
 800fc2e:	2300      	movge	r3, #0
 800fc30:	232d      	movlt	r3, #45	; 0x2d
 800fc32:	bfb8      	it	lt
 800fc34:	4614      	movlt	r4, r2
 800fc36:	2f46      	cmp	r7, #70	; 0x46
 800fc38:	700b      	strb	r3, [r1, #0]
 800fc3a:	d004      	beq.n	800fc46 <__cvt+0x40>
 800fc3c:	2f45      	cmp	r7, #69	; 0x45
 800fc3e:	d100      	bne.n	800fc42 <__cvt+0x3c>
 800fc40:	3601      	adds	r6, #1
 800fc42:	2102      	movs	r1, #2
 800fc44:	e000      	b.n	800fc48 <__cvt+0x42>
 800fc46:	2103      	movs	r1, #3
 800fc48:	ab03      	add	r3, sp, #12
 800fc4a:	9301      	str	r3, [sp, #4]
 800fc4c:	ab02      	add	r3, sp, #8
 800fc4e:	9300      	str	r3, [sp, #0]
 800fc50:	4632      	mov	r2, r6
 800fc52:	4653      	mov	r3, sl
 800fc54:	ec45 4b10 	vmov	d0, r4, r5
 800fc58:	f001 fe6e 	bl	8011938 <_dtoa_r>
 800fc5c:	2f47      	cmp	r7, #71	; 0x47
 800fc5e:	4680      	mov	r8, r0
 800fc60:	d102      	bne.n	800fc68 <__cvt+0x62>
 800fc62:	f019 0f01 	tst.w	r9, #1
 800fc66:	d026      	beq.n	800fcb6 <__cvt+0xb0>
 800fc68:	2f46      	cmp	r7, #70	; 0x46
 800fc6a:	eb08 0906 	add.w	r9, r8, r6
 800fc6e:	d111      	bne.n	800fc94 <__cvt+0x8e>
 800fc70:	f898 3000 	ldrb.w	r3, [r8]
 800fc74:	2b30      	cmp	r3, #48	; 0x30
 800fc76:	d10a      	bne.n	800fc8e <__cvt+0x88>
 800fc78:	2200      	movs	r2, #0
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	4620      	mov	r0, r4
 800fc7e:	4629      	mov	r1, r5
 800fc80:	f7f8 fe5a 	bl	8008938 <__aeabi_dcmpeq>
 800fc84:	b918      	cbnz	r0, 800fc8e <__cvt+0x88>
 800fc86:	f1c6 0601 	rsb	r6, r6, #1
 800fc8a:	f8ca 6000 	str.w	r6, [sl]
 800fc8e:	f8da 3000 	ldr.w	r3, [sl]
 800fc92:	4499      	add	r9, r3
 800fc94:	2200      	movs	r2, #0
 800fc96:	2300      	movs	r3, #0
 800fc98:	4620      	mov	r0, r4
 800fc9a:	4629      	mov	r1, r5
 800fc9c:	f7f8 fe4c 	bl	8008938 <__aeabi_dcmpeq>
 800fca0:	b938      	cbnz	r0, 800fcb2 <__cvt+0xac>
 800fca2:	2230      	movs	r2, #48	; 0x30
 800fca4:	9b03      	ldr	r3, [sp, #12]
 800fca6:	454b      	cmp	r3, r9
 800fca8:	d205      	bcs.n	800fcb6 <__cvt+0xb0>
 800fcaa:	1c59      	adds	r1, r3, #1
 800fcac:	9103      	str	r1, [sp, #12]
 800fcae:	701a      	strb	r2, [r3, #0]
 800fcb0:	e7f8      	b.n	800fca4 <__cvt+0x9e>
 800fcb2:	f8cd 900c 	str.w	r9, [sp, #12]
 800fcb6:	9b03      	ldr	r3, [sp, #12]
 800fcb8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fcba:	eba3 0308 	sub.w	r3, r3, r8
 800fcbe:	4640      	mov	r0, r8
 800fcc0:	6013      	str	r3, [r2, #0]
 800fcc2:	b004      	add	sp, #16
 800fcc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800fcc8 <__exponent>:
 800fcc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fcca:	2900      	cmp	r1, #0
 800fccc:	4604      	mov	r4, r0
 800fcce:	bfba      	itte	lt
 800fcd0:	4249      	neglt	r1, r1
 800fcd2:	232d      	movlt	r3, #45	; 0x2d
 800fcd4:	232b      	movge	r3, #43	; 0x2b
 800fcd6:	2909      	cmp	r1, #9
 800fcd8:	f804 2b02 	strb.w	r2, [r4], #2
 800fcdc:	7043      	strb	r3, [r0, #1]
 800fcde:	dd20      	ble.n	800fd22 <__exponent+0x5a>
 800fce0:	f10d 0307 	add.w	r3, sp, #7
 800fce4:	461f      	mov	r7, r3
 800fce6:	260a      	movs	r6, #10
 800fce8:	fb91 f5f6 	sdiv	r5, r1, r6
 800fcec:	fb06 1115 	mls	r1, r6, r5, r1
 800fcf0:	3130      	adds	r1, #48	; 0x30
 800fcf2:	2d09      	cmp	r5, #9
 800fcf4:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fcf8:	f103 32ff 	add.w	r2, r3, #4294967295
 800fcfc:	4629      	mov	r1, r5
 800fcfe:	dc09      	bgt.n	800fd14 <__exponent+0x4c>
 800fd00:	3130      	adds	r1, #48	; 0x30
 800fd02:	3b02      	subs	r3, #2
 800fd04:	f802 1c01 	strb.w	r1, [r2, #-1]
 800fd08:	42bb      	cmp	r3, r7
 800fd0a:	4622      	mov	r2, r4
 800fd0c:	d304      	bcc.n	800fd18 <__exponent+0x50>
 800fd0e:	1a10      	subs	r0, r2, r0
 800fd10:	b003      	add	sp, #12
 800fd12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd14:	4613      	mov	r3, r2
 800fd16:	e7e7      	b.n	800fce8 <__exponent+0x20>
 800fd18:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd1c:	f804 2b01 	strb.w	r2, [r4], #1
 800fd20:	e7f2      	b.n	800fd08 <__exponent+0x40>
 800fd22:	2330      	movs	r3, #48	; 0x30
 800fd24:	4419      	add	r1, r3
 800fd26:	7083      	strb	r3, [r0, #2]
 800fd28:	1d02      	adds	r2, r0, #4
 800fd2a:	70c1      	strb	r1, [r0, #3]
 800fd2c:	e7ef      	b.n	800fd0e <__exponent+0x46>
	...

0800fd30 <_printf_float>:
 800fd30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd34:	b08d      	sub	sp, #52	; 0x34
 800fd36:	460c      	mov	r4, r1
 800fd38:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800fd3c:	4616      	mov	r6, r2
 800fd3e:	461f      	mov	r7, r3
 800fd40:	4605      	mov	r5, r0
 800fd42:	f003 f857 	bl	8012df4 <_localeconv_r>
 800fd46:	6803      	ldr	r3, [r0, #0]
 800fd48:	9304      	str	r3, [sp, #16]
 800fd4a:	4618      	mov	r0, r3
 800fd4c:	f7f8 f978 	bl	8008040 <strlen>
 800fd50:	2300      	movs	r3, #0
 800fd52:	930a      	str	r3, [sp, #40]	; 0x28
 800fd54:	f8d8 3000 	ldr.w	r3, [r8]
 800fd58:	9005      	str	r0, [sp, #20]
 800fd5a:	3307      	adds	r3, #7
 800fd5c:	f023 0307 	bic.w	r3, r3, #7
 800fd60:	f103 0208 	add.w	r2, r3, #8
 800fd64:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fd68:	f8d4 b000 	ldr.w	fp, [r4]
 800fd6c:	f8c8 2000 	str.w	r2, [r8]
 800fd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd74:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800fd78:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800fd7c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800fd80:	9307      	str	r3, [sp, #28]
 800fd82:	f8cd 8018 	str.w	r8, [sp, #24]
 800fd86:	f04f 32ff 	mov.w	r2, #4294967295
 800fd8a:	4ba7      	ldr	r3, [pc, #668]	; (8010028 <_printf_float+0x2f8>)
 800fd8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fd90:	f7f8 fe04 	bl	800899c <__aeabi_dcmpun>
 800fd94:	bb70      	cbnz	r0, 800fdf4 <_printf_float+0xc4>
 800fd96:	f04f 32ff 	mov.w	r2, #4294967295
 800fd9a:	4ba3      	ldr	r3, [pc, #652]	; (8010028 <_printf_float+0x2f8>)
 800fd9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fda0:	f7f8 fdde 	bl	8008960 <__aeabi_dcmple>
 800fda4:	bb30      	cbnz	r0, 800fdf4 <_printf_float+0xc4>
 800fda6:	2200      	movs	r2, #0
 800fda8:	2300      	movs	r3, #0
 800fdaa:	4640      	mov	r0, r8
 800fdac:	4649      	mov	r1, r9
 800fdae:	f7f8 fdcd 	bl	800894c <__aeabi_dcmplt>
 800fdb2:	b110      	cbz	r0, 800fdba <_printf_float+0x8a>
 800fdb4:	232d      	movs	r3, #45	; 0x2d
 800fdb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fdba:	4a9c      	ldr	r2, [pc, #624]	; (801002c <_printf_float+0x2fc>)
 800fdbc:	4b9c      	ldr	r3, [pc, #624]	; (8010030 <_printf_float+0x300>)
 800fdbe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800fdc2:	bf8c      	ite	hi
 800fdc4:	4690      	movhi	r8, r2
 800fdc6:	4698      	movls	r8, r3
 800fdc8:	2303      	movs	r3, #3
 800fdca:	f02b 0204 	bic.w	r2, fp, #4
 800fdce:	6123      	str	r3, [r4, #16]
 800fdd0:	6022      	str	r2, [r4, #0]
 800fdd2:	f04f 0900 	mov.w	r9, #0
 800fdd6:	9700      	str	r7, [sp, #0]
 800fdd8:	4633      	mov	r3, r6
 800fdda:	aa0b      	add	r2, sp, #44	; 0x2c
 800fddc:	4621      	mov	r1, r4
 800fdde:	4628      	mov	r0, r5
 800fde0:	f000 f9e6 	bl	80101b0 <_printf_common>
 800fde4:	3001      	adds	r0, #1
 800fde6:	f040 808d 	bne.w	800ff04 <_printf_float+0x1d4>
 800fdea:	f04f 30ff 	mov.w	r0, #4294967295
 800fdee:	b00d      	add	sp, #52	; 0x34
 800fdf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdf4:	4642      	mov	r2, r8
 800fdf6:	464b      	mov	r3, r9
 800fdf8:	4640      	mov	r0, r8
 800fdfa:	4649      	mov	r1, r9
 800fdfc:	f7f8 fdce 	bl	800899c <__aeabi_dcmpun>
 800fe00:	b110      	cbz	r0, 800fe08 <_printf_float+0xd8>
 800fe02:	4a8c      	ldr	r2, [pc, #560]	; (8010034 <_printf_float+0x304>)
 800fe04:	4b8c      	ldr	r3, [pc, #560]	; (8010038 <_printf_float+0x308>)
 800fe06:	e7da      	b.n	800fdbe <_printf_float+0x8e>
 800fe08:	6861      	ldr	r1, [r4, #4]
 800fe0a:	1c4b      	adds	r3, r1, #1
 800fe0c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800fe10:	a80a      	add	r0, sp, #40	; 0x28
 800fe12:	d13e      	bne.n	800fe92 <_printf_float+0x162>
 800fe14:	2306      	movs	r3, #6
 800fe16:	6063      	str	r3, [r4, #4]
 800fe18:	2300      	movs	r3, #0
 800fe1a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800fe1e:	ab09      	add	r3, sp, #36	; 0x24
 800fe20:	9300      	str	r3, [sp, #0]
 800fe22:	ec49 8b10 	vmov	d0, r8, r9
 800fe26:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800fe2a:	6022      	str	r2, [r4, #0]
 800fe2c:	f8cd a004 	str.w	sl, [sp, #4]
 800fe30:	6861      	ldr	r1, [r4, #4]
 800fe32:	4628      	mov	r0, r5
 800fe34:	f7ff fee7 	bl	800fc06 <__cvt>
 800fe38:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800fe3c:	2b47      	cmp	r3, #71	; 0x47
 800fe3e:	4680      	mov	r8, r0
 800fe40:	d109      	bne.n	800fe56 <_printf_float+0x126>
 800fe42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe44:	1cd8      	adds	r0, r3, #3
 800fe46:	db02      	blt.n	800fe4e <_printf_float+0x11e>
 800fe48:	6862      	ldr	r2, [r4, #4]
 800fe4a:	4293      	cmp	r3, r2
 800fe4c:	dd47      	ble.n	800fede <_printf_float+0x1ae>
 800fe4e:	f1aa 0a02 	sub.w	sl, sl, #2
 800fe52:	fa5f fa8a 	uxtb.w	sl, sl
 800fe56:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800fe5a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fe5c:	d824      	bhi.n	800fea8 <_printf_float+0x178>
 800fe5e:	3901      	subs	r1, #1
 800fe60:	4652      	mov	r2, sl
 800fe62:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800fe66:	9109      	str	r1, [sp, #36]	; 0x24
 800fe68:	f7ff ff2e 	bl	800fcc8 <__exponent>
 800fe6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fe6e:	1813      	adds	r3, r2, r0
 800fe70:	2a01      	cmp	r2, #1
 800fe72:	4681      	mov	r9, r0
 800fe74:	6123      	str	r3, [r4, #16]
 800fe76:	dc02      	bgt.n	800fe7e <_printf_float+0x14e>
 800fe78:	6822      	ldr	r2, [r4, #0]
 800fe7a:	07d1      	lsls	r1, r2, #31
 800fe7c:	d501      	bpl.n	800fe82 <_printf_float+0x152>
 800fe7e:	3301      	adds	r3, #1
 800fe80:	6123      	str	r3, [r4, #16]
 800fe82:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d0a5      	beq.n	800fdd6 <_printf_float+0xa6>
 800fe8a:	232d      	movs	r3, #45	; 0x2d
 800fe8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fe90:	e7a1      	b.n	800fdd6 <_printf_float+0xa6>
 800fe92:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800fe96:	f000 8177 	beq.w	8010188 <_printf_float+0x458>
 800fe9a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800fe9e:	d1bb      	bne.n	800fe18 <_printf_float+0xe8>
 800fea0:	2900      	cmp	r1, #0
 800fea2:	d1b9      	bne.n	800fe18 <_printf_float+0xe8>
 800fea4:	2301      	movs	r3, #1
 800fea6:	e7b6      	b.n	800fe16 <_printf_float+0xe6>
 800fea8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800feac:	d119      	bne.n	800fee2 <_printf_float+0x1b2>
 800feae:	2900      	cmp	r1, #0
 800feb0:	6863      	ldr	r3, [r4, #4]
 800feb2:	dd0c      	ble.n	800fece <_printf_float+0x19e>
 800feb4:	6121      	str	r1, [r4, #16]
 800feb6:	b913      	cbnz	r3, 800febe <_printf_float+0x18e>
 800feb8:	6822      	ldr	r2, [r4, #0]
 800feba:	07d2      	lsls	r2, r2, #31
 800febc:	d502      	bpl.n	800fec4 <_printf_float+0x194>
 800febe:	3301      	adds	r3, #1
 800fec0:	440b      	add	r3, r1
 800fec2:	6123      	str	r3, [r4, #16]
 800fec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fec6:	65a3      	str	r3, [r4, #88]	; 0x58
 800fec8:	f04f 0900 	mov.w	r9, #0
 800fecc:	e7d9      	b.n	800fe82 <_printf_float+0x152>
 800fece:	b913      	cbnz	r3, 800fed6 <_printf_float+0x1a6>
 800fed0:	6822      	ldr	r2, [r4, #0]
 800fed2:	07d0      	lsls	r0, r2, #31
 800fed4:	d501      	bpl.n	800feda <_printf_float+0x1aa>
 800fed6:	3302      	adds	r3, #2
 800fed8:	e7f3      	b.n	800fec2 <_printf_float+0x192>
 800feda:	2301      	movs	r3, #1
 800fedc:	e7f1      	b.n	800fec2 <_printf_float+0x192>
 800fede:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800fee2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800fee6:	4293      	cmp	r3, r2
 800fee8:	db05      	blt.n	800fef6 <_printf_float+0x1c6>
 800feea:	6822      	ldr	r2, [r4, #0]
 800feec:	6123      	str	r3, [r4, #16]
 800feee:	07d1      	lsls	r1, r2, #31
 800fef0:	d5e8      	bpl.n	800fec4 <_printf_float+0x194>
 800fef2:	3301      	adds	r3, #1
 800fef4:	e7e5      	b.n	800fec2 <_printf_float+0x192>
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	bfd4      	ite	le
 800fefa:	f1c3 0302 	rsble	r3, r3, #2
 800fefe:	2301      	movgt	r3, #1
 800ff00:	4413      	add	r3, r2
 800ff02:	e7de      	b.n	800fec2 <_printf_float+0x192>
 800ff04:	6823      	ldr	r3, [r4, #0]
 800ff06:	055a      	lsls	r2, r3, #21
 800ff08:	d407      	bmi.n	800ff1a <_printf_float+0x1ea>
 800ff0a:	6923      	ldr	r3, [r4, #16]
 800ff0c:	4642      	mov	r2, r8
 800ff0e:	4631      	mov	r1, r6
 800ff10:	4628      	mov	r0, r5
 800ff12:	47b8      	blx	r7
 800ff14:	3001      	adds	r0, #1
 800ff16:	d12b      	bne.n	800ff70 <_printf_float+0x240>
 800ff18:	e767      	b.n	800fdea <_printf_float+0xba>
 800ff1a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800ff1e:	f240 80dc 	bls.w	80100da <_printf_float+0x3aa>
 800ff22:	2200      	movs	r2, #0
 800ff24:	2300      	movs	r3, #0
 800ff26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ff2a:	f7f8 fd05 	bl	8008938 <__aeabi_dcmpeq>
 800ff2e:	2800      	cmp	r0, #0
 800ff30:	d033      	beq.n	800ff9a <_printf_float+0x26a>
 800ff32:	2301      	movs	r3, #1
 800ff34:	4a41      	ldr	r2, [pc, #260]	; (801003c <_printf_float+0x30c>)
 800ff36:	4631      	mov	r1, r6
 800ff38:	4628      	mov	r0, r5
 800ff3a:	47b8      	blx	r7
 800ff3c:	3001      	adds	r0, #1
 800ff3e:	f43f af54 	beq.w	800fdea <_printf_float+0xba>
 800ff42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ff46:	429a      	cmp	r2, r3
 800ff48:	db02      	blt.n	800ff50 <_printf_float+0x220>
 800ff4a:	6823      	ldr	r3, [r4, #0]
 800ff4c:	07d8      	lsls	r0, r3, #31
 800ff4e:	d50f      	bpl.n	800ff70 <_printf_float+0x240>
 800ff50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff54:	4631      	mov	r1, r6
 800ff56:	4628      	mov	r0, r5
 800ff58:	47b8      	blx	r7
 800ff5a:	3001      	adds	r0, #1
 800ff5c:	f43f af45 	beq.w	800fdea <_printf_float+0xba>
 800ff60:	f04f 0800 	mov.w	r8, #0
 800ff64:	f104 091a 	add.w	r9, r4, #26
 800ff68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff6a:	3b01      	subs	r3, #1
 800ff6c:	4543      	cmp	r3, r8
 800ff6e:	dc09      	bgt.n	800ff84 <_printf_float+0x254>
 800ff70:	6823      	ldr	r3, [r4, #0]
 800ff72:	079b      	lsls	r3, r3, #30
 800ff74:	f100 8103 	bmi.w	801017e <_printf_float+0x44e>
 800ff78:	68e0      	ldr	r0, [r4, #12]
 800ff7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff7c:	4298      	cmp	r0, r3
 800ff7e:	bfb8      	it	lt
 800ff80:	4618      	movlt	r0, r3
 800ff82:	e734      	b.n	800fdee <_printf_float+0xbe>
 800ff84:	2301      	movs	r3, #1
 800ff86:	464a      	mov	r2, r9
 800ff88:	4631      	mov	r1, r6
 800ff8a:	4628      	mov	r0, r5
 800ff8c:	47b8      	blx	r7
 800ff8e:	3001      	adds	r0, #1
 800ff90:	f43f af2b 	beq.w	800fdea <_printf_float+0xba>
 800ff94:	f108 0801 	add.w	r8, r8, #1
 800ff98:	e7e6      	b.n	800ff68 <_printf_float+0x238>
 800ff9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	dc2b      	bgt.n	800fff8 <_printf_float+0x2c8>
 800ffa0:	2301      	movs	r3, #1
 800ffa2:	4a26      	ldr	r2, [pc, #152]	; (801003c <_printf_float+0x30c>)
 800ffa4:	4631      	mov	r1, r6
 800ffa6:	4628      	mov	r0, r5
 800ffa8:	47b8      	blx	r7
 800ffaa:	3001      	adds	r0, #1
 800ffac:	f43f af1d 	beq.w	800fdea <_printf_float+0xba>
 800ffb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ffb2:	b923      	cbnz	r3, 800ffbe <_printf_float+0x28e>
 800ffb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ffb6:	b913      	cbnz	r3, 800ffbe <_printf_float+0x28e>
 800ffb8:	6823      	ldr	r3, [r4, #0]
 800ffba:	07d9      	lsls	r1, r3, #31
 800ffbc:	d5d8      	bpl.n	800ff70 <_printf_float+0x240>
 800ffbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ffc2:	4631      	mov	r1, r6
 800ffc4:	4628      	mov	r0, r5
 800ffc6:	47b8      	blx	r7
 800ffc8:	3001      	adds	r0, #1
 800ffca:	f43f af0e 	beq.w	800fdea <_printf_float+0xba>
 800ffce:	f04f 0900 	mov.w	r9, #0
 800ffd2:	f104 0a1a 	add.w	sl, r4, #26
 800ffd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ffd8:	425b      	negs	r3, r3
 800ffda:	454b      	cmp	r3, r9
 800ffdc:	dc01      	bgt.n	800ffe2 <_printf_float+0x2b2>
 800ffde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ffe0:	e794      	b.n	800ff0c <_printf_float+0x1dc>
 800ffe2:	2301      	movs	r3, #1
 800ffe4:	4652      	mov	r2, sl
 800ffe6:	4631      	mov	r1, r6
 800ffe8:	4628      	mov	r0, r5
 800ffea:	47b8      	blx	r7
 800ffec:	3001      	adds	r0, #1
 800ffee:	f43f aefc 	beq.w	800fdea <_printf_float+0xba>
 800fff2:	f109 0901 	add.w	r9, r9, #1
 800fff6:	e7ee      	b.n	800ffd6 <_printf_float+0x2a6>
 800fff8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fffa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fffc:	429a      	cmp	r2, r3
 800fffe:	bfa8      	it	ge
 8010000:	461a      	movge	r2, r3
 8010002:	2a00      	cmp	r2, #0
 8010004:	4691      	mov	r9, r2
 8010006:	dd07      	ble.n	8010018 <_printf_float+0x2e8>
 8010008:	4613      	mov	r3, r2
 801000a:	4631      	mov	r1, r6
 801000c:	4642      	mov	r2, r8
 801000e:	4628      	mov	r0, r5
 8010010:	47b8      	blx	r7
 8010012:	3001      	adds	r0, #1
 8010014:	f43f aee9 	beq.w	800fdea <_printf_float+0xba>
 8010018:	f104 031a 	add.w	r3, r4, #26
 801001c:	f04f 0b00 	mov.w	fp, #0
 8010020:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010024:	9306      	str	r3, [sp, #24]
 8010026:	e015      	b.n	8010054 <_printf_float+0x324>
 8010028:	7fefffff 	.word	0x7fefffff
 801002c:	08014104 	.word	0x08014104
 8010030:	08014100 	.word	0x08014100
 8010034:	0801410c 	.word	0x0801410c
 8010038:	08014108 	.word	0x08014108
 801003c:	08014110 	.word	0x08014110
 8010040:	2301      	movs	r3, #1
 8010042:	9a06      	ldr	r2, [sp, #24]
 8010044:	4631      	mov	r1, r6
 8010046:	4628      	mov	r0, r5
 8010048:	47b8      	blx	r7
 801004a:	3001      	adds	r0, #1
 801004c:	f43f aecd 	beq.w	800fdea <_printf_float+0xba>
 8010050:	f10b 0b01 	add.w	fp, fp, #1
 8010054:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8010058:	ebaa 0309 	sub.w	r3, sl, r9
 801005c:	455b      	cmp	r3, fp
 801005e:	dcef      	bgt.n	8010040 <_printf_float+0x310>
 8010060:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010064:	429a      	cmp	r2, r3
 8010066:	44d0      	add	r8, sl
 8010068:	db15      	blt.n	8010096 <_printf_float+0x366>
 801006a:	6823      	ldr	r3, [r4, #0]
 801006c:	07da      	lsls	r2, r3, #31
 801006e:	d412      	bmi.n	8010096 <_printf_float+0x366>
 8010070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010072:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010074:	eba3 020a 	sub.w	r2, r3, sl
 8010078:	eba3 0a01 	sub.w	sl, r3, r1
 801007c:	4592      	cmp	sl, r2
 801007e:	bfa8      	it	ge
 8010080:	4692      	movge	sl, r2
 8010082:	f1ba 0f00 	cmp.w	sl, #0
 8010086:	dc0e      	bgt.n	80100a6 <_printf_float+0x376>
 8010088:	f04f 0800 	mov.w	r8, #0
 801008c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010090:	f104 091a 	add.w	r9, r4, #26
 8010094:	e019      	b.n	80100ca <_printf_float+0x39a>
 8010096:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801009a:	4631      	mov	r1, r6
 801009c:	4628      	mov	r0, r5
 801009e:	47b8      	blx	r7
 80100a0:	3001      	adds	r0, #1
 80100a2:	d1e5      	bne.n	8010070 <_printf_float+0x340>
 80100a4:	e6a1      	b.n	800fdea <_printf_float+0xba>
 80100a6:	4653      	mov	r3, sl
 80100a8:	4642      	mov	r2, r8
 80100aa:	4631      	mov	r1, r6
 80100ac:	4628      	mov	r0, r5
 80100ae:	47b8      	blx	r7
 80100b0:	3001      	adds	r0, #1
 80100b2:	d1e9      	bne.n	8010088 <_printf_float+0x358>
 80100b4:	e699      	b.n	800fdea <_printf_float+0xba>
 80100b6:	2301      	movs	r3, #1
 80100b8:	464a      	mov	r2, r9
 80100ba:	4631      	mov	r1, r6
 80100bc:	4628      	mov	r0, r5
 80100be:	47b8      	blx	r7
 80100c0:	3001      	adds	r0, #1
 80100c2:	f43f ae92 	beq.w	800fdea <_printf_float+0xba>
 80100c6:	f108 0801 	add.w	r8, r8, #1
 80100ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80100ce:	1a9b      	subs	r3, r3, r2
 80100d0:	eba3 030a 	sub.w	r3, r3, sl
 80100d4:	4543      	cmp	r3, r8
 80100d6:	dcee      	bgt.n	80100b6 <_printf_float+0x386>
 80100d8:	e74a      	b.n	800ff70 <_printf_float+0x240>
 80100da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80100dc:	2a01      	cmp	r2, #1
 80100de:	dc01      	bgt.n	80100e4 <_printf_float+0x3b4>
 80100e0:	07db      	lsls	r3, r3, #31
 80100e2:	d53a      	bpl.n	801015a <_printf_float+0x42a>
 80100e4:	2301      	movs	r3, #1
 80100e6:	4642      	mov	r2, r8
 80100e8:	4631      	mov	r1, r6
 80100ea:	4628      	mov	r0, r5
 80100ec:	47b8      	blx	r7
 80100ee:	3001      	adds	r0, #1
 80100f0:	f43f ae7b 	beq.w	800fdea <_printf_float+0xba>
 80100f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80100f8:	4631      	mov	r1, r6
 80100fa:	4628      	mov	r0, r5
 80100fc:	47b8      	blx	r7
 80100fe:	3001      	adds	r0, #1
 8010100:	f108 0801 	add.w	r8, r8, #1
 8010104:	f43f ae71 	beq.w	800fdea <_printf_float+0xba>
 8010108:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801010a:	2200      	movs	r2, #0
 801010c:	f103 3aff 	add.w	sl, r3, #4294967295
 8010110:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010114:	2300      	movs	r3, #0
 8010116:	f7f8 fc0f 	bl	8008938 <__aeabi_dcmpeq>
 801011a:	b9c8      	cbnz	r0, 8010150 <_printf_float+0x420>
 801011c:	4653      	mov	r3, sl
 801011e:	4642      	mov	r2, r8
 8010120:	4631      	mov	r1, r6
 8010122:	4628      	mov	r0, r5
 8010124:	47b8      	blx	r7
 8010126:	3001      	adds	r0, #1
 8010128:	d10e      	bne.n	8010148 <_printf_float+0x418>
 801012a:	e65e      	b.n	800fdea <_printf_float+0xba>
 801012c:	2301      	movs	r3, #1
 801012e:	4652      	mov	r2, sl
 8010130:	4631      	mov	r1, r6
 8010132:	4628      	mov	r0, r5
 8010134:	47b8      	blx	r7
 8010136:	3001      	adds	r0, #1
 8010138:	f43f ae57 	beq.w	800fdea <_printf_float+0xba>
 801013c:	f108 0801 	add.w	r8, r8, #1
 8010140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010142:	3b01      	subs	r3, #1
 8010144:	4543      	cmp	r3, r8
 8010146:	dcf1      	bgt.n	801012c <_printf_float+0x3fc>
 8010148:	464b      	mov	r3, r9
 801014a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801014e:	e6de      	b.n	800ff0e <_printf_float+0x1de>
 8010150:	f04f 0800 	mov.w	r8, #0
 8010154:	f104 0a1a 	add.w	sl, r4, #26
 8010158:	e7f2      	b.n	8010140 <_printf_float+0x410>
 801015a:	2301      	movs	r3, #1
 801015c:	e7df      	b.n	801011e <_printf_float+0x3ee>
 801015e:	2301      	movs	r3, #1
 8010160:	464a      	mov	r2, r9
 8010162:	4631      	mov	r1, r6
 8010164:	4628      	mov	r0, r5
 8010166:	47b8      	blx	r7
 8010168:	3001      	adds	r0, #1
 801016a:	f43f ae3e 	beq.w	800fdea <_printf_float+0xba>
 801016e:	f108 0801 	add.w	r8, r8, #1
 8010172:	68e3      	ldr	r3, [r4, #12]
 8010174:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010176:	1a9b      	subs	r3, r3, r2
 8010178:	4543      	cmp	r3, r8
 801017a:	dcf0      	bgt.n	801015e <_printf_float+0x42e>
 801017c:	e6fc      	b.n	800ff78 <_printf_float+0x248>
 801017e:	f04f 0800 	mov.w	r8, #0
 8010182:	f104 0919 	add.w	r9, r4, #25
 8010186:	e7f4      	b.n	8010172 <_printf_float+0x442>
 8010188:	2900      	cmp	r1, #0
 801018a:	f43f ae8b 	beq.w	800fea4 <_printf_float+0x174>
 801018e:	2300      	movs	r3, #0
 8010190:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8010194:	ab09      	add	r3, sp, #36	; 0x24
 8010196:	9300      	str	r3, [sp, #0]
 8010198:	ec49 8b10 	vmov	d0, r8, r9
 801019c:	6022      	str	r2, [r4, #0]
 801019e:	f8cd a004 	str.w	sl, [sp, #4]
 80101a2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80101a6:	4628      	mov	r0, r5
 80101a8:	f7ff fd2d 	bl	800fc06 <__cvt>
 80101ac:	4680      	mov	r8, r0
 80101ae:	e648      	b.n	800fe42 <_printf_float+0x112>

080101b0 <_printf_common>:
 80101b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80101b4:	4691      	mov	r9, r2
 80101b6:	461f      	mov	r7, r3
 80101b8:	688a      	ldr	r2, [r1, #8]
 80101ba:	690b      	ldr	r3, [r1, #16]
 80101bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80101c0:	4293      	cmp	r3, r2
 80101c2:	bfb8      	it	lt
 80101c4:	4613      	movlt	r3, r2
 80101c6:	f8c9 3000 	str.w	r3, [r9]
 80101ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80101ce:	4606      	mov	r6, r0
 80101d0:	460c      	mov	r4, r1
 80101d2:	b112      	cbz	r2, 80101da <_printf_common+0x2a>
 80101d4:	3301      	adds	r3, #1
 80101d6:	f8c9 3000 	str.w	r3, [r9]
 80101da:	6823      	ldr	r3, [r4, #0]
 80101dc:	0699      	lsls	r1, r3, #26
 80101de:	bf42      	ittt	mi
 80101e0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80101e4:	3302      	addmi	r3, #2
 80101e6:	f8c9 3000 	strmi.w	r3, [r9]
 80101ea:	6825      	ldr	r5, [r4, #0]
 80101ec:	f015 0506 	ands.w	r5, r5, #6
 80101f0:	d107      	bne.n	8010202 <_printf_common+0x52>
 80101f2:	f104 0a19 	add.w	sl, r4, #25
 80101f6:	68e3      	ldr	r3, [r4, #12]
 80101f8:	f8d9 2000 	ldr.w	r2, [r9]
 80101fc:	1a9b      	subs	r3, r3, r2
 80101fe:	42ab      	cmp	r3, r5
 8010200:	dc28      	bgt.n	8010254 <_printf_common+0xa4>
 8010202:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8010206:	6822      	ldr	r2, [r4, #0]
 8010208:	3300      	adds	r3, #0
 801020a:	bf18      	it	ne
 801020c:	2301      	movne	r3, #1
 801020e:	0692      	lsls	r2, r2, #26
 8010210:	d42d      	bmi.n	801026e <_printf_common+0xbe>
 8010212:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010216:	4639      	mov	r1, r7
 8010218:	4630      	mov	r0, r6
 801021a:	47c0      	blx	r8
 801021c:	3001      	adds	r0, #1
 801021e:	d020      	beq.n	8010262 <_printf_common+0xb2>
 8010220:	6823      	ldr	r3, [r4, #0]
 8010222:	68e5      	ldr	r5, [r4, #12]
 8010224:	f8d9 2000 	ldr.w	r2, [r9]
 8010228:	f003 0306 	and.w	r3, r3, #6
 801022c:	2b04      	cmp	r3, #4
 801022e:	bf08      	it	eq
 8010230:	1aad      	subeq	r5, r5, r2
 8010232:	68a3      	ldr	r3, [r4, #8]
 8010234:	6922      	ldr	r2, [r4, #16]
 8010236:	bf0c      	ite	eq
 8010238:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801023c:	2500      	movne	r5, #0
 801023e:	4293      	cmp	r3, r2
 8010240:	bfc4      	itt	gt
 8010242:	1a9b      	subgt	r3, r3, r2
 8010244:	18ed      	addgt	r5, r5, r3
 8010246:	f04f 0900 	mov.w	r9, #0
 801024a:	341a      	adds	r4, #26
 801024c:	454d      	cmp	r5, r9
 801024e:	d11a      	bne.n	8010286 <_printf_common+0xd6>
 8010250:	2000      	movs	r0, #0
 8010252:	e008      	b.n	8010266 <_printf_common+0xb6>
 8010254:	2301      	movs	r3, #1
 8010256:	4652      	mov	r2, sl
 8010258:	4639      	mov	r1, r7
 801025a:	4630      	mov	r0, r6
 801025c:	47c0      	blx	r8
 801025e:	3001      	adds	r0, #1
 8010260:	d103      	bne.n	801026a <_printf_common+0xba>
 8010262:	f04f 30ff 	mov.w	r0, #4294967295
 8010266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801026a:	3501      	adds	r5, #1
 801026c:	e7c3      	b.n	80101f6 <_printf_common+0x46>
 801026e:	18e1      	adds	r1, r4, r3
 8010270:	1c5a      	adds	r2, r3, #1
 8010272:	2030      	movs	r0, #48	; 0x30
 8010274:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010278:	4422      	add	r2, r4
 801027a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801027e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010282:	3302      	adds	r3, #2
 8010284:	e7c5      	b.n	8010212 <_printf_common+0x62>
 8010286:	2301      	movs	r3, #1
 8010288:	4622      	mov	r2, r4
 801028a:	4639      	mov	r1, r7
 801028c:	4630      	mov	r0, r6
 801028e:	47c0      	blx	r8
 8010290:	3001      	adds	r0, #1
 8010292:	d0e6      	beq.n	8010262 <_printf_common+0xb2>
 8010294:	f109 0901 	add.w	r9, r9, #1
 8010298:	e7d8      	b.n	801024c <_printf_common+0x9c>
	...

0801029c <_printf_i>:
 801029c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80102a0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80102a4:	460c      	mov	r4, r1
 80102a6:	7e09      	ldrb	r1, [r1, #24]
 80102a8:	b085      	sub	sp, #20
 80102aa:	296e      	cmp	r1, #110	; 0x6e
 80102ac:	4617      	mov	r7, r2
 80102ae:	4606      	mov	r6, r0
 80102b0:	4698      	mov	r8, r3
 80102b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80102b4:	f000 80b3 	beq.w	801041e <_printf_i+0x182>
 80102b8:	d822      	bhi.n	8010300 <_printf_i+0x64>
 80102ba:	2963      	cmp	r1, #99	; 0x63
 80102bc:	d036      	beq.n	801032c <_printf_i+0x90>
 80102be:	d80a      	bhi.n	80102d6 <_printf_i+0x3a>
 80102c0:	2900      	cmp	r1, #0
 80102c2:	f000 80b9 	beq.w	8010438 <_printf_i+0x19c>
 80102c6:	2958      	cmp	r1, #88	; 0x58
 80102c8:	f000 8083 	beq.w	80103d2 <_printf_i+0x136>
 80102cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80102d0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80102d4:	e032      	b.n	801033c <_printf_i+0xa0>
 80102d6:	2964      	cmp	r1, #100	; 0x64
 80102d8:	d001      	beq.n	80102de <_printf_i+0x42>
 80102da:	2969      	cmp	r1, #105	; 0x69
 80102dc:	d1f6      	bne.n	80102cc <_printf_i+0x30>
 80102de:	6820      	ldr	r0, [r4, #0]
 80102e0:	6813      	ldr	r3, [r2, #0]
 80102e2:	0605      	lsls	r5, r0, #24
 80102e4:	f103 0104 	add.w	r1, r3, #4
 80102e8:	d52a      	bpl.n	8010340 <_printf_i+0xa4>
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	6011      	str	r1, [r2, #0]
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	da03      	bge.n	80102fa <_printf_i+0x5e>
 80102f2:	222d      	movs	r2, #45	; 0x2d
 80102f4:	425b      	negs	r3, r3
 80102f6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80102fa:	486f      	ldr	r0, [pc, #444]	; (80104b8 <_printf_i+0x21c>)
 80102fc:	220a      	movs	r2, #10
 80102fe:	e039      	b.n	8010374 <_printf_i+0xd8>
 8010300:	2973      	cmp	r1, #115	; 0x73
 8010302:	f000 809d 	beq.w	8010440 <_printf_i+0x1a4>
 8010306:	d808      	bhi.n	801031a <_printf_i+0x7e>
 8010308:	296f      	cmp	r1, #111	; 0x6f
 801030a:	d020      	beq.n	801034e <_printf_i+0xb2>
 801030c:	2970      	cmp	r1, #112	; 0x70
 801030e:	d1dd      	bne.n	80102cc <_printf_i+0x30>
 8010310:	6823      	ldr	r3, [r4, #0]
 8010312:	f043 0320 	orr.w	r3, r3, #32
 8010316:	6023      	str	r3, [r4, #0]
 8010318:	e003      	b.n	8010322 <_printf_i+0x86>
 801031a:	2975      	cmp	r1, #117	; 0x75
 801031c:	d017      	beq.n	801034e <_printf_i+0xb2>
 801031e:	2978      	cmp	r1, #120	; 0x78
 8010320:	d1d4      	bne.n	80102cc <_printf_i+0x30>
 8010322:	2378      	movs	r3, #120	; 0x78
 8010324:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010328:	4864      	ldr	r0, [pc, #400]	; (80104bc <_printf_i+0x220>)
 801032a:	e055      	b.n	80103d8 <_printf_i+0x13c>
 801032c:	6813      	ldr	r3, [r2, #0]
 801032e:	1d19      	adds	r1, r3, #4
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	6011      	str	r1, [r2, #0]
 8010334:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010338:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801033c:	2301      	movs	r3, #1
 801033e:	e08c      	b.n	801045a <_printf_i+0x1be>
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	6011      	str	r1, [r2, #0]
 8010344:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010348:	bf18      	it	ne
 801034a:	b21b      	sxthne	r3, r3
 801034c:	e7cf      	b.n	80102ee <_printf_i+0x52>
 801034e:	6813      	ldr	r3, [r2, #0]
 8010350:	6825      	ldr	r5, [r4, #0]
 8010352:	1d18      	adds	r0, r3, #4
 8010354:	6010      	str	r0, [r2, #0]
 8010356:	0628      	lsls	r0, r5, #24
 8010358:	d501      	bpl.n	801035e <_printf_i+0xc2>
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	e002      	b.n	8010364 <_printf_i+0xc8>
 801035e:	0668      	lsls	r0, r5, #25
 8010360:	d5fb      	bpl.n	801035a <_printf_i+0xbe>
 8010362:	881b      	ldrh	r3, [r3, #0]
 8010364:	4854      	ldr	r0, [pc, #336]	; (80104b8 <_printf_i+0x21c>)
 8010366:	296f      	cmp	r1, #111	; 0x6f
 8010368:	bf14      	ite	ne
 801036a:	220a      	movne	r2, #10
 801036c:	2208      	moveq	r2, #8
 801036e:	2100      	movs	r1, #0
 8010370:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010374:	6865      	ldr	r5, [r4, #4]
 8010376:	60a5      	str	r5, [r4, #8]
 8010378:	2d00      	cmp	r5, #0
 801037a:	f2c0 8095 	blt.w	80104a8 <_printf_i+0x20c>
 801037e:	6821      	ldr	r1, [r4, #0]
 8010380:	f021 0104 	bic.w	r1, r1, #4
 8010384:	6021      	str	r1, [r4, #0]
 8010386:	2b00      	cmp	r3, #0
 8010388:	d13d      	bne.n	8010406 <_printf_i+0x16a>
 801038a:	2d00      	cmp	r5, #0
 801038c:	f040 808e 	bne.w	80104ac <_printf_i+0x210>
 8010390:	4665      	mov	r5, ip
 8010392:	2a08      	cmp	r2, #8
 8010394:	d10b      	bne.n	80103ae <_printf_i+0x112>
 8010396:	6823      	ldr	r3, [r4, #0]
 8010398:	07db      	lsls	r3, r3, #31
 801039a:	d508      	bpl.n	80103ae <_printf_i+0x112>
 801039c:	6923      	ldr	r3, [r4, #16]
 801039e:	6862      	ldr	r2, [r4, #4]
 80103a0:	429a      	cmp	r2, r3
 80103a2:	bfde      	ittt	le
 80103a4:	2330      	movle	r3, #48	; 0x30
 80103a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80103aa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80103ae:	ebac 0305 	sub.w	r3, ip, r5
 80103b2:	6123      	str	r3, [r4, #16]
 80103b4:	f8cd 8000 	str.w	r8, [sp]
 80103b8:	463b      	mov	r3, r7
 80103ba:	aa03      	add	r2, sp, #12
 80103bc:	4621      	mov	r1, r4
 80103be:	4630      	mov	r0, r6
 80103c0:	f7ff fef6 	bl	80101b0 <_printf_common>
 80103c4:	3001      	adds	r0, #1
 80103c6:	d14d      	bne.n	8010464 <_printf_i+0x1c8>
 80103c8:	f04f 30ff 	mov.w	r0, #4294967295
 80103cc:	b005      	add	sp, #20
 80103ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80103d2:	4839      	ldr	r0, [pc, #228]	; (80104b8 <_printf_i+0x21c>)
 80103d4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80103d8:	6813      	ldr	r3, [r2, #0]
 80103da:	6821      	ldr	r1, [r4, #0]
 80103dc:	1d1d      	adds	r5, r3, #4
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	6015      	str	r5, [r2, #0]
 80103e2:	060a      	lsls	r2, r1, #24
 80103e4:	d50b      	bpl.n	80103fe <_printf_i+0x162>
 80103e6:	07ca      	lsls	r2, r1, #31
 80103e8:	bf44      	itt	mi
 80103ea:	f041 0120 	orrmi.w	r1, r1, #32
 80103ee:	6021      	strmi	r1, [r4, #0]
 80103f0:	b91b      	cbnz	r3, 80103fa <_printf_i+0x15e>
 80103f2:	6822      	ldr	r2, [r4, #0]
 80103f4:	f022 0220 	bic.w	r2, r2, #32
 80103f8:	6022      	str	r2, [r4, #0]
 80103fa:	2210      	movs	r2, #16
 80103fc:	e7b7      	b.n	801036e <_printf_i+0xd2>
 80103fe:	064d      	lsls	r5, r1, #25
 8010400:	bf48      	it	mi
 8010402:	b29b      	uxthmi	r3, r3
 8010404:	e7ef      	b.n	80103e6 <_printf_i+0x14a>
 8010406:	4665      	mov	r5, ip
 8010408:	fbb3 f1f2 	udiv	r1, r3, r2
 801040c:	fb02 3311 	mls	r3, r2, r1, r3
 8010410:	5cc3      	ldrb	r3, [r0, r3]
 8010412:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8010416:	460b      	mov	r3, r1
 8010418:	2900      	cmp	r1, #0
 801041a:	d1f5      	bne.n	8010408 <_printf_i+0x16c>
 801041c:	e7b9      	b.n	8010392 <_printf_i+0xf6>
 801041e:	6813      	ldr	r3, [r2, #0]
 8010420:	6825      	ldr	r5, [r4, #0]
 8010422:	6961      	ldr	r1, [r4, #20]
 8010424:	1d18      	adds	r0, r3, #4
 8010426:	6010      	str	r0, [r2, #0]
 8010428:	0628      	lsls	r0, r5, #24
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	d501      	bpl.n	8010432 <_printf_i+0x196>
 801042e:	6019      	str	r1, [r3, #0]
 8010430:	e002      	b.n	8010438 <_printf_i+0x19c>
 8010432:	066a      	lsls	r2, r5, #25
 8010434:	d5fb      	bpl.n	801042e <_printf_i+0x192>
 8010436:	8019      	strh	r1, [r3, #0]
 8010438:	2300      	movs	r3, #0
 801043a:	6123      	str	r3, [r4, #16]
 801043c:	4665      	mov	r5, ip
 801043e:	e7b9      	b.n	80103b4 <_printf_i+0x118>
 8010440:	6813      	ldr	r3, [r2, #0]
 8010442:	1d19      	adds	r1, r3, #4
 8010444:	6011      	str	r1, [r2, #0]
 8010446:	681d      	ldr	r5, [r3, #0]
 8010448:	6862      	ldr	r2, [r4, #4]
 801044a:	2100      	movs	r1, #0
 801044c:	4628      	mov	r0, r5
 801044e:	f7f7 fdff 	bl	8008050 <memchr>
 8010452:	b108      	cbz	r0, 8010458 <_printf_i+0x1bc>
 8010454:	1b40      	subs	r0, r0, r5
 8010456:	6060      	str	r0, [r4, #4]
 8010458:	6863      	ldr	r3, [r4, #4]
 801045a:	6123      	str	r3, [r4, #16]
 801045c:	2300      	movs	r3, #0
 801045e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010462:	e7a7      	b.n	80103b4 <_printf_i+0x118>
 8010464:	6923      	ldr	r3, [r4, #16]
 8010466:	462a      	mov	r2, r5
 8010468:	4639      	mov	r1, r7
 801046a:	4630      	mov	r0, r6
 801046c:	47c0      	blx	r8
 801046e:	3001      	adds	r0, #1
 8010470:	d0aa      	beq.n	80103c8 <_printf_i+0x12c>
 8010472:	6823      	ldr	r3, [r4, #0]
 8010474:	079b      	lsls	r3, r3, #30
 8010476:	d413      	bmi.n	80104a0 <_printf_i+0x204>
 8010478:	68e0      	ldr	r0, [r4, #12]
 801047a:	9b03      	ldr	r3, [sp, #12]
 801047c:	4298      	cmp	r0, r3
 801047e:	bfb8      	it	lt
 8010480:	4618      	movlt	r0, r3
 8010482:	e7a3      	b.n	80103cc <_printf_i+0x130>
 8010484:	2301      	movs	r3, #1
 8010486:	464a      	mov	r2, r9
 8010488:	4639      	mov	r1, r7
 801048a:	4630      	mov	r0, r6
 801048c:	47c0      	blx	r8
 801048e:	3001      	adds	r0, #1
 8010490:	d09a      	beq.n	80103c8 <_printf_i+0x12c>
 8010492:	3501      	adds	r5, #1
 8010494:	68e3      	ldr	r3, [r4, #12]
 8010496:	9a03      	ldr	r2, [sp, #12]
 8010498:	1a9b      	subs	r3, r3, r2
 801049a:	42ab      	cmp	r3, r5
 801049c:	dcf2      	bgt.n	8010484 <_printf_i+0x1e8>
 801049e:	e7eb      	b.n	8010478 <_printf_i+0x1dc>
 80104a0:	2500      	movs	r5, #0
 80104a2:	f104 0919 	add.w	r9, r4, #25
 80104a6:	e7f5      	b.n	8010494 <_printf_i+0x1f8>
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d1ac      	bne.n	8010406 <_printf_i+0x16a>
 80104ac:	7803      	ldrb	r3, [r0, #0]
 80104ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80104b2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80104b6:	e76c      	b.n	8010392 <_printf_i+0xf6>
 80104b8:	08014112 	.word	0x08014112
 80104bc:	08014123 	.word	0x08014123

080104c0 <_scanf_float>:
 80104c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104c4:	469a      	mov	sl, r3
 80104c6:	688b      	ldr	r3, [r1, #8]
 80104c8:	4616      	mov	r6, r2
 80104ca:	1e5a      	subs	r2, r3, #1
 80104cc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80104d0:	b087      	sub	sp, #28
 80104d2:	bf83      	ittte	hi
 80104d4:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80104d8:	189b      	addhi	r3, r3, r2
 80104da:	9301      	strhi	r3, [sp, #4]
 80104dc:	2300      	movls	r3, #0
 80104de:	bf86      	itte	hi
 80104e0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80104e4:	608b      	strhi	r3, [r1, #8]
 80104e6:	9301      	strls	r3, [sp, #4]
 80104e8:	680b      	ldr	r3, [r1, #0]
 80104ea:	4688      	mov	r8, r1
 80104ec:	f04f 0b00 	mov.w	fp, #0
 80104f0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80104f4:	f848 3b1c 	str.w	r3, [r8], #28
 80104f8:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80104fc:	4607      	mov	r7, r0
 80104fe:	460c      	mov	r4, r1
 8010500:	4645      	mov	r5, r8
 8010502:	465a      	mov	r2, fp
 8010504:	46d9      	mov	r9, fp
 8010506:	f8cd b008 	str.w	fp, [sp, #8]
 801050a:	68a1      	ldr	r1, [r4, #8]
 801050c:	b181      	cbz	r1, 8010530 <_scanf_float+0x70>
 801050e:	6833      	ldr	r3, [r6, #0]
 8010510:	781b      	ldrb	r3, [r3, #0]
 8010512:	2b49      	cmp	r3, #73	; 0x49
 8010514:	d071      	beq.n	80105fa <_scanf_float+0x13a>
 8010516:	d84d      	bhi.n	80105b4 <_scanf_float+0xf4>
 8010518:	2b39      	cmp	r3, #57	; 0x39
 801051a:	d840      	bhi.n	801059e <_scanf_float+0xde>
 801051c:	2b31      	cmp	r3, #49	; 0x31
 801051e:	f080 8088 	bcs.w	8010632 <_scanf_float+0x172>
 8010522:	2b2d      	cmp	r3, #45	; 0x2d
 8010524:	f000 8090 	beq.w	8010648 <_scanf_float+0x188>
 8010528:	d815      	bhi.n	8010556 <_scanf_float+0x96>
 801052a:	2b2b      	cmp	r3, #43	; 0x2b
 801052c:	f000 808c 	beq.w	8010648 <_scanf_float+0x188>
 8010530:	f1b9 0f00 	cmp.w	r9, #0
 8010534:	d003      	beq.n	801053e <_scanf_float+0x7e>
 8010536:	6823      	ldr	r3, [r4, #0]
 8010538:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801053c:	6023      	str	r3, [r4, #0]
 801053e:	3a01      	subs	r2, #1
 8010540:	2a01      	cmp	r2, #1
 8010542:	f200 80ea 	bhi.w	801071a <_scanf_float+0x25a>
 8010546:	4545      	cmp	r5, r8
 8010548:	f200 80dc 	bhi.w	8010704 <_scanf_float+0x244>
 801054c:	2601      	movs	r6, #1
 801054e:	4630      	mov	r0, r6
 8010550:	b007      	add	sp, #28
 8010552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010556:	2b2e      	cmp	r3, #46	; 0x2e
 8010558:	f000 809f 	beq.w	801069a <_scanf_float+0x1da>
 801055c:	2b30      	cmp	r3, #48	; 0x30
 801055e:	d1e7      	bne.n	8010530 <_scanf_float+0x70>
 8010560:	6820      	ldr	r0, [r4, #0]
 8010562:	f410 7f80 	tst.w	r0, #256	; 0x100
 8010566:	d064      	beq.n	8010632 <_scanf_float+0x172>
 8010568:	9b01      	ldr	r3, [sp, #4]
 801056a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 801056e:	6020      	str	r0, [r4, #0]
 8010570:	f109 0901 	add.w	r9, r9, #1
 8010574:	b11b      	cbz	r3, 801057e <_scanf_float+0xbe>
 8010576:	3b01      	subs	r3, #1
 8010578:	3101      	adds	r1, #1
 801057a:	9301      	str	r3, [sp, #4]
 801057c:	60a1      	str	r1, [r4, #8]
 801057e:	68a3      	ldr	r3, [r4, #8]
 8010580:	3b01      	subs	r3, #1
 8010582:	60a3      	str	r3, [r4, #8]
 8010584:	6923      	ldr	r3, [r4, #16]
 8010586:	3301      	adds	r3, #1
 8010588:	6123      	str	r3, [r4, #16]
 801058a:	6873      	ldr	r3, [r6, #4]
 801058c:	3b01      	subs	r3, #1
 801058e:	2b00      	cmp	r3, #0
 8010590:	6073      	str	r3, [r6, #4]
 8010592:	f340 80ac 	ble.w	80106ee <_scanf_float+0x22e>
 8010596:	6833      	ldr	r3, [r6, #0]
 8010598:	3301      	adds	r3, #1
 801059a:	6033      	str	r3, [r6, #0]
 801059c:	e7b5      	b.n	801050a <_scanf_float+0x4a>
 801059e:	2b45      	cmp	r3, #69	; 0x45
 80105a0:	f000 8085 	beq.w	80106ae <_scanf_float+0x1ee>
 80105a4:	2b46      	cmp	r3, #70	; 0x46
 80105a6:	d06a      	beq.n	801067e <_scanf_float+0x1be>
 80105a8:	2b41      	cmp	r3, #65	; 0x41
 80105aa:	d1c1      	bne.n	8010530 <_scanf_float+0x70>
 80105ac:	2a01      	cmp	r2, #1
 80105ae:	d1bf      	bne.n	8010530 <_scanf_float+0x70>
 80105b0:	2202      	movs	r2, #2
 80105b2:	e046      	b.n	8010642 <_scanf_float+0x182>
 80105b4:	2b65      	cmp	r3, #101	; 0x65
 80105b6:	d07a      	beq.n	80106ae <_scanf_float+0x1ee>
 80105b8:	d818      	bhi.n	80105ec <_scanf_float+0x12c>
 80105ba:	2b54      	cmp	r3, #84	; 0x54
 80105bc:	d066      	beq.n	801068c <_scanf_float+0x1cc>
 80105be:	d811      	bhi.n	80105e4 <_scanf_float+0x124>
 80105c0:	2b4e      	cmp	r3, #78	; 0x4e
 80105c2:	d1b5      	bne.n	8010530 <_scanf_float+0x70>
 80105c4:	2a00      	cmp	r2, #0
 80105c6:	d146      	bne.n	8010656 <_scanf_float+0x196>
 80105c8:	f1b9 0f00 	cmp.w	r9, #0
 80105cc:	d145      	bne.n	801065a <_scanf_float+0x19a>
 80105ce:	6821      	ldr	r1, [r4, #0]
 80105d0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80105d4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80105d8:	d13f      	bne.n	801065a <_scanf_float+0x19a>
 80105da:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80105de:	6021      	str	r1, [r4, #0]
 80105e0:	2201      	movs	r2, #1
 80105e2:	e02e      	b.n	8010642 <_scanf_float+0x182>
 80105e4:	2b59      	cmp	r3, #89	; 0x59
 80105e6:	d01e      	beq.n	8010626 <_scanf_float+0x166>
 80105e8:	2b61      	cmp	r3, #97	; 0x61
 80105ea:	e7de      	b.n	80105aa <_scanf_float+0xea>
 80105ec:	2b6e      	cmp	r3, #110	; 0x6e
 80105ee:	d0e9      	beq.n	80105c4 <_scanf_float+0x104>
 80105f0:	d815      	bhi.n	801061e <_scanf_float+0x15e>
 80105f2:	2b66      	cmp	r3, #102	; 0x66
 80105f4:	d043      	beq.n	801067e <_scanf_float+0x1be>
 80105f6:	2b69      	cmp	r3, #105	; 0x69
 80105f8:	d19a      	bne.n	8010530 <_scanf_float+0x70>
 80105fa:	f1bb 0f00 	cmp.w	fp, #0
 80105fe:	d138      	bne.n	8010672 <_scanf_float+0x1b2>
 8010600:	f1b9 0f00 	cmp.w	r9, #0
 8010604:	d197      	bne.n	8010536 <_scanf_float+0x76>
 8010606:	6821      	ldr	r1, [r4, #0]
 8010608:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801060c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8010610:	d195      	bne.n	801053e <_scanf_float+0x7e>
 8010612:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8010616:	6021      	str	r1, [r4, #0]
 8010618:	f04f 0b01 	mov.w	fp, #1
 801061c:	e011      	b.n	8010642 <_scanf_float+0x182>
 801061e:	2b74      	cmp	r3, #116	; 0x74
 8010620:	d034      	beq.n	801068c <_scanf_float+0x1cc>
 8010622:	2b79      	cmp	r3, #121	; 0x79
 8010624:	d184      	bne.n	8010530 <_scanf_float+0x70>
 8010626:	f1bb 0f07 	cmp.w	fp, #7
 801062a:	d181      	bne.n	8010530 <_scanf_float+0x70>
 801062c:	f04f 0b08 	mov.w	fp, #8
 8010630:	e007      	b.n	8010642 <_scanf_float+0x182>
 8010632:	eb12 0f0b 	cmn.w	r2, fp
 8010636:	f47f af7b 	bne.w	8010530 <_scanf_float+0x70>
 801063a:	6821      	ldr	r1, [r4, #0]
 801063c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8010640:	6021      	str	r1, [r4, #0]
 8010642:	702b      	strb	r3, [r5, #0]
 8010644:	3501      	adds	r5, #1
 8010646:	e79a      	b.n	801057e <_scanf_float+0xbe>
 8010648:	6821      	ldr	r1, [r4, #0]
 801064a:	0608      	lsls	r0, r1, #24
 801064c:	f57f af70 	bpl.w	8010530 <_scanf_float+0x70>
 8010650:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8010654:	e7f4      	b.n	8010640 <_scanf_float+0x180>
 8010656:	2a02      	cmp	r2, #2
 8010658:	d047      	beq.n	80106ea <_scanf_float+0x22a>
 801065a:	f1bb 0f01 	cmp.w	fp, #1
 801065e:	d003      	beq.n	8010668 <_scanf_float+0x1a8>
 8010660:	f1bb 0f04 	cmp.w	fp, #4
 8010664:	f47f af64 	bne.w	8010530 <_scanf_float+0x70>
 8010668:	f10b 0b01 	add.w	fp, fp, #1
 801066c:	fa5f fb8b 	uxtb.w	fp, fp
 8010670:	e7e7      	b.n	8010642 <_scanf_float+0x182>
 8010672:	f1bb 0f03 	cmp.w	fp, #3
 8010676:	d0f7      	beq.n	8010668 <_scanf_float+0x1a8>
 8010678:	f1bb 0f05 	cmp.w	fp, #5
 801067c:	e7f2      	b.n	8010664 <_scanf_float+0x1a4>
 801067e:	f1bb 0f02 	cmp.w	fp, #2
 8010682:	f47f af55 	bne.w	8010530 <_scanf_float+0x70>
 8010686:	f04f 0b03 	mov.w	fp, #3
 801068a:	e7da      	b.n	8010642 <_scanf_float+0x182>
 801068c:	f1bb 0f06 	cmp.w	fp, #6
 8010690:	f47f af4e 	bne.w	8010530 <_scanf_float+0x70>
 8010694:	f04f 0b07 	mov.w	fp, #7
 8010698:	e7d3      	b.n	8010642 <_scanf_float+0x182>
 801069a:	6821      	ldr	r1, [r4, #0]
 801069c:	0588      	lsls	r0, r1, #22
 801069e:	f57f af47 	bpl.w	8010530 <_scanf_float+0x70>
 80106a2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80106a6:	6021      	str	r1, [r4, #0]
 80106a8:	f8cd 9008 	str.w	r9, [sp, #8]
 80106ac:	e7c9      	b.n	8010642 <_scanf_float+0x182>
 80106ae:	6821      	ldr	r1, [r4, #0]
 80106b0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80106b4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80106b8:	d006      	beq.n	80106c8 <_scanf_float+0x208>
 80106ba:	0548      	lsls	r0, r1, #21
 80106bc:	f57f af38 	bpl.w	8010530 <_scanf_float+0x70>
 80106c0:	f1b9 0f00 	cmp.w	r9, #0
 80106c4:	f43f af3b 	beq.w	801053e <_scanf_float+0x7e>
 80106c8:	0588      	lsls	r0, r1, #22
 80106ca:	bf58      	it	pl
 80106cc:	9802      	ldrpl	r0, [sp, #8]
 80106ce:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80106d2:	bf58      	it	pl
 80106d4:	eba9 0000 	subpl.w	r0, r9, r0
 80106d8:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80106dc:	bf58      	it	pl
 80106de:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80106e2:	6021      	str	r1, [r4, #0]
 80106e4:	f04f 0900 	mov.w	r9, #0
 80106e8:	e7ab      	b.n	8010642 <_scanf_float+0x182>
 80106ea:	2203      	movs	r2, #3
 80106ec:	e7a9      	b.n	8010642 <_scanf_float+0x182>
 80106ee:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80106f2:	9205      	str	r2, [sp, #20]
 80106f4:	4631      	mov	r1, r6
 80106f6:	4638      	mov	r0, r7
 80106f8:	4798      	blx	r3
 80106fa:	9a05      	ldr	r2, [sp, #20]
 80106fc:	2800      	cmp	r0, #0
 80106fe:	f43f af04 	beq.w	801050a <_scanf_float+0x4a>
 8010702:	e715      	b.n	8010530 <_scanf_float+0x70>
 8010704:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010708:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801070c:	4632      	mov	r2, r6
 801070e:	4638      	mov	r0, r7
 8010710:	4798      	blx	r3
 8010712:	6923      	ldr	r3, [r4, #16]
 8010714:	3b01      	subs	r3, #1
 8010716:	6123      	str	r3, [r4, #16]
 8010718:	e715      	b.n	8010546 <_scanf_float+0x86>
 801071a:	f10b 33ff 	add.w	r3, fp, #4294967295
 801071e:	2b06      	cmp	r3, #6
 8010720:	d80a      	bhi.n	8010738 <_scanf_float+0x278>
 8010722:	f1bb 0f02 	cmp.w	fp, #2
 8010726:	d968      	bls.n	80107fa <_scanf_float+0x33a>
 8010728:	f1ab 0b03 	sub.w	fp, fp, #3
 801072c:	fa5f fb8b 	uxtb.w	fp, fp
 8010730:	eba5 0b0b 	sub.w	fp, r5, fp
 8010734:	455d      	cmp	r5, fp
 8010736:	d14b      	bne.n	80107d0 <_scanf_float+0x310>
 8010738:	6823      	ldr	r3, [r4, #0]
 801073a:	05da      	lsls	r2, r3, #23
 801073c:	d51f      	bpl.n	801077e <_scanf_float+0x2be>
 801073e:	055b      	lsls	r3, r3, #21
 8010740:	d468      	bmi.n	8010814 <_scanf_float+0x354>
 8010742:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8010746:	6923      	ldr	r3, [r4, #16]
 8010748:	2965      	cmp	r1, #101	; 0x65
 801074a:	f103 33ff 	add.w	r3, r3, #4294967295
 801074e:	f105 3bff 	add.w	fp, r5, #4294967295
 8010752:	6123      	str	r3, [r4, #16]
 8010754:	d00d      	beq.n	8010772 <_scanf_float+0x2b2>
 8010756:	2945      	cmp	r1, #69	; 0x45
 8010758:	d00b      	beq.n	8010772 <_scanf_float+0x2b2>
 801075a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801075e:	4632      	mov	r2, r6
 8010760:	4638      	mov	r0, r7
 8010762:	4798      	blx	r3
 8010764:	6923      	ldr	r3, [r4, #16]
 8010766:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 801076a:	3b01      	subs	r3, #1
 801076c:	f1a5 0b02 	sub.w	fp, r5, #2
 8010770:	6123      	str	r3, [r4, #16]
 8010772:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010776:	4632      	mov	r2, r6
 8010778:	4638      	mov	r0, r7
 801077a:	4798      	blx	r3
 801077c:	465d      	mov	r5, fp
 801077e:	6826      	ldr	r6, [r4, #0]
 8010780:	f016 0610 	ands.w	r6, r6, #16
 8010784:	d17a      	bne.n	801087c <_scanf_float+0x3bc>
 8010786:	702e      	strb	r6, [r5, #0]
 8010788:	6823      	ldr	r3, [r4, #0]
 801078a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801078e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010792:	d142      	bne.n	801081a <_scanf_float+0x35a>
 8010794:	9b02      	ldr	r3, [sp, #8]
 8010796:	eba9 0303 	sub.w	r3, r9, r3
 801079a:	425a      	negs	r2, r3
 801079c:	2b00      	cmp	r3, #0
 801079e:	d149      	bne.n	8010834 <_scanf_float+0x374>
 80107a0:	2200      	movs	r2, #0
 80107a2:	4641      	mov	r1, r8
 80107a4:	4638      	mov	r0, r7
 80107a6:	f000 febb 	bl	8011520 <_strtod_r>
 80107aa:	6825      	ldr	r5, [r4, #0]
 80107ac:	f8da 3000 	ldr.w	r3, [sl]
 80107b0:	f015 0f02 	tst.w	r5, #2
 80107b4:	f103 0204 	add.w	r2, r3, #4
 80107b8:	ec59 8b10 	vmov	r8, r9, d0
 80107bc:	f8ca 2000 	str.w	r2, [sl]
 80107c0:	d043      	beq.n	801084a <_scanf_float+0x38a>
 80107c2:	681b      	ldr	r3, [r3, #0]
 80107c4:	e9c3 8900 	strd	r8, r9, [r3]
 80107c8:	68e3      	ldr	r3, [r4, #12]
 80107ca:	3301      	adds	r3, #1
 80107cc:	60e3      	str	r3, [r4, #12]
 80107ce:	e6be      	b.n	801054e <_scanf_float+0x8e>
 80107d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80107d4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80107d8:	4632      	mov	r2, r6
 80107da:	4638      	mov	r0, r7
 80107dc:	4798      	blx	r3
 80107de:	6923      	ldr	r3, [r4, #16]
 80107e0:	3b01      	subs	r3, #1
 80107e2:	6123      	str	r3, [r4, #16]
 80107e4:	e7a6      	b.n	8010734 <_scanf_float+0x274>
 80107e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80107ea:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80107ee:	4632      	mov	r2, r6
 80107f0:	4638      	mov	r0, r7
 80107f2:	4798      	blx	r3
 80107f4:	6923      	ldr	r3, [r4, #16]
 80107f6:	3b01      	subs	r3, #1
 80107f8:	6123      	str	r3, [r4, #16]
 80107fa:	4545      	cmp	r5, r8
 80107fc:	d8f3      	bhi.n	80107e6 <_scanf_float+0x326>
 80107fe:	e6a5      	b.n	801054c <_scanf_float+0x8c>
 8010800:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010804:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010808:	4632      	mov	r2, r6
 801080a:	4638      	mov	r0, r7
 801080c:	4798      	blx	r3
 801080e:	6923      	ldr	r3, [r4, #16]
 8010810:	3b01      	subs	r3, #1
 8010812:	6123      	str	r3, [r4, #16]
 8010814:	4545      	cmp	r5, r8
 8010816:	d8f3      	bhi.n	8010800 <_scanf_float+0x340>
 8010818:	e698      	b.n	801054c <_scanf_float+0x8c>
 801081a:	9b03      	ldr	r3, [sp, #12]
 801081c:	2b00      	cmp	r3, #0
 801081e:	d0bf      	beq.n	80107a0 <_scanf_float+0x2e0>
 8010820:	9904      	ldr	r1, [sp, #16]
 8010822:	230a      	movs	r3, #10
 8010824:	4632      	mov	r2, r6
 8010826:	3101      	adds	r1, #1
 8010828:	4638      	mov	r0, r7
 801082a:	f000 ff05 	bl	8011638 <_strtol_r>
 801082e:	9b03      	ldr	r3, [sp, #12]
 8010830:	9d04      	ldr	r5, [sp, #16]
 8010832:	1ac2      	subs	r2, r0, r3
 8010834:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8010838:	429d      	cmp	r5, r3
 801083a:	bf28      	it	cs
 801083c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8010840:	490f      	ldr	r1, [pc, #60]	; (8010880 <_scanf_float+0x3c0>)
 8010842:	4628      	mov	r0, r5
 8010844:	f000 f83c 	bl	80108c0 <siprintf>
 8010848:	e7aa      	b.n	80107a0 <_scanf_float+0x2e0>
 801084a:	f015 0504 	ands.w	r5, r5, #4
 801084e:	d1b8      	bne.n	80107c2 <_scanf_float+0x302>
 8010850:	681f      	ldr	r7, [r3, #0]
 8010852:	ee10 2a10 	vmov	r2, s0
 8010856:	464b      	mov	r3, r9
 8010858:	ee10 0a10 	vmov	r0, s0
 801085c:	4649      	mov	r1, r9
 801085e:	f7f8 f89d 	bl	800899c <__aeabi_dcmpun>
 8010862:	b128      	cbz	r0, 8010870 <_scanf_float+0x3b0>
 8010864:	4628      	mov	r0, r5
 8010866:	f000 f825 	bl	80108b4 <nanf>
 801086a:	ed87 0a00 	vstr	s0, [r7]
 801086e:	e7ab      	b.n	80107c8 <_scanf_float+0x308>
 8010870:	4640      	mov	r0, r8
 8010872:	4649      	mov	r1, r9
 8010874:	f7f8 f8f0 	bl	8008a58 <__aeabi_d2f>
 8010878:	6038      	str	r0, [r7, #0]
 801087a:	e7a5      	b.n	80107c8 <_scanf_float+0x308>
 801087c:	2600      	movs	r6, #0
 801087e:	e666      	b.n	801054e <_scanf_float+0x8e>
 8010880:	08014134 	.word	0x08014134

08010884 <iprintf>:
 8010884:	b40f      	push	{r0, r1, r2, r3}
 8010886:	4b0a      	ldr	r3, [pc, #40]	; (80108b0 <iprintf+0x2c>)
 8010888:	b513      	push	{r0, r1, r4, lr}
 801088a:	681c      	ldr	r4, [r3, #0]
 801088c:	b124      	cbz	r4, 8010898 <iprintf+0x14>
 801088e:	69a3      	ldr	r3, [r4, #24]
 8010890:	b913      	cbnz	r3, 8010898 <iprintf+0x14>
 8010892:	4620      	mov	r0, r4
 8010894:	f001 fef8 	bl	8012688 <__sinit>
 8010898:	ab05      	add	r3, sp, #20
 801089a:	9a04      	ldr	r2, [sp, #16]
 801089c:	68a1      	ldr	r1, [r4, #8]
 801089e:	9301      	str	r3, [sp, #4]
 80108a0:	4620      	mov	r0, r4
 80108a2:	f003 f965 	bl	8013b70 <_vfiprintf_r>
 80108a6:	b002      	add	sp, #8
 80108a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80108ac:	b004      	add	sp, #16
 80108ae:	4770      	bx	lr
 80108b0:	2000000c 	.word	0x2000000c

080108b4 <nanf>:
 80108b4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80108bc <nanf+0x8>
 80108b8:	4770      	bx	lr
 80108ba:	bf00      	nop
 80108bc:	7fc00000 	.word	0x7fc00000

080108c0 <siprintf>:
 80108c0:	b40e      	push	{r1, r2, r3}
 80108c2:	b500      	push	{lr}
 80108c4:	b09c      	sub	sp, #112	; 0x70
 80108c6:	ab1d      	add	r3, sp, #116	; 0x74
 80108c8:	9002      	str	r0, [sp, #8]
 80108ca:	9006      	str	r0, [sp, #24]
 80108cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80108d0:	4809      	ldr	r0, [pc, #36]	; (80108f8 <siprintf+0x38>)
 80108d2:	9107      	str	r1, [sp, #28]
 80108d4:	9104      	str	r1, [sp, #16]
 80108d6:	4909      	ldr	r1, [pc, #36]	; (80108fc <siprintf+0x3c>)
 80108d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80108dc:	9105      	str	r1, [sp, #20]
 80108de:	6800      	ldr	r0, [r0, #0]
 80108e0:	9301      	str	r3, [sp, #4]
 80108e2:	a902      	add	r1, sp, #8
 80108e4:	f003 f822 	bl	801392c <_svfiprintf_r>
 80108e8:	9b02      	ldr	r3, [sp, #8]
 80108ea:	2200      	movs	r2, #0
 80108ec:	701a      	strb	r2, [r3, #0]
 80108ee:	b01c      	add	sp, #112	; 0x70
 80108f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80108f4:	b003      	add	sp, #12
 80108f6:	4770      	bx	lr
 80108f8:	2000000c 	.word	0x2000000c
 80108fc:	ffff0208 	.word	0xffff0208

08010900 <sulp>:
 8010900:	b570      	push	{r4, r5, r6, lr}
 8010902:	4604      	mov	r4, r0
 8010904:	460d      	mov	r5, r1
 8010906:	ec45 4b10 	vmov	d0, r4, r5
 801090a:	4616      	mov	r6, r2
 801090c:	f002 fdca 	bl	80134a4 <__ulp>
 8010910:	ec51 0b10 	vmov	r0, r1, d0
 8010914:	b17e      	cbz	r6, 8010936 <sulp+0x36>
 8010916:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801091a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801091e:	2b00      	cmp	r3, #0
 8010920:	dd09      	ble.n	8010936 <sulp+0x36>
 8010922:	051b      	lsls	r3, r3, #20
 8010924:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8010928:	2400      	movs	r4, #0
 801092a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801092e:	4622      	mov	r2, r4
 8010930:	462b      	mov	r3, r5
 8010932:	f7f7 fd99 	bl	8008468 <__aeabi_dmul>
 8010936:	bd70      	pop	{r4, r5, r6, pc}

08010938 <_strtod_l>:
 8010938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801093c:	461f      	mov	r7, r3
 801093e:	b0a1      	sub	sp, #132	; 0x84
 8010940:	2300      	movs	r3, #0
 8010942:	4681      	mov	r9, r0
 8010944:	4638      	mov	r0, r7
 8010946:	460e      	mov	r6, r1
 8010948:	9217      	str	r2, [sp, #92]	; 0x5c
 801094a:	931c      	str	r3, [sp, #112]	; 0x70
 801094c:	f002 fa4f 	bl	8012dee <__localeconv_l>
 8010950:	4680      	mov	r8, r0
 8010952:	6800      	ldr	r0, [r0, #0]
 8010954:	f7f7 fb74 	bl	8008040 <strlen>
 8010958:	f04f 0a00 	mov.w	sl, #0
 801095c:	4604      	mov	r4, r0
 801095e:	f04f 0b00 	mov.w	fp, #0
 8010962:	961b      	str	r6, [sp, #108]	; 0x6c
 8010964:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010966:	781a      	ldrb	r2, [r3, #0]
 8010968:	2a0d      	cmp	r2, #13
 801096a:	d832      	bhi.n	80109d2 <_strtod_l+0x9a>
 801096c:	2a09      	cmp	r2, #9
 801096e:	d236      	bcs.n	80109de <_strtod_l+0xa6>
 8010970:	2a00      	cmp	r2, #0
 8010972:	d03e      	beq.n	80109f2 <_strtod_l+0xba>
 8010974:	2300      	movs	r3, #0
 8010976:	930d      	str	r3, [sp, #52]	; 0x34
 8010978:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801097a:	782b      	ldrb	r3, [r5, #0]
 801097c:	2b30      	cmp	r3, #48	; 0x30
 801097e:	f040 80ac 	bne.w	8010ada <_strtod_l+0x1a2>
 8010982:	786b      	ldrb	r3, [r5, #1]
 8010984:	2b58      	cmp	r3, #88	; 0x58
 8010986:	d001      	beq.n	801098c <_strtod_l+0x54>
 8010988:	2b78      	cmp	r3, #120	; 0x78
 801098a:	d167      	bne.n	8010a5c <_strtod_l+0x124>
 801098c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801098e:	9301      	str	r3, [sp, #4]
 8010990:	ab1c      	add	r3, sp, #112	; 0x70
 8010992:	9300      	str	r3, [sp, #0]
 8010994:	9702      	str	r7, [sp, #8]
 8010996:	ab1d      	add	r3, sp, #116	; 0x74
 8010998:	4a88      	ldr	r2, [pc, #544]	; (8010bbc <_strtod_l+0x284>)
 801099a:	a91b      	add	r1, sp, #108	; 0x6c
 801099c:	4648      	mov	r0, r9
 801099e:	f001 ff4c 	bl	801283a <__gethex>
 80109a2:	f010 0407 	ands.w	r4, r0, #7
 80109a6:	4606      	mov	r6, r0
 80109a8:	d005      	beq.n	80109b6 <_strtod_l+0x7e>
 80109aa:	2c06      	cmp	r4, #6
 80109ac:	d12b      	bne.n	8010a06 <_strtod_l+0xce>
 80109ae:	3501      	adds	r5, #1
 80109b0:	2300      	movs	r3, #0
 80109b2:	951b      	str	r5, [sp, #108]	; 0x6c
 80109b4:	930d      	str	r3, [sp, #52]	; 0x34
 80109b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	f040 859a 	bne.w	80114f2 <_strtod_l+0xbba>
 80109be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80109c0:	b1e3      	cbz	r3, 80109fc <_strtod_l+0xc4>
 80109c2:	4652      	mov	r2, sl
 80109c4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80109c8:	ec43 2b10 	vmov	d0, r2, r3
 80109cc:	b021      	add	sp, #132	; 0x84
 80109ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109d2:	2a2b      	cmp	r2, #43	; 0x2b
 80109d4:	d015      	beq.n	8010a02 <_strtod_l+0xca>
 80109d6:	2a2d      	cmp	r2, #45	; 0x2d
 80109d8:	d004      	beq.n	80109e4 <_strtod_l+0xac>
 80109da:	2a20      	cmp	r2, #32
 80109dc:	d1ca      	bne.n	8010974 <_strtod_l+0x3c>
 80109de:	3301      	adds	r3, #1
 80109e0:	931b      	str	r3, [sp, #108]	; 0x6c
 80109e2:	e7bf      	b.n	8010964 <_strtod_l+0x2c>
 80109e4:	2201      	movs	r2, #1
 80109e6:	920d      	str	r2, [sp, #52]	; 0x34
 80109e8:	1c5a      	adds	r2, r3, #1
 80109ea:	921b      	str	r2, [sp, #108]	; 0x6c
 80109ec:	785b      	ldrb	r3, [r3, #1]
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d1c2      	bne.n	8010978 <_strtod_l+0x40>
 80109f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80109f4:	961b      	str	r6, [sp, #108]	; 0x6c
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	f040 8579 	bne.w	80114ee <_strtod_l+0xbb6>
 80109fc:	4652      	mov	r2, sl
 80109fe:	465b      	mov	r3, fp
 8010a00:	e7e2      	b.n	80109c8 <_strtod_l+0x90>
 8010a02:	2200      	movs	r2, #0
 8010a04:	e7ef      	b.n	80109e6 <_strtod_l+0xae>
 8010a06:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8010a08:	b13a      	cbz	r2, 8010a1a <_strtod_l+0xe2>
 8010a0a:	2135      	movs	r1, #53	; 0x35
 8010a0c:	a81e      	add	r0, sp, #120	; 0x78
 8010a0e:	f002 fe41 	bl	8013694 <__copybits>
 8010a12:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010a14:	4648      	mov	r0, r9
 8010a16:	f002 faad 	bl	8012f74 <_Bfree>
 8010a1a:	3c01      	subs	r4, #1
 8010a1c:	2c04      	cmp	r4, #4
 8010a1e:	d806      	bhi.n	8010a2e <_strtod_l+0xf6>
 8010a20:	e8df f004 	tbb	[pc, r4]
 8010a24:	1714030a 	.word	0x1714030a
 8010a28:	0a          	.byte	0x0a
 8010a29:	00          	.byte	0x00
 8010a2a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8010a2e:	0730      	lsls	r0, r6, #28
 8010a30:	d5c1      	bpl.n	80109b6 <_strtod_l+0x7e>
 8010a32:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8010a36:	e7be      	b.n	80109b6 <_strtod_l+0x7e>
 8010a38:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8010a3c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8010a3e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010a42:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8010a46:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010a4a:	e7f0      	b.n	8010a2e <_strtod_l+0xf6>
 8010a4c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8010bc0 <_strtod_l+0x288>
 8010a50:	e7ed      	b.n	8010a2e <_strtod_l+0xf6>
 8010a52:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8010a56:	f04f 3aff 	mov.w	sl, #4294967295
 8010a5a:	e7e8      	b.n	8010a2e <_strtod_l+0xf6>
 8010a5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010a5e:	1c5a      	adds	r2, r3, #1
 8010a60:	921b      	str	r2, [sp, #108]	; 0x6c
 8010a62:	785b      	ldrb	r3, [r3, #1]
 8010a64:	2b30      	cmp	r3, #48	; 0x30
 8010a66:	d0f9      	beq.n	8010a5c <_strtod_l+0x124>
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d0a4      	beq.n	80109b6 <_strtod_l+0x7e>
 8010a6c:	2301      	movs	r3, #1
 8010a6e:	2500      	movs	r5, #0
 8010a70:	9306      	str	r3, [sp, #24]
 8010a72:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010a74:	9308      	str	r3, [sp, #32]
 8010a76:	9507      	str	r5, [sp, #28]
 8010a78:	9505      	str	r5, [sp, #20]
 8010a7a:	220a      	movs	r2, #10
 8010a7c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8010a7e:	7807      	ldrb	r7, [r0, #0]
 8010a80:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8010a84:	b2d9      	uxtb	r1, r3
 8010a86:	2909      	cmp	r1, #9
 8010a88:	d929      	bls.n	8010ade <_strtod_l+0x1a6>
 8010a8a:	4622      	mov	r2, r4
 8010a8c:	f8d8 1000 	ldr.w	r1, [r8]
 8010a90:	f003 f9d7 	bl	8013e42 <strncmp>
 8010a94:	2800      	cmp	r0, #0
 8010a96:	d031      	beq.n	8010afc <_strtod_l+0x1c4>
 8010a98:	2000      	movs	r0, #0
 8010a9a:	9c05      	ldr	r4, [sp, #20]
 8010a9c:	9004      	str	r0, [sp, #16]
 8010a9e:	463b      	mov	r3, r7
 8010aa0:	4602      	mov	r2, r0
 8010aa2:	2b65      	cmp	r3, #101	; 0x65
 8010aa4:	d001      	beq.n	8010aaa <_strtod_l+0x172>
 8010aa6:	2b45      	cmp	r3, #69	; 0x45
 8010aa8:	d114      	bne.n	8010ad4 <_strtod_l+0x19c>
 8010aaa:	b924      	cbnz	r4, 8010ab6 <_strtod_l+0x17e>
 8010aac:	b910      	cbnz	r0, 8010ab4 <_strtod_l+0x17c>
 8010aae:	9b06      	ldr	r3, [sp, #24]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d09e      	beq.n	80109f2 <_strtod_l+0xba>
 8010ab4:	2400      	movs	r4, #0
 8010ab6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8010ab8:	1c73      	adds	r3, r6, #1
 8010aba:	931b      	str	r3, [sp, #108]	; 0x6c
 8010abc:	7873      	ldrb	r3, [r6, #1]
 8010abe:	2b2b      	cmp	r3, #43	; 0x2b
 8010ac0:	d078      	beq.n	8010bb4 <_strtod_l+0x27c>
 8010ac2:	2b2d      	cmp	r3, #45	; 0x2d
 8010ac4:	d070      	beq.n	8010ba8 <_strtod_l+0x270>
 8010ac6:	f04f 0c00 	mov.w	ip, #0
 8010aca:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8010ace:	2f09      	cmp	r7, #9
 8010ad0:	d97c      	bls.n	8010bcc <_strtod_l+0x294>
 8010ad2:	961b      	str	r6, [sp, #108]	; 0x6c
 8010ad4:	f04f 0e00 	mov.w	lr, #0
 8010ad8:	e09a      	b.n	8010c10 <_strtod_l+0x2d8>
 8010ada:	2300      	movs	r3, #0
 8010adc:	e7c7      	b.n	8010a6e <_strtod_l+0x136>
 8010ade:	9905      	ldr	r1, [sp, #20]
 8010ae0:	2908      	cmp	r1, #8
 8010ae2:	bfdd      	ittte	le
 8010ae4:	9907      	ldrle	r1, [sp, #28]
 8010ae6:	fb02 3301 	mlale	r3, r2, r1, r3
 8010aea:	9307      	strle	r3, [sp, #28]
 8010aec:	fb02 3505 	mlagt	r5, r2, r5, r3
 8010af0:	9b05      	ldr	r3, [sp, #20]
 8010af2:	3001      	adds	r0, #1
 8010af4:	3301      	adds	r3, #1
 8010af6:	9305      	str	r3, [sp, #20]
 8010af8:	901b      	str	r0, [sp, #108]	; 0x6c
 8010afa:	e7bf      	b.n	8010a7c <_strtod_l+0x144>
 8010afc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010afe:	191a      	adds	r2, r3, r4
 8010b00:	921b      	str	r2, [sp, #108]	; 0x6c
 8010b02:	9a05      	ldr	r2, [sp, #20]
 8010b04:	5d1b      	ldrb	r3, [r3, r4]
 8010b06:	2a00      	cmp	r2, #0
 8010b08:	d037      	beq.n	8010b7a <_strtod_l+0x242>
 8010b0a:	9c05      	ldr	r4, [sp, #20]
 8010b0c:	4602      	mov	r2, r0
 8010b0e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8010b12:	2909      	cmp	r1, #9
 8010b14:	d913      	bls.n	8010b3e <_strtod_l+0x206>
 8010b16:	2101      	movs	r1, #1
 8010b18:	9104      	str	r1, [sp, #16]
 8010b1a:	e7c2      	b.n	8010aa2 <_strtod_l+0x16a>
 8010b1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010b1e:	1c5a      	adds	r2, r3, #1
 8010b20:	921b      	str	r2, [sp, #108]	; 0x6c
 8010b22:	785b      	ldrb	r3, [r3, #1]
 8010b24:	3001      	adds	r0, #1
 8010b26:	2b30      	cmp	r3, #48	; 0x30
 8010b28:	d0f8      	beq.n	8010b1c <_strtod_l+0x1e4>
 8010b2a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8010b2e:	2a08      	cmp	r2, #8
 8010b30:	f200 84e4 	bhi.w	80114fc <_strtod_l+0xbc4>
 8010b34:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010b36:	9208      	str	r2, [sp, #32]
 8010b38:	4602      	mov	r2, r0
 8010b3a:	2000      	movs	r0, #0
 8010b3c:	4604      	mov	r4, r0
 8010b3e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8010b42:	f100 0101 	add.w	r1, r0, #1
 8010b46:	d012      	beq.n	8010b6e <_strtod_l+0x236>
 8010b48:	440a      	add	r2, r1
 8010b4a:	eb00 0c04 	add.w	ip, r0, r4
 8010b4e:	4621      	mov	r1, r4
 8010b50:	270a      	movs	r7, #10
 8010b52:	458c      	cmp	ip, r1
 8010b54:	d113      	bne.n	8010b7e <_strtod_l+0x246>
 8010b56:	1821      	adds	r1, r4, r0
 8010b58:	2908      	cmp	r1, #8
 8010b5a:	f104 0401 	add.w	r4, r4, #1
 8010b5e:	4404      	add	r4, r0
 8010b60:	dc19      	bgt.n	8010b96 <_strtod_l+0x25e>
 8010b62:	9b07      	ldr	r3, [sp, #28]
 8010b64:	210a      	movs	r1, #10
 8010b66:	fb01 e303 	mla	r3, r1, r3, lr
 8010b6a:	9307      	str	r3, [sp, #28]
 8010b6c:	2100      	movs	r1, #0
 8010b6e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010b70:	1c58      	adds	r0, r3, #1
 8010b72:	901b      	str	r0, [sp, #108]	; 0x6c
 8010b74:	785b      	ldrb	r3, [r3, #1]
 8010b76:	4608      	mov	r0, r1
 8010b78:	e7c9      	b.n	8010b0e <_strtod_l+0x1d6>
 8010b7a:	9805      	ldr	r0, [sp, #20]
 8010b7c:	e7d3      	b.n	8010b26 <_strtod_l+0x1ee>
 8010b7e:	2908      	cmp	r1, #8
 8010b80:	f101 0101 	add.w	r1, r1, #1
 8010b84:	dc03      	bgt.n	8010b8e <_strtod_l+0x256>
 8010b86:	9b07      	ldr	r3, [sp, #28]
 8010b88:	437b      	muls	r3, r7
 8010b8a:	9307      	str	r3, [sp, #28]
 8010b8c:	e7e1      	b.n	8010b52 <_strtod_l+0x21a>
 8010b8e:	2910      	cmp	r1, #16
 8010b90:	bfd8      	it	le
 8010b92:	437d      	mulle	r5, r7
 8010b94:	e7dd      	b.n	8010b52 <_strtod_l+0x21a>
 8010b96:	2c10      	cmp	r4, #16
 8010b98:	bfdc      	itt	le
 8010b9a:	210a      	movle	r1, #10
 8010b9c:	fb01 e505 	mlale	r5, r1, r5, lr
 8010ba0:	e7e4      	b.n	8010b6c <_strtod_l+0x234>
 8010ba2:	2301      	movs	r3, #1
 8010ba4:	9304      	str	r3, [sp, #16]
 8010ba6:	e781      	b.n	8010aac <_strtod_l+0x174>
 8010ba8:	f04f 0c01 	mov.w	ip, #1
 8010bac:	1cb3      	adds	r3, r6, #2
 8010bae:	931b      	str	r3, [sp, #108]	; 0x6c
 8010bb0:	78b3      	ldrb	r3, [r6, #2]
 8010bb2:	e78a      	b.n	8010aca <_strtod_l+0x192>
 8010bb4:	f04f 0c00 	mov.w	ip, #0
 8010bb8:	e7f8      	b.n	8010bac <_strtod_l+0x274>
 8010bba:	bf00      	nop
 8010bbc:	0801413c 	.word	0x0801413c
 8010bc0:	7ff00000 	.word	0x7ff00000
 8010bc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010bc6:	1c5f      	adds	r7, r3, #1
 8010bc8:	971b      	str	r7, [sp, #108]	; 0x6c
 8010bca:	785b      	ldrb	r3, [r3, #1]
 8010bcc:	2b30      	cmp	r3, #48	; 0x30
 8010bce:	d0f9      	beq.n	8010bc4 <_strtod_l+0x28c>
 8010bd0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8010bd4:	2f08      	cmp	r7, #8
 8010bd6:	f63f af7d 	bhi.w	8010ad4 <_strtod_l+0x19c>
 8010bda:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8010bde:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010be0:	930a      	str	r3, [sp, #40]	; 0x28
 8010be2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010be4:	1c5f      	adds	r7, r3, #1
 8010be6:	971b      	str	r7, [sp, #108]	; 0x6c
 8010be8:	785b      	ldrb	r3, [r3, #1]
 8010bea:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8010bee:	f1b8 0f09 	cmp.w	r8, #9
 8010bf2:	d937      	bls.n	8010c64 <_strtod_l+0x32c>
 8010bf4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010bf6:	1a7f      	subs	r7, r7, r1
 8010bf8:	2f08      	cmp	r7, #8
 8010bfa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8010bfe:	dc37      	bgt.n	8010c70 <_strtod_l+0x338>
 8010c00:	45be      	cmp	lr, r7
 8010c02:	bfa8      	it	ge
 8010c04:	46be      	movge	lr, r7
 8010c06:	f1bc 0f00 	cmp.w	ip, #0
 8010c0a:	d001      	beq.n	8010c10 <_strtod_l+0x2d8>
 8010c0c:	f1ce 0e00 	rsb	lr, lr, #0
 8010c10:	2c00      	cmp	r4, #0
 8010c12:	d151      	bne.n	8010cb8 <_strtod_l+0x380>
 8010c14:	2800      	cmp	r0, #0
 8010c16:	f47f aece 	bne.w	80109b6 <_strtod_l+0x7e>
 8010c1a:	9a06      	ldr	r2, [sp, #24]
 8010c1c:	2a00      	cmp	r2, #0
 8010c1e:	f47f aeca 	bne.w	80109b6 <_strtod_l+0x7e>
 8010c22:	9a04      	ldr	r2, [sp, #16]
 8010c24:	2a00      	cmp	r2, #0
 8010c26:	f47f aee4 	bne.w	80109f2 <_strtod_l+0xba>
 8010c2a:	2b4e      	cmp	r3, #78	; 0x4e
 8010c2c:	d027      	beq.n	8010c7e <_strtod_l+0x346>
 8010c2e:	dc21      	bgt.n	8010c74 <_strtod_l+0x33c>
 8010c30:	2b49      	cmp	r3, #73	; 0x49
 8010c32:	f47f aede 	bne.w	80109f2 <_strtod_l+0xba>
 8010c36:	49a0      	ldr	r1, [pc, #640]	; (8010eb8 <_strtod_l+0x580>)
 8010c38:	a81b      	add	r0, sp, #108	; 0x6c
 8010c3a:	f002 f831 	bl	8012ca0 <__match>
 8010c3e:	2800      	cmp	r0, #0
 8010c40:	f43f aed7 	beq.w	80109f2 <_strtod_l+0xba>
 8010c44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010c46:	499d      	ldr	r1, [pc, #628]	; (8010ebc <_strtod_l+0x584>)
 8010c48:	3b01      	subs	r3, #1
 8010c4a:	a81b      	add	r0, sp, #108	; 0x6c
 8010c4c:	931b      	str	r3, [sp, #108]	; 0x6c
 8010c4e:	f002 f827 	bl	8012ca0 <__match>
 8010c52:	b910      	cbnz	r0, 8010c5a <_strtod_l+0x322>
 8010c54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010c56:	3301      	adds	r3, #1
 8010c58:	931b      	str	r3, [sp, #108]	; 0x6c
 8010c5a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8010ed0 <_strtod_l+0x598>
 8010c5e:	f04f 0a00 	mov.w	sl, #0
 8010c62:	e6a8      	b.n	80109b6 <_strtod_l+0x7e>
 8010c64:	210a      	movs	r1, #10
 8010c66:	fb01 3e0e 	mla	lr, r1, lr, r3
 8010c6a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8010c6e:	e7b8      	b.n	8010be2 <_strtod_l+0x2aa>
 8010c70:	46be      	mov	lr, r7
 8010c72:	e7c8      	b.n	8010c06 <_strtod_l+0x2ce>
 8010c74:	2b69      	cmp	r3, #105	; 0x69
 8010c76:	d0de      	beq.n	8010c36 <_strtod_l+0x2fe>
 8010c78:	2b6e      	cmp	r3, #110	; 0x6e
 8010c7a:	f47f aeba 	bne.w	80109f2 <_strtod_l+0xba>
 8010c7e:	4990      	ldr	r1, [pc, #576]	; (8010ec0 <_strtod_l+0x588>)
 8010c80:	a81b      	add	r0, sp, #108	; 0x6c
 8010c82:	f002 f80d 	bl	8012ca0 <__match>
 8010c86:	2800      	cmp	r0, #0
 8010c88:	f43f aeb3 	beq.w	80109f2 <_strtod_l+0xba>
 8010c8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010c8e:	781b      	ldrb	r3, [r3, #0]
 8010c90:	2b28      	cmp	r3, #40	; 0x28
 8010c92:	d10e      	bne.n	8010cb2 <_strtod_l+0x37a>
 8010c94:	aa1e      	add	r2, sp, #120	; 0x78
 8010c96:	498b      	ldr	r1, [pc, #556]	; (8010ec4 <_strtod_l+0x58c>)
 8010c98:	a81b      	add	r0, sp, #108	; 0x6c
 8010c9a:	f002 f815 	bl	8012cc8 <__hexnan>
 8010c9e:	2805      	cmp	r0, #5
 8010ca0:	d107      	bne.n	8010cb2 <_strtod_l+0x37a>
 8010ca2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010ca4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8010ca8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8010cac:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8010cb0:	e681      	b.n	80109b6 <_strtod_l+0x7e>
 8010cb2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8010ed8 <_strtod_l+0x5a0>
 8010cb6:	e7d2      	b.n	8010c5e <_strtod_l+0x326>
 8010cb8:	ebae 0302 	sub.w	r3, lr, r2
 8010cbc:	9306      	str	r3, [sp, #24]
 8010cbe:	9b05      	ldr	r3, [sp, #20]
 8010cc0:	9807      	ldr	r0, [sp, #28]
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	bf08      	it	eq
 8010cc6:	4623      	moveq	r3, r4
 8010cc8:	2c10      	cmp	r4, #16
 8010cca:	9305      	str	r3, [sp, #20]
 8010ccc:	46a0      	mov	r8, r4
 8010cce:	bfa8      	it	ge
 8010cd0:	f04f 0810 	movge.w	r8, #16
 8010cd4:	f7f7 fb4e 	bl	8008374 <__aeabi_ui2d>
 8010cd8:	2c09      	cmp	r4, #9
 8010cda:	4682      	mov	sl, r0
 8010cdc:	468b      	mov	fp, r1
 8010cde:	dc13      	bgt.n	8010d08 <_strtod_l+0x3d0>
 8010ce0:	9b06      	ldr	r3, [sp, #24]
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	f43f ae67 	beq.w	80109b6 <_strtod_l+0x7e>
 8010ce8:	9b06      	ldr	r3, [sp, #24]
 8010cea:	dd7a      	ble.n	8010de2 <_strtod_l+0x4aa>
 8010cec:	2b16      	cmp	r3, #22
 8010cee:	dc61      	bgt.n	8010db4 <_strtod_l+0x47c>
 8010cf0:	4a75      	ldr	r2, [pc, #468]	; (8010ec8 <_strtod_l+0x590>)
 8010cf2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8010cf6:	e9de 0100 	ldrd	r0, r1, [lr]
 8010cfa:	4652      	mov	r2, sl
 8010cfc:	465b      	mov	r3, fp
 8010cfe:	f7f7 fbb3 	bl	8008468 <__aeabi_dmul>
 8010d02:	4682      	mov	sl, r0
 8010d04:	468b      	mov	fp, r1
 8010d06:	e656      	b.n	80109b6 <_strtod_l+0x7e>
 8010d08:	4b6f      	ldr	r3, [pc, #444]	; (8010ec8 <_strtod_l+0x590>)
 8010d0a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8010d0e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8010d12:	f7f7 fba9 	bl	8008468 <__aeabi_dmul>
 8010d16:	4606      	mov	r6, r0
 8010d18:	4628      	mov	r0, r5
 8010d1a:	460f      	mov	r7, r1
 8010d1c:	f7f7 fb2a 	bl	8008374 <__aeabi_ui2d>
 8010d20:	4602      	mov	r2, r0
 8010d22:	460b      	mov	r3, r1
 8010d24:	4630      	mov	r0, r6
 8010d26:	4639      	mov	r1, r7
 8010d28:	f7f7 f9e8 	bl	80080fc <__adddf3>
 8010d2c:	2c0f      	cmp	r4, #15
 8010d2e:	4682      	mov	sl, r0
 8010d30:	468b      	mov	fp, r1
 8010d32:	ddd5      	ble.n	8010ce0 <_strtod_l+0x3a8>
 8010d34:	9b06      	ldr	r3, [sp, #24]
 8010d36:	eba4 0808 	sub.w	r8, r4, r8
 8010d3a:	4498      	add	r8, r3
 8010d3c:	f1b8 0f00 	cmp.w	r8, #0
 8010d40:	f340 8096 	ble.w	8010e70 <_strtod_l+0x538>
 8010d44:	f018 030f 	ands.w	r3, r8, #15
 8010d48:	d00a      	beq.n	8010d60 <_strtod_l+0x428>
 8010d4a:	495f      	ldr	r1, [pc, #380]	; (8010ec8 <_strtod_l+0x590>)
 8010d4c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010d50:	4652      	mov	r2, sl
 8010d52:	465b      	mov	r3, fp
 8010d54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010d58:	f7f7 fb86 	bl	8008468 <__aeabi_dmul>
 8010d5c:	4682      	mov	sl, r0
 8010d5e:	468b      	mov	fp, r1
 8010d60:	f038 080f 	bics.w	r8, r8, #15
 8010d64:	d073      	beq.n	8010e4e <_strtod_l+0x516>
 8010d66:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8010d6a:	dd47      	ble.n	8010dfc <_strtod_l+0x4c4>
 8010d6c:	2400      	movs	r4, #0
 8010d6e:	46a0      	mov	r8, r4
 8010d70:	9407      	str	r4, [sp, #28]
 8010d72:	9405      	str	r4, [sp, #20]
 8010d74:	2322      	movs	r3, #34	; 0x22
 8010d76:	f8df b158 	ldr.w	fp, [pc, #344]	; 8010ed0 <_strtod_l+0x598>
 8010d7a:	f8c9 3000 	str.w	r3, [r9]
 8010d7e:	f04f 0a00 	mov.w	sl, #0
 8010d82:	9b07      	ldr	r3, [sp, #28]
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	f43f ae16 	beq.w	80109b6 <_strtod_l+0x7e>
 8010d8a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010d8c:	4648      	mov	r0, r9
 8010d8e:	f002 f8f1 	bl	8012f74 <_Bfree>
 8010d92:	9905      	ldr	r1, [sp, #20]
 8010d94:	4648      	mov	r0, r9
 8010d96:	f002 f8ed 	bl	8012f74 <_Bfree>
 8010d9a:	4641      	mov	r1, r8
 8010d9c:	4648      	mov	r0, r9
 8010d9e:	f002 f8e9 	bl	8012f74 <_Bfree>
 8010da2:	9907      	ldr	r1, [sp, #28]
 8010da4:	4648      	mov	r0, r9
 8010da6:	f002 f8e5 	bl	8012f74 <_Bfree>
 8010daa:	4621      	mov	r1, r4
 8010dac:	4648      	mov	r0, r9
 8010dae:	f002 f8e1 	bl	8012f74 <_Bfree>
 8010db2:	e600      	b.n	80109b6 <_strtod_l+0x7e>
 8010db4:	9a06      	ldr	r2, [sp, #24]
 8010db6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8010dba:	4293      	cmp	r3, r2
 8010dbc:	dbba      	blt.n	8010d34 <_strtod_l+0x3fc>
 8010dbe:	4d42      	ldr	r5, [pc, #264]	; (8010ec8 <_strtod_l+0x590>)
 8010dc0:	f1c4 040f 	rsb	r4, r4, #15
 8010dc4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8010dc8:	4652      	mov	r2, sl
 8010dca:	465b      	mov	r3, fp
 8010dcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010dd0:	f7f7 fb4a 	bl	8008468 <__aeabi_dmul>
 8010dd4:	9b06      	ldr	r3, [sp, #24]
 8010dd6:	1b1c      	subs	r4, r3, r4
 8010dd8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8010ddc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010de0:	e78d      	b.n	8010cfe <_strtod_l+0x3c6>
 8010de2:	f113 0f16 	cmn.w	r3, #22
 8010de6:	dba5      	blt.n	8010d34 <_strtod_l+0x3fc>
 8010de8:	4a37      	ldr	r2, [pc, #220]	; (8010ec8 <_strtod_l+0x590>)
 8010dea:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8010dee:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010df2:	4650      	mov	r0, sl
 8010df4:	4659      	mov	r1, fp
 8010df6:	f7f7 fc61 	bl	80086bc <__aeabi_ddiv>
 8010dfa:	e782      	b.n	8010d02 <_strtod_l+0x3ca>
 8010dfc:	2300      	movs	r3, #0
 8010dfe:	4e33      	ldr	r6, [pc, #204]	; (8010ecc <_strtod_l+0x594>)
 8010e00:	ea4f 1828 	mov.w	r8, r8, asr #4
 8010e04:	4650      	mov	r0, sl
 8010e06:	4659      	mov	r1, fp
 8010e08:	461d      	mov	r5, r3
 8010e0a:	f1b8 0f01 	cmp.w	r8, #1
 8010e0e:	dc21      	bgt.n	8010e54 <_strtod_l+0x51c>
 8010e10:	b10b      	cbz	r3, 8010e16 <_strtod_l+0x4de>
 8010e12:	4682      	mov	sl, r0
 8010e14:	468b      	mov	fp, r1
 8010e16:	4b2d      	ldr	r3, [pc, #180]	; (8010ecc <_strtod_l+0x594>)
 8010e18:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8010e1c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8010e20:	4652      	mov	r2, sl
 8010e22:	465b      	mov	r3, fp
 8010e24:	e9d5 0100 	ldrd	r0, r1, [r5]
 8010e28:	f7f7 fb1e 	bl	8008468 <__aeabi_dmul>
 8010e2c:	4b28      	ldr	r3, [pc, #160]	; (8010ed0 <_strtod_l+0x598>)
 8010e2e:	460a      	mov	r2, r1
 8010e30:	400b      	ands	r3, r1
 8010e32:	4928      	ldr	r1, [pc, #160]	; (8010ed4 <_strtod_l+0x59c>)
 8010e34:	428b      	cmp	r3, r1
 8010e36:	4682      	mov	sl, r0
 8010e38:	d898      	bhi.n	8010d6c <_strtod_l+0x434>
 8010e3a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010e3e:	428b      	cmp	r3, r1
 8010e40:	bf86      	itte	hi
 8010e42:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8010edc <_strtod_l+0x5a4>
 8010e46:	f04f 3aff 	movhi.w	sl, #4294967295
 8010e4a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8010e4e:	2300      	movs	r3, #0
 8010e50:	9304      	str	r3, [sp, #16]
 8010e52:	e077      	b.n	8010f44 <_strtod_l+0x60c>
 8010e54:	f018 0f01 	tst.w	r8, #1
 8010e58:	d006      	beq.n	8010e68 <_strtod_l+0x530>
 8010e5a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8010e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e62:	f7f7 fb01 	bl	8008468 <__aeabi_dmul>
 8010e66:	2301      	movs	r3, #1
 8010e68:	3501      	adds	r5, #1
 8010e6a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8010e6e:	e7cc      	b.n	8010e0a <_strtod_l+0x4d2>
 8010e70:	d0ed      	beq.n	8010e4e <_strtod_l+0x516>
 8010e72:	f1c8 0800 	rsb	r8, r8, #0
 8010e76:	f018 020f 	ands.w	r2, r8, #15
 8010e7a:	d00a      	beq.n	8010e92 <_strtod_l+0x55a>
 8010e7c:	4b12      	ldr	r3, [pc, #72]	; (8010ec8 <_strtod_l+0x590>)
 8010e7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010e82:	4650      	mov	r0, sl
 8010e84:	4659      	mov	r1, fp
 8010e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e8a:	f7f7 fc17 	bl	80086bc <__aeabi_ddiv>
 8010e8e:	4682      	mov	sl, r0
 8010e90:	468b      	mov	fp, r1
 8010e92:	ea5f 1828 	movs.w	r8, r8, asr #4
 8010e96:	d0da      	beq.n	8010e4e <_strtod_l+0x516>
 8010e98:	f1b8 0f1f 	cmp.w	r8, #31
 8010e9c:	dd20      	ble.n	8010ee0 <_strtod_l+0x5a8>
 8010e9e:	2400      	movs	r4, #0
 8010ea0:	46a0      	mov	r8, r4
 8010ea2:	9407      	str	r4, [sp, #28]
 8010ea4:	9405      	str	r4, [sp, #20]
 8010ea6:	2322      	movs	r3, #34	; 0x22
 8010ea8:	f04f 0a00 	mov.w	sl, #0
 8010eac:	f04f 0b00 	mov.w	fp, #0
 8010eb0:	f8c9 3000 	str.w	r3, [r9]
 8010eb4:	e765      	b.n	8010d82 <_strtod_l+0x44a>
 8010eb6:	bf00      	nop
 8010eb8:	08014105 	.word	0x08014105
 8010ebc:	08014193 	.word	0x08014193
 8010ec0:	0801410d 	.word	0x0801410d
 8010ec4:	08014150 	.word	0x08014150
 8010ec8:	08014238 	.word	0x08014238
 8010ecc:	08014210 	.word	0x08014210
 8010ed0:	7ff00000 	.word	0x7ff00000
 8010ed4:	7ca00000 	.word	0x7ca00000
 8010ed8:	fff80000 	.word	0xfff80000
 8010edc:	7fefffff 	.word	0x7fefffff
 8010ee0:	f018 0310 	ands.w	r3, r8, #16
 8010ee4:	bf18      	it	ne
 8010ee6:	236a      	movne	r3, #106	; 0x6a
 8010ee8:	4da0      	ldr	r5, [pc, #640]	; (801116c <_strtod_l+0x834>)
 8010eea:	9304      	str	r3, [sp, #16]
 8010eec:	4650      	mov	r0, sl
 8010eee:	4659      	mov	r1, fp
 8010ef0:	2300      	movs	r3, #0
 8010ef2:	f1b8 0f00 	cmp.w	r8, #0
 8010ef6:	f300 810a 	bgt.w	801110e <_strtod_l+0x7d6>
 8010efa:	b10b      	cbz	r3, 8010f00 <_strtod_l+0x5c8>
 8010efc:	4682      	mov	sl, r0
 8010efe:	468b      	mov	fp, r1
 8010f00:	9b04      	ldr	r3, [sp, #16]
 8010f02:	b1bb      	cbz	r3, 8010f34 <_strtod_l+0x5fc>
 8010f04:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8010f08:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	4659      	mov	r1, fp
 8010f10:	dd10      	ble.n	8010f34 <_strtod_l+0x5fc>
 8010f12:	2b1f      	cmp	r3, #31
 8010f14:	f340 8107 	ble.w	8011126 <_strtod_l+0x7ee>
 8010f18:	2b34      	cmp	r3, #52	; 0x34
 8010f1a:	bfde      	ittt	le
 8010f1c:	3b20      	suble	r3, #32
 8010f1e:	f04f 32ff 	movle.w	r2, #4294967295
 8010f22:	fa02 f303 	lslle.w	r3, r2, r3
 8010f26:	f04f 0a00 	mov.w	sl, #0
 8010f2a:	bfcc      	ite	gt
 8010f2c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8010f30:	ea03 0b01 	andle.w	fp, r3, r1
 8010f34:	2200      	movs	r2, #0
 8010f36:	2300      	movs	r3, #0
 8010f38:	4650      	mov	r0, sl
 8010f3a:	4659      	mov	r1, fp
 8010f3c:	f7f7 fcfc 	bl	8008938 <__aeabi_dcmpeq>
 8010f40:	2800      	cmp	r0, #0
 8010f42:	d1ac      	bne.n	8010e9e <_strtod_l+0x566>
 8010f44:	9b07      	ldr	r3, [sp, #28]
 8010f46:	9300      	str	r3, [sp, #0]
 8010f48:	9a05      	ldr	r2, [sp, #20]
 8010f4a:	9908      	ldr	r1, [sp, #32]
 8010f4c:	4623      	mov	r3, r4
 8010f4e:	4648      	mov	r0, r9
 8010f50:	f002 f862 	bl	8013018 <__s2b>
 8010f54:	9007      	str	r0, [sp, #28]
 8010f56:	2800      	cmp	r0, #0
 8010f58:	f43f af08 	beq.w	8010d6c <_strtod_l+0x434>
 8010f5c:	9a06      	ldr	r2, [sp, #24]
 8010f5e:	9b06      	ldr	r3, [sp, #24]
 8010f60:	2a00      	cmp	r2, #0
 8010f62:	f1c3 0300 	rsb	r3, r3, #0
 8010f66:	bfa8      	it	ge
 8010f68:	2300      	movge	r3, #0
 8010f6a:	930e      	str	r3, [sp, #56]	; 0x38
 8010f6c:	2400      	movs	r4, #0
 8010f6e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8010f72:	9316      	str	r3, [sp, #88]	; 0x58
 8010f74:	46a0      	mov	r8, r4
 8010f76:	9b07      	ldr	r3, [sp, #28]
 8010f78:	4648      	mov	r0, r9
 8010f7a:	6859      	ldr	r1, [r3, #4]
 8010f7c:	f001 ffc6 	bl	8012f0c <_Balloc>
 8010f80:	9005      	str	r0, [sp, #20]
 8010f82:	2800      	cmp	r0, #0
 8010f84:	f43f aef6 	beq.w	8010d74 <_strtod_l+0x43c>
 8010f88:	9b07      	ldr	r3, [sp, #28]
 8010f8a:	691a      	ldr	r2, [r3, #16]
 8010f8c:	3202      	adds	r2, #2
 8010f8e:	f103 010c 	add.w	r1, r3, #12
 8010f92:	0092      	lsls	r2, r2, #2
 8010f94:	300c      	adds	r0, #12
 8010f96:	f7fe fe23 	bl	800fbe0 <memcpy>
 8010f9a:	aa1e      	add	r2, sp, #120	; 0x78
 8010f9c:	a91d      	add	r1, sp, #116	; 0x74
 8010f9e:	ec4b ab10 	vmov	d0, sl, fp
 8010fa2:	4648      	mov	r0, r9
 8010fa4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8010fa8:	f002 faf2 	bl	8013590 <__d2b>
 8010fac:	901c      	str	r0, [sp, #112]	; 0x70
 8010fae:	2800      	cmp	r0, #0
 8010fb0:	f43f aee0 	beq.w	8010d74 <_strtod_l+0x43c>
 8010fb4:	2101      	movs	r1, #1
 8010fb6:	4648      	mov	r0, r9
 8010fb8:	f002 f8ba 	bl	8013130 <__i2b>
 8010fbc:	4680      	mov	r8, r0
 8010fbe:	2800      	cmp	r0, #0
 8010fc0:	f43f aed8 	beq.w	8010d74 <_strtod_l+0x43c>
 8010fc4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8010fc6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8010fc8:	2e00      	cmp	r6, #0
 8010fca:	bfab      	itete	ge
 8010fcc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8010fce:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8010fd0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8010fd2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8010fd4:	bfac      	ite	ge
 8010fd6:	18f7      	addge	r7, r6, r3
 8010fd8:	1b9d      	sublt	r5, r3, r6
 8010fda:	9b04      	ldr	r3, [sp, #16]
 8010fdc:	1af6      	subs	r6, r6, r3
 8010fde:	4416      	add	r6, r2
 8010fe0:	4b63      	ldr	r3, [pc, #396]	; (8011170 <_strtod_l+0x838>)
 8010fe2:	3e01      	subs	r6, #1
 8010fe4:	429e      	cmp	r6, r3
 8010fe6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8010fea:	f280 80af 	bge.w	801114c <_strtod_l+0x814>
 8010fee:	1b9b      	subs	r3, r3, r6
 8010ff0:	2b1f      	cmp	r3, #31
 8010ff2:	eba2 0203 	sub.w	r2, r2, r3
 8010ff6:	f04f 0101 	mov.w	r1, #1
 8010ffa:	f300 809b 	bgt.w	8011134 <_strtod_l+0x7fc>
 8010ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8011002:	930f      	str	r3, [sp, #60]	; 0x3c
 8011004:	2300      	movs	r3, #0
 8011006:	930a      	str	r3, [sp, #40]	; 0x28
 8011008:	18be      	adds	r6, r7, r2
 801100a:	9b04      	ldr	r3, [sp, #16]
 801100c:	42b7      	cmp	r7, r6
 801100e:	4415      	add	r5, r2
 8011010:	441d      	add	r5, r3
 8011012:	463b      	mov	r3, r7
 8011014:	bfa8      	it	ge
 8011016:	4633      	movge	r3, r6
 8011018:	42ab      	cmp	r3, r5
 801101a:	bfa8      	it	ge
 801101c:	462b      	movge	r3, r5
 801101e:	2b00      	cmp	r3, #0
 8011020:	bfc2      	ittt	gt
 8011022:	1af6      	subgt	r6, r6, r3
 8011024:	1aed      	subgt	r5, r5, r3
 8011026:	1aff      	subgt	r7, r7, r3
 8011028:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801102a:	b1bb      	cbz	r3, 801105c <_strtod_l+0x724>
 801102c:	4641      	mov	r1, r8
 801102e:	461a      	mov	r2, r3
 8011030:	4648      	mov	r0, r9
 8011032:	f002 f91d 	bl	8013270 <__pow5mult>
 8011036:	4680      	mov	r8, r0
 8011038:	2800      	cmp	r0, #0
 801103a:	f43f ae9b 	beq.w	8010d74 <_strtod_l+0x43c>
 801103e:	4601      	mov	r1, r0
 8011040:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8011042:	4648      	mov	r0, r9
 8011044:	f002 f87d 	bl	8013142 <__multiply>
 8011048:	900c      	str	r0, [sp, #48]	; 0x30
 801104a:	2800      	cmp	r0, #0
 801104c:	f43f ae92 	beq.w	8010d74 <_strtod_l+0x43c>
 8011050:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011052:	4648      	mov	r0, r9
 8011054:	f001 ff8e 	bl	8012f74 <_Bfree>
 8011058:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801105a:	931c      	str	r3, [sp, #112]	; 0x70
 801105c:	2e00      	cmp	r6, #0
 801105e:	dc7a      	bgt.n	8011156 <_strtod_l+0x81e>
 8011060:	9b06      	ldr	r3, [sp, #24]
 8011062:	2b00      	cmp	r3, #0
 8011064:	dd08      	ble.n	8011078 <_strtod_l+0x740>
 8011066:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011068:	9905      	ldr	r1, [sp, #20]
 801106a:	4648      	mov	r0, r9
 801106c:	f002 f900 	bl	8013270 <__pow5mult>
 8011070:	9005      	str	r0, [sp, #20]
 8011072:	2800      	cmp	r0, #0
 8011074:	f43f ae7e 	beq.w	8010d74 <_strtod_l+0x43c>
 8011078:	2d00      	cmp	r5, #0
 801107a:	dd08      	ble.n	801108e <_strtod_l+0x756>
 801107c:	462a      	mov	r2, r5
 801107e:	9905      	ldr	r1, [sp, #20]
 8011080:	4648      	mov	r0, r9
 8011082:	f002 f943 	bl	801330c <__lshift>
 8011086:	9005      	str	r0, [sp, #20]
 8011088:	2800      	cmp	r0, #0
 801108a:	f43f ae73 	beq.w	8010d74 <_strtod_l+0x43c>
 801108e:	2f00      	cmp	r7, #0
 8011090:	dd08      	ble.n	80110a4 <_strtod_l+0x76c>
 8011092:	4641      	mov	r1, r8
 8011094:	463a      	mov	r2, r7
 8011096:	4648      	mov	r0, r9
 8011098:	f002 f938 	bl	801330c <__lshift>
 801109c:	4680      	mov	r8, r0
 801109e:	2800      	cmp	r0, #0
 80110a0:	f43f ae68 	beq.w	8010d74 <_strtod_l+0x43c>
 80110a4:	9a05      	ldr	r2, [sp, #20]
 80110a6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80110a8:	4648      	mov	r0, r9
 80110aa:	f002 f99d 	bl	80133e8 <__mdiff>
 80110ae:	4604      	mov	r4, r0
 80110b0:	2800      	cmp	r0, #0
 80110b2:	f43f ae5f 	beq.w	8010d74 <_strtod_l+0x43c>
 80110b6:	68c3      	ldr	r3, [r0, #12]
 80110b8:	930c      	str	r3, [sp, #48]	; 0x30
 80110ba:	2300      	movs	r3, #0
 80110bc:	60c3      	str	r3, [r0, #12]
 80110be:	4641      	mov	r1, r8
 80110c0:	f002 f978 	bl	80133b4 <__mcmp>
 80110c4:	2800      	cmp	r0, #0
 80110c6:	da55      	bge.n	8011174 <_strtod_l+0x83c>
 80110c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80110ca:	b9e3      	cbnz	r3, 8011106 <_strtod_l+0x7ce>
 80110cc:	f1ba 0f00 	cmp.w	sl, #0
 80110d0:	d119      	bne.n	8011106 <_strtod_l+0x7ce>
 80110d2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80110d6:	b9b3      	cbnz	r3, 8011106 <_strtod_l+0x7ce>
 80110d8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80110dc:	0d1b      	lsrs	r3, r3, #20
 80110de:	051b      	lsls	r3, r3, #20
 80110e0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80110e4:	d90f      	bls.n	8011106 <_strtod_l+0x7ce>
 80110e6:	6963      	ldr	r3, [r4, #20]
 80110e8:	b913      	cbnz	r3, 80110f0 <_strtod_l+0x7b8>
 80110ea:	6923      	ldr	r3, [r4, #16]
 80110ec:	2b01      	cmp	r3, #1
 80110ee:	dd0a      	ble.n	8011106 <_strtod_l+0x7ce>
 80110f0:	4621      	mov	r1, r4
 80110f2:	2201      	movs	r2, #1
 80110f4:	4648      	mov	r0, r9
 80110f6:	f002 f909 	bl	801330c <__lshift>
 80110fa:	4641      	mov	r1, r8
 80110fc:	4604      	mov	r4, r0
 80110fe:	f002 f959 	bl	80133b4 <__mcmp>
 8011102:	2800      	cmp	r0, #0
 8011104:	dc67      	bgt.n	80111d6 <_strtod_l+0x89e>
 8011106:	9b04      	ldr	r3, [sp, #16]
 8011108:	2b00      	cmp	r3, #0
 801110a:	d171      	bne.n	80111f0 <_strtod_l+0x8b8>
 801110c:	e63d      	b.n	8010d8a <_strtod_l+0x452>
 801110e:	f018 0f01 	tst.w	r8, #1
 8011112:	d004      	beq.n	801111e <_strtod_l+0x7e6>
 8011114:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011118:	f7f7 f9a6 	bl	8008468 <__aeabi_dmul>
 801111c:	2301      	movs	r3, #1
 801111e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8011122:	3508      	adds	r5, #8
 8011124:	e6e5      	b.n	8010ef2 <_strtod_l+0x5ba>
 8011126:	f04f 32ff 	mov.w	r2, #4294967295
 801112a:	fa02 f303 	lsl.w	r3, r2, r3
 801112e:	ea03 0a0a 	and.w	sl, r3, sl
 8011132:	e6ff      	b.n	8010f34 <_strtod_l+0x5fc>
 8011134:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8011138:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801113c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8011140:	36e2      	adds	r6, #226	; 0xe2
 8011142:	fa01 f306 	lsl.w	r3, r1, r6
 8011146:	930a      	str	r3, [sp, #40]	; 0x28
 8011148:	910f      	str	r1, [sp, #60]	; 0x3c
 801114a:	e75d      	b.n	8011008 <_strtod_l+0x6d0>
 801114c:	2300      	movs	r3, #0
 801114e:	930a      	str	r3, [sp, #40]	; 0x28
 8011150:	2301      	movs	r3, #1
 8011152:	930f      	str	r3, [sp, #60]	; 0x3c
 8011154:	e758      	b.n	8011008 <_strtod_l+0x6d0>
 8011156:	4632      	mov	r2, r6
 8011158:	991c      	ldr	r1, [sp, #112]	; 0x70
 801115a:	4648      	mov	r0, r9
 801115c:	f002 f8d6 	bl	801330c <__lshift>
 8011160:	901c      	str	r0, [sp, #112]	; 0x70
 8011162:	2800      	cmp	r0, #0
 8011164:	f47f af7c 	bne.w	8011060 <_strtod_l+0x728>
 8011168:	e604      	b.n	8010d74 <_strtod_l+0x43c>
 801116a:	bf00      	nop
 801116c:	08014168 	.word	0x08014168
 8011170:	fffffc02 	.word	0xfffffc02
 8011174:	465d      	mov	r5, fp
 8011176:	f040 8086 	bne.w	8011286 <_strtod_l+0x94e>
 801117a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801117c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011180:	b32a      	cbz	r2, 80111ce <_strtod_l+0x896>
 8011182:	4aaf      	ldr	r2, [pc, #700]	; (8011440 <_strtod_l+0xb08>)
 8011184:	4293      	cmp	r3, r2
 8011186:	d153      	bne.n	8011230 <_strtod_l+0x8f8>
 8011188:	9b04      	ldr	r3, [sp, #16]
 801118a:	4650      	mov	r0, sl
 801118c:	b1d3      	cbz	r3, 80111c4 <_strtod_l+0x88c>
 801118e:	4aad      	ldr	r2, [pc, #692]	; (8011444 <_strtod_l+0xb0c>)
 8011190:	402a      	ands	r2, r5
 8011192:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8011196:	f04f 31ff 	mov.w	r1, #4294967295
 801119a:	d816      	bhi.n	80111ca <_strtod_l+0x892>
 801119c:	0d12      	lsrs	r2, r2, #20
 801119e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80111a2:	fa01 f303 	lsl.w	r3, r1, r3
 80111a6:	4298      	cmp	r0, r3
 80111a8:	d142      	bne.n	8011230 <_strtod_l+0x8f8>
 80111aa:	4ba7      	ldr	r3, [pc, #668]	; (8011448 <_strtod_l+0xb10>)
 80111ac:	429d      	cmp	r5, r3
 80111ae:	d102      	bne.n	80111b6 <_strtod_l+0x87e>
 80111b0:	3001      	adds	r0, #1
 80111b2:	f43f addf 	beq.w	8010d74 <_strtod_l+0x43c>
 80111b6:	4ba3      	ldr	r3, [pc, #652]	; (8011444 <_strtod_l+0xb0c>)
 80111b8:	402b      	ands	r3, r5
 80111ba:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80111be:	f04f 0a00 	mov.w	sl, #0
 80111c2:	e7a0      	b.n	8011106 <_strtod_l+0x7ce>
 80111c4:	f04f 33ff 	mov.w	r3, #4294967295
 80111c8:	e7ed      	b.n	80111a6 <_strtod_l+0x86e>
 80111ca:	460b      	mov	r3, r1
 80111cc:	e7eb      	b.n	80111a6 <_strtod_l+0x86e>
 80111ce:	bb7b      	cbnz	r3, 8011230 <_strtod_l+0x8f8>
 80111d0:	f1ba 0f00 	cmp.w	sl, #0
 80111d4:	d12c      	bne.n	8011230 <_strtod_l+0x8f8>
 80111d6:	9904      	ldr	r1, [sp, #16]
 80111d8:	4a9a      	ldr	r2, [pc, #616]	; (8011444 <_strtod_l+0xb0c>)
 80111da:	465b      	mov	r3, fp
 80111dc:	b1f1      	cbz	r1, 801121c <_strtod_l+0x8e4>
 80111de:	ea02 010b 	and.w	r1, r2, fp
 80111e2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80111e6:	dc19      	bgt.n	801121c <_strtod_l+0x8e4>
 80111e8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80111ec:	f77f ae5b 	ble.w	8010ea6 <_strtod_l+0x56e>
 80111f0:	4a96      	ldr	r2, [pc, #600]	; (801144c <_strtod_l+0xb14>)
 80111f2:	2300      	movs	r3, #0
 80111f4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80111f8:	4650      	mov	r0, sl
 80111fa:	4659      	mov	r1, fp
 80111fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8011200:	f7f7 f932 	bl	8008468 <__aeabi_dmul>
 8011204:	4682      	mov	sl, r0
 8011206:	468b      	mov	fp, r1
 8011208:	2900      	cmp	r1, #0
 801120a:	f47f adbe 	bne.w	8010d8a <_strtod_l+0x452>
 801120e:	2800      	cmp	r0, #0
 8011210:	f47f adbb 	bne.w	8010d8a <_strtod_l+0x452>
 8011214:	2322      	movs	r3, #34	; 0x22
 8011216:	f8c9 3000 	str.w	r3, [r9]
 801121a:	e5b6      	b.n	8010d8a <_strtod_l+0x452>
 801121c:	4013      	ands	r3, r2
 801121e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8011222:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8011226:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801122a:	f04f 3aff 	mov.w	sl, #4294967295
 801122e:	e76a      	b.n	8011106 <_strtod_l+0x7ce>
 8011230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011232:	b193      	cbz	r3, 801125a <_strtod_l+0x922>
 8011234:	422b      	tst	r3, r5
 8011236:	f43f af66 	beq.w	8011106 <_strtod_l+0x7ce>
 801123a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801123c:	9a04      	ldr	r2, [sp, #16]
 801123e:	4650      	mov	r0, sl
 8011240:	4659      	mov	r1, fp
 8011242:	b173      	cbz	r3, 8011262 <_strtod_l+0x92a>
 8011244:	f7ff fb5c 	bl	8010900 <sulp>
 8011248:	4602      	mov	r2, r0
 801124a:	460b      	mov	r3, r1
 801124c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8011250:	f7f6 ff54 	bl	80080fc <__adddf3>
 8011254:	4682      	mov	sl, r0
 8011256:	468b      	mov	fp, r1
 8011258:	e755      	b.n	8011106 <_strtod_l+0x7ce>
 801125a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801125c:	ea13 0f0a 	tst.w	r3, sl
 8011260:	e7e9      	b.n	8011236 <_strtod_l+0x8fe>
 8011262:	f7ff fb4d 	bl	8010900 <sulp>
 8011266:	4602      	mov	r2, r0
 8011268:	460b      	mov	r3, r1
 801126a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801126e:	f7f6 ff43 	bl	80080f8 <__aeabi_dsub>
 8011272:	2200      	movs	r2, #0
 8011274:	2300      	movs	r3, #0
 8011276:	4682      	mov	sl, r0
 8011278:	468b      	mov	fp, r1
 801127a:	f7f7 fb5d 	bl	8008938 <__aeabi_dcmpeq>
 801127e:	2800      	cmp	r0, #0
 8011280:	f47f ae11 	bne.w	8010ea6 <_strtod_l+0x56e>
 8011284:	e73f      	b.n	8011106 <_strtod_l+0x7ce>
 8011286:	4641      	mov	r1, r8
 8011288:	4620      	mov	r0, r4
 801128a:	f002 f9d0 	bl	801362e <__ratio>
 801128e:	ec57 6b10 	vmov	r6, r7, d0
 8011292:	2200      	movs	r2, #0
 8011294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011298:	ee10 0a10 	vmov	r0, s0
 801129c:	4639      	mov	r1, r7
 801129e:	f7f7 fb5f 	bl	8008960 <__aeabi_dcmple>
 80112a2:	2800      	cmp	r0, #0
 80112a4:	d077      	beq.n	8011396 <_strtod_l+0xa5e>
 80112a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d04a      	beq.n	8011342 <_strtod_l+0xa0a>
 80112ac:	4b68      	ldr	r3, [pc, #416]	; (8011450 <_strtod_l+0xb18>)
 80112ae:	2200      	movs	r2, #0
 80112b0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80112b4:	4f66      	ldr	r7, [pc, #408]	; (8011450 <_strtod_l+0xb18>)
 80112b6:	2600      	movs	r6, #0
 80112b8:	4b62      	ldr	r3, [pc, #392]	; (8011444 <_strtod_l+0xb0c>)
 80112ba:	402b      	ands	r3, r5
 80112bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80112be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80112c0:	4b64      	ldr	r3, [pc, #400]	; (8011454 <_strtod_l+0xb1c>)
 80112c2:	429a      	cmp	r2, r3
 80112c4:	f040 80ce 	bne.w	8011464 <_strtod_l+0xb2c>
 80112c8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80112cc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80112d0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80112d4:	ec4b ab10 	vmov	d0, sl, fp
 80112d8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80112dc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80112e0:	f002 f8e0 	bl	80134a4 <__ulp>
 80112e4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80112e8:	ec53 2b10 	vmov	r2, r3, d0
 80112ec:	f7f7 f8bc 	bl	8008468 <__aeabi_dmul>
 80112f0:	4652      	mov	r2, sl
 80112f2:	465b      	mov	r3, fp
 80112f4:	f7f6 ff02 	bl	80080fc <__adddf3>
 80112f8:	460b      	mov	r3, r1
 80112fa:	4952      	ldr	r1, [pc, #328]	; (8011444 <_strtod_l+0xb0c>)
 80112fc:	4a56      	ldr	r2, [pc, #344]	; (8011458 <_strtod_l+0xb20>)
 80112fe:	4019      	ands	r1, r3
 8011300:	4291      	cmp	r1, r2
 8011302:	4682      	mov	sl, r0
 8011304:	d95b      	bls.n	80113be <_strtod_l+0xa86>
 8011306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011308:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801130c:	4293      	cmp	r3, r2
 801130e:	d103      	bne.n	8011318 <_strtod_l+0x9e0>
 8011310:	9b08      	ldr	r3, [sp, #32]
 8011312:	3301      	adds	r3, #1
 8011314:	f43f ad2e 	beq.w	8010d74 <_strtod_l+0x43c>
 8011318:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8011448 <_strtod_l+0xb10>
 801131c:	f04f 3aff 	mov.w	sl, #4294967295
 8011320:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011322:	4648      	mov	r0, r9
 8011324:	f001 fe26 	bl	8012f74 <_Bfree>
 8011328:	9905      	ldr	r1, [sp, #20]
 801132a:	4648      	mov	r0, r9
 801132c:	f001 fe22 	bl	8012f74 <_Bfree>
 8011330:	4641      	mov	r1, r8
 8011332:	4648      	mov	r0, r9
 8011334:	f001 fe1e 	bl	8012f74 <_Bfree>
 8011338:	4621      	mov	r1, r4
 801133a:	4648      	mov	r0, r9
 801133c:	f001 fe1a 	bl	8012f74 <_Bfree>
 8011340:	e619      	b.n	8010f76 <_strtod_l+0x63e>
 8011342:	f1ba 0f00 	cmp.w	sl, #0
 8011346:	d11a      	bne.n	801137e <_strtod_l+0xa46>
 8011348:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801134c:	b9eb      	cbnz	r3, 801138a <_strtod_l+0xa52>
 801134e:	2200      	movs	r2, #0
 8011350:	4b3f      	ldr	r3, [pc, #252]	; (8011450 <_strtod_l+0xb18>)
 8011352:	4630      	mov	r0, r6
 8011354:	4639      	mov	r1, r7
 8011356:	f7f7 faf9 	bl	800894c <__aeabi_dcmplt>
 801135a:	b9c8      	cbnz	r0, 8011390 <_strtod_l+0xa58>
 801135c:	4630      	mov	r0, r6
 801135e:	4639      	mov	r1, r7
 8011360:	2200      	movs	r2, #0
 8011362:	4b3e      	ldr	r3, [pc, #248]	; (801145c <_strtod_l+0xb24>)
 8011364:	f7f7 f880 	bl	8008468 <__aeabi_dmul>
 8011368:	4606      	mov	r6, r0
 801136a:	460f      	mov	r7, r1
 801136c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8011370:	9618      	str	r6, [sp, #96]	; 0x60
 8011372:	9319      	str	r3, [sp, #100]	; 0x64
 8011374:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8011378:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801137c:	e79c      	b.n	80112b8 <_strtod_l+0x980>
 801137e:	f1ba 0f01 	cmp.w	sl, #1
 8011382:	d102      	bne.n	801138a <_strtod_l+0xa52>
 8011384:	2d00      	cmp	r5, #0
 8011386:	f43f ad8e 	beq.w	8010ea6 <_strtod_l+0x56e>
 801138a:	2200      	movs	r2, #0
 801138c:	4b34      	ldr	r3, [pc, #208]	; (8011460 <_strtod_l+0xb28>)
 801138e:	e78f      	b.n	80112b0 <_strtod_l+0x978>
 8011390:	2600      	movs	r6, #0
 8011392:	4f32      	ldr	r7, [pc, #200]	; (801145c <_strtod_l+0xb24>)
 8011394:	e7ea      	b.n	801136c <_strtod_l+0xa34>
 8011396:	4b31      	ldr	r3, [pc, #196]	; (801145c <_strtod_l+0xb24>)
 8011398:	4630      	mov	r0, r6
 801139a:	4639      	mov	r1, r7
 801139c:	2200      	movs	r2, #0
 801139e:	f7f7 f863 	bl	8008468 <__aeabi_dmul>
 80113a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80113a4:	4606      	mov	r6, r0
 80113a6:	460f      	mov	r7, r1
 80113a8:	b933      	cbnz	r3, 80113b8 <_strtod_l+0xa80>
 80113aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80113ae:	9010      	str	r0, [sp, #64]	; 0x40
 80113b0:	9311      	str	r3, [sp, #68]	; 0x44
 80113b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80113b6:	e7df      	b.n	8011378 <_strtod_l+0xa40>
 80113b8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80113bc:	e7f9      	b.n	80113b2 <_strtod_l+0xa7a>
 80113be:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80113c2:	9b04      	ldr	r3, [sp, #16]
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d1ab      	bne.n	8011320 <_strtod_l+0x9e8>
 80113c8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80113cc:	0d1b      	lsrs	r3, r3, #20
 80113ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80113d0:	051b      	lsls	r3, r3, #20
 80113d2:	429a      	cmp	r2, r3
 80113d4:	465d      	mov	r5, fp
 80113d6:	d1a3      	bne.n	8011320 <_strtod_l+0x9e8>
 80113d8:	4639      	mov	r1, r7
 80113da:	4630      	mov	r0, r6
 80113dc:	f7f7 faf4 	bl	80089c8 <__aeabi_d2iz>
 80113e0:	f7f6 ffd8 	bl	8008394 <__aeabi_i2d>
 80113e4:	460b      	mov	r3, r1
 80113e6:	4602      	mov	r2, r0
 80113e8:	4639      	mov	r1, r7
 80113ea:	4630      	mov	r0, r6
 80113ec:	f7f6 fe84 	bl	80080f8 <__aeabi_dsub>
 80113f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80113f2:	4606      	mov	r6, r0
 80113f4:	460f      	mov	r7, r1
 80113f6:	b933      	cbnz	r3, 8011406 <_strtod_l+0xace>
 80113f8:	f1ba 0f00 	cmp.w	sl, #0
 80113fc:	d103      	bne.n	8011406 <_strtod_l+0xace>
 80113fe:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8011402:	2d00      	cmp	r5, #0
 8011404:	d06d      	beq.n	80114e2 <_strtod_l+0xbaa>
 8011406:	a30a      	add	r3, pc, #40	; (adr r3, 8011430 <_strtod_l+0xaf8>)
 8011408:	e9d3 2300 	ldrd	r2, r3, [r3]
 801140c:	4630      	mov	r0, r6
 801140e:	4639      	mov	r1, r7
 8011410:	f7f7 fa9c 	bl	800894c <__aeabi_dcmplt>
 8011414:	2800      	cmp	r0, #0
 8011416:	f47f acb8 	bne.w	8010d8a <_strtod_l+0x452>
 801141a:	a307      	add	r3, pc, #28	; (adr r3, 8011438 <_strtod_l+0xb00>)
 801141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011420:	4630      	mov	r0, r6
 8011422:	4639      	mov	r1, r7
 8011424:	f7f7 fab0 	bl	8008988 <__aeabi_dcmpgt>
 8011428:	2800      	cmp	r0, #0
 801142a:	f43f af79 	beq.w	8011320 <_strtod_l+0x9e8>
 801142e:	e4ac      	b.n	8010d8a <_strtod_l+0x452>
 8011430:	94a03595 	.word	0x94a03595
 8011434:	3fdfffff 	.word	0x3fdfffff
 8011438:	35afe535 	.word	0x35afe535
 801143c:	3fe00000 	.word	0x3fe00000
 8011440:	000fffff 	.word	0x000fffff
 8011444:	7ff00000 	.word	0x7ff00000
 8011448:	7fefffff 	.word	0x7fefffff
 801144c:	39500000 	.word	0x39500000
 8011450:	3ff00000 	.word	0x3ff00000
 8011454:	7fe00000 	.word	0x7fe00000
 8011458:	7c9fffff 	.word	0x7c9fffff
 801145c:	3fe00000 	.word	0x3fe00000
 8011460:	bff00000 	.word	0xbff00000
 8011464:	9b04      	ldr	r3, [sp, #16]
 8011466:	b333      	cbz	r3, 80114b6 <_strtod_l+0xb7e>
 8011468:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801146a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801146e:	d822      	bhi.n	80114b6 <_strtod_l+0xb7e>
 8011470:	a327      	add	r3, pc, #156	; (adr r3, 8011510 <_strtod_l+0xbd8>)
 8011472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011476:	4630      	mov	r0, r6
 8011478:	4639      	mov	r1, r7
 801147a:	f7f7 fa71 	bl	8008960 <__aeabi_dcmple>
 801147e:	b1a0      	cbz	r0, 80114aa <_strtod_l+0xb72>
 8011480:	4639      	mov	r1, r7
 8011482:	4630      	mov	r0, r6
 8011484:	f7f7 fac8 	bl	8008a18 <__aeabi_d2uiz>
 8011488:	2800      	cmp	r0, #0
 801148a:	bf08      	it	eq
 801148c:	2001      	moveq	r0, #1
 801148e:	f7f6 ff71 	bl	8008374 <__aeabi_ui2d>
 8011492:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011494:	4606      	mov	r6, r0
 8011496:	460f      	mov	r7, r1
 8011498:	bb03      	cbnz	r3, 80114dc <_strtod_l+0xba4>
 801149a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801149e:	9012      	str	r0, [sp, #72]	; 0x48
 80114a0:	9313      	str	r3, [sp, #76]	; 0x4c
 80114a2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80114a6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80114aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80114ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80114ae:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80114b2:	1a9b      	subs	r3, r3, r2
 80114b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80114b6:	ed9d 0b08 	vldr	d0, [sp, #32]
 80114ba:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80114be:	f001 fff1 	bl	80134a4 <__ulp>
 80114c2:	4650      	mov	r0, sl
 80114c4:	ec53 2b10 	vmov	r2, r3, d0
 80114c8:	4659      	mov	r1, fp
 80114ca:	f7f6 ffcd 	bl	8008468 <__aeabi_dmul>
 80114ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80114d2:	f7f6 fe13 	bl	80080fc <__adddf3>
 80114d6:	4682      	mov	sl, r0
 80114d8:	468b      	mov	fp, r1
 80114da:	e772      	b.n	80113c2 <_strtod_l+0xa8a>
 80114dc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80114e0:	e7df      	b.n	80114a2 <_strtod_l+0xb6a>
 80114e2:	a30d      	add	r3, pc, #52	; (adr r3, 8011518 <_strtod_l+0xbe0>)
 80114e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114e8:	f7f7 fa30 	bl	800894c <__aeabi_dcmplt>
 80114ec:	e79c      	b.n	8011428 <_strtod_l+0xaf0>
 80114ee:	2300      	movs	r3, #0
 80114f0:	930d      	str	r3, [sp, #52]	; 0x34
 80114f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80114f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80114f6:	6013      	str	r3, [r2, #0]
 80114f8:	f7ff ba61 	b.w	80109be <_strtod_l+0x86>
 80114fc:	2b65      	cmp	r3, #101	; 0x65
 80114fe:	f04f 0200 	mov.w	r2, #0
 8011502:	f43f ab4e 	beq.w	8010ba2 <_strtod_l+0x26a>
 8011506:	2101      	movs	r1, #1
 8011508:	4614      	mov	r4, r2
 801150a:	9104      	str	r1, [sp, #16]
 801150c:	f7ff bacb 	b.w	8010aa6 <_strtod_l+0x16e>
 8011510:	ffc00000 	.word	0xffc00000
 8011514:	41dfffff 	.word	0x41dfffff
 8011518:	94a03595 	.word	0x94a03595
 801151c:	3fcfffff 	.word	0x3fcfffff

08011520 <_strtod_r>:
 8011520:	4b05      	ldr	r3, [pc, #20]	; (8011538 <_strtod_r+0x18>)
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	b410      	push	{r4}
 8011526:	6a1b      	ldr	r3, [r3, #32]
 8011528:	4c04      	ldr	r4, [pc, #16]	; (801153c <_strtod_r+0x1c>)
 801152a:	2b00      	cmp	r3, #0
 801152c:	bf08      	it	eq
 801152e:	4623      	moveq	r3, r4
 8011530:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011534:	f7ff ba00 	b.w	8010938 <_strtod_l>
 8011538:	2000000c 	.word	0x2000000c
 801153c:	20000070 	.word	0x20000070

08011540 <_strtol_l.isra.0>:
 8011540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011544:	4680      	mov	r8, r0
 8011546:	4689      	mov	r9, r1
 8011548:	4692      	mov	sl, r2
 801154a:	461e      	mov	r6, r3
 801154c:	460f      	mov	r7, r1
 801154e:	463d      	mov	r5, r7
 8011550:	9808      	ldr	r0, [sp, #32]
 8011552:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011556:	f001 fc47 	bl	8012de8 <__locale_ctype_ptr_l>
 801155a:	4420      	add	r0, r4
 801155c:	7843      	ldrb	r3, [r0, #1]
 801155e:	f013 0308 	ands.w	r3, r3, #8
 8011562:	d132      	bne.n	80115ca <_strtol_l.isra.0+0x8a>
 8011564:	2c2d      	cmp	r4, #45	; 0x2d
 8011566:	d132      	bne.n	80115ce <_strtol_l.isra.0+0x8e>
 8011568:	787c      	ldrb	r4, [r7, #1]
 801156a:	1cbd      	adds	r5, r7, #2
 801156c:	2201      	movs	r2, #1
 801156e:	2e00      	cmp	r6, #0
 8011570:	d05d      	beq.n	801162e <_strtol_l.isra.0+0xee>
 8011572:	2e10      	cmp	r6, #16
 8011574:	d109      	bne.n	801158a <_strtol_l.isra.0+0x4a>
 8011576:	2c30      	cmp	r4, #48	; 0x30
 8011578:	d107      	bne.n	801158a <_strtol_l.isra.0+0x4a>
 801157a:	782b      	ldrb	r3, [r5, #0]
 801157c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011580:	2b58      	cmp	r3, #88	; 0x58
 8011582:	d14f      	bne.n	8011624 <_strtol_l.isra.0+0xe4>
 8011584:	786c      	ldrb	r4, [r5, #1]
 8011586:	2610      	movs	r6, #16
 8011588:	3502      	adds	r5, #2
 801158a:	2a00      	cmp	r2, #0
 801158c:	bf14      	ite	ne
 801158e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8011592:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8011596:	2700      	movs	r7, #0
 8011598:	fbb1 fcf6 	udiv	ip, r1, r6
 801159c:	4638      	mov	r0, r7
 801159e:	fb06 1e1c 	mls	lr, r6, ip, r1
 80115a2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80115a6:	2b09      	cmp	r3, #9
 80115a8:	d817      	bhi.n	80115da <_strtol_l.isra.0+0x9a>
 80115aa:	461c      	mov	r4, r3
 80115ac:	42a6      	cmp	r6, r4
 80115ae:	dd23      	ble.n	80115f8 <_strtol_l.isra.0+0xb8>
 80115b0:	1c7b      	adds	r3, r7, #1
 80115b2:	d007      	beq.n	80115c4 <_strtol_l.isra.0+0x84>
 80115b4:	4584      	cmp	ip, r0
 80115b6:	d31c      	bcc.n	80115f2 <_strtol_l.isra.0+0xb2>
 80115b8:	d101      	bne.n	80115be <_strtol_l.isra.0+0x7e>
 80115ba:	45a6      	cmp	lr, r4
 80115bc:	db19      	blt.n	80115f2 <_strtol_l.isra.0+0xb2>
 80115be:	fb00 4006 	mla	r0, r0, r6, r4
 80115c2:	2701      	movs	r7, #1
 80115c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80115c8:	e7eb      	b.n	80115a2 <_strtol_l.isra.0+0x62>
 80115ca:	462f      	mov	r7, r5
 80115cc:	e7bf      	b.n	801154e <_strtol_l.isra.0+0xe>
 80115ce:	2c2b      	cmp	r4, #43	; 0x2b
 80115d0:	bf04      	itt	eq
 80115d2:	1cbd      	addeq	r5, r7, #2
 80115d4:	787c      	ldrbeq	r4, [r7, #1]
 80115d6:	461a      	mov	r2, r3
 80115d8:	e7c9      	b.n	801156e <_strtol_l.isra.0+0x2e>
 80115da:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80115de:	2b19      	cmp	r3, #25
 80115e0:	d801      	bhi.n	80115e6 <_strtol_l.isra.0+0xa6>
 80115e2:	3c37      	subs	r4, #55	; 0x37
 80115e4:	e7e2      	b.n	80115ac <_strtol_l.isra.0+0x6c>
 80115e6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80115ea:	2b19      	cmp	r3, #25
 80115ec:	d804      	bhi.n	80115f8 <_strtol_l.isra.0+0xb8>
 80115ee:	3c57      	subs	r4, #87	; 0x57
 80115f0:	e7dc      	b.n	80115ac <_strtol_l.isra.0+0x6c>
 80115f2:	f04f 37ff 	mov.w	r7, #4294967295
 80115f6:	e7e5      	b.n	80115c4 <_strtol_l.isra.0+0x84>
 80115f8:	1c7b      	adds	r3, r7, #1
 80115fa:	d108      	bne.n	801160e <_strtol_l.isra.0+0xce>
 80115fc:	2322      	movs	r3, #34	; 0x22
 80115fe:	f8c8 3000 	str.w	r3, [r8]
 8011602:	4608      	mov	r0, r1
 8011604:	f1ba 0f00 	cmp.w	sl, #0
 8011608:	d107      	bne.n	801161a <_strtol_l.isra.0+0xda>
 801160a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801160e:	b102      	cbz	r2, 8011612 <_strtol_l.isra.0+0xd2>
 8011610:	4240      	negs	r0, r0
 8011612:	f1ba 0f00 	cmp.w	sl, #0
 8011616:	d0f8      	beq.n	801160a <_strtol_l.isra.0+0xca>
 8011618:	b10f      	cbz	r7, 801161e <_strtol_l.isra.0+0xde>
 801161a:	f105 39ff 	add.w	r9, r5, #4294967295
 801161e:	f8ca 9000 	str.w	r9, [sl]
 8011622:	e7f2      	b.n	801160a <_strtol_l.isra.0+0xca>
 8011624:	2430      	movs	r4, #48	; 0x30
 8011626:	2e00      	cmp	r6, #0
 8011628:	d1af      	bne.n	801158a <_strtol_l.isra.0+0x4a>
 801162a:	2608      	movs	r6, #8
 801162c:	e7ad      	b.n	801158a <_strtol_l.isra.0+0x4a>
 801162e:	2c30      	cmp	r4, #48	; 0x30
 8011630:	d0a3      	beq.n	801157a <_strtol_l.isra.0+0x3a>
 8011632:	260a      	movs	r6, #10
 8011634:	e7a9      	b.n	801158a <_strtol_l.isra.0+0x4a>
	...

08011638 <_strtol_r>:
 8011638:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801163a:	4c06      	ldr	r4, [pc, #24]	; (8011654 <_strtol_r+0x1c>)
 801163c:	4d06      	ldr	r5, [pc, #24]	; (8011658 <_strtol_r+0x20>)
 801163e:	6824      	ldr	r4, [r4, #0]
 8011640:	6a24      	ldr	r4, [r4, #32]
 8011642:	2c00      	cmp	r4, #0
 8011644:	bf08      	it	eq
 8011646:	462c      	moveq	r4, r5
 8011648:	9400      	str	r4, [sp, #0]
 801164a:	f7ff ff79 	bl	8011540 <_strtol_l.isra.0>
 801164e:	b003      	add	sp, #12
 8011650:	bd30      	pop	{r4, r5, pc}
 8011652:	bf00      	nop
 8011654:	2000000c 	.word	0x2000000c
 8011658:	20000070 	.word	0x20000070

0801165c <_vsiprintf_r>:
 801165c:	b500      	push	{lr}
 801165e:	b09b      	sub	sp, #108	; 0x6c
 8011660:	9100      	str	r1, [sp, #0]
 8011662:	9104      	str	r1, [sp, #16]
 8011664:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011668:	9105      	str	r1, [sp, #20]
 801166a:	9102      	str	r1, [sp, #8]
 801166c:	4905      	ldr	r1, [pc, #20]	; (8011684 <_vsiprintf_r+0x28>)
 801166e:	9103      	str	r1, [sp, #12]
 8011670:	4669      	mov	r1, sp
 8011672:	f002 f95b 	bl	801392c <_svfiprintf_r>
 8011676:	9b00      	ldr	r3, [sp, #0]
 8011678:	2200      	movs	r2, #0
 801167a:	701a      	strb	r2, [r3, #0]
 801167c:	b01b      	add	sp, #108	; 0x6c
 801167e:	f85d fb04 	ldr.w	pc, [sp], #4
 8011682:	bf00      	nop
 8011684:	ffff0208 	.word	0xffff0208

08011688 <vsiprintf>:
 8011688:	4613      	mov	r3, r2
 801168a:	460a      	mov	r2, r1
 801168c:	4601      	mov	r1, r0
 801168e:	4802      	ldr	r0, [pc, #8]	; (8011698 <vsiprintf+0x10>)
 8011690:	6800      	ldr	r0, [r0, #0]
 8011692:	f7ff bfe3 	b.w	801165c <_vsiprintf_r>
 8011696:	bf00      	nop
 8011698:	2000000c 	.word	0x2000000c

0801169c <__swbuf_r>:
 801169c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801169e:	460e      	mov	r6, r1
 80116a0:	4614      	mov	r4, r2
 80116a2:	4605      	mov	r5, r0
 80116a4:	b118      	cbz	r0, 80116ae <__swbuf_r+0x12>
 80116a6:	6983      	ldr	r3, [r0, #24]
 80116a8:	b90b      	cbnz	r3, 80116ae <__swbuf_r+0x12>
 80116aa:	f000 ffed 	bl	8012688 <__sinit>
 80116ae:	4b21      	ldr	r3, [pc, #132]	; (8011734 <__swbuf_r+0x98>)
 80116b0:	429c      	cmp	r4, r3
 80116b2:	d12a      	bne.n	801170a <__swbuf_r+0x6e>
 80116b4:	686c      	ldr	r4, [r5, #4]
 80116b6:	69a3      	ldr	r3, [r4, #24]
 80116b8:	60a3      	str	r3, [r4, #8]
 80116ba:	89a3      	ldrh	r3, [r4, #12]
 80116bc:	071a      	lsls	r2, r3, #28
 80116be:	d52e      	bpl.n	801171e <__swbuf_r+0x82>
 80116c0:	6923      	ldr	r3, [r4, #16]
 80116c2:	b363      	cbz	r3, 801171e <__swbuf_r+0x82>
 80116c4:	6923      	ldr	r3, [r4, #16]
 80116c6:	6820      	ldr	r0, [r4, #0]
 80116c8:	1ac0      	subs	r0, r0, r3
 80116ca:	6963      	ldr	r3, [r4, #20]
 80116cc:	b2f6      	uxtb	r6, r6
 80116ce:	4283      	cmp	r3, r0
 80116d0:	4637      	mov	r7, r6
 80116d2:	dc04      	bgt.n	80116de <__swbuf_r+0x42>
 80116d4:	4621      	mov	r1, r4
 80116d6:	4628      	mov	r0, r5
 80116d8:	f000 ff6c 	bl	80125b4 <_fflush_r>
 80116dc:	bb28      	cbnz	r0, 801172a <__swbuf_r+0x8e>
 80116de:	68a3      	ldr	r3, [r4, #8]
 80116e0:	3b01      	subs	r3, #1
 80116e2:	60a3      	str	r3, [r4, #8]
 80116e4:	6823      	ldr	r3, [r4, #0]
 80116e6:	1c5a      	adds	r2, r3, #1
 80116e8:	6022      	str	r2, [r4, #0]
 80116ea:	701e      	strb	r6, [r3, #0]
 80116ec:	6963      	ldr	r3, [r4, #20]
 80116ee:	3001      	adds	r0, #1
 80116f0:	4283      	cmp	r3, r0
 80116f2:	d004      	beq.n	80116fe <__swbuf_r+0x62>
 80116f4:	89a3      	ldrh	r3, [r4, #12]
 80116f6:	07db      	lsls	r3, r3, #31
 80116f8:	d519      	bpl.n	801172e <__swbuf_r+0x92>
 80116fa:	2e0a      	cmp	r6, #10
 80116fc:	d117      	bne.n	801172e <__swbuf_r+0x92>
 80116fe:	4621      	mov	r1, r4
 8011700:	4628      	mov	r0, r5
 8011702:	f000 ff57 	bl	80125b4 <_fflush_r>
 8011706:	b190      	cbz	r0, 801172e <__swbuf_r+0x92>
 8011708:	e00f      	b.n	801172a <__swbuf_r+0x8e>
 801170a:	4b0b      	ldr	r3, [pc, #44]	; (8011738 <__swbuf_r+0x9c>)
 801170c:	429c      	cmp	r4, r3
 801170e:	d101      	bne.n	8011714 <__swbuf_r+0x78>
 8011710:	68ac      	ldr	r4, [r5, #8]
 8011712:	e7d0      	b.n	80116b6 <__swbuf_r+0x1a>
 8011714:	4b09      	ldr	r3, [pc, #36]	; (801173c <__swbuf_r+0xa0>)
 8011716:	429c      	cmp	r4, r3
 8011718:	bf08      	it	eq
 801171a:	68ec      	ldreq	r4, [r5, #12]
 801171c:	e7cb      	b.n	80116b6 <__swbuf_r+0x1a>
 801171e:	4621      	mov	r1, r4
 8011720:	4628      	mov	r0, r5
 8011722:	f000 f80d 	bl	8011740 <__swsetup_r>
 8011726:	2800      	cmp	r0, #0
 8011728:	d0cc      	beq.n	80116c4 <__swbuf_r+0x28>
 801172a:	f04f 37ff 	mov.w	r7, #4294967295
 801172e:	4638      	mov	r0, r7
 8011730:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011732:	bf00      	nop
 8011734:	080141c0 	.word	0x080141c0
 8011738:	080141e0 	.word	0x080141e0
 801173c:	080141a0 	.word	0x080141a0

08011740 <__swsetup_r>:
 8011740:	4b32      	ldr	r3, [pc, #200]	; (801180c <__swsetup_r+0xcc>)
 8011742:	b570      	push	{r4, r5, r6, lr}
 8011744:	681d      	ldr	r5, [r3, #0]
 8011746:	4606      	mov	r6, r0
 8011748:	460c      	mov	r4, r1
 801174a:	b125      	cbz	r5, 8011756 <__swsetup_r+0x16>
 801174c:	69ab      	ldr	r3, [r5, #24]
 801174e:	b913      	cbnz	r3, 8011756 <__swsetup_r+0x16>
 8011750:	4628      	mov	r0, r5
 8011752:	f000 ff99 	bl	8012688 <__sinit>
 8011756:	4b2e      	ldr	r3, [pc, #184]	; (8011810 <__swsetup_r+0xd0>)
 8011758:	429c      	cmp	r4, r3
 801175a:	d10f      	bne.n	801177c <__swsetup_r+0x3c>
 801175c:	686c      	ldr	r4, [r5, #4]
 801175e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011762:	b29a      	uxth	r2, r3
 8011764:	0715      	lsls	r5, r2, #28
 8011766:	d42c      	bmi.n	80117c2 <__swsetup_r+0x82>
 8011768:	06d0      	lsls	r0, r2, #27
 801176a:	d411      	bmi.n	8011790 <__swsetup_r+0x50>
 801176c:	2209      	movs	r2, #9
 801176e:	6032      	str	r2, [r6, #0]
 8011770:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011774:	81a3      	strh	r3, [r4, #12]
 8011776:	f04f 30ff 	mov.w	r0, #4294967295
 801177a:	e03e      	b.n	80117fa <__swsetup_r+0xba>
 801177c:	4b25      	ldr	r3, [pc, #148]	; (8011814 <__swsetup_r+0xd4>)
 801177e:	429c      	cmp	r4, r3
 8011780:	d101      	bne.n	8011786 <__swsetup_r+0x46>
 8011782:	68ac      	ldr	r4, [r5, #8]
 8011784:	e7eb      	b.n	801175e <__swsetup_r+0x1e>
 8011786:	4b24      	ldr	r3, [pc, #144]	; (8011818 <__swsetup_r+0xd8>)
 8011788:	429c      	cmp	r4, r3
 801178a:	bf08      	it	eq
 801178c:	68ec      	ldreq	r4, [r5, #12]
 801178e:	e7e6      	b.n	801175e <__swsetup_r+0x1e>
 8011790:	0751      	lsls	r1, r2, #29
 8011792:	d512      	bpl.n	80117ba <__swsetup_r+0x7a>
 8011794:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011796:	b141      	cbz	r1, 80117aa <__swsetup_r+0x6a>
 8011798:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801179c:	4299      	cmp	r1, r3
 801179e:	d002      	beq.n	80117a6 <__swsetup_r+0x66>
 80117a0:	4630      	mov	r0, r6
 80117a2:	f001 ffc1 	bl	8013728 <_free_r>
 80117a6:	2300      	movs	r3, #0
 80117a8:	6363      	str	r3, [r4, #52]	; 0x34
 80117aa:	89a3      	ldrh	r3, [r4, #12]
 80117ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80117b0:	81a3      	strh	r3, [r4, #12]
 80117b2:	2300      	movs	r3, #0
 80117b4:	6063      	str	r3, [r4, #4]
 80117b6:	6923      	ldr	r3, [r4, #16]
 80117b8:	6023      	str	r3, [r4, #0]
 80117ba:	89a3      	ldrh	r3, [r4, #12]
 80117bc:	f043 0308 	orr.w	r3, r3, #8
 80117c0:	81a3      	strh	r3, [r4, #12]
 80117c2:	6923      	ldr	r3, [r4, #16]
 80117c4:	b94b      	cbnz	r3, 80117da <__swsetup_r+0x9a>
 80117c6:	89a3      	ldrh	r3, [r4, #12]
 80117c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80117cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80117d0:	d003      	beq.n	80117da <__swsetup_r+0x9a>
 80117d2:	4621      	mov	r1, r4
 80117d4:	4630      	mov	r0, r6
 80117d6:	f001 fb3f 	bl	8012e58 <__smakebuf_r>
 80117da:	89a2      	ldrh	r2, [r4, #12]
 80117dc:	f012 0301 	ands.w	r3, r2, #1
 80117e0:	d00c      	beq.n	80117fc <__swsetup_r+0xbc>
 80117e2:	2300      	movs	r3, #0
 80117e4:	60a3      	str	r3, [r4, #8]
 80117e6:	6963      	ldr	r3, [r4, #20]
 80117e8:	425b      	negs	r3, r3
 80117ea:	61a3      	str	r3, [r4, #24]
 80117ec:	6923      	ldr	r3, [r4, #16]
 80117ee:	b953      	cbnz	r3, 8011806 <__swsetup_r+0xc6>
 80117f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80117f4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80117f8:	d1ba      	bne.n	8011770 <__swsetup_r+0x30>
 80117fa:	bd70      	pop	{r4, r5, r6, pc}
 80117fc:	0792      	lsls	r2, r2, #30
 80117fe:	bf58      	it	pl
 8011800:	6963      	ldrpl	r3, [r4, #20]
 8011802:	60a3      	str	r3, [r4, #8]
 8011804:	e7f2      	b.n	80117ec <__swsetup_r+0xac>
 8011806:	2000      	movs	r0, #0
 8011808:	e7f7      	b.n	80117fa <__swsetup_r+0xba>
 801180a:	bf00      	nop
 801180c:	2000000c 	.word	0x2000000c
 8011810:	080141c0 	.word	0x080141c0
 8011814:	080141e0 	.word	0x080141e0
 8011818:	080141a0 	.word	0x080141a0

0801181c <quorem>:
 801181c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011820:	6903      	ldr	r3, [r0, #16]
 8011822:	690c      	ldr	r4, [r1, #16]
 8011824:	42a3      	cmp	r3, r4
 8011826:	4680      	mov	r8, r0
 8011828:	f2c0 8082 	blt.w	8011930 <quorem+0x114>
 801182c:	3c01      	subs	r4, #1
 801182e:	f101 0714 	add.w	r7, r1, #20
 8011832:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8011836:	f100 0614 	add.w	r6, r0, #20
 801183a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801183e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8011842:	eb06 030c 	add.w	r3, r6, ip
 8011846:	3501      	adds	r5, #1
 8011848:	eb07 090c 	add.w	r9, r7, ip
 801184c:	9301      	str	r3, [sp, #4]
 801184e:	fbb0 f5f5 	udiv	r5, r0, r5
 8011852:	b395      	cbz	r5, 80118ba <quorem+0x9e>
 8011854:	f04f 0a00 	mov.w	sl, #0
 8011858:	4638      	mov	r0, r7
 801185a:	46b6      	mov	lr, r6
 801185c:	46d3      	mov	fp, sl
 801185e:	f850 2b04 	ldr.w	r2, [r0], #4
 8011862:	b293      	uxth	r3, r2
 8011864:	fb05 a303 	mla	r3, r5, r3, sl
 8011868:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801186c:	b29b      	uxth	r3, r3
 801186e:	ebab 0303 	sub.w	r3, fp, r3
 8011872:	0c12      	lsrs	r2, r2, #16
 8011874:	f8de b000 	ldr.w	fp, [lr]
 8011878:	fb05 a202 	mla	r2, r5, r2, sl
 801187c:	fa13 f38b 	uxtah	r3, r3, fp
 8011880:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8011884:	fa1f fb82 	uxth.w	fp, r2
 8011888:	f8de 2000 	ldr.w	r2, [lr]
 801188c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8011890:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011894:	b29b      	uxth	r3, r3
 8011896:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801189a:	4581      	cmp	r9, r0
 801189c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80118a0:	f84e 3b04 	str.w	r3, [lr], #4
 80118a4:	d2db      	bcs.n	801185e <quorem+0x42>
 80118a6:	f856 300c 	ldr.w	r3, [r6, ip]
 80118aa:	b933      	cbnz	r3, 80118ba <quorem+0x9e>
 80118ac:	9b01      	ldr	r3, [sp, #4]
 80118ae:	3b04      	subs	r3, #4
 80118b0:	429e      	cmp	r6, r3
 80118b2:	461a      	mov	r2, r3
 80118b4:	d330      	bcc.n	8011918 <quorem+0xfc>
 80118b6:	f8c8 4010 	str.w	r4, [r8, #16]
 80118ba:	4640      	mov	r0, r8
 80118bc:	f001 fd7a 	bl	80133b4 <__mcmp>
 80118c0:	2800      	cmp	r0, #0
 80118c2:	db25      	blt.n	8011910 <quorem+0xf4>
 80118c4:	3501      	adds	r5, #1
 80118c6:	4630      	mov	r0, r6
 80118c8:	f04f 0c00 	mov.w	ip, #0
 80118cc:	f857 2b04 	ldr.w	r2, [r7], #4
 80118d0:	f8d0 e000 	ldr.w	lr, [r0]
 80118d4:	b293      	uxth	r3, r2
 80118d6:	ebac 0303 	sub.w	r3, ip, r3
 80118da:	0c12      	lsrs	r2, r2, #16
 80118dc:	fa13 f38e 	uxtah	r3, r3, lr
 80118e0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80118e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80118e8:	b29b      	uxth	r3, r3
 80118ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80118ee:	45b9      	cmp	r9, r7
 80118f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80118f4:	f840 3b04 	str.w	r3, [r0], #4
 80118f8:	d2e8      	bcs.n	80118cc <quorem+0xb0>
 80118fa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80118fe:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8011902:	b92a      	cbnz	r2, 8011910 <quorem+0xf4>
 8011904:	3b04      	subs	r3, #4
 8011906:	429e      	cmp	r6, r3
 8011908:	461a      	mov	r2, r3
 801190a:	d30b      	bcc.n	8011924 <quorem+0x108>
 801190c:	f8c8 4010 	str.w	r4, [r8, #16]
 8011910:	4628      	mov	r0, r5
 8011912:	b003      	add	sp, #12
 8011914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011918:	6812      	ldr	r2, [r2, #0]
 801191a:	3b04      	subs	r3, #4
 801191c:	2a00      	cmp	r2, #0
 801191e:	d1ca      	bne.n	80118b6 <quorem+0x9a>
 8011920:	3c01      	subs	r4, #1
 8011922:	e7c5      	b.n	80118b0 <quorem+0x94>
 8011924:	6812      	ldr	r2, [r2, #0]
 8011926:	3b04      	subs	r3, #4
 8011928:	2a00      	cmp	r2, #0
 801192a:	d1ef      	bne.n	801190c <quorem+0xf0>
 801192c:	3c01      	subs	r4, #1
 801192e:	e7ea      	b.n	8011906 <quorem+0xea>
 8011930:	2000      	movs	r0, #0
 8011932:	e7ee      	b.n	8011912 <quorem+0xf6>
 8011934:	0000      	movs	r0, r0
	...

08011938 <_dtoa_r>:
 8011938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801193c:	ec57 6b10 	vmov	r6, r7, d0
 8011940:	b097      	sub	sp, #92	; 0x5c
 8011942:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011944:	9106      	str	r1, [sp, #24]
 8011946:	4604      	mov	r4, r0
 8011948:	920b      	str	r2, [sp, #44]	; 0x2c
 801194a:	9312      	str	r3, [sp, #72]	; 0x48
 801194c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8011950:	e9cd 6700 	strd	r6, r7, [sp]
 8011954:	b93d      	cbnz	r5, 8011966 <_dtoa_r+0x2e>
 8011956:	2010      	movs	r0, #16
 8011958:	f001 fabe 	bl	8012ed8 <malloc>
 801195c:	6260      	str	r0, [r4, #36]	; 0x24
 801195e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011962:	6005      	str	r5, [r0, #0]
 8011964:	60c5      	str	r5, [r0, #12]
 8011966:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011968:	6819      	ldr	r1, [r3, #0]
 801196a:	b151      	cbz	r1, 8011982 <_dtoa_r+0x4a>
 801196c:	685a      	ldr	r2, [r3, #4]
 801196e:	604a      	str	r2, [r1, #4]
 8011970:	2301      	movs	r3, #1
 8011972:	4093      	lsls	r3, r2
 8011974:	608b      	str	r3, [r1, #8]
 8011976:	4620      	mov	r0, r4
 8011978:	f001 fafc 	bl	8012f74 <_Bfree>
 801197c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801197e:	2200      	movs	r2, #0
 8011980:	601a      	str	r2, [r3, #0]
 8011982:	1e3b      	subs	r3, r7, #0
 8011984:	bfbb      	ittet	lt
 8011986:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801198a:	9301      	strlt	r3, [sp, #4]
 801198c:	2300      	movge	r3, #0
 801198e:	2201      	movlt	r2, #1
 8011990:	bfac      	ite	ge
 8011992:	f8c8 3000 	strge.w	r3, [r8]
 8011996:	f8c8 2000 	strlt.w	r2, [r8]
 801199a:	4baf      	ldr	r3, [pc, #700]	; (8011c58 <_dtoa_r+0x320>)
 801199c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80119a0:	ea33 0308 	bics.w	r3, r3, r8
 80119a4:	d114      	bne.n	80119d0 <_dtoa_r+0x98>
 80119a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80119a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80119ac:	6013      	str	r3, [r2, #0]
 80119ae:	9b00      	ldr	r3, [sp, #0]
 80119b0:	b923      	cbnz	r3, 80119bc <_dtoa_r+0x84>
 80119b2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80119b6:	2800      	cmp	r0, #0
 80119b8:	f000 8542 	beq.w	8012440 <_dtoa_r+0xb08>
 80119bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80119be:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8011c6c <_dtoa_r+0x334>
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	f000 8544 	beq.w	8012450 <_dtoa_r+0xb18>
 80119c8:	f10b 0303 	add.w	r3, fp, #3
 80119cc:	f000 bd3e 	b.w	801244c <_dtoa_r+0xb14>
 80119d0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80119d4:	2200      	movs	r2, #0
 80119d6:	2300      	movs	r3, #0
 80119d8:	4630      	mov	r0, r6
 80119da:	4639      	mov	r1, r7
 80119dc:	f7f6 ffac 	bl	8008938 <__aeabi_dcmpeq>
 80119e0:	4681      	mov	r9, r0
 80119e2:	b168      	cbz	r0, 8011a00 <_dtoa_r+0xc8>
 80119e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80119e6:	2301      	movs	r3, #1
 80119e8:	6013      	str	r3, [r2, #0]
 80119ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	f000 8524 	beq.w	801243a <_dtoa_r+0xb02>
 80119f2:	4b9a      	ldr	r3, [pc, #616]	; (8011c5c <_dtoa_r+0x324>)
 80119f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80119f6:	f103 3bff 	add.w	fp, r3, #4294967295
 80119fa:	6013      	str	r3, [r2, #0]
 80119fc:	f000 bd28 	b.w	8012450 <_dtoa_r+0xb18>
 8011a00:	aa14      	add	r2, sp, #80	; 0x50
 8011a02:	a915      	add	r1, sp, #84	; 0x54
 8011a04:	ec47 6b10 	vmov	d0, r6, r7
 8011a08:	4620      	mov	r0, r4
 8011a0a:	f001 fdc1 	bl	8013590 <__d2b>
 8011a0e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8011a12:	9004      	str	r0, [sp, #16]
 8011a14:	2d00      	cmp	r5, #0
 8011a16:	d07c      	beq.n	8011b12 <_dtoa_r+0x1da>
 8011a18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011a1c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8011a20:	46b2      	mov	sl, r6
 8011a22:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8011a26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011a2a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8011a2e:	2200      	movs	r2, #0
 8011a30:	4b8b      	ldr	r3, [pc, #556]	; (8011c60 <_dtoa_r+0x328>)
 8011a32:	4650      	mov	r0, sl
 8011a34:	4659      	mov	r1, fp
 8011a36:	f7f6 fb5f 	bl	80080f8 <__aeabi_dsub>
 8011a3a:	a381      	add	r3, pc, #516	; (adr r3, 8011c40 <_dtoa_r+0x308>)
 8011a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a40:	f7f6 fd12 	bl	8008468 <__aeabi_dmul>
 8011a44:	a380      	add	r3, pc, #512	; (adr r3, 8011c48 <_dtoa_r+0x310>)
 8011a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a4a:	f7f6 fb57 	bl	80080fc <__adddf3>
 8011a4e:	4606      	mov	r6, r0
 8011a50:	4628      	mov	r0, r5
 8011a52:	460f      	mov	r7, r1
 8011a54:	f7f6 fc9e 	bl	8008394 <__aeabi_i2d>
 8011a58:	a37d      	add	r3, pc, #500	; (adr r3, 8011c50 <_dtoa_r+0x318>)
 8011a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a5e:	f7f6 fd03 	bl	8008468 <__aeabi_dmul>
 8011a62:	4602      	mov	r2, r0
 8011a64:	460b      	mov	r3, r1
 8011a66:	4630      	mov	r0, r6
 8011a68:	4639      	mov	r1, r7
 8011a6a:	f7f6 fb47 	bl	80080fc <__adddf3>
 8011a6e:	4606      	mov	r6, r0
 8011a70:	460f      	mov	r7, r1
 8011a72:	f7f6 ffa9 	bl	80089c8 <__aeabi_d2iz>
 8011a76:	2200      	movs	r2, #0
 8011a78:	4682      	mov	sl, r0
 8011a7a:	2300      	movs	r3, #0
 8011a7c:	4630      	mov	r0, r6
 8011a7e:	4639      	mov	r1, r7
 8011a80:	f7f6 ff64 	bl	800894c <__aeabi_dcmplt>
 8011a84:	b148      	cbz	r0, 8011a9a <_dtoa_r+0x162>
 8011a86:	4650      	mov	r0, sl
 8011a88:	f7f6 fc84 	bl	8008394 <__aeabi_i2d>
 8011a8c:	4632      	mov	r2, r6
 8011a8e:	463b      	mov	r3, r7
 8011a90:	f7f6 ff52 	bl	8008938 <__aeabi_dcmpeq>
 8011a94:	b908      	cbnz	r0, 8011a9a <_dtoa_r+0x162>
 8011a96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011a9a:	f1ba 0f16 	cmp.w	sl, #22
 8011a9e:	d859      	bhi.n	8011b54 <_dtoa_r+0x21c>
 8011aa0:	4970      	ldr	r1, [pc, #448]	; (8011c64 <_dtoa_r+0x32c>)
 8011aa2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8011aa6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011aaa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011aae:	f7f6 ff6b 	bl	8008988 <__aeabi_dcmpgt>
 8011ab2:	2800      	cmp	r0, #0
 8011ab4:	d050      	beq.n	8011b58 <_dtoa_r+0x220>
 8011ab6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011aba:	2300      	movs	r3, #0
 8011abc:	930f      	str	r3, [sp, #60]	; 0x3c
 8011abe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011ac0:	1b5d      	subs	r5, r3, r5
 8011ac2:	f1b5 0801 	subs.w	r8, r5, #1
 8011ac6:	bf49      	itett	mi
 8011ac8:	f1c5 0301 	rsbmi	r3, r5, #1
 8011acc:	2300      	movpl	r3, #0
 8011ace:	9305      	strmi	r3, [sp, #20]
 8011ad0:	f04f 0800 	movmi.w	r8, #0
 8011ad4:	bf58      	it	pl
 8011ad6:	9305      	strpl	r3, [sp, #20]
 8011ad8:	f1ba 0f00 	cmp.w	sl, #0
 8011adc:	db3e      	blt.n	8011b5c <_dtoa_r+0x224>
 8011ade:	2300      	movs	r3, #0
 8011ae0:	44d0      	add	r8, sl
 8011ae2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8011ae6:	9307      	str	r3, [sp, #28]
 8011ae8:	9b06      	ldr	r3, [sp, #24]
 8011aea:	2b09      	cmp	r3, #9
 8011aec:	f200 8090 	bhi.w	8011c10 <_dtoa_r+0x2d8>
 8011af0:	2b05      	cmp	r3, #5
 8011af2:	bfc4      	itt	gt
 8011af4:	3b04      	subgt	r3, #4
 8011af6:	9306      	strgt	r3, [sp, #24]
 8011af8:	9b06      	ldr	r3, [sp, #24]
 8011afa:	f1a3 0302 	sub.w	r3, r3, #2
 8011afe:	bfcc      	ite	gt
 8011b00:	2500      	movgt	r5, #0
 8011b02:	2501      	movle	r5, #1
 8011b04:	2b03      	cmp	r3, #3
 8011b06:	f200 808f 	bhi.w	8011c28 <_dtoa_r+0x2f0>
 8011b0a:	e8df f003 	tbb	[pc, r3]
 8011b0e:	7f7d      	.short	0x7f7d
 8011b10:	7131      	.short	0x7131
 8011b12:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8011b16:	441d      	add	r5, r3
 8011b18:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8011b1c:	2820      	cmp	r0, #32
 8011b1e:	dd13      	ble.n	8011b48 <_dtoa_r+0x210>
 8011b20:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8011b24:	9b00      	ldr	r3, [sp, #0]
 8011b26:	fa08 f800 	lsl.w	r8, r8, r0
 8011b2a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8011b2e:	fa23 f000 	lsr.w	r0, r3, r0
 8011b32:	ea48 0000 	orr.w	r0, r8, r0
 8011b36:	f7f6 fc1d 	bl	8008374 <__aeabi_ui2d>
 8011b3a:	2301      	movs	r3, #1
 8011b3c:	4682      	mov	sl, r0
 8011b3e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8011b42:	3d01      	subs	r5, #1
 8011b44:	9313      	str	r3, [sp, #76]	; 0x4c
 8011b46:	e772      	b.n	8011a2e <_dtoa_r+0xf6>
 8011b48:	9b00      	ldr	r3, [sp, #0]
 8011b4a:	f1c0 0020 	rsb	r0, r0, #32
 8011b4e:	fa03 f000 	lsl.w	r0, r3, r0
 8011b52:	e7f0      	b.n	8011b36 <_dtoa_r+0x1fe>
 8011b54:	2301      	movs	r3, #1
 8011b56:	e7b1      	b.n	8011abc <_dtoa_r+0x184>
 8011b58:	900f      	str	r0, [sp, #60]	; 0x3c
 8011b5a:	e7b0      	b.n	8011abe <_dtoa_r+0x186>
 8011b5c:	9b05      	ldr	r3, [sp, #20]
 8011b5e:	eba3 030a 	sub.w	r3, r3, sl
 8011b62:	9305      	str	r3, [sp, #20]
 8011b64:	f1ca 0300 	rsb	r3, sl, #0
 8011b68:	9307      	str	r3, [sp, #28]
 8011b6a:	2300      	movs	r3, #0
 8011b6c:	930e      	str	r3, [sp, #56]	; 0x38
 8011b6e:	e7bb      	b.n	8011ae8 <_dtoa_r+0x1b0>
 8011b70:	2301      	movs	r3, #1
 8011b72:	930a      	str	r3, [sp, #40]	; 0x28
 8011b74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	dd59      	ble.n	8011c2e <_dtoa_r+0x2f6>
 8011b7a:	9302      	str	r3, [sp, #8]
 8011b7c:	4699      	mov	r9, r3
 8011b7e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011b80:	2200      	movs	r2, #0
 8011b82:	6072      	str	r2, [r6, #4]
 8011b84:	2204      	movs	r2, #4
 8011b86:	f102 0014 	add.w	r0, r2, #20
 8011b8a:	4298      	cmp	r0, r3
 8011b8c:	6871      	ldr	r1, [r6, #4]
 8011b8e:	d953      	bls.n	8011c38 <_dtoa_r+0x300>
 8011b90:	4620      	mov	r0, r4
 8011b92:	f001 f9bb 	bl	8012f0c <_Balloc>
 8011b96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011b98:	6030      	str	r0, [r6, #0]
 8011b9a:	f1b9 0f0e 	cmp.w	r9, #14
 8011b9e:	f8d3 b000 	ldr.w	fp, [r3]
 8011ba2:	f200 80e6 	bhi.w	8011d72 <_dtoa_r+0x43a>
 8011ba6:	2d00      	cmp	r5, #0
 8011ba8:	f000 80e3 	beq.w	8011d72 <_dtoa_r+0x43a>
 8011bac:	ed9d 7b00 	vldr	d7, [sp]
 8011bb0:	f1ba 0f00 	cmp.w	sl, #0
 8011bb4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8011bb8:	dd74      	ble.n	8011ca4 <_dtoa_r+0x36c>
 8011bba:	4a2a      	ldr	r2, [pc, #168]	; (8011c64 <_dtoa_r+0x32c>)
 8011bbc:	f00a 030f 	and.w	r3, sl, #15
 8011bc0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011bc4:	ed93 7b00 	vldr	d7, [r3]
 8011bc8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8011bcc:	06f0      	lsls	r0, r6, #27
 8011bce:	ed8d 7b08 	vstr	d7, [sp, #32]
 8011bd2:	d565      	bpl.n	8011ca0 <_dtoa_r+0x368>
 8011bd4:	4b24      	ldr	r3, [pc, #144]	; (8011c68 <_dtoa_r+0x330>)
 8011bd6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8011bda:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011bde:	f7f6 fd6d 	bl	80086bc <__aeabi_ddiv>
 8011be2:	e9cd 0100 	strd	r0, r1, [sp]
 8011be6:	f006 060f 	and.w	r6, r6, #15
 8011bea:	2503      	movs	r5, #3
 8011bec:	4f1e      	ldr	r7, [pc, #120]	; (8011c68 <_dtoa_r+0x330>)
 8011bee:	e04c      	b.n	8011c8a <_dtoa_r+0x352>
 8011bf0:	2301      	movs	r3, #1
 8011bf2:	930a      	str	r3, [sp, #40]	; 0x28
 8011bf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011bf6:	4453      	add	r3, sl
 8011bf8:	f103 0901 	add.w	r9, r3, #1
 8011bfc:	9302      	str	r3, [sp, #8]
 8011bfe:	464b      	mov	r3, r9
 8011c00:	2b01      	cmp	r3, #1
 8011c02:	bfb8      	it	lt
 8011c04:	2301      	movlt	r3, #1
 8011c06:	e7ba      	b.n	8011b7e <_dtoa_r+0x246>
 8011c08:	2300      	movs	r3, #0
 8011c0a:	e7b2      	b.n	8011b72 <_dtoa_r+0x23a>
 8011c0c:	2300      	movs	r3, #0
 8011c0e:	e7f0      	b.n	8011bf2 <_dtoa_r+0x2ba>
 8011c10:	2501      	movs	r5, #1
 8011c12:	2300      	movs	r3, #0
 8011c14:	9306      	str	r3, [sp, #24]
 8011c16:	950a      	str	r5, [sp, #40]	; 0x28
 8011c18:	f04f 33ff 	mov.w	r3, #4294967295
 8011c1c:	9302      	str	r3, [sp, #8]
 8011c1e:	4699      	mov	r9, r3
 8011c20:	2200      	movs	r2, #0
 8011c22:	2312      	movs	r3, #18
 8011c24:	920b      	str	r2, [sp, #44]	; 0x2c
 8011c26:	e7aa      	b.n	8011b7e <_dtoa_r+0x246>
 8011c28:	2301      	movs	r3, #1
 8011c2a:	930a      	str	r3, [sp, #40]	; 0x28
 8011c2c:	e7f4      	b.n	8011c18 <_dtoa_r+0x2e0>
 8011c2e:	2301      	movs	r3, #1
 8011c30:	9302      	str	r3, [sp, #8]
 8011c32:	4699      	mov	r9, r3
 8011c34:	461a      	mov	r2, r3
 8011c36:	e7f5      	b.n	8011c24 <_dtoa_r+0x2ec>
 8011c38:	3101      	adds	r1, #1
 8011c3a:	6071      	str	r1, [r6, #4]
 8011c3c:	0052      	lsls	r2, r2, #1
 8011c3e:	e7a2      	b.n	8011b86 <_dtoa_r+0x24e>
 8011c40:	636f4361 	.word	0x636f4361
 8011c44:	3fd287a7 	.word	0x3fd287a7
 8011c48:	8b60c8b3 	.word	0x8b60c8b3
 8011c4c:	3fc68a28 	.word	0x3fc68a28
 8011c50:	509f79fb 	.word	0x509f79fb
 8011c54:	3fd34413 	.word	0x3fd34413
 8011c58:	7ff00000 	.word	0x7ff00000
 8011c5c:	08014111 	.word	0x08014111
 8011c60:	3ff80000 	.word	0x3ff80000
 8011c64:	08014238 	.word	0x08014238
 8011c68:	08014210 	.word	0x08014210
 8011c6c:	08014199 	.word	0x08014199
 8011c70:	07f1      	lsls	r1, r6, #31
 8011c72:	d508      	bpl.n	8011c86 <_dtoa_r+0x34e>
 8011c74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8011c78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011c7c:	f7f6 fbf4 	bl	8008468 <__aeabi_dmul>
 8011c80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011c84:	3501      	adds	r5, #1
 8011c86:	1076      	asrs	r6, r6, #1
 8011c88:	3708      	adds	r7, #8
 8011c8a:	2e00      	cmp	r6, #0
 8011c8c:	d1f0      	bne.n	8011c70 <_dtoa_r+0x338>
 8011c8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011c92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011c96:	f7f6 fd11 	bl	80086bc <__aeabi_ddiv>
 8011c9a:	e9cd 0100 	strd	r0, r1, [sp]
 8011c9e:	e01a      	b.n	8011cd6 <_dtoa_r+0x39e>
 8011ca0:	2502      	movs	r5, #2
 8011ca2:	e7a3      	b.n	8011bec <_dtoa_r+0x2b4>
 8011ca4:	f000 80a0 	beq.w	8011de8 <_dtoa_r+0x4b0>
 8011ca8:	f1ca 0600 	rsb	r6, sl, #0
 8011cac:	4b9f      	ldr	r3, [pc, #636]	; (8011f2c <_dtoa_r+0x5f4>)
 8011cae:	4fa0      	ldr	r7, [pc, #640]	; (8011f30 <_dtoa_r+0x5f8>)
 8011cb0:	f006 020f 	and.w	r2, r6, #15
 8011cb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8011cc0:	f7f6 fbd2 	bl	8008468 <__aeabi_dmul>
 8011cc4:	e9cd 0100 	strd	r0, r1, [sp]
 8011cc8:	1136      	asrs	r6, r6, #4
 8011cca:	2300      	movs	r3, #0
 8011ccc:	2502      	movs	r5, #2
 8011cce:	2e00      	cmp	r6, #0
 8011cd0:	d17f      	bne.n	8011dd2 <_dtoa_r+0x49a>
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d1e1      	bne.n	8011c9a <_dtoa_r+0x362>
 8011cd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	f000 8087 	beq.w	8011dec <_dtoa_r+0x4b4>
 8011cde:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011ce2:	2200      	movs	r2, #0
 8011ce4:	4b93      	ldr	r3, [pc, #588]	; (8011f34 <_dtoa_r+0x5fc>)
 8011ce6:	4630      	mov	r0, r6
 8011ce8:	4639      	mov	r1, r7
 8011cea:	f7f6 fe2f 	bl	800894c <__aeabi_dcmplt>
 8011cee:	2800      	cmp	r0, #0
 8011cf0:	d07c      	beq.n	8011dec <_dtoa_r+0x4b4>
 8011cf2:	f1b9 0f00 	cmp.w	r9, #0
 8011cf6:	d079      	beq.n	8011dec <_dtoa_r+0x4b4>
 8011cf8:	9b02      	ldr	r3, [sp, #8]
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	dd35      	ble.n	8011d6a <_dtoa_r+0x432>
 8011cfe:	f10a 33ff 	add.w	r3, sl, #4294967295
 8011d02:	9308      	str	r3, [sp, #32]
 8011d04:	4639      	mov	r1, r7
 8011d06:	2200      	movs	r2, #0
 8011d08:	4b8b      	ldr	r3, [pc, #556]	; (8011f38 <_dtoa_r+0x600>)
 8011d0a:	4630      	mov	r0, r6
 8011d0c:	f7f6 fbac 	bl	8008468 <__aeabi_dmul>
 8011d10:	e9cd 0100 	strd	r0, r1, [sp]
 8011d14:	9f02      	ldr	r7, [sp, #8]
 8011d16:	3501      	adds	r5, #1
 8011d18:	4628      	mov	r0, r5
 8011d1a:	f7f6 fb3b 	bl	8008394 <__aeabi_i2d>
 8011d1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d22:	f7f6 fba1 	bl	8008468 <__aeabi_dmul>
 8011d26:	2200      	movs	r2, #0
 8011d28:	4b84      	ldr	r3, [pc, #528]	; (8011f3c <_dtoa_r+0x604>)
 8011d2a:	f7f6 f9e7 	bl	80080fc <__adddf3>
 8011d2e:	4605      	mov	r5, r0
 8011d30:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8011d34:	2f00      	cmp	r7, #0
 8011d36:	d15d      	bne.n	8011df4 <_dtoa_r+0x4bc>
 8011d38:	2200      	movs	r2, #0
 8011d3a:	4b81      	ldr	r3, [pc, #516]	; (8011f40 <_dtoa_r+0x608>)
 8011d3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011d40:	f7f6 f9da 	bl	80080f8 <__aeabi_dsub>
 8011d44:	462a      	mov	r2, r5
 8011d46:	4633      	mov	r3, r6
 8011d48:	e9cd 0100 	strd	r0, r1, [sp]
 8011d4c:	f7f6 fe1c 	bl	8008988 <__aeabi_dcmpgt>
 8011d50:	2800      	cmp	r0, #0
 8011d52:	f040 8288 	bne.w	8012266 <_dtoa_r+0x92e>
 8011d56:	462a      	mov	r2, r5
 8011d58:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8011d5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011d60:	f7f6 fdf4 	bl	800894c <__aeabi_dcmplt>
 8011d64:	2800      	cmp	r0, #0
 8011d66:	f040 827c 	bne.w	8012262 <_dtoa_r+0x92a>
 8011d6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8011d6e:	e9cd 2300 	strd	r2, r3, [sp]
 8011d72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	f2c0 8150 	blt.w	801201a <_dtoa_r+0x6e2>
 8011d7a:	f1ba 0f0e 	cmp.w	sl, #14
 8011d7e:	f300 814c 	bgt.w	801201a <_dtoa_r+0x6e2>
 8011d82:	4b6a      	ldr	r3, [pc, #424]	; (8011f2c <_dtoa_r+0x5f4>)
 8011d84:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011d88:	ed93 7b00 	vldr	d7, [r3]
 8011d8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011d8e:	2b00      	cmp	r3, #0
 8011d90:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011d94:	f280 80d8 	bge.w	8011f48 <_dtoa_r+0x610>
 8011d98:	f1b9 0f00 	cmp.w	r9, #0
 8011d9c:	f300 80d4 	bgt.w	8011f48 <_dtoa_r+0x610>
 8011da0:	f040 825e 	bne.w	8012260 <_dtoa_r+0x928>
 8011da4:	2200      	movs	r2, #0
 8011da6:	4b66      	ldr	r3, [pc, #408]	; (8011f40 <_dtoa_r+0x608>)
 8011da8:	ec51 0b17 	vmov	r0, r1, d7
 8011dac:	f7f6 fb5c 	bl	8008468 <__aeabi_dmul>
 8011db0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011db4:	f7f6 fdde 	bl	8008974 <__aeabi_dcmpge>
 8011db8:	464f      	mov	r7, r9
 8011dba:	464e      	mov	r6, r9
 8011dbc:	2800      	cmp	r0, #0
 8011dbe:	f040 8234 	bne.w	801222a <_dtoa_r+0x8f2>
 8011dc2:	2331      	movs	r3, #49	; 0x31
 8011dc4:	f10b 0501 	add.w	r5, fp, #1
 8011dc8:	f88b 3000 	strb.w	r3, [fp]
 8011dcc:	f10a 0a01 	add.w	sl, sl, #1
 8011dd0:	e22f      	b.n	8012232 <_dtoa_r+0x8fa>
 8011dd2:	07f2      	lsls	r2, r6, #31
 8011dd4:	d505      	bpl.n	8011de2 <_dtoa_r+0x4aa>
 8011dd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011dda:	f7f6 fb45 	bl	8008468 <__aeabi_dmul>
 8011dde:	3501      	adds	r5, #1
 8011de0:	2301      	movs	r3, #1
 8011de2:	1076      	asrs	r6, r6, #1
 8011de4:	3708      	adds	r7, #8
 8011de6:	e772      	b.n	8011cce <_dtoa_r+0x396>
 8011de8:	2502      	movs	r5, #2
 8011dea:	e774      	b.n	8011cd6 <_dtoa_r+0x39e>
 8011dec:	f8cd a020 	str.w	sl, [sp, #32]
 8011df0:	464f      	mov	r7, r9
 8011df2:	e791      	b.n	8011d18 <_dtoa_r+0x3e0>
 8011df4:	4b4d      	ldr	r3, [pc, #308]	; (8011f2c <_dtoa_r+0x5f4>)
 8011df6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011dfa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8011dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d047      	beq.n	8011e94 <_dtoa_r+0x55c>
 8011e04:	4602      	mov	r2, r0
 8011e06:	460b      	mov	r3, r1
 8011e08:	2000      	movs	r0, #0
 8011e0a:	494e      	ldr	r1, [pc, #312]	; (8011f44 <_dtoa_r+0x60c>)
 8011e0c:	f7f6 fc56 	bl	80086bc <__aeabi_ddiv>
 8011e10:	462a      	mov	r2, r5
 8011e12:	4633      	mov	r3, r6
 8011e14:	f7f6 f970 	bl	80080f8 <__aeabi_dsub>
 8011e18:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011e1c:	465d      	mov	r5, fp
 8011e1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e22:	f7f6 fdd1 	bl	80089c8 <__aeabi_d2iz>
 8011e26:	4606      	mov	r6, r0
 8011e28:	f7f6 fab4 	bl	8008394 <__aeabi_i2d>
 8011e2c:	4602      	mov	r2, r0
 8011e2e:	460b      	mov	r3, r1
 8011e30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e34:	f7f6 f960 	bl	80080f8 <__aeabi_dsub>
 8011e38:	3630      	adds	r6, #48	; 0x30
 8011e3a:	f805 6b01 	strb.w	r6, [r5], #1
 8011e3e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011e42:	e9cd 0100 	strd	r0, r1, [sp]
 8011e46:	f7f6 fd81 	bl	800894c <__aeabi_dcmplt>
 8011e4a:	2800      	cmp	r0, #0
 8011e4c:	d163      	bne.n	8011f16 <_dtoa_r+0x5de>
 8011e4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e52:	2000      	movs	r0, #0
 8011e54:	4937      	ldr	r1, [pc, #220]	; (8011f34 <_dtoa_r+0x5fc>)
 8011e56:	f7f6 f94f 	bl	80080f8 <__aeabi_dsub>
 8011e5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011e5e:	f7f6 fd75 	bl	800894c <__aeabi_dcmplt>
 8011e62:	2800      	cmp	r0, #0
 8011e64:	f040 80b7 	bne.w	8011fd6 <_dtoa_r+0x69e>
 8011e68:	eba5 030b 	sub.w	r3, r5, fp
 8011e6c:	429f      	cmp	r7, r3
 8011e6e:	f77f af7c 	ble.w	8011d6a <_dtoa_r+0x432>
 8011e72:	2200      	movs	r2, #0
 8011e74:	4b30      	ldr	r3, [pc, #192]	; (8011f38 <_dtoa_r+0x600>)
 8011e76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011e7a:	f7f6 faf5 	bl	8008468 <__aeabi_dmul>
 8011e7e:	2200      	movs	r2, #0
 8011e80:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011e84:	4b2c      	ldr	r3, [pc, #176]	; (8011f38 <_dtoa_r+0x600>)
 8011e86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e8a:	f7f6 faed 	bl	8008468 <__aeabi_dmul>
 8011e8e:	e9cd 0100 	strd	r0, r1, [sp]
 8011e92:	e7c4      	b.n	8011e1e <_dtoa_r+0x4e6>
 8011e94:	462a      	mov	r2, r5
 8011e96:	4633      	mov	r3, r6
 8011e98:	f7f6 fae6 	bl	8008468 <__aeabi_dmul>
 8011e9c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011ea0:	eb0b 0507 	add.w	r5, fp, r7
 8011ea4:	465e      	mov	r6, fp
 8011ea6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011eaa:	f7f6 fd8d 	bl	80089c8 <__aeabi_d2iz>
 8011eae:	4607      	mov	r7, r0
 8011eb0:	f7f6 fa70 	bl	8008394 <__aeabi_i2d>
 8011eb4:	3730      	adds	r7, #48	; 0x30
 8011eb6:	4602      	mov	r2, r0
 8011eb8:	460b      	mov	r3, r1
 8011eba:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011ebe:	f7f6 f91b 	bl	80080f8 <__aeabi_dsub>
 8011ec2:	f806 7b01 	strb.w	r7, [r6], #1
 8011ec6:	42ae      	cmp	r6, r5
 8011ec8:	e9cd 0100 	strd	r0, r1, [sp]
 8011ecc:	f04f 0200 	mov.w	r2, #0
 8011ed0:	d126      	bne.n	8011f20 <_dtoa_r+0x5e8>
 8011ed2:	4b1c      	ldr	r3, [pc, #112]	; (8011f44 <_dtoa_r+0x60c>)
 8011ed4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011ed8:	f7f6 f910 	bl	80080fc <__adddf3>
 8011edc:	4602      	mov	r2, r0
 8011ede:	460b      	mov	r3, r1
 8011ee0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011ee4:	f7f6 fd50 	bl	8008988 <__aeabi_dcmpgt>
 8011ee8:	2800      	cmp	r0, #0
 8011eea:	d174      	bne.n	8011fd6 <_dtoa_r+0x69e>
 8011eec:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011ef0:	2000      	movs	r0, #0
 8011ef2:	4914      	ldr	r1, [pc, #80]	; (8011f44 <_dtoa_r+0x60c>)
 8011ef4:	f7f6 f900 	bl	80080f8 <__aeabi_dsub>
 8011ef8:	4602      	mov	r2, r0
 8011efa:	460b      	mov	r3, r1
 8011efc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011f00:	f7f6 fd24 	bl	800894c <__aeabi_dcmplt>
 8011f04:	2800      	cmp	r0, #0
 8011f06:	f43f af30 	beq.w	8011d6a <_dtoa_r+0x432>
 8011f0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011f0e:	2b30      	cmp	r3, #48	; 0x30
 8011f10:	f105 32ff 	add.w	r2, r5, #4294967295
 8011f14:	d002      	beq.n	8011f1c <_dtoa_r+0x5e4>
 8011f16:	f8dd a020 	ldr.w	sl, [sp, #32]
 8011f1a:	e04a      	b.n	8011fb2 <_dtoa_r+0x67a>
 8011f1c:	4615      	mov	r5, r2
 8011f1e:	e7f4      	b.n	8011f0a <_dtoa_r+0x5d2>
 8011f20:	4b05      	ldr	r3, [pc, #20]	; (8011f38 <_dtoa_r+0x600>)
 8011f22:	f7f6 faa1 	bl	8008468 <__aeabi_dmul>
 8011f26:	e9cd 0100 	strd	r0, r1, [sp]
 8011f2a:	e7bc      	b.n	8011ea6 <_dtoa_r+0x56e>
 8011f2c:	08014238 	.word	0x08014238
 8011f30:	08014210 	.word	0x08014210
 8011f34:	3ff00000 	.word	0x3ff00000
 8011f38:	40240000 	.word	0x40240000
 8011f3c:	401c0000 	.word	0x401c0000
 8011f40:	40140000 	.word	0x40140000
 8011f44:	3fe00000 	.word	0x3fe00000
 8011f48:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011f4c:	465d      	mov	r5, fp
 8011f4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011f52:	4630      	mov	r0, r6
 8011f54:	4639      	mov	r1, r7
 8011f56:	f7f6 fbb1 	bl	80086bc <__aeabi_ddiv>
 8011f5a:	f7f6 fd35 	bl	80089c8 <__aeabi_d2iz>
 8011f5e:	4680      	mov	r8, r0
 8011f60:	f7f6 fa18 	bl	8008394 <__aeabi_i2d>
 8011f64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011f68:	f7f6 fa7e 	bl	8008468 <__aeabi_dmul>
 8011f6c:	4602      	mov	r2, r0
 8011f6e:	460b      	mov	r3, r1
 8011f70:	4630      	mov	r0, r6
 8011f72:	4639      	mov	r1, r7
 8011f74:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8011f78:	f7f6 f8be 	bl	80080f8 <__aeabi_dsub>
 8011f7c:	f805 6b01 	strb.w	r6, [r5], #1
 8011f80:	eba5 060b 	sub.w	r6, r5, fp
 8011f84:	45b1      	cmp	r9, r6
 8011f86:	4602      	mov	r2, r0
 8011f88:	460b      	mov	r3, r1
 8011f8a:	d139      	bne.n	8012000 <_dtoa_r+0x6c8>
 8011f8c:	f7f6 f8b6 	bl	80080fc <__adddf3>
 8011f90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011f94:	4606      	mov	r6, r0
 8011f96:	460f      	mov	r7, r1
 8011f98:	f7f6 fcf6 	bl	8008988 <__aeabi_dcmpgt>
 8011f9c:	b9c8      	cbnz	r0, 8011fd2 <_dtoa_r+0x69a>
 8011f9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011fa2:	4630      	mov	r0, r6
 8011fa4:	4639      	mov	r1, r7
 8011fa6:	f7f6 fcc7 	bl	8008938 <__aeabi_dcmpeq>
 8011faa:	b110      	cbz	r0, 8011fb2 <_dtoa_r+0x67a>
 8011fac:	f018 0f01 	tst.w	r8, #1
 8011fb0:	d10f      	bne.n	8011fd2 <_dtoa_r+0x69a>
 8011fb2:	9904      	ldr	r1, [sp, #16]
 8011fb4:	4620      	mov	r0, r4
 8011fb6:	f000 ffdd 	bl	8012f74 <_Bfree>
 8011fba:	2300      	movs	r3, #0
 8011fbc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011fbe:	702b      	strb	r3, [r5, #0]
 8011fc0:	f10a 0301 	add.w	r3, sl, #1
 8011fc4:	6013      	str	r3, [r2, #0]
 8011fc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	f000 8241 	beq.w	8012450 <_dtoa_r+0xb18>
 8011fce:	601d      	str	r5, [r3, #0]
 8011fd0:	e23e      	b.n	8012450 <_dtoa_r+0xb18>
 8011fd2:	f8cd a020 	str.w	sl, [sp, #32]
 8011fd6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011fda:	2a39      	cmp	r2, #57	; 0x39
 8011fdc:	f105 33ff 	add.w	r3, r5, #4294967295
 8011fe0:	d108      	bne.n	8011ff4 <_dtoa_r+0x6bc>
 8011fe2:	459b      	cmp	fp, r3
 8011fe4:	d10a      	bne.n	8011ffc <_dtoa_r+0x6c4>
 8011fe6:	9b08      	ldr	r3, [sp, #32]
 8011fe8:	3301      	adds	r3, #1
 8011fea:	9308      	str	r3, [sp, #32]
 8011fec:	2330      	movs	r3, #48	; 0x30
 8011fee:	f88b 3000 	strb.w	r3, [fp]
 8011ff2:	465b      	mov	r3, fp
 8011ff4:	781a      	ldrb	r2, [r3, #0]
 8011ff6:	3201      	adds	r2, #1
 8011ff8:	701a      	strb	r2, [r3, #0]
 8011ffa:	e78c      	b.n	8011f16 <_dtoa_r+0x5de>
 8011ffc:	461d      	mov	r5, r3
 8011ffe:	e7ea      	b.n	8011fd6 <_dtoa_r+0x69e>
 8012000:	2200      	movs	r2, #0
 8012002:	4b9b      	ldr	r3, [pc, #620]	; (8012270 <_dtoa_r+0x938>)
 8012004:	f7f6 fa30 	bl	8008468 <__aeabi_dmul>
 8012008:	2200      	movs	r2, #0
 801200a:	2300      	movs	r3, #0
 801200c:	4606      	mov	r6, r0
 801200e:	460f      	mov	r7, r1
 8012010:	f7f6 fc92 	bl	8008938 <__aeabi_dcmpeq>
 8012014:	2800      	cmp	r0, #0
 8012016:	d09a      	beq.n	8011f4e <_dtoa_r+0x616>
 8012018:	e7cb      	b.n	8011fb2 <_dtoa_r+0x67a>
 801201a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801201c:	2a00      	cmp	r2, #0
 801201e:	f000 808b 	beq.w	8012138 <_dtoa_r+0x800>
 8012022:	9a06      	ldr	r2, [sp, #24]
 8012024:	2a01      	cmp	r2, #1
 8012026:	dc6e      	bgt.n	8012106 <_dtoa_r+0x7ce>
 8012028:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801202a:	2a00      	cmp	r2, #0
 801202c:	d067      	beq.n	80120fe <_dtoa_r+0x7c6>
 801202e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012032:	9f07      	ldr	r7, [sp, #28]
 8012034:	9d05      	ldr	r5, [sp, #20]
 8012036:	9a05      	ldr	r2, [sp, #20]
 8012038:	2101      	movs	r1, #1
 801203a:	441a      	add	r2, r3
 801203c:	4620      	mov	r0, r4
 801203e:	9205      	str	r2, [sp, #20]
 8012040:	4498      	add	r8, r3
 8012042:	f001 f875 	bl	8013130 <__i2b>
 8012046:	4606      	mov	r6, r0
 8012048:	2d00      	cmp	r5, #0
 801204a:	dd0c      	ble.n	8012066 <_dtoa_r+0x72e>
 801204c:	f1b8 0f00 	cmp.w	r8, #0
 8012050:	dd09      	ble.n	8012066 <_dtoa_r+0x72e>
 8012052:	4545      	cmp	r5, r8
 8012054:	9a05      	ldr	r2, [sp, #20]
 8012056:	462b      	mov	r3, r5
 8012058:	bfa8      	it	ge
 801205a:	4643      	movge	r3, r8
 801205c:	1ad2      	subs	r2, r2, r3
 801205e:	9205      	str	r2, [sp, #20]
 8012060:	1aed      	subs	r5, r5, r3
 8012062:	eba8 0803 	sub.w	r8, r8, r3
 8012066:	9b07      	ldr	r3, [sp, #28]
 8012068:	b1eb      	cbz	r3, 80120a6 <_dtoa_r+0x76e>
 801206a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801206c:	2b00      	cmp	r3, #0
 801206e:	d067      	beq.n	8012140 <_dtoa_r+0x808>
 8012070:	b18f      	cbz	r7, 8012096 <_dtoa_r+0x75e>
 8012072:	4631      	mov	r1, r6
 8012074:	463a      	mov	r2, r7
 8012076:	4620      	mov	r0, r4
 8012078:	f001 f8fa 	bl	8013270 <__pow5mult>
 801207c:	9a04      	ldr	r2, [sp, #16]
 801207e:	4601      	mov	r1, r0
 8012080:	4606      	mov	r6, r0
 8012082:	4620      	mov	r0, r4
 8012084:	f001 f85d 	bl	8013142 <__multiply>
 8012088:	9904      	ldr	r1, [sp, #16]
 801208a:	9008      	str	r0, [sp, #32]
 801208c:	4620      	mov	r0, r4
 801208e:	f000 ff71 	bl	8012f74 <_Bfree>
 8012092:	9b08      	ldr	r3, [sp, #32]
 8012094:	9304      	str	r3, [sp, #16]
 8012096:	9b07      	ldr	r3, [sp, #28]
 8012098:	1bda      	subs	r2, r3, r7
 801209a:	d004      	beq.n	80120a6 <_dtoa_r+0x76e>
 801209c:	9904      	ldr	r1, [sp, #16]
 801209e:	4620      	mov	r0, r4
 80120a0:	f001 f8e6 	bl	8013270 <__pow5mult>
 80120a4:	9004      	str	r0, [sp, #16]
 80120a6:	2101      	movs	r1, #1
 80120a8:	4620      	mov	r0, r4
 80120aa:	f001 f841 	bl	8013130 <__i2b>
 80120ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80120b0:	4607      	mov	r7, r0
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	f000 81d0 	beq.w	8012458 <_dtoa_r+0xb20>
 80120b8:	461a      	mov	r2, r3
 80120ba:	4601      	mov	r1, r0
 80120bc:	4620      	mov	r0, r4
 80120be:	f001 f8d7 	bl	8013270 <__pow5mult>
 80120c2:	9b06      	ldr	r3, [sp, #24]
 80120c4:	2b01      	cmp	r3, #1
 80120c6:	4607      	mov	r7, r0
 80120c8:	dc40      	bgt.n	801214c <_dtoa_r+0x814>
 80120ca:	9b00      	ldr	r3, [sp, #0]
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	d139      	bne.n	8012144 <_dtoa_r+0x80c>
 80120d0:	9b01      	ldr	r3, [sp, #4]
 80120d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d136      	bne.n	8012148 <_dtoa_r+0x810>
 80120da:	9b01      	ldr	r3, [sp, #4]
 80120dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80120e0:	0d1b      	lsrs	r3, r3, #20
 80120e2:	051b      	lsls	r3, r3, #20
 80120e4:	b12b      	cbz	r3, 80120f2 <_dtoa_r+0x7ba>
 80120e6:	9b05      	ldr	r3, [sp, #20]
 80120e8:	3301      	adds	r3, #1
 80120ea:	9305      	str	r3, [sp, #20]
 80120ec:	f108 0801 	add.w	r8, r8, #1
 80120f0:	2301      	movs	r3, #1
 80120f2:	9307      	str	r3, [sp, #28]
 80120f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d12a      	bne.n	8012150 <_dtoa_r+0x818>
 80120fa:	2001      	movs	r0, #1
 80120fc:	e030      	b.n	8012160 <_dtoa_r+0x828>
 80120fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012100:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012104:	e795      	b.n	8012032 <_dtoa_r+0x6fa>
 8012106:	9b07      	ldr	r3, [sp, #28]
 8012108:	f109 37ff 	add.w	r7, r9, #4294967295
 801210c:	42bb      	cmp	r3, r7
 801210e:	bfbf      	itttt	lt
 8012110:	9b07      	ldrlt	r3, [sp, #28]
 8012112:	9707      	strlt	r7, [sp, #28]
 8012114:	1afa      	sublt	r2, r7, r3
 8012116:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8012118:	bfbb      	ittet	lt
 801211a:	189b      	addlt	r3, r3, r2
 801211c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801211e:	1bdf      	subge	r7, r3, r7
 8012120:	2700      	movlt	r7, #0
 8012122:	f1b9 0f00 	cmp.w	r9, #0
 8012126:	bfb5      	itete	lt
 8012128:	9b05      	ldrlt	r3, [sp, #20]
 801212a:	9d05      	ldrge	r5, [sp, #20]
 801212c:	eba3 0509 	sublt.w	r5, r3, r9
 8012130:	464b      	movge	r3, r9
 8012132:	bfb8      	it	lt
 8012134:	2300      	movlt	r3, #0
 8012136:	e77e      	b.n	8012036 <_dtoa_r+0x6fe>
 8012138:	9f07      	ldr	r7, [sp, #28]
 801213a:	9d05      	ldr	r5, [sp, #20]
 801213c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801213e:	e783      	b.n	8012048 <_dtoa_r+0x710>
 8012140:	9a07      	ldr	r2, [sp, #28]
 8012142:	e7ab      	b.n	801209c <_dtoa_r+0x764>
 8012144:	2300      	movs	r3, #0
 8012146:	e7d4      	b.n	80120f2 <_dtoa_r+0x7ba>
 8012148:	9b00      	ldr	r3, [sp, #0]
 801214a:	e7d2      	b.n	80120f2 <_dtoa_r+0x7ba>
 801214c:	2300      	movs	r3, #0
 801214e:	9307      	str	r3, [sp, #28]
 8012150:	693b      	ldr	r3, [r7, #16]
 8012152:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8012156:	6918      	ldr	r0, [r3, #16]
 8012158:	f000 ff9c 	bl	8013094 <__hi0bits>
 801215c:	f1c0 0020 	rsb	r0, r0, #32
 8012160:	4440      	add	r0, r8
 8012162:	f010 001f 	ands.w	r0, r0, #31
 8012166:	d047      	beq.n	80121f8 <_dtoa_r+0x8c0>
 8012168:	f1c0 0320 	rsb	r3, r0, #32
 801216c:	2b04      	cmp	r3, #4
 801216e:	dd3b      	ble.n	80121e8 <_dtoa_r+0x8b0>
 8012170:	9b05      	ldr	r3, [sp, #20]
 8012172:	f1c0 001c 	rsb	r0, r0, #28
 8012176:	4403      	add	r3, r0
 8012178:	9305      	str	r3, [sp, #20]
 801217a:	4405      	add	r5, r0
 801217c:	4480      	add	r8, r0
 801217e:	9b05      	ldr	r3, [sp, #20]
 8012180:	2b00      	cmp	r3, #0
 8012182:	dd05      	ble.n	8012190 <_dtoa_r+0x858>
 8012184:	461a      	mov	r2, r3
 8012186:	9904      	ldr	r1, [sp, #16]
 8012188:	4620      	mov	r0, r4
 801218a:	f001 f8bf 	bl	801330c <__lshift>
 801218e:	9004      	str	r0, [sp, #16]
 8012190:	f1b8 0f00 	cmp.w	r8, #0
 8012194:	dd05      	ble.n	80121a2 <_dtoa_r+0x86a>
 8012196:	4639      	mov	r1, r7
 8012198:	4642      	mov	r2, r8
 801219a:	4620      	mov	r0, r4
 801219c:	f001 f8b6 	bl	801330c <__lshift>
 80121a0:	4607      	mov	r7, r0
 80121a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80121a4:	b353      	cbz	r3, 80121fc <_dtoa_r+0x8c4>
 80121a6:	4639      	mov	r1, r7
 80121a8:	9804      	ldr	r0, [sp, #16]
 80121aa:	f001 f903 	bl	80133b4 <__mcmp>
 80121ae:	2800      	cmp	r0, #0
 80121b0:	da24      	bge.n	80121fc <_dtoa_r+0x8c4>
 80121b2:	2300      	movs	r3, #0
 80121b4:	220a      	movs	r2, #10
 80121b6:	9904      	ldr	r1, [sp, #16]
 80121b8:	4620      	mov	r0, r4
 80121ba:	f000 fef2 	bl	8012fa2 <__multadd>
 80121be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80121c0:	9004      	str	r0, [sp, #16]
 80121c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	f000 814d 	beq.w	8012466 <_dtoa_r+0xb2e>
 80121cc:	2300      	movs	r3, #0
 80121ce:	4631      	mov	r1, r6
 80121d0:	220a      	movs	r2, #10
 80121d2:	4620      	mov	r0, r4
 80121d4:	f000 fee5 	bl	8012fa2 <__multadd>
 80121d8:	9b02      	ldr	r3, [sp, #8]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	4606      	mov	r6, r0
 80121de:	dc4f      	bgt.n	8012280 <_dtoa_r+0x948>
 80121e0:	9b06      	ldr	r3, [sp, #24]
 80121e2:	2b02      	cmp	r3, #2
 80121e4:	dd4c      	ble.n	8012280 <_dtoa_r+0x948>
 80121e6:	e011      	b.n	801220c <_dtoa_r+0x8d4>
 80121e8:	d0c9      	beq.n	801217e <_dtoa_r+0x846>
 80121ea:	9a05      	ldr	r2, [sp, #20]
 80121ec:	331c      	adds	r3, #28
 80121ee:	441a      	add	r2, r3
 80121f0:	9205      	str	r2, [sp, #20]
 80121f2:	441d      	add	r5, r3
 80121f4:	4498      	add	r8, r3
 80121f6:	e7c2      	b.n	801217e <_dtoa_r+0x846>
 80121f8:	4603      	mov	r3, r0
 80121fa:	e7f6      	b.n	80121ea <_dtoa_r+0x8b2>
 80121fc:	f1b9 0f00 	cmp.w	r9, #0
 8012200:	dc38      	bgt.n	8012274 <_dtoa_r+0x93c>
 8012202:	9b06      	ldr	r3, [sp, #24]
 8012204:	2b02      	cmp	r3, #2
 8012206:	dd35      	ble.n	8012274 <_dtoa_r+0x93c>
 8012208:	f8cd 9008 	str.w	r9, [sp, #8]
 801220c:	9b02      	ldr	r3, [sp, #8]
 801220e:	b963      	cbnz	r3, 801222a <_dtoa_r+0x8f2>
 8012210:	4639      	mov	r1, r7
 8012212:	2205      	movs	r2, #5
 8012214:	4620      	mov	r0, r4
 8012216:	f000 fec4 	bl	8012fa2 <__multadd>
 801221a:	4601      	mov	r1, r0
 801221c:	4607      	mov	r7, r0
 801221e:	9804      	ldr	r0, [sp, #16]
 8012220:	f001 f8c8 	bl	80133b4 <__mcmp>
 8012224:	2800      	cmp	r0, #0
 8012226:	f73f adcc 	bgt.w	8011dc2 <_dtoa_r+0x48a>
 801222a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801222c:	465d      	mov	r5, fp
 801222e:	ea6f 0a03 	mvn.w	sl, r3
 8012232:	f04f 0900 	mov.w	r9, #0
 8012236:	4639      	mov	r1, r7
 8012238:	4620      	mov	r0, r4
 801223a:	f000 fe9b 	bl	8012f74 <_Bfree>
 801223e:	2e00      	cmp	r6, #0
 8012240:	f43f aeb7 	beq.w	8011fb2 <_dtoa_r+0x67a>
 8012244:	f1b9 0f00 	cmp.w	r9, #0
 8012248:	d005      	beq.n	8012256 <_dtoa_r+0x91e>
 801224a:	45b1      	cmp	r9, r6
 801224c:	d003      	beq.n	8012256 <_dtoa_r+0x91e>
 801224e:	4649      	mov	r1, r9
 8012250:	4620      	mov	r0, r4
 8012252:	f000 fe8f 	bl	8012f74 <_Bfree>
 8012256:	4631      	mov	r1, r6
 8012258:	4620      	mov	r0, r4
 801225a:	f000 fe8b 	bl	8012f74 <_Bfree>
 801225e:	e6a8      	b.n	8011fb2 <_dtoa_r+0x67a>
 8012260:	2700      	movs	r7, #0
 8012262:	463e      	mov	r6, r7
 8012264:	e7e1      	b.n	801222a <_dtoa_r+0x8f2>
 8012266:	f8dd a020 	ldr.w	sl, [sp, #32]
 801226a:	463e      	mov	r6, r7
 801226c:	e5a9      	b.n	8011dc2 <_dtoa_r+0x48a>
 801226e:	bf00      	nop
 8012270:	40240000 	.word	0x40240000
 8012274:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012276:	f8cd 9008 	str.w	r9, [sp, #8]
 801227a:	2b00      	cmp	r3, #0
 801227c:	f000 80fa 	beq.w	8012474 <_dtoa_r+0xb3c>
 8012280:	2d00      	cmp	r5, #0
 8012282:	dd05      	ble.n	8012290 <_dtoa_r+0x958>
 8012284:	4631      	mov	r1, r6
 8012286:	462a      	mov	r2, r5
 8012288:	4620      	mov	r0, r4
 801228a:	f001 f83f 	bl	801330c <__lshift>
 801228e:	4606      	mov	r6, r0
 8012290:	9b07      	ldr	r3, [sp, #28]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d04c      	beq.n	8012330 <_dtoa_r+0x9f8>
 8012296:	6871      	ldr	r1, [r6, #4]
 8012298:	4620      	mov	r0, r4
 801229a:	f000 fe37 	bl	8012f0c <_Balloc>
 801229e:	6932      	ldr	r2, [r6, #16]
 80122a0:	3202      	adds	r2, #2
 80122a2:	4605      	mov	r5, r0
 80122a4:	0092      	lsls	r2, r2, #2
 80122a6:	f106 010c 	add.w	r1, r6, #12
 80122aa:	300c      	adds	r0, #12
 80122ac:	f7fd fc98 	bl	800fbe0 <memcpy>
 80122b0:	2201      	movs	r2, #1
 80122b2:	4629      	mov	r1, r5
 80122b4:	4620      	mov	r0, r4
 80122b6:	f001 f829 	bl	801330c <__lshift>
 80122ba:	9b00      	ldr	r3, [sp, #0]
 80122bc:	f8cd b014 	str.w	fp, [sp, #20]
 80122c0:	f003 0301 	and.w	r3, r3, #1
 80122c4:	46b1      	mov	r9, r6
 80122c6:	9307      	str	r3, [sp, #28]
 80122c8:	4606      	mov	r6, r0
 80122ca:	4639      	mov	r1, r7
 80122cc:	9804      	ldr	r0, [sp, #16]
 80122ce:	f7ff faa5 	bl	801181c <quorem>
 80122d2:	4649      	mov	r1, r9
 80122d4:	4605      	mov	r5, r0
 80122d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80122da:	9804      	ldr	r0, [sp, #16]
 80122dc:	f001 f86a 	bl	80133b4 <__mcmp>
 80122e0:	4632      	mov	r2, r6
 80122e2:	9000      	str	r0, [sp, #0]
 80122e4:	4639      	mov	r1, r7
 80122e6:	4620      	mov	r0, r4
 80122e8:	f001 f87e 	bl	80133e8 <__mdiff>
 80122ec:	68c3      	ldr	r3, [r0, #12]
 80122ee:	4602      	mov	r2, r0
 80122f0:	bb03      	cbnz	r3, 8012334 <_dtoa_r+0x9fc>
 80122f2:	4601      	mov	r1, r0
 80122f4:	9008      	str	r0, [sp, #32]
 80122f6:	9804      	ldr	r0, [sp, #16]
 80122f8:	f001 f85c 	bl	80133b4 <__mcmp>
 80122fc:	9a08      	ldr	r2, [sp, #32]
 80122fe:	4603      	mov	r3, r0
 8012300:	4611      	mov	r1, r2
 8012302:	4620      	mov	r0, r4
 8012304:	9308      	str	r3, [sp, #32]
 8012306:	f000 fe35 	bl	8012f74 <_Bfree>
 801230a:	9b08      	ldr	r3, [sp, #32]
 801230c:	b9a3      	cbnz	r3, 8012338 <_dtoa_r+0xa00>
 801230e:	9a06      	ldr	r2, [sp, #24]
 8012310:	b992      	cbnz	r2, 8012338 <_dtoa_r+0xa00>
 8012312:	9a07      	ldr	r2, [sp, #28]
 8012314:	b982      	cbnz	r2, 8012338 <_dtoa_r+0xa00>
 8012316:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801231a:	d029      	beq.n	8012370 <_dtoa_r+0xa38>
 801231c:	9b00      	ldr	r3, [sp, #0]
 801231e:	2b00      	cmp	r3, #0
 8012320:	dd01      	ble.n	8012326 <_dtoa_r+0x9ee>
 8012322:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8012326:	9b05      	ldr	r3, [sp, #20]
 8012328:	1c5d      	adds	r5, r3, #1
 801232a:	f883 8000 	strb.w	r8, [r3]
 801232e:	e782      	b.n	8012236 <_dtoa_r+0x8fe>
 8012330:	4630      	mov	r0, r6
 8012332:	e7c2      	b.n	80122ba <_dtoa_r+0x982>
 8012334:	2301      	movs	r3, #1
 8012336:	e7e3      	b.n	8012300 <_dtoa_r+0x9c8>
 8012338:	9a00      	ldr	r2, [sp, #0]
 801233a:	2a00      	cmp	r2, #0
 801233c:	db04      	blt.n	8012348 <_dtoa_r+0xa10>
 801233e:	d125      	bne.n	801238c <_dtoa_r+0xa54>
 8012340:	9a06      	ldr	r2, [sp, #24]
 8012342:	bb1a      	cbnz	r2, 801238c <_dtoa_r+0xa54>
 8012344:	9a07      	ldr	r2, [sp, #28]
 8012346:	bb0a      	cbnz	r2, 801238c <_dtoa_r+0xa54>
 8012348:	2b00      	cmp	r3, #0
 801234a:	ddec      	ble.n	8012326 <_dtoa_r+0x9ee>
 801234c:	2201      	movs	r2, #1
 801234e:	9904      	ldr	r1, [sp, #16]
 8012350:	4620      	mov	r0, r4
 8012352:	f000 ffdb 	bl	801330c <__lshift>
 8012356:	4639      	mov	r1, r7
 8012358:	9004      	str	r0, [sp, #16]
 801235a:	f001 f82b 	bl	80133b4 <__mcmp>
 801235e:	2800      	cmp	r0, #0
 8012360:	dc03      	bgt.n	801236a <_dtoa_r+0xa32>
 8012362:	d1e0      	bne.n	8012326 <_dtoa_r+0x9ee>
 8012364:	f018 0f01 	tst.w	r8, #1
 8012368:	d0dd      	beq.n	8012326 <_dtoa_r+0x9ee>
 801236a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801236e:	d1d8      	bne.n	8012322 <_dtoa_r+0x9ea>
 8012370:	9b05      	ldr	r3, [sp, #20]
 8012372:	9a05      	ldr	r2, [sp, #20]
 8012374:	1c5d      	adds	r5, r3, #1
 8012376:	2339      	movs	r3, #57	; 0x39
 8012378:	7013      	strb	r3, [r2, #0]
 801237a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801237e:	2b39      	cmp	r3, #57	; 0x39
 8012380:	f105 32ff 	add.w	r2, r5, #4294967295
 8012384:	d04f      	beq.n	8012426 <_dtoa_r+0xaee>
 8012386:	3301      	adds	r3, #1
 8012388:	7013      	strb	r3, [r2, #0]
 801238a:	e754      	b.n	8012236 <_dtoa_r+0x8fe>
 801238c:	9a05      	ldr	r2, [sp, #20]
 801238e:	2b00      	cmp	r3, #0
 8012390:	f102 0501 	add.w	r5, r2, #1
 8012394:	dd06      	ble.n	80123a4 <_dtoa_r+0xa6c>
 8012396:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801239a:	d0e9      	beq.n	8012370 <_dtoa_r+0xa38>
 801239c:	f108 0801 	add.w	r8, r8, #1
 80123a0:	9b05      	ldr	r3, [sp, #20]
 80123a2:	e7c2      	b.n	801232a <_dtoa_r+0x9f2>
 80123a4:	9a02      	ldr	r2, [sp, #8]
 80123a6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80123aa:	eba5 030b 	sub.w	r3, r5, fp
 80123ae:	4293      	cmp	r3, r2
 80123b0:	d021      	beq.n	80123f6 <_dtoa_r+0xabe>
 80123b2:	2300      	movs	r3, #0
 80123b4:	220a      	movs	r2, #10
 80123b6:	9904      	ldr	r1, [sp, #16]
 80123b8:	4620      	mov	r0, r4
 80123ba:	f000 fdf2 	bl	8012fa2 <__multadd>
 80123be:	45b1      	cmp	r9, r6
 80123c0:	9004      	str	r0, [sp, #16]
 80123c2:	f04f 0300 	mov.w	r3, #0
 80123c6:	f04f 020a 	mov.w	r2, #10
 80123ca:	4649      	mov	r1, r9
 80123cc:	4620      	mov	r0, r4
 80123ce:	d105      	bne.n	80123dc <_dtoa_r+0xaa4>
 80123d0:	f000 fde7 	bl	8012fa2 <__multadd>
 80123d4:	4681      	mov	r9, r0
 80123d6:	4606      	mov	r6, r0
 80123d8:	9505      	str	r5, [sp, #20]
 80123da:	e776      	b.n	80122ca <_dtoa_r+0x992>
 80123dc:	f000 fde1 	bl	8012fa2 <__multadd>
 80123e0:	4631      	mov	r1, r6
 80123e2:	4681      	mov	r9, r0
 80123e4:	2300      	movs	r3, #0
 80123e6:	220a      	movs	r2, #10
 80123e8:	4620      	mov	r0, r4
 80123ea:	f000 fdda 	bl	8012fa2 <__multadd>
 80123ee:	4606      	mov	r6, r0
 80123f0:	e7f2      	b.n	80123d8 <_dtoa_r+0xaa0>
 80123f2:	f04f 0900 	mov.w	r9, #0
 80123f6:	2201      	movs	r2, #1
 80123f8:	9904      	ldr	r1, [sp, #16]
 80123fa:	4620      	mov	r0, r4
 80123fc:	f000 ff86 	bl	801330c <__lshift>
 8012400:	4639      	mov	r1, r7
 8012402:	9004      	str	r0, [sp, #16]
 8012404:	f000 ffd6 	bl	80133b4 <__mcmp>
 8012408:	2800      	cmp	r0, #0
 801240a:	dcb6      	bgt.n	801237a <_dtoa_r+0xa42>
 801240c:	d102      	bne.n	8012414 <_dtoa_r+0xadc>
 801240e:	f018 0f01 	tst.w	r8, #1
 8012412:	d1b2      	bne.n	801237a <_dtoa_r+0xa42>
 8012414:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012418:	2b30      	cmp	r3, #48	; 0x30
 801241a:	f105 32ff 	add.w	r2, r5, #4294967295
 801241e:	f47f af0a 	bne.w	8012236 <_dtoa_r+0x8fe>
 8012422:	4615      	mov	r5, r2
 8012424:	e7f6      	b.n	8012414 <_dtoa_r+0xadc>
 8012426:	4593      	cmp	fp, r2
 8012428:	d105      	bne.n	8012436 <_dtoa_r+0xafe>
 801242a:	2331      	movs	r3, #49	; 0x31
 801242c:	f10a 0a01 	add.w	sl, sl, #1
 8012430:	f88b 3000 	strb.w	r3, [fp]
 8012434:	e6ff      	b.n	8012236 <_dtoa_r+0x8fe>
 8012436:	4615      	mov	r5, r2
 8012438:	e79f      	b.n	801237a <_dtoa_r+0xa42>
 801243a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80124a0 <_dtoa_r+0xb68>
 801243e:	e007      	b.n	8012450 <_dtoa_r+0xb18>
 8012440:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012442:	f8df b060 	ldr.w	fp, [pc, #96]	; 80124a4 <_dtoa_r+0xb6c>
 8012446:	b11b      	cbz	r3, 8012450 <_dtoa_r+0xb18>
 8012448:	f10b 0308 	add.w	r3, fp, #8
 801244c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801244e:	6013      	str	r3, [r2, #0]
 8012450:	4658      	mov	r0, fp
 8012452:	b017      	add	sp, #92	; 0x5c
 8012454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012458:	9b06      	ldr	r3, [sp, #24]
 801245a:	2b01      	cmp	r3, #1
 801245c:	f77f ae35 	ble.w	80120ca <_dtoa_r+0x792>
 8012460:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012462:	9307      	str	r3, [sp, #28]
 8012464:	e649      	b.n	80120fa <_dtoa_r+0x7c2>
 8012466:	9b02      	ldr	r3, [sp, #8]
 8012468:	2b00      	cmp	r3, #0
 801246a:	dc03      	bgt.n	8012474 <_dtoa_r+0xb3c>
 801246c:	9b06      	ldr	r3, [sp, #24]
 801246e:	2b02      	cmp	r3, #2
 8012470:	f73f aecc 	bgt.w	801220c <_dtoa_r+0x8d4>
 8012474:	465d      	mov	r5, fp
 8012476:	4639      	mov	r1, r7
 8012478:	9804      	ldr	r0, [sp, #16]
 801247a:	f7ff f9cf 	bl	801181c <quorem>
 801247e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8012482:	f805 8b01 	strb.w	r8, [r5], #1
 8012486:	9a02      	ldr	r2, [sp, #8]
 8012488:	eba5 030b 	sub.w	r3, r5, fp
 801248c:	429a      	cmp	r2, r3
 801248e:	ddb0      	ble.n	80123f2 <_dtoa_r+0xaba>
 8012490:	2300      	movs	r3, #0
 8012492:	220a      	movs	r2, #10
 8012494:	9904      	ldr	r1, [sp, #16]
 8012496:	4620      	mov	r0, r4
 8012498:	f000 fd83 	bl	8012fa2 <__multadd>
 801249c:	9004      	str	r0, [sp, #16]
 801249e:	e7ea      	b.n	8012476 <_dtoa_r+0xb3e>
 80124a0:	08014110 	.word	0x08014110
 80124a4:	08014190 	.word	0x08014190

080124a8 <__sflush_r>:
 80124a8:	898a      	ldrh	r2, [r1, #12]
 80124aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124ae:	4605      	mov	r5, r0
 80124b0:	0710      	lsls	r0, r2, #28
 80124b2:	460c      	mov	r4, r1
 80124b4:	d458      	bmi.n	8012568 <__sflush_r+0xc0>
 80124b6:	684b      	ldr	r3, [r1, #4]
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	dc05      	bgt.n	80124c8 <__sflush_r+0x20>
 80124bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80124be:	2b00      	cmp	r3, #0
 80124c0:	dc02      	bgt.n	80124c8 <__sflush_r+0x20>
 80124c2:	2000      	movs	r0, #0
 80124c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80124ca:	2e00      	cmp	r6, #0
 80124cc:	d0f9      	beq.n	80124c2 <__sflush_r+0x1a>
 80124ce:	2300      	movs	r3, #0
 80124d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80124d4:	682f      	ldr	r7, [r5, #0]
 80124d6:	6a21      	ldr	r1, [r4, #32]
 80124d8:	602b      	str	r3, [r5, #0]
 80124da:	d032      	beq.n	8012542 <__sflush_r+0x9a>
 80124dc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80124de:	89a3      	ldrh	r3, [r4, #12]
 80124e0:	075a      	lsls	r2, r3, #29
 80124e2:	d505      	bpl.n	80124f0 <__sflush_r+0x48>
 80124e4:	6863      	ldr	r3, [r4, #4]
 80124e6:	1ac0      	subs	r0, r0, r3
 80124e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80124ea:	b10b      	cbz	r3, 80124f0 <__sflush_r+0x48>
 80124ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80124ee:	1ac0      	subs	r0, r0, r3
 80124f0:	2300      	movs	r3, #0
 80124f2:	4602      	mov	r2, r0
 80124f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80124f6:	6a21      	ldr	r1, [r4, #32]
 80124f8:	4628      	mov	r0, r5
 80124fa:	47b0      	blx	r6
 80124fc:	1c43      	adds	r3, r0, #1
 80124fe:	89a3      	ldrh	r3, [r4, #12]
 8012500:	d106      	bne.n	8012510 <__sflush_r+0x68>
 8012502:	6829      	ldr	r1, [r5, #0]
 8012504:	291d      	cmp	r1, #29
 8012506:	d848      	bhi.n	801259a <__sflush_r+0xf2>
 8012508:	4a29      	ldr	r2, [pc, #164]	; (80125b0 <__sflush_r+0x108>)
 801250a:	40ca      	lsrs	r2, r1
 801250c:	07d6      	lsls	r6, r2, #31
 801250e:	d544      	bpl.n	801259a <__sflush_r+0xf2>
 8012510:	2200      	movs	r2, #0
 8012512:	6062      	str	r2, [r4, #4]
 8012514:	04d9      	lsls	r1, r3, #19
 8012516:	6922      	ldr	r2, [r4, #16]
 8012518:	6022      	str	r2, [r4, #0]
 801251a:	d504      	bpl.n	8012526 <__sflush_r+0x7e>
 801251c:	1c42      	adds	r2, r0, #1
 801251e:	d101      	bne.n	8012524 <__sflush_r+0x7c>
 8012520:	682b      	ldr	r3, [r5, #0]
 8012522:	b903      	cbnz	r3, 8012526 <__sflush_r+0x7e>
 8012524:	6560      	str	r0, [r4, #84]	; 0x54
 8012526:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012528:	602f      	str	r7, [r5, #0]
 801252a:	2900      	cmp	r1, #0
 801252c:	d0c9      	beq.n	80124c2 <__sflush_r+0x1a>
 801252e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012532:	4299      	cmp	r1, r3
 8012534:	d002      	beq.n	801253c <__sflush_r+0x94>
 8012536:	4628      	mov	r0, r5
 8012538:	f001 f8f6 	bl	8013728 <_free_r>
 801253c:	2000      	movs	r0, #0
 801253e:	6360      	str	r0, [r4, #52]	; 0x34
 8012540:	e7c0      	b.n	80124c4 <__sflush_r+0x1c>
 8012542:	2301      	movs	r3, #1
 8012544:	4628      	mov	r0, r5
 8012546:	47b0      	blx	r6
 8012548:	1c41      	adds	r1, r0, #1
 801254a:	d1c8      	bne.n	80124de <__sflush_r+0x36>
 801254c:	682b      	ldr	r3, [r5, #0]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d0c5      	beq.n	80124de <__sflush_r+0x36>
 8012552:	2b1d      	cmp	r3, #29
 8012554:	d001      	beq.n	801255a <__sflush_r+0xb2>
 8012556:	2b16      	cmp	r3, #22
 8012558:	d101      	bne.n	801255e <__sflush_r+0xb6>
 801255a:	602f      	str	r7, [r5, #0]
 801255c:	e7b1      	b.n	80124c2 <__sflush_r+0x1a>
 801255e:	89a3      	ldrh	r3, [r4, #12]
 8012560:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012564:	81a3      	strh	r3, [r4, #12]
 8012566:	e7ad      	b.n	80124c4 <__sflush_r+0x1c>
 8012568:	690f      	ldr	r7, [r1, #16]
 801256a:	2f00      	cmp	r7, #0
 801256c:	d0a9      	beq.n	80124c2 <__sflush_r+0x1a>
 801256e:	0793      	lsls	r3, r2, #30
 8012570:	680e      	ldr	r6, [r1, #0]
 8012572:	bf08      	it	eq
 8012574:	694b      	ldreq	r3, [r1, #20]
 8012576:	600f      	str	r7, [r1, #0]
 8012578:	bf18      	it	ne
 801257a:	2300      	movne	r3, #0
 801257c:	eba6 0807 	sub.w	r8, r6, r7
 8012580:	608b      	str	r3, [r1, #8]
 8012582:	f1b8 0f00 	cmp.w	r8, #0
 8012586:	dd9c      	ble.n	80124c2 <__sflush_r+0x1a>
 8012588:	4643      	mov	r3, r8
 801258a:	463a      	mov	r2, r7
 801258c:	6a21      	ldr	r1, [r4, #32]
 801258e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012590:	4628      	mov	r0, r5
 8012592:	47b0      	blx	r6
 8012594:	2800      	cmp	r0, #0
 8012596:	dc06      	bgt.n	80125a6 <__sflush_r+0xfe>
 8012598:	89a3      	ldrh	r3, [r4, #12]
 801259a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801259e:	81a3      	strh	r3, [r4, #12]
 80125a0:	f04f 30ff 	mov.w	r0, #4294967295
 80125a4:	e78e      	b.n	80124c4 <__sflush_r+0x1c>
 80125a6:	4407      	add	r7, r0
 80125a8:	eba8 0800 	sub.w	r8, r8, r0
 80125ac:	e7e9      	b.n	8012582 <__sflush_r+0xda>
 80125ae:	bf00      	nop
 80125b0:	20400001 	.word	0x20400001

080125b4 <_fflush_r>:
 80125b4:	b538      	push	{r3, r4, r5, lr}
 80125b6:	690b      	ldr	r3, [r1, #16]
 80125b8:	4605      	mov	r5, r0
 80125ba:	460c      	mov	r4, r1
 80125bc:	b1db      	cbz	r3, 80125f6 <_fflush_r+0x42>
 80125be:	b118      	cbz	r0, 80125c8 <_fflush_r+0x14>
 80125c0:	6983      	ldr	r3, [r0, #24]
 80125c2:	b90b      	cbnz	r3, 80125c8 <_fflush_r+0x14>
 80125c4:	f000 f860 	bl	8012688 <__sinit>
 80125c8:	4b0c      	ldr	r3, [pc, #48]	; (80125fc <_fflush_r+0x48>)
 80125ca:	429c      	cmp	r4, r3
 80125cc:	d109      	bne.n	80125e2 <_fflush_r+0x2e>
 80125ce:	686c      	ldr	r4, [r5, #4]
 80125d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80125d4:	b17b      	cbz	r3, 80125f6 <_fflush_r+0x42>
 80125d6:	4621      	mov	r1, r4
 80125d8:	4628      	mov	r0, r5
 80125da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80125de:	f7ff bf63 	b.w	80124a8 <__sflush_r>
 80125e2:	4b07      	ldr	r3, [pc, #28]	; (8012600 <_fflush_r+0x4c>)
 80125e4:	429c      	cmp	r4, r3
 80125e6:	d101      	bne.n	80125ec <_fflush_r+0x38>
 80125e8:	68ac      	ldr	r4, [r5, #8]
 80125ea:	e7f1      	b.n	80125d0 <_fflush_r+0x1c>
 80125ec:	4b05      	ldr	r3, [pc, #20]	; (8012604 <_fflush_r+0x50>)
 80125ee:	429c      	cmp	r4, r3
 80125f0:	bf08      	it	eq
 80125f2:	68ec      	ldreq	r4, [r5, #12]
 80125f4:	e7ec      	b.n	80125d0 <_fflush_r+0x1c>
 80125f6:	2000      	movs	r0, #0
 80125f8:	bd38      	pop	{r3, r4, r5, pc}
 80125fa:	bf00      	nop
 80125fc:	080141c0 	.word	0x080141c0
 8012600:	080141e0 	.word	0x080141e0
 8012604:	080141a0 	.word	0x080141a0

08012608 <std>:
 8012608:	2300      	movs	r3, #0
 801260a:	b510      	push	{r4, lr}
 801260c:	4604      	mov	r4, r0
 801260e:	e9c0 3300 	strd	r3, r3, [r0]
 8012612:	6083      	str	r3, [r0, #8]
 8012614:	8181      	strh	r1, [r0, #12]
 8012616:	6643      	str	r3, [r0, #100]	; 0x64
 8012618:	81c2      	strh	r2, [r0, #14]
 801261a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801261e:	6183      	str	r3, [r0, #24]
 8012620:	4619      	mov	r1, r3
 8012622:	2208      	movs	r2, #8
 8012624:	305c      	adds	r0, #92	; 0x5c
 8012626:	f7fd fae6 	bl	800fbf6 <memset>
 801262a:	4b05      	ldr	r3, [pc, #20]	; (8012640 <std+0x38>)
 801262c:	6263      	str	r3, [r4, #36]	; 0x24
 801262e:	4b05      	ldr	r3, [pc, #20]	; (8012644 <std+0x3c>)
 8012630:	62a3      	str	r3, [r4, #40]	; 0x28
 8012632:	4b05      	ldr	r3, [pc, #20]	; (8012648 <std+0x40>)
 8012634:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012636:	4b05      	ldr	r3, [pc, #20]	; (801264c <std+0x44>)
 8012638:	6224      	str	r4, [r4, #32]
 801263a:	6323      	str	r3, [r4, #48]	; 0x30
 801263c:	bd10      	pop	{r4, pc}
 801263e:	bf00      	nop
 8012640:	08013dbd 	.word	0x08013dbd
 8012644:	08013ddf 	.word	0x08013ddf
 8012648:	08013e17 	.word	0x08013e17
 801264c:	08013e3b 	.word	0x08013e3b

08012650 <_cleanup_r>:
 8012650:	4901      	ldr	r1, [pc, #4]	; (8012658 <_cleanup_r+0x8>)
 8012652:	f000 b885 	b.w	8012760 <_fwalk_reent>
 8012656:	bf00      	nop
 8012658:	080125b5 	.word	0x080125b5

0801265c <__sfmoreglue>:
 801265c:	b570      	push	{r4, r5, r6, lr}
 801265e:	1e4a      	subs	r2, r1, #1
 8012660:	2568      	movs	r5, #104	; 0x68
 8012662:	4355      	muls	r5, r2
 8012664:	460e      	mov	r6, r1
 8012666:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801266a:	f001 f8ab 	bl	80137c4 <_malloc_r>
 801266e:	4604      	mov	r4, r0
 8012670:	b140      	cbz	r0, 8012684 <__sfmoreglue+0x28>
 8012672:	2100      	movs	r1, #0
 8012674:	e9c0 1600 	strd	r1, r6, [r0]
 8012678:	300c      	adds	r0, #12
 801267a:	60a0      	str	r0, [r4, #8]
 801267c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012680:	f7fd fab9 	bl	800fbf6 <memset>
 8012684:	4620      	mov	r0, r4
 8012686:	bd70      	pop	{r4, r5, r6, pc}

08012688 <__sinit>:
 8012688:	6983      	ldr	r3, [r0, #24]
 801268a:	b510      	push	{r4, lr}
 801268c:	4604      	mov	r4, r0
 801268e:	bb33      	cbnz	r3, 80126de <__sinit+0x56>
 8012690:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8012694:	6503      	str	r3, [r0, #80]	; 0x50
 8012696:	4b12      	ldr	r3, [pc, #72]	; (80126e0 <__sinit+0x58>)
 8012698:	4a12      	ldr	r2, [pc, #72]	; (80126e4 <__sinit+0x5c>)
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	6282      	str	r2, [r0, #40]	; 0x28
 801269e:	4298      	cmp	r0, r3
 80126a0:	bf04      	itt	eq
 80126a2:	2301      	moveq	r3, #1
 80126a4:	6183      	streq	r3, [r0, #24]
 80126a6:	f000 f81f 	bl	80126e8 <__sfp>
 80126aa:	6060      	str	r0, [r4, #4]
 80126ac:	4620      	mov	r0, r4
 80126ae:	f000 f81b 	bl	80126e8 <__sfp>
 80126b2:	60a0      	str	r0, [r4, #8]
 80126b4:	4620      	mov	r0, r4
 80126b6:	f000 f817 	bl	80126e8 <__sfp>
 80126ba:	2200      	movs	r2, #0
 80126bc:	60e0      	str	r0, [r4, #12]
 80126be:	2104      	movs	r1, #4
 80126c0:	6860      	ldr	r0, [r4, #4]
 80126c2:	f7ff ffa1 	bl	8012608 <std>
 80126c6:	2201      	movs	r2, #1
 80126c8:	2109      	movs	r1, #9
 80126ca:	68a0      	ldr	r0, [r4, #8]
 80126cc:	f7ff ff9c 	bl	8012608 <std>
 80126d0:	2202      	movs	r2, #2
 80126d2:	2112      	movs	r1, #18
 80126d4:	68e0      	ldr	r0, [r4, #12]
 80126d6:	f7ff ff97 	bl	8012608 <std>
 80126da:	2301      	movs	r3, #1
 80126dc:	61a3      	str	r3, [r4, #24]
 80126de:	bd10      	pop	{r4, pc}
 80126e0:	080140fc 	.word	0x080140fc
 80126e4:	08012651 	.word	0x08012651

080126e8 <__sfp>:
 80126e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126ea:	4b1b      	ldr	r3, [pc, #108]	; (8012758 <__sfp+0x70>)
 80126ec:	681e      	ldr	r6, [r3, #0]
 80126ee:	69b3      	ldr	r3, [r6, #24]
 80126f0:	4607      	mov	r7, r0
 80126f2:	b913      	cbnz	r3, 80126fa <__sfp+0x12>
 80126f4:	4630      	mov	r0, r6
 80126f6:	f7ff ffc7 	bl	8012688 <__sinit>
 80126fa:	3648      	adds	r6, #72	; 0x48
 80126fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012700:	3b01      	subs	r3, #1
 8012702:	d503      	bpl.n	801270c <__sfp+0x24>
 8012704:	6833      	ldr	r3, [r6, #0]
 8012706:	b133      	cbz	r3, 8012716 <__sfp+0x2e>
 8012708:	6836      	ldr	r6, [r6, #0]
 801270a:	e7f7      	b.n	80126fc <__sfp+0x14>
 801270c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012710:	b16d      	cbz	r5, 801272e <__sfp+0x46>
 8012712:	3468      	adds	r4, #104	; 0x68
 8012714:	e7f4      	b.n	8012700 <__sfp+0x18>
 8012716:	2104      	movs	r1, #4
 8012718:	4638      	mov	r0, r7
 801271a:	f7ff ff9f 	bl	801265c <__sfmoreglue>
 801271e:	6030      	str	r0, [r6, #0]
 8012720:	2800      	cmp	r0, #0
 8012722:	d1f1      	bne.n	8012708 <__sfp+0x20>
 8012724:	230c      	movs	r3, #12
 8012726:	603b      	str	r3, [r7, #0]
 8012728:	4604      	mov	r4, r0
 801272a:	4620      	mov	r0, r4
 801272c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801272e:	4b0b      	ldr	r3, [pc, #44]	; (801275c <__sfp+0x74>)
 8012730:	6665      	str	r5, [r4, #100]	; 0x64
 8012732:	e9c4 5500 	strd	r5, r5, [r4]
 8012736:	60a5      	str	r5, [r4, #8]
 8012738:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801273c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8012740:	2208      	movs	r2, #8
 8012742:	4629      	mov	r1, r5
 8012744:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012748:	f7fd fa55 	bl	800fbf6 <memset>
 801274c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012750:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012754:	e7e9      	b.n	801272a <__sfp+0x42>
 8012756:	bf00      	nop
 8012758:	080140fc 	.word	0x080140fc
 801275c:	ffff0001 	.word	0xffff0001

08012760 <_fwalk_reent>:
 8012760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012764:	4680      	mov	r8, r0
 8012766:	4689      	mov	r9, r1
 8012768:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801276c:	2600      	movs	r6, #0
 801276e:	b914      	cbnz	r4, 8012776 <_fwalk_reent+0x16>
 8012770:	4630      	mov	r0, r6
 8012772:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012776:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801277a:	3f01      	subs	r7, #1
 801277c:	d501      	bpl.n	8012782 <_fwalk_reent+0x22>
 801277e:	6824      	ldr	r4, [r4, #0]
 8012780:	e7f5      	b.n	801276e <_fwalk_reent+0xe>
 8012782:	89ab      	ldrh	r3, [r5, #12]
 8012784:	2b01      	cmp	r3, #1
 8012786:	d907      	bls.n	8012798 <_fwalk_reent+0x38>
 8012788:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801278c:	3301      	adds	r3, #1
 801278e:	d003      	beq.n	8012798 <_fwalk_reent+0x38>
 8012790:	4629      	mov	r1, r5
 8012792:	4640      	mov	r0, r8
 8012794:	47c8      	blx	r9
 8012796:	4306      	orrs	r6, r0
 8012798:	3568      	adds	r5, #104	; 0x68
 801279a:	e7ee      	b.n	801277a <_fwalk_reent+0x1a>

0801279c <rshift>:
 801279c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801279e:	6906      	ldr	r6, [r0, #16]
 80127a0:	114b      	asrs	r3, r1, #5
 80127a2:	429e      	cmp	r6, r3
 80127a4:	f100 0414 	add.w	r4, r0, #20
 80127a8:	dd30      	ble.n	801280c <rshift+0x70>
 80127aa:	f011 011f 	ands.w	r1, r1, #31
 80127ae:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80127b2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80127b6:	d108      	bne.n	80127ca <rshift+0x2e>
 80127b8:	4621      	mov	r1, r4
 80127ba:	42b2      	cmp	r2, r6
 80127bc:	460b      	mov	r3, r1
 80127be:	d211      	bcs.n	80127e4 <rshift+0x48>
 80127c0:	f852 3b04 	ldr.w	r3, [r2], #4
 80127c4:	f841 3b04 	str.w	r3, [r1], #4
 80127c8:	e7f7      	b.n	80127ba <rshift+0x1e>
 80127ca:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80127ce:	f1c1 0c20 	rsb	ip, r1, #32
 80127d2:	40cd      	lsrs	r5, r1
 80127d4:	3204      	adds	r2, #4
 80127d6:	4623      	mov	r3, r4
 80127d8:	42b2      	cmp	r2, r6
 80127da:	4617      	mov	r7, r2
 80127dc:	d30c      	bcc.n	80127f8 <rshift+0x5c>
 80127de:	601d      	str	r5, [r3, #0]
 80127e0:	b105      	cbz	r5, 80127e4 <rshift+0x48>
 80127e2:	3304      	adds	r3, #4
 80127e4:	1b1a      	subs	r2, r3, r4
 80127e6:	42a3      	cmp	r3, r4
 80127e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80127ec:	bf08      	it	eq
 80127ee:	2300      	moveq	r3, #0
 80127f0:	6102      	str	r2, [r0, #16]
 80127f2:	bf08      	it	eq
 80127f4:	6143      	streq	r3, [r0, #20]
 80127f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80127f8:	683f      	ldr	r7, [r7, #0]
 80127fa:	fa07 f70c 	lsl.w	r7, r7, ip
 80127fe:	433d      	orrs	r5, r7
 8012800:	f843 5b04 	str.w	r5, [r3], #4
 8012804:	f852 5b04 	ldr.w	r5, [r2], #4
 8012808:	40cd      	lsrs	r5, r1
 801280a:	e7e5      	b.n	80127d8 <rshift+0x3c>
 801280c:	4623      	mov	r3, r4
 801280e:	e7e9      	b.n	80127e4 <rshift+0x48>

08012810 <__hexdig_fun>:
 8012810:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8012814:	2b09      	cmp	r3, #9
 8012816:	d802      	bhi.n	801281e <__hexdig_fun+0xe>
 8012818:	3820      	subs	r0, #32
 801281a:	b2c0      	uxtb	r0, r0
 801281c:	4770      	bx	lr
 801281e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8012822:	2b05      	cmp	r3, #5
 8012824:	d801      	bhi.n	801282a <__hexdig_fun+0x1a>
 8012826:	3847      	subs	r0, #71	; 0x47
 8012828:	e7f7      	b.n	801281a <__hexdig_fun+0xa>
 801282a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801282e:	2b05      	cmp	r3, #5
 8012830:	d801      	bhi.n	8012836 <__hexdig_fun+0x26>
 8012832:	3827      	subs	r0, #39	; 0x27
 8012834:	e7f1      	b.n	801281a <__hexdig_fun+0xa>
 8012836:	2000      	movs	r0, #0
 8012838:	4770      	bx	lr

0801283a <__gethex>:
 801283a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801283e:	b08b      	sub	sp, #44	; 0x2c
 8012840:	468a      	mov	sl, r1
 8012842:	9002      	str	r0, [sp, #8]
 8012844:	9816      	ldr	r0, [sp, #88]	; 0x58
 8012846:	9306      	str	r3, [sp, #24]
 8012848:	4690      	mov	r8, r2
 801284a:	f000 fad0 	bl	8012dee <__localeconv_l>
 801284e:	6803      	ldr	r3, [r0, #0]
 8012850:	9303      	str	r3, [sp, #12]
 8012852:	4618      	mov	r0, r3
 8012854:	f7f5 fbf4 	bl	8008040 <strlen>
 8012858:	9b03      	ldr	r3, [sp, #12]
 801285a:	9001      	str	r0, [sp, #4]
 801285c:	4403      	add	r3, r0
 801285e:	f04f 0b00 	mov.w	fp, #0
 8012862:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8012866:	9307      	str	r3, [sp, #28]
 8012868:	f8da 3000 	ldr.w	r3, [sl]
 801286c:	3302      	adds	r3, #2
 801286e:	461f      	mov	r7, r3
 8012870:	f813 0b01 	ldrb.w	r0, [r3], #1
 8012874:	2830      	cmp	r0, #48	; 0x30
 8012876:	d06c      	beq.n	8012952 <__gethex+0x118>
 8012878:	f7ff ffca 	bl	8012810 <__hexdig_fun>
 801287c:	4604      	mov	r4, r0
 801287e:	2800      	cmp	r0, #0
 8012880:	d16a      	bne.n	8012958 <__gethex+0x11e>
 8012882:	9a01      	ldr	r2, [sp, #4]
 8012884:	9903      	ldr	r1, [sp, #12]
 8012886:	4638      	mov	r0, r7
 8012888:	f001 fadb 	bl	8013e42 <strncmp>
 801288c:	2800      	cmp	r0, #0
 801288e:	d166      	bne.n	801295e <__gethex+0x124>
 8012890:	9b01      	ldr	r3, [sp, #4]
 8012892:	5cf8      	ldrb	r0, [r7, r3]
 8012894:	18fe      	adds	r6, r7, r3
 8012896:	f7ff ffbb 	bl	8012810 <__hexdig_fun>
 801289a:	2800      	cmp	r0, #0
 801289c:	d062      	beq.n	8012964 <__gethex+0x12a>
 801289e:	4633      	mov	r3, r6
 80128a0:	7818      	ldrb	r0, [r3, #0]
 80128a2:	2830      	cmp	r0, #48	; 0x30
 80128a4:	461f      	mov	r7, r3
 80128a6:	f103 0301 	add.w	r3, r3, #1
 80128aa:	d0f9      	beq.n	80128a0 <__gethex+0x66>
 80128ac:	f7ff ffb0 	bl	8012810 <__hexdig_fun>
 80128b0:	fab0 f580 	clz	r5, r0
 80128b4:	096d      	lsrs	r5, r5, #5
 80128b6:	4634      	mov	r4, r6
 80128b8:	f04f 0b01 	mov.w	fp, #1
 80128bc:	463a      	mov	r2, r7
 80128be:	4616      	mov	r6, r2
 80128c0:	3201      	adds	r2, #1
 80128c2:	7830      	ldrb	r0, [r6, #0]
 80128c4:	f7ff ffa4 	bl	8012810 <__hexdig_fun>
 80128c8:	2800      	cmp	r0, #0
 80128ca:	d1f8      	bne.n	80128be <__gethex+0x84>
 80128cc:	9a01      	ldr	r2, [sp, #4]
 80128ce:	9903      	ldr	r1, [sp, #12]
 80128d0:	4630      	mov	r0, r6
 80128d2:	f001 fab6 	bl	8013e42 <strncmp>
 80128d6:	b950      	cbnz	r0, 80128ee <__gethex+0xb4>
 80128d8:	b954      	cbnz	r4, 80128f0 <__gethex+0xb6>
 80128da:	9b01      	ldr	r3, [sp, #4]
 80128dc:	18f4      	adds	r4, r6, r3
 80128de:	4622      	mov	r2, r4
 80128e0:	4616      	mov	r6, r2
 80128e2:	3201      	adds	r2, #1
 80128e4:	7830      	ldrb	r0, [r6, #0]
 80128e6:	f7ff ff93 	bl	8012810 <__hexdig_fun>
 80128ea:	2800      	cmp	r0, #0
 80128ec:	d1f8      	bne.n	80128e0 <__gethex+0xa6>
 80128ee:	b10c      	cbz	r4, 80128f4 <__gethex+0xba>
 80128f0:	1ba4      	subs	r4, r4, r6
 80128f2:	00a4      	lsls	r4, r4, #2
 80128f4:	7833      	ldrb	r3, [r6, #0]
 80128f6:	2b50      	cmp	r3, #80	; 0x50
 80128f8:	d001      	beq.n	80128fe <__gethex+0xc4>
 80128fa:	2b70      	cmp	r3, #112	; 0x70
 80128fc:	d140      	bne.n	8012980 <__gethex+0x146>
 80128fe:	7873      	ldrb	r3, [r6, #1]
 8012900:	2b2b      	cmp	r3, #43	; 0x2b
 8012902:	d031      	beq.n	8012968 <__gethex+0x12e>
 8012904:	2b2d      	cmp	r3, #45	; 0x2d
 8012906:	d033      	beq.n	8012970 <__gethex+0x136>
 8012908:	1c71      	adds	r1, r6, #1
 801290a:	f04f 0900 	mov.w	r9, #0
 801290e:	7808      	ldrb	r0, [r1, #0]
 8012910:	f7ff ff7e 	bl	8012810 <__hexdig_fun>
 8012914:	1e43      	subs	r3, r0, #1
 8012916:	b2db      	uxtb	r3, r3
 8012918:	2b18      	cmp	r3, #24
 801291a:	d831      	bhi.n	8012980 <__gethex+0x146>
 801291c:	f1a0 0210 	sub.w	r2, r0, #16
 8012920:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012924:	f7ff ff74 	bl	8012810 <__hexdig_fun>
 8012928:	1e43      	subs	r3, r0, #1
 801292a:	b2db      	uxtb	r3, r3
 801292c:	2b18      	cmp	r3, #24
 801292e:	d922      	bls.n	8012976 <__gethex+0x13c>
 8012930:	f1b9 0f00 	cmp.w	r9, #0
 8012934:	d000      	beq.n	8012938 <__gethex+0xfe>
 8012936:	4252      	negs	r2, r2
 8012938:	4414      	add	r4, r2
 801293a:	f8ca 1000 	str.w	r1, [sl]
 801293e:	b30d      	cbz	r5, 8012984 <__gethex+0x14a>
 8012940:	f1bb 0f00 	cmp.w	fp, #0
 8012944:	bf0c      	ite	eq
 8012946:	2706      	moveq	r7, #6
 8012948:	2700      	movne	r7, #0
 801294a:	4638      	mov	r0, r7
 801294c:	b00b      	add	sp, #44	; 0x2c
 801294e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012952:	f10b 0b01 	add.w	fp, fp, #1
 8012956:	e78a      	b.n	801286e <__gethex+0x34>
 8012958:	2500      	movs	r5, #0
 801295a:	462c      	mov	r4, r5
 801295c:	e7ae      	b.n	80128bc <__gethex+0x82>
 801295e:	463e      	mov	r6, r7
 8012960:	2501      	movs	r5, #1
 8012962:	e7c7      	b.n	80128f4 <__gethex+0xba>
 8012964:	4604      	mov	r4, r0
 8012966:	e7fb      	b.n	8012960 <__gethex+0x126>
 8012968:	f04f 0900 	mov.w	r9, #0
 801296c:	1cb1      	adds	r1, r6, #2
 801296e:	e7ce      	b.n	801290e <__gethex+0xd4>
 8012970:	f04f 0901 	mov.w	r9, #1
 8012974:	e7fa      	b.n	801296c <__gethex+0x132>
 8012976:	230a      	movs	r3, #10
 8012978:	fb03 0202 	mla	r2, r3, r2, r0
 801297c:	3a10      	subs	r2, #16
 801297e:	e7cf      	b.n	8012920 <__gethex+0xe6>
 8012980:	4631      	mov	r1, r6
 8012982:	e7da      	b.n	801293a <__gethex+0x100>
 8012984:	1bf3      	subs	r3, r6, r7
 8012986:	3b01      	subs	r3, #1
 8012988:	4629      	mov	r1, r5
 801298a:	2b07      	cmp	r3, #7
 801298c:	dc49      	bgt.n	8012a22 <__gethex+0x1e8>
 801298e:	9802      	ldr	r0, [sp, #8]
 8012990:	f000 fabc 	bl	8012f0c <_Balloc>
 8012994:	9b01      	ldr	r3, [sp, #4]
 8012996:	f100 0914 	add.w	r9, r0, #20
 801299a:	f04f 0b00 	mov.w	fp, #0
 801299e:	f1c3 0301 	rsb	r3, r3, #1
 80129a2:	4605      	mov	r5, r0
 80129a4:	f8cd 9010 	str.w	r9, [sp, #16]
 80129a8:	46da      	mov	sl, fp
 80129aa:	9308      	str	r3, [sp, #32]
 80129ac:	42b7      	cmp	r7, r6
 80129ae:	d33b      	bcc.n	8012a28 <__gethex+0x1ee>
 80129b0:	9804      	ldr	r0, [sp, #16]
 80129b2:	f840 ab04 	str.w	sl, [r0], #4
 80129b6:	eba0 0009 	sub.w	r0, r0, r9
 80129ba:	1080      	asrs	r0, r0, #2
 80129bc:	6128      	str	r0, [r5, #16]
 80129be:	0147      	lsls	r7, r0, #5
 80129c0:	4650      	mov	r0, sl
 80129c2:	f000 fb67 	bl	8013094 <__hi0bits>
 80129c6:	f8d8 6000 	ldr.w	r6, [r8]
 80129ca:	1a3f      	subs	r7, r7, r0
 80129cc:	42b7      	cmp	r7, r6
 80129ce:	dd64      	ble.n	8012a9a <__gethex+0x260>
 80129d0:	1bbf      	subs	r7, r7, r6
 80129d2:	4639      	mov	r1, r7
 80129d4:	4628      	mov	r0, r5
 80129d6:	f000 fe77 	bl	80136c8 <__any_on>
 80129da:	4682      	mov	sl, r0
 80129dc:	b178      	cbz	r0, 80129fe <__gethex+0x1c4>
 80129de:	1e7b      	subs	r3, r7, #1
 80129e0:	1159      	asrs	r1, r3, #5
 80129e2:	f003 021f 	and.w	r2, r3, #31
 80129e6:	f04f 0a01 	mov.w	sl, #1
 80129ea:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80129ee:	fa0a f202 	lsl.w	r2, sl, r2
 80129f2:	420a      	tst	r2, r1
 80129f4:	d003      	beq.n	80129fe <__gethex+0x1c4>
 80129f6:	4553      	cmp	r3, sl
 80129f8:	dc46      	bgt.n	8012a88 <__gethex+0x24e>
 80129fa:	f04f 0a02 	mov.w	sl, #2
 80129fe:	4639      	mov	r1, r7
 8012a00:	4628      	mov	r0, r5
 8012a02:	f7ff fecb 	bl	801279c <rshift>
 8012a06:	443c      	add	r4, r7
 8012a08:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012a0c:	42a3      	cmp	r3, r4
 8012a0e:	da52      	bge.n	8012ab6 <__gethex+0x27c>
 8012a10:	4629      	mov	r1, r5
 8012a12:	9802      	ldr	r0, [sp, #8]
 8012a14:	f000 faae 	bl	8012f74 <_Bfree>
 8012a18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012a1a:	2300      	movs	r3, #0
 8012a1c:	6013      	str	r3, [r2, #0]
 8012a1e:	27a3      	movs	r7, #163	; 0xa3
 8012a20:	e793      	b.n	801294a <__gethex+0x110>
 8012a22:	3101      	adds	r1, #1
 8012a24:	105b      	asrs	r3, r3, #1
 8012a26:	e7b0      	b.n	801298a <__gethex+0x150>
 8012a28:	1e73      	subs	r3, r6, #1
 8012a2a:	9305      	str	r3, [sp, #20]
 8012a2c:	9a07      	ldr	r2, [sp, #28]
 8012a2e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012a32:	4293      	cmp	r3, r2
 8012a34:	d018      	beq.n	8012a68 <__gethex+0x22e>
 8012a36:	f1bb 0f20 	cmp.w	fp, #32
 8012a3a:	d107      	bne.n	8012a4c <__gethex+0x212>
 8012a3c:	9b04      	ldr	r3, [sp, #16]
 8012a3e:	f8c3 a000 	str.w	sl, [r3]
 8012a42:	3304      	adds	r3, #4
 8012a44:	f04f 0a00 	mov.w	sl, #0
 8012a48:	9304      	str	r3, [sp, #16]
 8012a4a:	46d3      	mov	fp, sl
 8012a4c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8012a50:	f7ff fede 	bl	8012810 <__hexdig_fun>
 8012a54:	f000 000f 	and.w	r0, r0, #15
 8012a58:	fa00 f00b 	lsl.w	r0, r0, fp
 8012a5c:	ea4a 0a00 	orr.w	sl, sl, r0
 8012a60:	f10b 0b04 	add.w	fp, fp, #4
 8012a64:	9b05      	ldr	r3, [sp, #20]
 8012a66:	e00d      	b.n	8012a84 <__gethex+0x24a>
 8012a68:	9b05      	ldr	r3, [sp, #20]
 8012a6a:	9a08      	ldr	r2, [sp, #32]
 8012a6c:	4413      	add	r3, r2
 8012a6e:	42bb      	cmp	r3, r7
 8012a70:	d3e1      	bcc.n	8012a36 <__gethex+0x1fc>
 8012a72:	4618      	mov	r0, r3
 8012a74:	9a01      	ldr	r2, [sp, #4]
 8012a76:	9903      	ldr	r1, [sp, #12]
 8012a78:	9309      	str	r3, [sp, #36]	; 0x24
 8012a7a:	f001 f9e2 	bl	8013e42 <strncmp>
 8012a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a80:	2800      	cmp	r0, #0
 8012a82:	d1d8      	bne.n	8012a36 <__gethex+0x1fc>
 8012a84:	461e      	mov	r6, r3
 8012a86:	e791      	b.n	80129ac <__gethex+0x172>
 8012a88:	1eb9      	subs	r1, r7, #2
 8012a8a:	4628      	mov	r0, r5
 8012a8c:	f000 fe1c 	bl	80136c8 <__any_on>
 8012a90:	2800      	cmp	r0, #0
 8012a92:	d0b2      	beq.n	80129fa <__gethex+0x1c0>
 8012a94:	f04f 0a03 	mov.w	sl, #3
 8012a98:	e7b1      	b.n	80129fe <__gethex+0x1c4>
 8012a9a:	da09      	bge.n	8012ab0 <__gethex+0x276>
 8012a9c:	1bf7      	subs	r7, r6, r7
 8012a9e:	4629      	mov	r1, r5
 8012aa0:	463a      	mov	r2, r7
 8012aa2:	9802      	ldr	r0, [sp, #8]
 8012aa4:	f000 fc32 	bl	801330c <__lshift>
 8012aa8:	1be4      	subs	r4, r4, r7
 8012aaa:	4605      	mov	r5, r0
 8012aac:	f100 0914 	add.w	r9, r0, #20
 8012ab0:	f04f 0a00 	mov.w	sl, #0
 8012ab4:	e7a8      	b.n	8012a08 <__gethex+0x1ce>
 8012ab6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8012aba:	42a0      	cmp	r0, r4
 8012abc:	dd6a      	ble.n	8012b94 <__gethex+0x35a>
 8012abe:	1b04      	subs	r4, r0, r4
 8012ac0:	42a6      	cmp	r6, r4
 8012ac2:	dc2e      	bgt.n	8012b22 <__gethex+0x2e8>
 8012ac4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012ac8:	2b02      	cmp	r3, #2
 8012aca:	d022      	beq.n	8012b12 <__gethex+0x2d8>
 8012acc:	2b03      	cmp	r3, #3
 8012ace:	d024      	beq.n	8012b1a <__gethex+0x2e0>
 8012ad0:	2b01      	cmp	r3, #1
 8012ad2:	d115      	bne.n	8012b00 <__gethex+0x2c6>
 8012ad4:	42a6      	cmp	r6, r4
 8012ad6:	d113      	bne.n	8012b00 <__gethex+0x2c6>
 8012ad8:	2e01      	cmp	r6, #1
 8012ada:	dc0b      	bgt.n	8012af4 <__gethex+0x2ba>
 8012adc:	9a06      	ldr	r2, [sp, #24]
 8012ade:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012ae2:	6013      	str	r3, [r2, #0]
 8012ae4:	2301      	movs	r3, #1
 8012ae6:	612b      	str	r3, [r5, #16]
 8012ae8:	f8c9 3000 	str.w	r3, [r9]
 8012aec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012aee:	2762      	movs	r7, #98	; 0x62
 8012af0:	601d      	str	r5, [r3, #0]
 8012af2:	e72a      	b.n	801294a <__gethex+0x110>
 8012af4:	1e71      	subs	r1, r6, #1
 8012af6:	4628      	mov	r0, r5
 8012af8:	f000 fde6 	bl	80136c8 <__any_on>
 8012afc:	2800      	cmp	r0, #0
 8012afe:	d1ed      	bne.n	8012adc <__gethex+0x2a2>
 8012b00:	4629      	mov	r1, r5
 8012b02:	9802      	ldr	r0, [sp, #8]
 8012b04:	f000 fa36 	bl	8012f74 <_Bfree>
 8012b08:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012b0a:	2300      	movs	r3, #0
 8012b0c:	6013      	str	r3, [r2, #0]
 8012b0e:	2750      	movs	r7, #80	; 0x50
 8012b10:	e71b      	b.n	801294a <__gethex+0x110>
 8012b12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d0e1      	beq.n	8012adc <__gethex+0x2a2>
 8012b18:	e7f2      	b.n	8012b00 <__gethex+0x2c6>
 8012b1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d1dd      	bne.n	8012adc <__gethex+0x2a2>
 8012b20:	e7ee      	b.n	8012b00 <__gethex+0x2c6>
 8012b22:	1e67      	subs	r7, r4, #1
 8012b24:	f1ba 0f00 	cmp.w	sl, #0
 8012b28:	d131      	bne.n	8012b8e <__gethex+0x354>
 8012b2a:	b127      	cbz	r7, 8012b36 <__gethex+0x2fc>
 8012b2c:	4639      	mov	r1, r7
 8012b2e:	4628      	mov	r0, r5
 8012b30:	f000 fdca 	bl	80136c8 <__any_on>
 8012b34:	4682      	mov	sl, r0
 8012b36:	117a      	asrs	r2, r7, #5
 8012b38:	2301      	movs	r3, #1
 8012b3a:	f007 071f 	and.w	r7, r7, #31
 8012b3e:	fa03 f707 	lsl.w	r7, r3, r7
 8012b42:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8012b46:	4621      	mov	r1, r4
 8012b48:	421f      	tst	r7, r3
 8012b4a:	4628      	mov	r0, r5
 8012b4c:	bf18      	it	ne
 8012b4e:	f04a 0a02 	orrne.w	sl, sl, #2
 8012b52:	1b36      	subs	r6, r6, r4
 8012b54:	f7ff fe22 	bl	801279c <rshift>
 8012b58:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8012b5c:	2702      	movs	r7, #2
 8012b5e:	f1ba 0f00 	cmp.w	sl, #0
 8012b62:	d048      	beq.n	8012bf6 <__gethex+0x3bc>
 8012b64:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012b68:	2b02      	cmp	r3, #2
 8012b6a:	d015      	beq.n	8012b98 <__gethex+0x35e>
 8012b6c:	2b03      	cmp	r3, #3
 8012b6e:	d017      	beq.n	8012ba0 <__gethex+0x366>
 8012b70:	2b01      	cmp	r3, #1
 8012b72:	d109      	bne.n	8012b88 <__gethex+0x34e>
 8012b74:	f01a 0f02 	tst.w	sl, #2
 8012b78:	d006      	beq.n	8012b88 <__gethex+0x34e>
 8012b7a:	f8d9 3000 	ldr.w	r3, [r9]
 8012b7e:	ea4a 0a03 	orr.w	sl, sl, r3
 8012b82:	f01a 0f01 	tst.w	sl, #1
 8012b86:	d10e      	bne.n	8012ba6 <__gethex+0x36c>
 8012b88:	f047 0710 	orr.w	r7, r7, #16
 8012b8c:	e033      	b.n	8012bf6 <__gethex+0x3bc>
 8012b8e:	f04f 0a01 	mov.w	sl, #1
 8012b92:	e7d0      	b.n	8012b36 <__gethex+0x2fc>
 8012b94:	2701      	movs	r7, #1
 8012b96:	e7e2      	b.n	8012b5e <__gethex+0x324>
 8012b98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012b9a:	f1c3 0301 	rsb	r3, r3, #1
 8012b9e:	9315      	str	r3, [sp, #84]	; 0x54
 8012ba0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	d0f0      	beq.n	8012b88 <__gethex+0x34e>
 8012ba6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8012baa:	f105 0314 	add.w	r3, r5, #20
 8012bae:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8012bb2:	eb03 010a 	add.w	r1, r3, sl
 8012bb6:	f04f 0c00 	mov.w	ip, #0
 8012bba:	4618      	mov	r0, r3
 8012bbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8012bc0:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012bc4:	d01c      	beq.n	8012c00 <__gethex+0x3c6>
 8012bc6:	3201      	adds	r2, #1
 8012bc8:	6002      	str	r2, [r0, #0]
 8012bca:	2f02      	cmp	r7, #2
 8012bcc:	f105 0314 	add.w	r3, r5, #20
 8012bd0:	d138      	bne.n	8012c44 <__gethex+0x40a>
 8012bd2:	f8d8 2000 	ldr.w	r2, [r8]
 8012bd6:	3a01      	subs	r2, #1
 8012bd8:	42b2      	cmp	r2, r6
 8012bda:	d10a      	bne.n	8012bf2 <__gethex+0x3b8>
 8012bdc:	1171      	asrs	r1, r6, #5
 8012bde:	2201      	movs	r2, #1
 8012be0:	f006 061f 	and.w	r6, r6, #31
 8012be4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012be8:	fa02 f606 	lsl.w	r6, r2, r6
 8012bec:	421e      	tst	r6, r3
 8012bee:	bf18      	it	ne
 8012bf0:	4617      	movne	r7, r2
 8012bf2:	f047 0720 	orr.w	r7, r7, #32
 8012bf6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012bf8:	601d      	str	r5, [r3, #0]
 8012bfa:	9b06      	ldr	r3, [sp, #24]
 8012bfc:	601c      	str	r4, [r3, #0]
 8012bfe:	e6a4      	b.n	801294a <__gethex+0x110>
 8012c00:	4299      	cmp	r1, r3
 8012c02:	f843 cc04 	str.w	ip, [r3, #-4]
 8012c06:	d8d8      	bhi.n	8012bba <__gethex+0x380>
 8012c08:	68ab      	ldr	r3, [r5, #8]
 8012c0a:	4599      	cmp	r9, r3
 8012c0c:	db12      	blt.n	8012c34 <__gethex+0x3fa>
 8012c0e:	6869      	ldr	r1, [r5, #4]
 8012c10:	9802      	ldr	r0, [sp, #8]
 8012c12:	3101      	adds	r1, #1
 8012c14:	f000 f97a 	bl	8012f0c <_Balloc>
 8012c18:	692a      	ldr	r2, [r5, #16]
 8012c1a:	3202      	adds	r2, #2
 8012c1c:	f105 010c 	add.w	r1, r5, #12
 8012c20:	4683      	mov	fp, r0
 8012c22:	0092      	lsls	r2, r2, #2
 8012c24:	300c      	adds	r0, #12
 8012c26:	f7fc ffdb 	bl	800fbe0 <memcpy>
 8012c2a:	4629      	mov	r1, r5
 8012c2c:	9802      	ldr	r0, [sp, #8]
 8012c2e:	f000 f9a1 	bl	8012f74 <_Bfree>
 8012c32:	465d      	mov	r5, fp
 8012c34:	692b      	ldr	r3, [r5, #16]
 8012c36:	1c5a      	adds	r2, r3, #1
 8012c38:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8012c3c:	612a      	str	r2, [r5, #16]
 8012c3e:	2201      	movs	r2, #1
 8012c40:	615a      	str	r2, [r3, #20]
 8012c42:	e7c2      	b.n	8012bca <__gethex+0x390>
 8012c44:	692a      	ldr	r2, [r5, #16]
 8012c46:	454a      	cmp	r2, r9
 8012c48:	dd0b      	ble.n	8012c62 <__gethex+0x428>
 8012c4a:	2101      	movs	r1, #1
 8012c4c:	4628      	mov	r0, r5
 8012c4e:	f7ff fda5 	bl	801279c <rshift>
 8012c52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012c56:	3401      	adds	r4, #1
 8012c58:	42a3      	cmp	r3, r4
 8012c5a:	f6ff aed9 	blt.w	8012a10 <__gethex+0x1d6>
 8012c5e:	2701      	movs	r7, #1
 8012c60:	e7c7      	b.n	8012bf2 <__gethex+0x3b8>
 8012c62:	f016 061f 	ands.w	r6, r6, #31
 8012c66:	d0fa      	beq.n	8012c5e <__gethex+0x424>
 8012c68:	449a      	add	sl, r3
 8012c6a:	f1c6 0620 	rsb	r6, r6, #32
 8012c6e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8012c72:	f000 fa0f 	bl	8013094 <__hi0bits>
 8012c76:	42b0      	cmp	r0, r6
 8012c78:	dbe7      	blt.n	8012c4a <__gethex+0x410>
 8012c7a:	e7f0      	b.n	8012c5e <__gethex+0x424>

08012c7c <L_shift>:
 8012c7c:	f1c2 0208 	rsb	r2, r2, #8
 8012c80:	0092      	lsls	r2, r2, #2
 8012c82:	b570      	push	{r4, r5, r6, lr}
 8012c84:	f1c2 0620 	rsb	r6, r2, #32
 8012c88:	6843      	ldr	r3, [r0, #4]
 8012c8a:	6804      	ldr	r4, [r0, #0]
 8012c8c:	fa03 f506 	lsl.w	r5, r3, r6
 8012c90:	432c      	orrs	r4, r5
 8012c92:	40d3      	lsrs	r3, r2
 8012c94:	6004      	str	r4, [r0, #0]
 8012c96:	f840 3f04 	str.w	r3, [r0, #4]!
 8012c9a:	4288      	cmp	r0, r1
 8012c9c:	d3f4      	bcc.n	8012c88 <L_shift+0xc>
 8012c9e:	bd70      	pop	{r4, r5, r6, pc}

08012ca0 <__match>:
 8012ca0:	b530      	push	{r4, r5, lr}
 8012ca2:	6803      	ldr	r3, [r0, #0]
 8012ca4:	3301      	adds	r3, #1
 8012ca6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012caa:	b914      	cbnz	r4, 8012cb2 <__match+0x12>
 8012cac:	6003      	str	r3, [r0, #0]
 8012cae:	2001      	movs	r0, #1
 8012cb0:	bd30      	pop	{r4, r5, pc}
 8012cb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012cb6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8012cba:	2d19      	cmp	r5, #25
 8012cbc:	bf98      	it	ls
 8012cbe:	3220      	addls	r2, #32
 8012cc0:	42a2      	cmp	r2, r4
 8012cc2:	d0f0      	beq.n	8012ca6 <__match+0x6>
 8012cc4:	2000      	movs	r0, #0
 8012cc6:	e7f3      	b.n	8012cb0 <__match+0x10>

08012cc8 <__hexnan>:
 8012cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ccc:	680b      	ldr	r3, [r1, #0]
 8012cce:	6801      	ldr	r1, [r0, #0]
 8012cd0:	115f      	asrs	r7, r3, #5
 8012cd2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8012cd6:	f013 031f 	ands.w	r3, r3, #31
 8012cda:	b087      	sub	sp, #28
 8012cdc:	bf18      	it	ne
 8012cde:	3704      	addne	r7, #4
 8012ce0:	2500      	movs	r5, #0
 8012ce2:	1f3e      	subs	r6, r7, #4
 8012ce4:	4682      	mov	sl, r0
 8012ce6:	4690      	mov	r8, r2
 8012ce8:	9301      	str	r3, [sp, #4]
 8012cea:	f847 5c04 	str.w	r5, [r7, #-4]
 8012cee:	46b1      	mov	r9, r6
 8012cf0:	4634      	mov	r4, r6
 8012cf2:	9502      	str	r5, [sp, #8]
 8012cf4:	46ab      	mov	fp, r5
 8012cf6:	784a      	ldrb	r2, [r1, #1]
 8012cf8:	1c4b      	adds	r3, r1, #1
 8012cfa:	9303      	str	r3, [sp, #12]
 8012cfc:	b342      	cbz	r2, 8012d50 <__hexnan+0x88>
 8012cfe:	4610      	mov	r0, r2
 8012d00:	9105      	str	r1, [sp, #20]
 8012d02:	9204      	str	r2, [sp, #16]
 8012d04:	f7ff fd84 	bl	8012810 <__hexdig_fun>
 8012d08:	2800      	cmp	r0, #0
 8012d0a:	d143      	bne.n	8012d94 <__hexnan+0xcc>
 8012d0c:	9a04      	ldr	r2, [sp, #16]
 8012d0e:	9905      	ldr	r1, [sp, #20]
 8012d10:	2a20      	cmp	r2, #32
 8012d12:	d818      	bhi.n	8012d46 <__hexnan+0x7e>
 8012d14:	9b02      	ldr	r3, [sp, #8]
 8012d16:	459b      	cmp	fp, r3
 8012d18:	dd13      	ble.n	8012d42 <__hexnan+0x7a>
 8012d1a:	454c      	cmp	r4, r9
 8012d1c:	d206      	bcs.n	8012d2c <__hexnan+0x64>
 8012d1e:	2d07      	cmp	r5, #7
 8012d20:	dc04      	bgt.n	8012d2c <__hexnan+0x64>
 8012d22:	462a      	mov	r2, r5
 8012d24:	4649      	mov	r1, r9
 8012d26:	4620      	mov	r0, r4
 8012d28:	f7ff ffa8 	bl	8012c7c <L_shift>
 8012d2c:	4544      	cmp	r4, r8
 8012d2e:	d944      	bls.n	8012dba <__hexnan+0xf2>
 8012d30:	2300      	movs	r3, #0
 8012d32:	f1a4 0904 	sub.w	r9, r4, #4
 8012d36:	f844 3c04 	str.w	r3, [r4, #-4]
 8012d3a:	f8cd b008 	str.w	fp, [sp, #8]
 8012d3e:	464c      	mov	r4, r9
 8012d40:	461d      	mov	r5, r3
 8012d42:	9903      	ldr	r1, [sp, #12]
 8012d44:	e7d7      	b.n	8012cf6 <__hexnan+0x2e>
 8012d46:	2a29      	cmp	r2, #41	; 0x29
 8012d48:	d14a      	bne.n	8012de0 <__hexnan+0x118>
 8012d4a:	3102      	adds	r1, #2
 8012d4c:	f8ca 1000 	str.w	r1, [sl]
 8012d50:	f1bb 0f00 	cmp.w	fp, #0
 8012d54:	d044      	beq.n	8012de0 <__hexnan+0x118>
 8012d56:	454c      	cmp	r4, r9
 8012d58:	d206      	bcs.n	8012d68 <__hexnan+0xa0>
 8012d5a:	2d07      	cmp	r5, #7
 8012d5c:	dc04      	bgt.n	8012d68 <__hexnan+0xa0>
 8012d5e:	462a      	mov	r2, r5
 8012d60:	4649      	mov	r1, r9
 8012d62:	4620      	mov	r0, r4
 8012d64:	f7ff ff8a 	bl	8012c7c <L_shift>
 8012d68:	4544      	cmp	r4, r8
 8012d6a:	d928      	bls.n	8012dbe <__hexnan+0xf6>
 8012d6c:	4643      	mov	r3, r8
 8012d6e:	f854 2b04 	ldr.w	r2, [r4], #4
 8012d72:	f843 2b04 	str.w	r2, [r3], #4
 8012d76:	42a6      	cmp	r6, r4
 8012d78:	d2f9      	bcs.n	8012d6e <__hexnan+0xa6>
 8012d7a:	2200      	movs	r2, #0
 8012d7c:	f843 2b04 	str.w	r2, [r3], #4
 8012d80:	429e      	cmp	r6, r3
 8012d82:	d2fb      	bcs.n	8012d7c <__hexnan+0xb4>
 8012d84:	6833      	ldr	r3, [r6, #0]
 8012d86:	b91b      	cbnz	r3, 8012d90 <__hexnan+0xc8>
 8012d88:	4546      	cmp	r6, r8
 8012d8a:	d127      	bne.n	8012ddc <__hexnan+0x114>
 8012d8c:	2301      	movs	r3, #1
 8012d8e:	6033      	str	r3, [r6, #0]
 8012d90:	2005      	movs	r0, #5
 8012d92:	e026      	b.n	8012de2 <__hexnan+0x11a>
 8012d94:	3501      	adds	r5, #1
 8012d96:	2d08      	cmp	r5, #8
 8012d98:	f10b 0b01 	add.w	fp, fp, #1
 8012d9c:	dd06      	ble.n	8012dac <__hexnan+0xe4>
 8012d9e:	4544      	cmp	r4, r8
 8012da0:	d9cf      	bls.n	8012d42 <__hexnan+0x7a>
 8012da2:	2300      	movs	r3, #0
 8012da4:	f844 3c04 	str.w	r3, [r4, #-4]
 8012da8:	2501      	movs	r5, #1
 8012daa:	3c04      	subs	r4, #4
 8012dac:	6822      	ldr	r2, [r4, #0]
 8012dae:	f000 000f 	and.w	r0, r0, #15
 8012db2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8012db6:	6020      	str	r0, [r4, #0]
 8012db8:	e7c3      	b.n	8012d42 <__hexnan+0x7a>
 8012dba:	2508      	movs	r5, #8
 8012dbc:	e7c1      	b.n	8012d42 <__hexnan+0x7a>
 8012dbe:	9b01      	ldr	r3, [sp, #4]
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d0df      	beq.n	8012d84 <__hexnan+0xbc>
 8012dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8012dc8:	f1c3 0320 	rsb	r3, r3, #32
 8012dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8012dd0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8012dd4:	401a      	ands	r2, r3
 8012dd6:	f847 2c04 	str.w	r2, [r7, #-4]
 8012dda:	e7d3      	b.n	8012d84 <__hexnan+0xbc>
 8012ddc:	3e04      	subs	r6, #4
 8012dde:	e7d1      	b.n	8012d84 <__hexnan+0xbc>
 8012de0:	2004      	movs	r0, #4
 8012de2:	b007      	add	sp, #28
 8012de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012de8 <__locale_ctype_ptr_l>:
 8012de8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8012dec:	4770      	bx	lr

08012dee <__localeconv_l>:
 8012dee:	30f0      	adds	r0, #240	; 0xf0
 8012df0:	4770      	bx	lr
	...

08012df4 <_localeconv_r>:
 8012df4:	4b04      	ldr	r3, [pc, #16]	; (8012e08 <_localeconv_r+0x14>)
 8012df6:	681b      	ldr	r3, [r3, #0]
 8012df8:	6a18      	ldr	r0, [r3, #32]
 8012dfa:	4b04      	ldr	r3, [pc, #16]	; (8012e0c <_localeconv_r+0x18>)
 8012dfc:	2800      	cmp	r0, #0
 8012dfe:	bf08      	it	eq
 8012e00:	4618      	moveq	r0, r3
 8012e02:	30f0      	adds	r0, #240	; 0xf0
 8012e04:	4770      	bx	lr
 8012e06:	bf00      	nop
 8012e08:	2000000c 	.word	0x2000000c
 8012e0c:	20000070 	.word	0x20000070

08012e10 <__swhatbuf_r>:
 8012e10:	b570      	push	{r4, r5, r6, lr}
 8012e12:	460e      	mov	r6, r1
 8012e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012e18:	2900      	cmp	r1, #0
 8012e1a:	b096      	sub	sp, #88	; 0x58
 8012e1c:	4614      	mov	r4, r2
 8012e1e:	461d      	mov	r5, r3
 8012e20:	da07      	bge.n	8012e32 <__swhatbuf_r+0x22>
 8012e22:	2300      	movs	r3, #0
 8012e24:	602b      	str	r3, [r5, #0]
 8012e26:	89b3      	ldrh	r3, [r6, #12]
 8012e28:	061a      	lsls	r2, r3, #24
 8012e2a:	d410      	bmi.n	8012e4e <__swhatbuf_r+0x3e>
 8012e2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012e30:	e00e      	b.n	8012e50 <__swhatbuf_r+0x40>
 8012e32:	466a      	mov	r2, sp
 8012e34:	f001 f846 	bl	8013ec4 <_fstat_r>
 8012e38:	2800      	cmp	r0, #0
 8012e3a:	dbf2      	blt.n	8012e22 <__swhatbuf_r+0x12>
 8012e3c:	9a01      	ldr	r2, [sp, #4]
 8012e3e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012e42:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012e46:	425a      	negs	r2, r3
 8012e48:	415a      	adcs	r2, r3
 8012e4a:	602a      	str	r2, [r5, #0]
 8012e4c:	e7ee      	b.n	8012e2c <__swhatbuf_r+0x1c>
 8012e4e:	2340      	movs	r3, #64	; 0x40
 8012e50:	2000      	movs	r0, #0
 8012e52:	6023      	str	r3, [r4, #0]
 8012e54:	b016      	add	sp, #88	; 0x58
 8012e56:	bd70      	pop	{r4, r5, r6, pc}

08012e58 <__smakebuf_r>:
 8012e58:	898b      	ldrh	r3, [r1, #12]
 8012e5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012e5c:	079d      	lsls	r5, r3, #30
 8012e5e:	4606      	mov	r6, r0
 8012e60:	460c      	mov	r4, r1
 8012e62:	d507      	bpl.n	8012e74 <__smakebuf_r+0x1c>
 8012e64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012e68:	6023      	str	r3, [r4, #0]
 8012e6a:	6123      	str	r3, [r4, #16]
 8012e6c:	2301      	movs	r3, #1
 8012e6e:	6163      	str	r3, [r4, #20]
 8012e70:	b002      	add	sp, #8
 8012e72:	bd70      	pop	{r4, r5, r6, pc}
 8012e74:	ab01      	add	r3, sp, #4
 8012e76:	466a      	mov	r2, sp
 8012e78:	f7ff ffca 	bl	8012e10 <__swhatbuf_r>
 8012e7c:	9900      	ldr	r1, [sp, #0]
 8012e7e:	4605      	mov	r5, r0
 8012e80:	4630      	mov	r0, r6
 8012e82:	f000 fc9f 	bl	80137c4 <_malloc_r>
 8012e86:	b948      	cbnz	r0, 8012e9c <__smakebuf_r+0x44>
 8012e88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e8c:	059a      	lsls	r2, r3, #22
 8012e8e:	d4ef      	bmi.n	8012e70 <__smakebuf_r+0x18>
 8012e90:	f023 0303 	bic.w	r3, r3, #3
 8012e94:	f043 0302 	orr.w	r3, r3, #2
 8012e98:	81a3      	strh	r3, [r4, #12]
 8012e9a:	e7e3      	b.n	8012e64 <__smakebuf_r+0xc>
 8012e9c:	4b0d      	ldr	r3, [pc, #52]	; (8012ed4 <__smakebuf_r+0x7c>)
 8012e9e:	62b3      	str	r3, [r6, #40]	; 0x28
 8012ea0:	89a3      	ldrh	r3, [r4, #12]
 8012ea2:	6020      	str	r0, [r4, #0]
 8012ea4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012ea8:	81a3      	strh	r3, [r4, #12]
 8012eaa:	9b00      	ldr	r3, [sp, #0]
 8012eac:	6163      	str	r3, [r4, #20]
 8012eae:	9b01      	ldr	r3, [sp, #4]
 8012eb0:	6120      	str	r0, [r4, #16]
 8012eb2:	b15b      	cbz	r3, 8012ecc <__smakebuf_r+0x74>
 8012eb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012eb8:	4630      	mov	r0, r6
 8012eba:	f001 f815 	bl	8013ee8 <_isatty_r>
 8012ebe:	b128      	cbz	r0, 8012ecc <__smakebuf_r+0x74>
 8012ec0:	89a3      	ldrh	r3, [r4, #12]
 8012ec2:	f023 0303 	bic.w	r3, r3, #3
 8012ec6:	f043 0301 	orr.w	r3, r3, #1
 8012eca:	81a3      	strh	r3, [r4, #12]
 8012ecc:	89a3      	ldrh	r3, [r4, #12]
 8012ece:	431d      	orrs	r5, r3
 8012ed0:	81a5      	strh	r5, [r4, #12]
 8012ed2:	e7cd      	b.n	8012e70 <__smakebuf_r+0x18>
 8012ed4:	08012651 	.word	0x08012651

08012ed8 <malloc>:
 8012ed8:	4b02      	ldr	r3, [pc, #8]	; (8012ee4 <malloc+0xc>)
 8012eda:	4601      	mov	r1, r0
 8012edc:	6818      	ldr	r0, [r3, #0]
 8012ede:	f000 bc71 	b.w	80137c4 <_malloc_r>
 8012ee2:	bf00      	nop
 8012ee4:	2000000c 	.word	0x2000000c

08012ee8 <__ascii_mbtowc>:
 8012ee8:	b082      	sub	sp, #8
 8012eea:	b901      	cbnz	r1, 8012eee <__ascii_mbtowc+0x6>
 8012eec:	a901      	add	r1, sp, #4
 8012eee:	b142      	cbz	r2, 8012f02 <__ascii_mbtowc+0x1a>
 8012ef0:	b14b      	cbz	r3, 8012f06 <__ascii_mbtowc+0x1e>
 8012ef2:	7813      	ldrb	r3, [r2, #0]
 8012ef4:	600b      	str	r3, [r1, #0]
 8012ef6:	7812      	ldrb	r2, [r2, #0]
 8012ef8:	1c10      	adds	r0, r2, #0
 8012efa:	bf18      	it	ne
 8012efc:	2001      	movne	r0, #1
 8012efe:	b002      	add	sp, #8
 8012f00:	4770      	bx	lr
 8012f02:	4610      	mov	r0, r2
 8012f04:	e7fb      	b.n	8012efe <__ascii_mbtowc+0x16>
 8012f06:	f06f 0001 	mvn.w	r0, #1
 8012f0a:	e7f8      	b.n	8012efe <__ascii_mbtowc+0x16>

08012f0c <_Balloc>:
 8012f0c:	b570      	push	{r4, r5, r6, lr}
 8012f0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012f10:	4604      	mov	r4, r0
 8012f12:	460e      	mov	r6, r1
 8012f14:	b93d      	cbnz	r5, 8012f26 <_Balloc+0x1a>
 8012f16:	2010      	movs	r0, #16
 8012f18:	f7ff ffde 	bl	8012ed8 <malloc>
 8012f1c:	6260      	str	r0, [r4, #36]	; 0x24
 8012f1e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012f22:	6005      	str	r5, [r0, #0]
 8012f24:	60c5      	str	r5, [r0, #12]
 8012f26:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8012f28:	68eb      	ldr	r3, [r5, #12]
 8012f2a:	b183      	cbz	r3, 8012f4e <_Balloc+0x42>
 8012f2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012f2e:	68db      	ldr	r3, [r3, #12]
 8012f30:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012f34:	b9b8      	cbnz	r0, 8012f66 <_Balloc+0x5a>
 8012f36:	2101      	movs	r1, #1
 8012f38:	fa01 f506 	lsl.w	r5, r1, r6
 8012f3c:	1d6a      	adds	r2, r5, #5
 8012f3e:	0092      	lsls	r2, r2, #2
 8012f40:	4620      	mov	r0, r4
 8012f42:	f000 fbe2 	bl	801370a <_calloc_r>
 8012f46:	b160      	cbz	r0, 8012f62 <_Balloc+0x56>
 8012f48:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8012f4c:	e00e      	b.n	8012f6c <_Balloc+0x60>
 8012f4e:	2221      	movs	r2, #33	; 0x21
 8012f50:	2104      	movs	r1, #4
 8012f52:	4620      	mov	r0, r4
 8012f54:	f000 fbd9 	bl	801370a <_calloc_r>
 8012f58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012f5a:	60e8      	str	r0, [r5, #12]
 8012f5c:	68db      	ldr	r3, [r3, #12]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d1e4      	bne.n	8012f2c <_Balloc+0x20>
 8012f62:	2000      	movs	r0, #0
 8012f64:	bd70      	pop	{r4, r5, r6, pc}
 8012f66:	6802      	ldr	r2, [r0, #0]
 8012f68:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8012f6c:	2300      	movs	r3, #0
 8012f6e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012f72:	e7f7      	b.n	8012f64 <_Balloc+0x58>

08012f74 <_Bfree>:
 8012f74:	b570      	push	{r4, r5, r6, lr}
 8012f76:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8012f78:	4606      	mov	r6, r0
 8012f7a:	460d      	mov	r5, r1
 8012f7c:	b93c      	cbnz	r4, 8012f8e <_Bfree+0x1a>
 8012f7e:	2010      	movs	r0, #16
 8012f80:	f7ff ffaa 	bl	8012ed8 <malloc>
 8012f84:	6270      	str	r0, [r6, #36]	; 0x24
 8012f86:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012f8a:	6004      	str	r4, [r0, #0]
 8012f8c:	60c4      	str	r4, [r0, #12]
 8012f8e:	b13d      	cbz	r5, 8012fa0 <_Bfree+0x2c>
 8012f90:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8012f92:	686a      	ldr	r2, [r5, #4]
 8012f94:	68db      	ldr	r3, [r3, #12]
 8012f96:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012f9a:	6029      	str	r1, [r5, #0]
 8012f9c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8012fa0:	bd70      	pop	{r4, r5, r6, pc}

08012fa2 <__multadd>:
 8012fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fa6:	690d      	ldr	r5, [r1, #16]
 8012fa8:	461f      	mov	r7, r3
 8012faa:	4606      	mov	r6, r0
 8012fac:	460c      	mov	r4, r1
 8012fae:	f101 0c14 	add.w	ip, r1, #20
 8012fb2:	2300      	movs	r3, #0
 8012fb4:	f8dc 0000 	ldr.w	r0, [ip]
 8012fb8:	b281      	uxth	r1, r0
 8012fba:	fb02 7101 	mla	r1, r2, r1, r7
 8012fbe:	0c0f      	lsrs	r7, r1, #16
 8012fc0:	0c00      	lsrs	r0, r0, #16
 8012fc2:	fb02 7000 	mla	r0, r2, r0, r7
 8012fc6:	b289      	uxth	r1, r1
 8012fc8:	3301      	adds	r3, #1
 8012fca:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8012fce:	429d      	cmp	r5, r3
 8012fd0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8012fd4:	f84c 1b04 	str.w	r1, [ip], #4
 8012fd8:	dcec      	bgt.n	8012fb4 <__multadd+0x12>
 8012fda:	b1d7      	cbz	r7, 8013012 <__multadd+0x70>
 8012fdc:	68a3      	ldr	r3, [r4, #8]
 8012fde:	42ab      	cmp	r3, r5
 8012fe0:	dc12      	bgt.n	8013008 <__multadd+0x66>
 8012fe2:	6861      	ldr	r1, [r4, #4]
 8012fe4:	4630      	mov	r0, r6
 8012fe6:	3101      	adds	r1, #1
 8012fe8:	f7ff ff90 	bl	8012f0c <_Balloc>
 8012fec:	6922      	ldr	r2, [r4, #16]
 8012fee:	3202      	adds	r2, #2
 8012ff0:	f104 010c 	add.w	r1, r4, #12
 8012ff4:	4680      	mov	r8, r0
 8012ff6:	0092      	lsls	r2, r2, #2
 8012ff8:	300c      	adds	r0, #12
 8012ffa:	f7fc fdf1 	bl	800fbe0 <memcpy>
 8012ffe:	4621      	mov	r1, r4
 8013000:	4630      	mov	r0, r6
 8013002:	f7ff ffb7 	bl	8012f74 <_Bfree>
 8013006:	4644      	mov	r4, r8
 8013008:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801300c:	3501      	adds	r5, #1
 801300e:	615f      	str	r7, [r3, #20]
 8013010:	6125      	str	r5, [r4, #16]
 8013012:	4620      	mov	r0, r4
 8013014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013018 <__s2b>:
 8013018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801301c:	460c      	mov	r4, r1
 801301e:	4615      	mov	r5, r2
 8013020:	461f      	mov	r7, r3
 8013022:	2209      	movs	r2, #9
 8013024:	3308      	adds	r3, #8
 8013026:	4606      	mov	r6, r0
 8013028:	fb93 f3f2 	sdiv	r3, r3, r2
 801302c:	2100      	movs	r1, #0
 801302e:	2201      	movs	r2, #1
 8013030:	429a      	cmp	r2, r3
 8013032:	db20      	blt.n	8013076 <__s2b+0x5e>
 8013034:	4630      	mov	r0, r6
 8013036:	f7ff ff69 	bl	8012f0c <_Balloc>
 801303a:	9b08      	ldr	r3, [sp, #32]
 801303c:	6143      	str	r3, [r0, #20]
 801303e:	2d09      	cmp	r5, #9
 8013040:	f04f 0301 	mov.w	r3, #1
 8013044:	6103      	str	r3, [r0, #16]
 8013046:	dd19      	ble.n	801307c <__s2b+0x64>
 8013048:	f104 0809 	add.w	r8, r4, #9
 801304c:	46c1      	mov	r9, r8
 801304e:	442c      	add	r4, r5
 8013050:	f819 3b01 	ldrb.w	r3, [r9], #1
 8013054:	4601      	mov	r1, r0
 8013056:	3b30      	subs	r3, #48	; 0x30
 8013058:	220a      	movs	r2, #10
 801305a:	4630      	mov	r0, r6
 801305c:	f7ff ffa1 	bl	8012fa2 <__multadd>
 8013060:	45a1      	cmp	r9, r4
 8013062:	d1f5      	bne.n	8013050 <__s2b+0x38>
 8013064:	eb08 0405 	add.w	r4, r8, r5
 8013068:	3c08      	subs	r4, #8
 801306a:	1b2d      	subs	r5, r5, r4
 801306c:	1963      	adds	r3, r4, r5
 801306e:	42bb      	cmp	r3, r7
 8013070:	db07      	blt.n	8013082 <__s2b+0x6a>
 8013072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013076:	0052      	lsls	r2, r2, #1
 8013078:	3101      	adds	r1, #1
 801307a:	e7d9      	b.n	8013030 <__s2b+0x18>
 801307c:	340a      	adds	r4, #10
 801307e:	2509      	movs	r5, #9
 8013080:	e7f3      	b.n	801306a <__s2b+0x52>
 8013082:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013086:	4601      	mov	r1, r0
 8013088:	3b30      	subs	r3, #48	; 0x30
 801308a:	220a      	movs	r2, #10
 801308c:	4630      	mov	r0, r6
 801308e:	f7ff ff88 	bl	8012fa2 <__multadd>
 8013092:	e7eb      	b.n	801306c <__s2b+0x54>

08013094 <__hi0bits>:
 8013094:	0c02      	lsrs	r2, r0, #16
 8013096:	0412      	lsls	r2, r2, #16
 8013098:	4603      	mov	r3, r0
 801309a:	b9b2      	cbnz	r2, 80130ca <__hi0bits+0x36>
 801309c:	0403      	lsls	r3, r0, #16
 801309e:	2010      	movs	r0, #16
 80130a0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80130a4:	bf04      	itt	eq
 80130a6:	021b      	lsleq	r3, r3, #8
 80130a8:	3008      	addeq	r0, #8
 80130aa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80130ae:	bf04      	itt	eq
 80130b0:	011b      	lsleq	r3, r3, #4
 80130b2:	3004      	addeq	r0, #4
 80130b4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80130b8:	bf04      	itt	eq
 80130ba:	009b      	lsleq	r3, r3, #2
 80130bc:	3002      	addeq	r0, #2
 80130be:	2b00      	cmp	r3, #0
 80130c0:	db06      	blt.n	80130d0 <__hi0bits+0x3c>
 80130c2:	005b      	lsls	r3, r3, #1
 80130c4:	d503      	bpl.n	80130ce <__hi0bits+0x3a>
 80130c6:	3001      	adds	r0, #1
 80130c8:	4770      	bx	lr
 80130ca:	2000      	movs	r0, #0
 80130cc:	e7e8      	b.n	80130a0 <__hi0bits+0xc>
 80130ce:	2020      	movs	r0, #32
 80130d0:	4770      	bx	lr

080130d2 <__lo0bits>:
 80130d2:	6803      	ldr	r3, [r0, #0]
 80130d4:	f013 0207 	ands.w	r2, r3, #7
 80130d8:	4601      	mov	r1, r0
 80130da:	d00b      	beq.n	80130f4 <__lo0bits+0x22>
 80130dc:	07da      	lsls	r2, r3, #31
 80130de:	d423      	bmi.n	8013128 <__lo0bits+0x56>
 80130e0:	0798      	lsls	r0, r3, #30
 80130e2:	bf49      	itett	mi
 80130e4:	085b      	lsrmi	r3, r3, #1
 80130e6:	089b      	lsrpl	r3, r3, #2
 80130e8:	2001      	movmi	r0, #1
 80130ea:	600b      	strmi	r3, [r1, #0]
 80130ec:	bf5c      	itt	pl
 80130ee:	600b      	strpl	r3, [r1, #0]
 80130f0:	2002      	movpl	r0, #2
 80130f2:	4770      	bx	lr
 80130f4:	b298      	uxth	r0, r3
 80130f6:	b9a8      	cbnz	r0, 8013124 <__lo0bits+0x52>
 80130f8:	0c1b      	lsrs	r3, r3, #16
 80130fa:	2010      	movs	r0, #16
 80130fc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8013100:	bf04      	itt	eq
 8013102:	0a1b      	lsreq	r3, r3, #8
 8013104:	3008      	addeq	r0, #8
 8013106:	071a      	lsls	r2, r3, #28
 8013108:	bf04      	itt	eq
 801310a:	091b      	lsreq	r3, r3, #4
 801310c:	3004      	addeq	r0, #4
 801310e:	079a      	lsls	r2, r3, #30
 8013110:	bf04      	itt	eq
 8013112:	089b      	lsreq	r3, r3, #2
 8013114:	3002      	addeq	r0, #2
 8013116:	07da      	lsls	r2, r3, #31
 8013118:	d402      	bmi.n	8013120 <__lo0bits+0x4e>
 801311a:	085b      	lsrs	r3, r3, #1
 801311c:	d006      	beq.n	801312c <__lo0bits+0x5a>
 801311e:	3001      	adds	r0, #1
 8013120:	600b      	str	r3, [r1, #0]
 8013122:	4770      	bx	lr
 8013124:	4610      	mov	r0, r2
 8013126:	e7e9      	b.n	80130fc <__lo0bits+0x2a>
 8013128:	2000      	movs	r0, #0
 801312a:	4770      	bx	lr
 801312c:	2020      	movs	r0, #32
 801312e:	4770      	bx	lr

08013130 <__i2b>:
 8013130:	b510      	push	{r4, lr}
 8013132:	460c      	mov	r4, r1
 8013134:	2101      	movs	r1, #1
 8013136:	f7ff fee9 	bl	8012f0c <_Balloc>
 801313a:	2201      	movs	r2, #1
 801313c:	6144      	str	r4, [r0, #20]
 801313e:	6102      	str	r2, [r0, #16]
 8013140:	bd10      	pop	{r4, pc}

08013142 <__multiply>:
 8013142:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013146:	4614      	mov	r4, r2
 8013148:	690a      	ldr	r2, [r1, #16]
 801314a:	6923      	ldr	r3, [r4, #16]
 801314c:	429a      	cmp	r2, r3
 801314e:	bfb8      	it	lt
 8013150:	460b      	movlt	r3, r1
 8013152:	4688      	mov	r8, r1
 8013154:	bfbc      	itt	lt
 8013156:	46a0      	movlt	r8, r4
 8013158:	461c      	movlt	r4, r3
 801315a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801315e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8013162:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013166:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801316a:	eb07 0609 	add.w	r6, r7, r9
 801316e:	42b3      	cmp	r3, r6
 8013170:	bfb8      	it	lt
 8013172:	3101      	addlt	r1, #1
 8013174:	f7ff feca 	bl	8012f0c <_Balloc>
 8013178:	f100 0514 	add.w	r5, r0, #20
 801317c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8013180:	462b      	mov	r3, r5
 8013182:	2200      	movs	r2, #0
 8013184:	4573      	cmp	r3, lr
 8013186:	d316      	bcc.n	80131b6 <__multiply+0x74>
 8013188:	f104 0214 	add.w	r2, r4, #20
 801318c:	f108 0114 	add.w	r1, r8, #20
 8013190:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8013194:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8013198:	9300      	str	r3, [sp, #0]
 801319a:	9b00      	ldr	r3, [sp, #0]
 801319c:	9201      	str	r2, [sp, #4]
 801319e:	4293      	cmp	r3, r2
 80131a0:	d80c      	bhi.n	80131bc <__multiply+0x7a>
 80131a2:	2e00      	cmp	r6, #0
 80131a4:	dd03      	ble.n	80131ae <__multiply+0x6c>
 80131a6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d05d      	beq.n	801326a <__multiply+0x128>
 80131ae:	6106      	str	r6, [r0, #16]
 80131b0:	b003      	add	sp, #12
 80131b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131b6:	f843 2b04 	str.w	r2, [r3], #4
 80131ba:	e7e3      	b.n	8013184 <__multiply+0x42>
 80131bc:	f8b2 b000 	ldrh.w	fp, [r2]
 80131c0:	f1bb 0f00 	cmp.w	fp, #0
 80131c4:	d023      	beq.n	801320e <__multiply+0xcc>
 80131c6:	4689      	mov	r9, r1
 80131c8:	46ac      	mov	ip, r5
 80131ca:	f04f 0800 	mov.w	r8, #0
 80131ce:	f859 4b04 	ldr.w	r4, [r9], #4
 80131d2:	f8dc a000 	ldr.w	sl, [ip]
 80131d6:	b2a3      	uxth	r3, r4
 80131d8:	fa1f fa8a 	uxth.w	sl, sl
 80131dc:	fb0b a303 	mla	r3, fp, r3, sl
 80131e0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80131e4:	f8dc 4000 	ldr.w	r4, [ip]
 80131e8:	4443      	add	r3, r8
 80131ea:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80131ee:	fb0b 840a 	mla	r4, fp, sl, r8
 80131f2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80131f6:	46e2      	mov	sl, ip
 80131f8:	b29b      	uxth	r3, r3
 80131fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80131fe:	454f      	cmp	r7, r9
 8013200:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8013204:	f84a 3b04 	str.w	r3, [sl], #4
 8013208:	d82b      	bhi.n	8013262 <__multiply+0x120>
 801320a:	f8cc 8004 	str.w	r8, [ip, #4]
 801320e:	9b01      	ldr	r3, [sp, #4]
 8013210:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8013214:	3204      	adds	r2, #4
 8013216:	f1ba 0f00 	cmp.w	sl, #0
 801321a:	d020      	beq.n	801325e <__multiply+0x11c>
 801321c:	682b      	ldr	r3, [r5, #0]
 801321e:	4689      	mov	r9, r1
 8013220:	46a8      	mov	r8, r5
 8013222:	f04f 0b00 	mov.w	fp, #0
 8013226:	f8b9 c000 	ldrh.w	ip, [r9]
 801322a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801322e:	fb0a 440c 	mla	r4, sl, ip, r4
 8013232:	445c      	add	r4, fp
 8013234:	46c4      	mov	ip, r8
 8013236:	b29b      	uxth	r3, r3
 8013238:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801323c:	f84c 3b04 	str.w	r3, [ip], #4
 8013240:	f859 3b04 	ldr.w	r3, [r9], #4
 8013244:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8013248:	0c1b      	lsrs	r3, r3, #16
 801324a:	fb0a b303 	mla	r3, sl, r3, fp
 801324e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8013252:	454f      	cmp	r7, r9
 8013254:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8013258:	d805      	bhi.n	8013266 <__multiply+0x124>
 801325a:	f8c8 3004 	str.w	r3, [r8, #4]
 801325e:	3504      	adds	r5, #4
 8013260:	e79b      	b.n	801319a <__multiply+0x58>
 8013262:	46d4      	mov	ip, sl
 8013264:	e7b3      	b.n	80131ce <__multiply+0x8c>
 8013266:	46e0      	mov	r8, ip
 8013268:	e7dd      	b.n	8013226 <__multiply+0xe4>
 801326a:	3e01      	subs	r6, #1
 801326c:	e799      	b.n	80131a2 <__multiply+0x60>
	...

08013270 <__pow5mult>:
 8013270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013274:	4615      	mov	r5, r2
 8013276:	f012 0203 	ands.w	r2, r2, #3
 801327a:	4606      	mov	r6, r0
 801327c:	460f      	mov	r7, r1
 801327e:	d007      	beq.n	8013290 <__pow5mult+0x20>
 8013280:	3a01      	subs	r2, #1
 8013282:	4c21      	ldr	r4, [pc, #132]	; (8013308 <__pow5mult+0x98>)
 8013284:	2300      	movs	r3, #0
 8013286:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801328a:	f7ff fe8a 	bl	8012fa2 <__multadd>
 801328e:	4607      	mov	r7, r0
 8013290:	10ad      	asrs	r5, r5, #2
 8013292:	d035      	beq.n	8013300 <__pow5mult+0x90>
 8013294:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013296:	b93c      	cbnz	r4, 80132a8 <__pow5mult+0x38>
 8013298:	2010      	movs	r0, #16
 801329a:	f7ff fe1d 	bl	8012ed8 <malloc>
 801329e:	6270      	str	r0, [r6, #36]	; 0x24
 80132a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80132a4:	6004      	str	r4, [r0, #0]
 80132a6:	60c4      	str	r4, [r0, #12]
 80132a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80132ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80132b0:	b94c      	cbnz	r4, 80132c6 <__pow5mult+0x56>
 80132b2:	f240 2171 	movw	r1, #625	; 0x271
 80132b6:	4630      	mov	r0, r6
 80132b8:	f7ff ff3a 	bl	8013130 <__i2b>
 80132bc:	2300      	movs	r3, #0
 80132be:	f8c8 0008 	str.w	r0, [r8, #8]
 80132c2:	4604      	mov	r4, r0
 80132c4:	6003      	str	r3, [r0, #0]
 80132c6:	f04f 0800 	mov.w	r8, #0
 80132ca:	07eb      	lsls	r3, r5, #31
 80132cc:	d50a      	bpl.n	80132e4 <__pow5mult+0x74>
 80132ce:	4639      	mov	r1, r7
 80132d0:	4622      	mov	r2, r4
 80132d2:	4630      	mov	r0, r6
 80132d4:	f7ff ff35 	bl	8013142 <__multiply>
 80132d8:	4639      	mov	r1, r7
 80132da:	4681      	mov	r9, r0
 80132dc:	4630      	mov	r0, r6
 80132de:	f7ff fe49 	bl	8012f74 <_Bfree>
 80132e2:	464f      	mov	r7, r9
 80132e4:	106d      	asrs	r5, r5, #1
 80132e6:	d00b      	beq.n	8013300 <__pow5mult+0x90>
 80132e8:	6820      	ldr	r0, [r4, #0]
 80132ea:	b938      	cbnz	r0, 80132fc <__pow5mult+0x8c>
 80132ec:	4622      	mov	r2, r4
 80132ee:	4621      	mov	r1, r4
 80132f0:	4630      	mov	r0, r6
 80132f2:	f7ff ff26 	bl	8013142 <__multiply>
 80132f6:	6020      	str	r0, [r4, #0]
 80132f8:	f8c0 8000 	str.w	r8, [r0]
 80132fc:	4604      	mov	r4, r0
 80132fe:	e7e4      	b.n	80132ca <__pow5mult+0x5a>
 8013300:	4638      	mov	r0, r7
 8013302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013306:	bf00      	nop
 8013308:	08014300 	.word	0x08014300

0801330c <__lshift>:
 801330c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013310:	460c      	mov	r4, r1
 8013312:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013316:	6923      	ldr	r3, [r4, #16]
 8013318:	6849      	ldr	r1, [r1, #4]
 801331a:	eb0a 0903 	add.w	r9, sl, r3
 801331e:	68a3      	ldr	r3, [r4, #8]
 8013320:	4607      	mov	r7, r0
 8013322:	4616      	mov	r6, r2
 8013324:	f109 0501 	add.w	r5, r9, #1
 8013328:	42ab      	cmp	r3, r5
 801332a:	db32      	blt.n	8013392 <__lshift+0x86>
 801332c:	4638      	mov	r0, r7
 801332e:	f7ff fded 	bl	8012f0c <_Balloc>
 8013332:	2300      	movs	r3, #0
 8013334:	4680      	mov	r8, r0
 8013336:	f100 0114 	add.w	r1, r0, #20
 801333a:	461a      	mov	r2, r3
 801333c:	4553      	cmp	r3, sl
 801333e:	db2b      	blt.n	8013398 <__lshift+0x8c>
 8013340:	6920      	ldr	r0, [r4, #16]
 8013342:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013346:	f104 0314 	add.w	r3, r4, #20
 801334a:	f016 021f 	ands.w	r2, r6, #31
 801334e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013352:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013356:	d025      	beq.n	80133a4 <__lshift+0x98>
 8013358:	f1c2 0e20 	rsb	lr, r2, #32
 801335c:	2000      	movs	r0, #0
 801335e:	681e      	ldr	r6, [r3, #0]
 8013360:	468a      	mov	sl, r1
 8013362:	4096      	lsls	r6, r2
 8013364:	4330      	orrs	r0, r6
 8013366:	f84a 0b04 	str.w	r0, [sl], #4
 801336a:	f853 0b04 	ldr.w	r0, [r3], #4
 801336e:	459c      	cmp	ip, r3
 8013370:	fa20 f00e 	lsr.w	r0, r0, lr
 8013374:	d814      	bhi.n	80133a0 <__lshift+0x94>
 8013376:	6048      	str	r0, [r1, #4]
 8013378:	b108      	cbz	r0, 801337e <__lshift+0x72>
 801337a:	f109 0502 	add.w	r5, r9, #2
 801337e:	3d01      	subs	r5, #1
 8013380:	4638      	mov	r0, r7
 8013382:	f8c8 5010 	str.w	r5, [r8, #16]
 8013386:	4621      	mov	r1, r4
 8013388:	f7ff fdf4 	bl	8012f74 <_Bfree>
 801338c:	4640      	mov	r0, r8
 801338e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013392:	3101      	adds	r1, #1
 8013394:	005b      	lsls	r3, r3, #1
 8013396:	e7c7      	b.n	8013328 <__lshift+0x1c>
 8013398:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801339c:	3301      	adds	r3, #1
 801339e:	e7cd      	b.n	801333c <__lshift+0x30>
 80133a0:	4651      	mov	r1, sl
 80133a2:	e7dc      	b.n	801335e <__lshift+0x52>
 80133a4:	3904      	subs	r1, #4
 80133a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80133aa:	f841 2f04 	str.w	r2, [r1, #4]!
 80133ae:	459c      	cmp	ip, r3
 80133b0:	d8f9      	bhi.n	80133a6 <__lshift+0x9a>
 80133b2:	e7e4      	b.n	801337e <__lshift+0x72>

080133b4 <__mcmp>:
 80133b4:	6903      	ldr	r3, [r0, #16]
 80133b6:	690a      	ldr	r2, [r1, #16]
 80133b8:	1a9b      	subs	r3, r3, r2
 80133ba:	b530      	push	{r4, r5, lr}
 80133bc:	d10c      	bne.n	80133d8 <__mcmp+0x24>
 80133be:	0092      	lsls	r2, r2, #2
 80133c0:	3014      	adds	r0, #20
 80133c2:	3114      	adds	r1, #20
 80133c4:	1884      	adds	r4, r0, r2
 80133c6:	4411      	add	r1, r2
 80133c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80133cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80133d0:	4295      	cmp	r5, r2
 80133d2:	d003      	beq.n	80133dc <__mcmp+0x28>
 80133d4:	d305      	bcc.n	80133e2 <__mcmp+0x2e>
 80133d6:	2301      	movs	r3, #1
 80133d8:	4618      	mov	r0, r3
 80133da:	bd30      	pop	{r4, r5, pc}
 80133dc:	42a0      	cmp	r0, r4
 80133de:	d3f3      	bcc.n	80133c8 <__mcmp+0x14>
 80133e0:	e7fa      	b.n	80133d8 <__mcmp+0x24>
 80133e2:	f04f 33ff 	mov.w	r3, #4294967295
 80133e6:	e7f7      	b.n	80133d8 <__mcmp+0x24>

080133e8 <__mdiff>:
 80133e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80133ec:	460d      	mov	r5, r1
 80133ee:	4607      	mov	r7, r0
 80133f0:	4611      	mov	r1, r2
 80133f2:	4628      	mov	r0, r5
 80133f4:	4614      	mov	r4, r2
 80133f6:	f7ff ffdd 	bl	80133b4 <__mcmp>
 80133fa:	1e06      	subs	r6, r0, #0
 80133fc:	d108      	bne.n	8013410 <__mdiff+0x28>
 80133fe:	4631      	mov	r1, r6
 8013400:	4638      	mov	r0, r7
 8013402:	f7ff fd83 	bl	8012f0c <_Balloc>
 8013406:	2301      	movs	r3, #1
 8013408:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801340c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013410:	bfa4      	itt	ge
 8013412:	4623      	movge	r3, r4
 8013414:	462c      	movge	r4, r5
 8013416:	4638      	mov	r0, r7
 8013418:	6861      	ldr	r1, [r4, #4]
 801341a:	bfa6      	itte	ge
 801341c:	461d      	movge	r5, r3
 801341e:	2600      	movge	r6, #0
 8013420:	2601      	movlt	r6, #1
 8013422:	f7ff fd73 	bl	8012f0c <_Balloc>
 8013426:	692b      	ldr	r3, [r5, #16]
 8013428:	60c6      	str	r6, [r0, #12]
 801342a:	6926      	ldr	r6, [r4, #16]
 801342c:	f105 0914 	add.w	r9, r5, #20
 8013430:	f104 0214 	add.w	r2, r4, #20
 8013434:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8013438:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801343c:	f100 0514 	add.w	r5, r0, #20
 8013440:	f04f 0e00 	mov.w	lr, #0
 8013444:	f852 ab04 	ldr.w	sl, [r2], #4
 8013448:	f859 4b04 	ldr.w	r4, [r9], #4
 801344c:	fa1e f18a 	uxtah	r1, lr, sl
 8013450:	b2a3      	uxth	r3, r4
 8013452:	1ac9      	subs	r1, r1, r3
 8013454:	0c23      	lsrs	r3, r4, #16
 8013456:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801345a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801345e:	b289      	uxth	r1, r1
 8013460:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8013464:	45c8      	cmp	r8, r9
 8013466:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801346a:	4694      	mov	ip, r2
 801346c:	f845 3b04 	str.w	r3, [r5], #4
 8013470:	d8e8      	bhi.n	8013444 <__mdiff+0x5c>
 8013472:	45bc      	cmp	ip, r7
 8013474:	d304      	bcc.n	8013480 <__mdiff+0x98>
 8013476:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801347a:	b183      	cbz	r3, 801349e <__mdiff+0xb6>
 801347c:	6106      	str	r6, [r0, #16]
 801347e:	e7c5      	b.n	801340c <__mdiff+0x24>
 8013480:	f85c 1b04 	ldr.w	r1, [ip], #4
 8013484:	fa1e f381 	uxtah	r3, lr, r1
 8013488:	141a      	asrs	r2, r3, #16
 801348a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801348e:	b29b      	uxth	r3, r3
 8013490:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013494:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8013498:	f845 3b04 	str.w	r3, [r5], #4
 801349c:	e7e9      	b.n	8013472 <__mdiff+0x8a>
 801349e:	3e01      	subs	r6, #1
 80134a0:	e7e9      	b.n	8013476 <__mdiff+0x8e>
	...

080134a4 <__ulp>:
 80134a4:	4b12      	ldr	r3, [pc, #72]	; (80134f0 <__ulp+0x4c>)
 80134a6:	ee10 2a90 	vmov	r2, s1
 80134aa:	401a      	ands	r2, r3
 80134ac:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	dd04      	ble.n	80134be <__ulp+0x1a>
 80134b4:	2000      	movs	r0, #0
 80134b6:	4619      	mov	r1, r3
 80134b8:	ec41 0b10 	vmov	d0, r0, r1
 80134bc:	4770      	bx	lr
 80134be:	425b      	negs	r3, r3
 80134c0:	151b      	asrs	r3, r3, #20
 80134c2:	2b13      	cmp	r3, #19
 80134c4:	f04f 0000 	mov.w	r0, #0
 80134c8:	f04f 0100 	mov.w	r1, #0
 80134cc:	dc04      	bgt.n	80134d8 <__ulp+0x34>
 80134ce:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80134d2:	fa42 f103 	asr.w	r1, r2, r3
 80134d6:	e7ef      	b.n	80134b8 <__ulp+0x14>
 80134d8:	3b14      	subs	r3, #20
 80134da:	2b1e      	cmp	r3, #30
 80134dc:	f04f 0201 	mov.w	r2, #1
 80134e0:	bfda      	itte	le
 80134e2:	f1c3 031f 	rsble	r3, r3, #31
 80134e6:	fa02 f303 	lslle.w	r3, r2, r3
 80134ea:	4613      	movgt	r3, r2
 80134ec:	4618      	mov	r0, r3
 80134ee:	e7e3      	b.n	80134b8 <__ulp+0x14>
 80134f0:	7ff00000 	.word	0x7ff00000

080134f4 <__b2d>:
 80134f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134f6:	6905      	ldr	r5, [r0, #16]
 80134f8:	f100 0714 	add.w	r7, r0, #20
 80134fc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8013500:	1f2e      	subs	r6, r5, #4
 8013502:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8013506:	4620      	mov	r0, r4
 8013508:	f7ff fdc4 	bl	8013094 <__hi0bits>
 801350c:	f1c0 0320 	rsb	r3, r0, #32
 8013510:	280a      	cmp	r0, #10
 8013512:	600b      	str	r3, [r1, #0]
 8013514:	f8df c074 	ldr.w	ip, [pc, #116]	; 801358c <__b2d+0x98>
 8013518:	dc14      	bgt.n	8013544 <__b2d+0x50>
 801351a:	f1c0 0e0b 	rsb	lr, r0, #11
 801351e:	fa24 f10e 	lsr.w	r1, r4, lr
 8013522:	42b7      	cmp	r7, r6
 8013524:	ea41 030c 	orr.w	r3, r1, ip
 8013528:	bf34      	ite	cc
 801352a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801352e:	2100      	movcs	r1, #0
 8013530:	3015      	adds	r0, #21
 8013532:	fa04 f000 	lsl.w	r0, r4, r0
 8013536:	fa21 f10e 	lsr.w	r1, r1, lr
 801353a:	ea40 0201 	orr.w	r2, r0, r1
 801353e:	ec43 2b10 	vmov	d0, r2, r3
 8013542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013544:	42b7      	cmp	r7, r6
 8013546:	bf3a      	itte	cc
 8013548:	f1a5 0608 	subcc.w	r6, r5, #8
 801354c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8013550:	2100      	movcs	r1, #0
 8013552:	380b      	subs	r0, #11
 8013554:	d015      	beq.n	8013582 <__b2d+0x8e>
 8013556:	4084      	lsls	r4, r0
 8013558:	f1c0 0520 	rsb	r5, r0, #32
 801355c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8013560:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8013564:	42be      	cmp	r6, r7
 8013566:	fa21 fc05 	lsr.w	ip, r1, r5
 801356a:	ea44 030c 	orr.w	r3, r4, ip
 801356e:	bf8c      	ite	hi
 8013570:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8013574:	2400      	movls	r4, #0
 8013576:	fa01 f000 	lsl.w	r0, r1, r0
 801357a:	40ec      	lsrs	r4, r5
 801357c:	ea40 0204 	orr.w	r2, r0, r4
 8013580:	e7dd      	b.n	801353e <__b2d+0x4a>
 8013582:	ea44 030c 	orr.w	r3, r4, ip
 8013586:	460a      	mov	r2, r1
 8013588:	e7d9      	b.n	801353e <__b2d+0x4a>
 801358a:	bf00      	nop
 801358c:	3ff00000 	.word	0x3ff00000

08013590 <__d2b>:
 8013590:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013594:	460e      	mov	r6, r1
 8013596:	2101      	movs	r1, #1
 8013598:	ec59 8b10 	vmov	r8, r9, d0
 801359c:	4615      	mov	r5, r2
 801359e:	f7ff fcb5 	bl	8012f0c <_Balloc>
 80135a2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80135a6:	4607      	mov	r7, r0
 80135a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80135ac:	bb34      	cbnz	r4, 80135fc <__d2b+0x6c>
 80135ae:	9301      	str	r3, [sp, #4]
 80135b0:	f1b8 0300 	subs.w	r3, r8, #0
 80135b4:	d027      	beq.n	8013606 <__d2b+0x76>
 80135b6:	a802      	add	r0, sp, #8
 80135b8:	f840 3d08 	str.w	r3, [r0, #-8]!
 80135bc:	f7ff fd89 	bl	80130d2 <__lo0bits>
 80135c0:	9900      	ldr	r1, [sp, #0]
 80135c2:	b1f0      	cbz	r0, 8013602 <__d2b+0x72>
 80135c4:	9a01      	ldr	r2, [sp, #4]
 80135c6:	f1c0 0320 	rsb	r3, r0, #32
 80135ca:	fa02 f303 	lsl.w	r3, r2, r3
 80135ce:	430b      	orrs	r3, r1
 80135d0:	40c2      	lsrs	r2, r0
 80135d2:	617b      	str	r3, [r7, #20]
 80135d4:	9201      	str	r2, [sp, #4]
 80135d6:	9b01      	ldr	r3, [sp, #4]
 80135d8:	61bb      	str	r3, [r7, #24]
 80135da:	2b00      	cmp	r3, #0
 80135dc:	bf14      	ite	ne
 80135de:	2102      	movne	r1, #2
 80135e0:	2101      	moveq	r1, #1
 80135e2:	6139      	str	r1, [r7, #16]
 80135e4:	b1c4      	cbz	r4, 8013618 <__d2b+0x88>
 80135e6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80135ea:	4404      	add	r4, r0
 80135ec:	6034      	str	r4, [r6, #0]
 80135ee:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80135f2:	6028      	str	r0, [r5, #0]
 80135f4:	4638      	mov	r0, r7
 80135f6:	b003      	add	sp, #12
 80135f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80135fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013600:	e7d5      	b.n	80135ae <__d2b+0x1e>
 8013602:	6179      	str	r1, [r7, #20]
 8013604:	e7e7      	b.n	80135d6 <__d2b+0x46>
 8013606:	a801      	add	r0, sp, #4
 8013608:	f7ff fd63 	bl	80130d2 <__lo0bits>
 801360c:	9b01      	ldr	r3, [sp, #4]
 801360e:	617b      	str	r3, [r7, #20]
 8013610:	2101      	movs	r1, #1
 8013612:	6139      	str	r1, [r7, #16]
 8013614:	3020      	adds	r0, #32
 8013616:	e7e5      	b.n	80135e4 <__d2b+0x54>
 8013618:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801361c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013620:	6030      	str	r0, [r6, #0]
 8013622:	6918      	ldr	r0, [r3, #16]
 8013624:	f7ff fd36 	bl	8013094 <__hi0bits>
 8013628:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801362c:	e7e1      	b.n	80135f2 <__d2b+0x62>

0801362e <__ratio>:
 801362e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013632:	4688      	mov	r8, r1
 8013634:	4669      	mov	r1, sp
 8013636:	4681      	mov	r9, r0
 8013638:	f7ff ff5c 	bl	80134f4 <__b2d>
 801363c:	a901      	add	r1, sp, #4
 801363e:	4640      	mov	r0, r8
 8013640:	ec57 6b10 	vmov	r6, r7, d0
 8013644:	f7ff ff56 	bl	80134f4 <__b2d>
 8013648:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801364c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8013650:	eba3 0c02 	sub.w	ip, r3, r2
 8013654:	e9dd 3200 	ldrd	r3, r2, [sp]
 8013658:	1a9b      	subs	r3, r3, r2
 801365a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801365e:	ec5b ab10 	vmov	sl, fp, d0
 8013662:	2b00      	cmp	r3, #0
 8013664:	bfce      	itee	gt
 8013666:	463a      	movgt	r2, r7
 8013668:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801366c:	465a      	movle	r2, fp
 801366e:	4659      	mov	r1, fp
 8013670:	463d      	mov	r5, r7
 8013672:	bfd4      	ite	le
 8013674:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8013678:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 801367c:	4630      	mov	r0, r6
 801367e:	ee10 2a10 	vmov	r2, s0
 8013682:	460b      	mov	r3, r1
 8013684:	4629      	mov	r1, r5
 8013686:	f7f5 f819 	bl	80086bc <__aeabi_ddiv>
 801368a:	ec41 0b10 	vmov	d0, r0, r1
 801368e:	b003      	add	sp, #12
 8013690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013694 <__copybits>:
 8013694:	3901      	subs	r1, #1
 8013696:	b510      	push	{r4, lr}
 8013698:	1149      	asrs	r1, r1, #5
 801369a:	6914      	ldr	r4, [r2, #16]
 801369c:	3101      	adds	r1, #1
 801369e:	f102 0314 	add.w	r3, r2, #20
 80136a2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80136a6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80136aa:	42a3      	cmp	r3, r4
 80136ac:	4602      	mov	r2, r0
 80136ae:	d303      	bcc.n	80136b8 <__copybits+0x24>
 80136b0:	2300      	movs	r3, #0
 80136b2:	428a      	cmp	r2, r1
 80136b4:	d305      	bcc.n	80136c2 <__copybits+0x2e>
 80136b6:	bd10      	pop	{r4, pc}
 80136b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80136bc:	f840 2b04 	str.w	r2, [r0], #4
 80136c0:	e7f3      	b.n	80136aa <__copybits+0x16>
 80136c2:	f842 3b04 	str.w	r3, [r2], #4
 80136c6:	e7f4      	b.n	80136b2 <__copybits+0x1e>

080136c8 <__any_on>:
 80136c8:	f100 0214 	add.w	r2, r0, #20
 80136cc:	6900      	ldr	r0, [r0, #16]
 80136ce:	114b      	asrs	r3, r1, #5
 80136d0:	4298      	cmp	r0, r3
 80136d2:	b510      	push	{r4, lr}
 80136d4:	db11      	blt.n	80136fa <__any_on+0x32>
 80136d6:	dd0a      	ble.n	80136ee <__any_on+0x26>
 80136d8:	f011 011f 	ands.w	r1, r1, #31
 80136dc:	d007      	beq.n	80136ee <__any_on+0x26>
 80136de:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80136e2:	fa24 f001 	lsr.w	r0, r4, r1
 80136e6:	fa00 f101 	lsl.w	r1, r0, r1
 80136ea:	428c      	cmp	r4, r1
 80136ec:	d10b      	bne.n	8013706 <__any_on+0x3e>
 80136ee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80136f2:	4293      	cmp	r3, r2
 80136f4:	d803      	bhi.n	80136fe <__any_on+0x36>
 80136f6:	2000      	movs	r0, #0
 80136f8:	bd10      	pop	{r4, pc}
 80136fa:	4603      	mov	r3, r0
 80136fc:	e7f7      	b.n	80136ee <__any_on+0x26>
 80136fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013702:	2900      	cmp	r1, #0
 8013704:	d0f5      	beq.n	80136f2 <__any_on+0x2a>
 8013706:	2001      	movs	r0, #1
 8013708:	e7f6      	b.n	80136f8 <__any_on+0x30>

0801370a <_calloc_r>:
 801370a:	b538      	push	{r3, r4, r5, lr}
 801370c:	fb02 f401 	mul.w	r4, r2, r1
 8013710:	4621      	mov	r1, r4
 8013712:	f000 f857 	bl	80137c4 <_malloc_r>
 8013716:	4605      	mov	r5, r0
 8013718:	b118      	cbz	r0, 8013722 <_calloc_r+0x18>
 801371a:	4622      	mov	r2, r4
 801371c:	2100      	movs	r1, #0
 801371e:	f7fc fa6a 	bl	800fbf6 <memset>
 8013722:	4628      	mov	r0, r5
 8013724:	bd38      	pop	{r3, r4, r5, pc}
	...

08013728 <_free_r>:
 8013728:	b538      	push	{r3, r4, r5, lr}
 801372a:	4605      	mov	r5, r0
 801372c:	2900      	cmp	r1, #0
 801372e:	d045      	beq.n	80137bc <_free_r+0x94>
 8013730:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013734:	1f0c      	subs	r4, r1, #4
 8013736:	2b00      	cmp	r3, #0
 8013738:	bfb8      	it	lt
 801373a:	18e4      	addlt	r4, r4, r3
 801373c:	f000 fc0f 	bl	8013f5e <__malloc_lock>
 8013740:	4a1f      	ldr	r2, [pc, #124]	; (80137c0 <_free_r+0x98>)
 8013742:	6813      	ldr	r3, [r2, #0]
 8013744:	4610      	mov	r0, r2
 8013746:	b933      	cbnz	r3, 8013756 <_free_r+0x2e>
 8013748:	6063      	str	r3, [r4, #4]
 801374a:	6014      	str	r4, [r2, #0]
 801374c:	4628      	mov	r0, r5
 801374e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013752:	f000 bc05 	b.w	8013f60 <__malloc_unlock>
 8013756:	42a3      	cmp	r3, r4
 8013758:	d90c      	bls.n	8013774 <_free_r+0x4c>
 801375a:	6821      	ldr	r1, [r4, #0]
 801375c:	1862      	adds	r2, r4, r1
 801375e:	4293      	cmp	r3, r2
 8013760:	bf04      	itt	eq
 8013762:	681a      	ldreq	r2, [r3, #0]
 8013764:	685b      	ldreq	r3, [r3, #4]
 8013766:	6063      	str	r3, [r4, #4]
 8013768:	bf04      	itt	eq
 801376a:	1852      	addeq	r2, r2, r1
 801376c:	6022      	streq	r2, [r4, #0]
 801376e:	6004      	str	r4, [r0, #0]
 8013770:	e7ec      	b.n	801374c <_free_r+0x24>
 8013772:	4613      	mov	r3, r2
 8013774:	685a      	ldr	r2, [r3, #4]
 8013776:	b10a      	cbz	r2, 801377c <_free_r+0x54>
 8013778:	42a2      	cmp	r2, r4
 801377a:	d9fa      	bls.n	8013772 <_free_r+0x4a>
 801377c:	6819      	ldr	r1, [r3, #0]
 801377e:	1858      	adds	r0, r3, r1
 8013780:	42a0      	cmp	r0, r4
 8013782:	d10b      	bne.n	801379c <_free_r+0x74>
 8013784:	6820      	ldr	r0, [r4, #0]
 8013786:	4401      	add	r1, r0
 8013788:	1858      	adds	r0, r3, r1
 801378a:	4282      	cmp	r2, r0
 801378c:	6019      	str	r1, [r3, #0]
 801378e:	d1dd      	bne.n	801374c <_free_r+0x24>
 8013790:	6810      	ldr	r0, [r2, #0]
 8013792:	6852      	ldr	r2, [r2, #4]
 8013794:	605a      	str	r2, [r3, #4]
 8013796:	4401      	add	r1, r0
 8013798:	6019      	str	r1, [r3, #0]
 801379a:	e7d7      	b.n	801374c <_free_r+0x24>
 801379c:	d902      	bls.n	80137a4 <_free_r+0x7c>
 801379e:	230c      	movs	r3, #12
 80137a0:	602b      	str	r3, [r5, #0]
 80137a2:	e7d3      	b.n	801374c <_free_r+0x24>
 80137a4:	6820      	ldr	r0, [r4, #0]
 80137a6:	1821      	adds	r1, r4, r0
 80137a8:	428a      	cmp	r2, r1
 80137aa:	bf04      	itt	eq
 80137ac:	6811      	ldreq	r1, [r2, #0]
 80137ae:	6852      	ldreq	r2, [r2, #4]
 80137b0:	6062      	str	r2, [r4, #4]
 80137b2:	bf04      	itt	eq
 80137b4:	1809      	addeq	r1, r1, r0
 80137b6:	6021      	streq	r1, [r4, #0]
 80137b8:	605c      	str	r4, [r3, #4]
 80137ba:	e7c7      	b.n	801374c <_free_r+0x24>
 80137bc:	bd38      	pop	{r3, r4, r5, pc}
 80137be:	bf00      	nop
 80137c0:	20008208 	.word	0x20008208

080137c4 <_malloc_r>:
 80137c4:	b570      	push	{r4, r5, r6, lr}
 80137c6:	1ccd      	adds	r5, r1, #3
 80137c8:	f025 0503 	bic.w	r5, r5, #3
 80137cc:	3508      	adds	r5, #8
 80137ce:	2d0c      	cmp	r5, #12
 80137d0:	bf38      	it	cc
 80137d2:	250c      	movcc	r5, #12
 80137d4:	2d00      	cmp	r5, #0
 80137d6:	4606      	mov	r6, r0
 80137d8:	db01      	blt.n	80137de <_malloc_r+0x1a>
 80137da:	42a9      	cmp	r1, r5
 80137dc:	d903      	bls.n	80137e6 <_malloc_r+0x22>
 80137de:	230c      	movs	r3, #12
 80137e0:	6033      	str	r3, [r6, #0]
 80137e2:	2000      	movs	r0, #0
 80137e4:	bd70      	pop	{r4, r5, r6, pc}
 80137e6:	f000 fbba 	bl	8013f5e <__malloc_lock>
 80137ea:	4a21      	ldr	r2, [pc, #132]	; (8013870 <_malloc_r+0xac>)
 80137ec:	6814      	ldr	r4, [r2, #0]
 80137ee:	4621      	mov	r1, r4
 80137f0:	b991      	cbnz	r1, 8013818 <_malloc_r+0x54>
 80137f2:	4c20      	ldr	r4, [pc, #128]	; (8013874 <_malloc_r+0xb0>)
 80137f4:	6823      	ldr	r3, [r4, #0]
 80137f6:	b91b      	cbnz	r3, 8013800 <_malloc_r+0x3c>
 80137f8:	4630      	mov	r0, r6
 80137fa:	f000 facf 	bl	8013d9c <_sbrk_r>
 80137fe:	6020      	str	r0, [r4, #0]
 8013800:	4629      	mov	r1, r5
 8013802:	4630      	mov	r0, r6
 8013804:	f000 faca 	bl	8013d9c <_sbrk_r>
 8013808:	1c43      	adds	r3, r0, #1
 801380a:	d124      	bne.n	8013856 <_malloc_r+0x92>
 801380c:	230c      	movs	r3, #12
 801380e:	6033      	str	r3, [r6, #0]
 8013810:	4630      	mov	r0, r6
 8013812:	f000 fba5 	bl	8013f60 <__malloc_unlock>
 8013816:	e7e4      	b.n	80137e2 <_malloc_r+0x1e>
 8013818:	680b      	ldr	r3, [r1, #0]
 801381a:	1b5b      	subs	r3, r3, r5
 801381c:	d418      	bmi.n	8013850 <_malloc_r+0x8c>
 801381e:	2b0b      	cmp	r3, #11
 8013820:	d90f      	bls.n	8013842 <_malloc_r+0x7e>
 8013822:	600b      	str	r3, [r1, #0]
 8013824:	50cd      	str	r5, [r1, r3]
 8013826:	18cc      	adds	r4, r1, r3
 8013828:	4630      	mov	r0, r6
 801382a:	f000 fb99 	bl	8013f60 <__malloc_unlock>
 801382e:	f104 000b 	add.w	r0, r4, #11
 8013832:	1d23      	adds	r3, r4, #4
 8013834:	f020 0007 	bic.w	r0, r0, #7
 8013838:	1ac3      	subs	r3, r0, r3
 801383a:	d0d3      	beq.n	80137e4 <_malloc_r+0x20>
 801383c:	425a      	negs	r2, r3
 801383e:	50e2      	str	r2, [r4, r3]
 8013840:	e7d0      	b.n	80137e4 <_malloc_r+0x20>
 8013842:	428c      	cmp	r4, r1
 8013844:	684b      	ldr	r3, [r1, #4]
 8013846:	bf16      	itet	ne
 8013848:	6063      	strne	r3, [r4, #4]
 801384a:	6013      	streq	r3, [r2, #0]
 801384c:	460c      	movne	r4, r1
 801384e:	e7eb      	b.n	8013828 <_malloc_r+0x64>
 8013850:	460c      	mov	r4, r1
 8013852:	6849      	ldr	r1, [r1, #4]
 8013854:	e7cc      	b.n	80137f0 <_malloc_r+0x2c>
 8013856:	1cc4      	adds	r4, r0, #3
 8013858:	f024 0403 	bic.w	r4, r4, #3
 801385c:	42a0      	cmp	r0, r4
 801385e:	d005      	beq.n	801386c <_malloc_r+0xa8>
 8013860:	1a21      	subs	r1, r4, r0
 8013862:	4630      	mov	r0, r6
 8013864:	f000 fa9a 	bl	8013d9c <_sbrk_r>
 8013868:	3001      	adds	r0, #1
 801386a:	d0cf      	beq.n	801380c <_malloc_r+0x48>
 801386c:	6025      	str	r5, [r4, #0]
 801386e:	e7db      	b.n	8013828 <_malloc_r+0x64>
 8013870:	20008208 	.word	0x20008208
 8013874:	2000820c 	.word	0x2000820c

08013878 <__ssputs_r>:
 8013878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801387c:	688e      	ldr	r6, [r1, #8]
 801387e:	429e      	cmp	r6, r3
 8013880:	4682      	mov	sl, r0
 8013882:	460c      	mov	r4, r1
 8013884:	4690      	mov	r8, r2
 8013886:	4699      	mov	r9, r3
 8013888:	d837      	bhi.n	80138fa <__ssputs_r+0x82>
 801388a:	898a      	ldrh	r2, [r1, #12]
 801388c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013890:	d031      	beq.n	80138f6 <__ssputs_r+0x7e>
 8013892:	6825      	ldr	r5, [r4, #0]
 8013894:	6909      	ldr	r1, [r1, #16]
 8013896:	1a6f      	subs	r7, r5, r1
 8013898:	6965      	ldr	r5, [r4, #20]
 801389a:	2302      	movs	r3, #2
 801389c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80138a0:	fb95 f5f3 	sdiv	r5, r5, r3
 80138a4:	f109 0301 	add.w	r3, r9, #1
 80138a8:	443b      	add	r3, r7
 80138aa:	429d      	cmp	r5, r3
 80138ac:	bf38      	it	cc
 80138ae:	461d      	movcc	r5, r3
 80138b0:	0553      	lsls	r3, r2, #21
 80138b2:	d530      	bpl.n	8013916 <__ssputs_r+0x9e>
 80138b4:	4629      	mov	r1, r5
 80138b6:	f7ff ff85 	bl	80137c4 <_malloc_r>
 80138ba:	4606      	mov	r6, r0
 80138bc:	b950      	cbnz	r0, 80138d4 <__ssputs_r+0x5c>
 80138be:	230c      	movs	r3, #12
 80138c0:	f8ca 3000 	str.w	r3, [sl]
 80138c4:	89a3      	ldrh	r3, [r4, #12]
 80138c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80138ca:	81a3      	strh	r3, [r4, #12]
 80138cc:	f04f 30ff 	mov.w	r0, #4294967295
 80138d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80138d4:	463a      	mov	r2, r7
 80138d6:	6921      	ldr	r1, [r4, #16]
 80138d8:	f7fc f982 	bl	800fbe0 <memcpy>
 80138dc:	89a3      	ldrh	r3, [r4, #12]
 80138de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80138e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80138e6:	81a3      	strh	r3, [r4, #12]
 80138e8:	6126      	str	r6, [r4, #16]
 80138ea:	6165      	str	r5, [r4, #20]
 80138ec:	443e      	add	r6, r7
 80138ee:	1bed      	subs	r5, r5, r7
 80138f0:	6026      	str	r6, [r4, #0]
 80138f2:	60a5      	str	r5, [r4, #8]
 80138f4:	464e      	mov	r6, r9
 80138f6:	454e      	cmp	r6, r9
 80138f8:	d900      	bls.n	80138fc <__ssputs_r+0x84>
 80138fa:	464e      	mov	r6, r9
 80138fc:	4632      	mov	r2, r6
 80138fe:	4641      	mov	r1, r8
 8013900:	6820      	ldr	r0, [r4, #0]
 8013902:	f000 fb13 	bl	8013f2c <memmove>
 8013906:	68a3      	ldr	r3, [r4, #8]
 8013908:	1b9b      	subs	r3, r3, r6
 801390a:	60a3      	str	r3, [r4, #8]
 801390c:	6823      	ldr	r3, [r4, #0]
 801390e:	441e      	add	r6, r3
 8013910:	6026      	str	r6, [r4, #0]
 8013912:	2000      	movs	r0, #0
 8013914:	e7dc      	b.n	80138d0 <__ssputs_r+0x58>
 8013916:	462a      	mov	r2, r5
 8013918:	f000 fb23 	bl	8013f62 <_realloc_r>
 801391c:	4606      	mov	r6, r0
 801391e:	2800      	cmp	r0, #0
 8013920:	d1e2      	bne.n	80138e8 <__ssputs_r+0x70>
 8013922:	6921      	ldr	r1, [r4, #16]
 8013924:	4650      	mov	r0, sl
 8013926:	f7ff feff 	bl	8013728 <_free_r>
 801392a:	e7c8      	b.n	80138be <__ssputs_r+0x46>

0801392c <_svfiprintf_r>:
 801392c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013930:	461d      	mov	r5, r3
 8013932:	898b      	ldrh	r3, [r1, #12]
 8013934:	061f      	lsls	r7, r3, #24
 8013936:	b09d      	sub	sp, #116	; 0x74
 8013938:	4680      	mov	r8, r0
 801393a:	460c      	mov	r4, r1
 801393c:	4616      	mov	r6, r2
 801393e:	d50f      	bpl.n	8013960 <_svfiprintf_r+0x34>
 8013940:	690b      	ldr	r3, [r1, #16]
 8013942:	b96b      	cbnz	r3, 8013960 <_svfiprintf_r+0x34>
 8013944:	2140      	movs	r1, #64	; 0x40
 8013946:	f7ff ff3d 	bl	80137c4 <_malloc_r>
 801394a:	6020      	str	r0, [r4, #0]
 801394c:	6120      	str	r0, [r4, #16]
 801394e:	b928      	cbnz	r0, 801395c <_svfiprintf_r+0x30>
 8013950:	230c      	movs	r3, #12
 8013952:	f8c8 3000 	str.w	r3, [r8]
 8013956:	f04f 30ff 	mov.w	r0, #4294967295
 801395a:	e0c8      	b.n	8013aee <_svfiprintf_r+0x1c2>
 801395c:	2340      	movs	r3, #64	; 0x40
 801395e:	6163      	str	r3, [r4, #20]
 8013960:	2300      	movs	r3, #0
 8013962:	9309      	str	r3, [sp, #36]	; 0x24
 8013964:	2320      	movs	r3, #32
 8013966:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801396a:	2330      	movs	r3, #48	; 0x30
 801396c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013970:	9503      	str	r5, [sp, #12]
 8013972:	f04f 0b01 	mov.w	fp, #1
 8013976:	4637      	mov	r7, r6
 8013978:	463d      	mov	r5, r7
 801397a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801397e:	b10b      	cbz	r3, 8013984 <_svfiprintf_r+0x58>
 8013980:	2b25      	cmp	r3, #37	; 0x25
 8013982:	d13e      	bne.n	8013a02 <_svfiprintf_r+0xd6>
 8013984:	ebb7 0a06 	subs.w	sl, r7, r6
 8013988:	d00b      	beq.n	80139a2 <_svfiprintf_r+0x76>
 801398a:	4653      	mov	r3, sl
 801398c:	4632      	mov	r2, r6
 801398e:	4621      	mov	r1, r4
 8013990:	4640      	mov	r0, r8
 8013992:	f7ff ff71 	bl	8013878 <__ssputs_r>
 8013996:	3001      	adds	r0, #1
 8013998:	f000 80a4 	beq.w	8013ae4 <_svfiprintf_r+0x1b8>
 801399c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801399e:	4453      	add	r3, sl
 80139a0:	9309      	str	r3, [sp, #36]	; 0x24
 80139a2:	783b      	ldrb	r3, [r7, #0]
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	f000 809d 	beq.w	8013ae4 <_svfiprintf_r+0x1b8>
 80139aa:	2300      	movs	r3, #0
 80139ac:	f04f 32ff 	mov.w	r2, #4294967295
 80139b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80139b4:	9304      	str	r3, [sp, #16]
 80139b6:	9307      	str	r3, [sp, #28]
 80139b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80139bc:	931a      	str	r3, [sp, #104]	; 0x68
 80139be:	462f      	mov	r7, r5
 80139c0:	2205      	movs	r2, #5
 80139c2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80139c6:	4850      	ldr	r0, [pc, #320]	; (8013b08 <_svfiprintf_r+0x1dc>)
 80139c8:	f7f4 fb42 	bl	8008050 <memchr>
 80139cc:	9b04      	ldr	r3, [sp, #16]
 80139ce:	b9d0      	cbnz	r0, 8013a06 <_svfiprintf_r+0xda>
 80139d0:	06d9      	lsls	r1, r3, #27
 80139d2:	bf44      	itt	mi
 80139d4:	2220      	movmi	r2, #32
 80139d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80139da:	071a      	lsls	r2, r3, #28
 80139dc:	bf44      	itt	mi
 80139de:	222b      	movmi	r2, #43	; 0x2b
 80139e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80139e4:	782a      	ldrb	r2, [r5, #0]
 80139e6:	2a2a      	cmp	r2, #42	; 0x2a
 80139e8:	d015      	beq.n	8013a16 <_svfiprintf_r+0xea>
 80139ea:	9a07      	ldr	r2, [sp, #28]
 80139ec:	462f      	mov	r7, r5
 80139ee:	2000      	movs	r0, #0
 80139f0:	250a      	movs	r5, #10
 80139f2:	4639      	mov	r1, r7
 80139f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80139f8:	3b30      	subs	r3, #48	; 0x30
 80139fa:	2b09      	cmp	r3, #9
 80139fc:	d94d      	bls.n	8013a9a <_svfiprintf_r+0x16e>
 80139fe:	b1b8      	cbz	r0, 8013a30 <_svfiprintf_r+0x104>
 8013a00:	e00f      	b.n	8013a22 <_svfiprintf_r+0xf6>
 8013a02:	462f      	mov	r7, r5
 8013a04:	e7b8      	b.n	8013978 <_svfiprintf_r+0x4c>
 8013a06:	4a40      	ldr	r2, [pc, #256]	; (8013b08 <_svfiprintf_r+0x1dc>)
 8013a08:	1a80      	subs	r0, r0, r2
 8013a0a:	fa0b f000 	lsl.w	r0, fp, r0
 8013a0e:	4318      	orrs	r0, r3
 8013a10:	9004      	str	r0, [sp, #16]
 8013a12:	463d      	mov	r5, r7
 8013a14:	e7d3      	b.n	80139be <_svfiprintf_r+0x92>
 8013a16:	9a03      	ldr	r2, [sp, #12]
 8013a18:	1d11      	adds	r1, r2, #4
 8013a1a:	6812      	ldr	r2, [r2, #0]
 8013a1c:	9103      	str	r1, [sp, #12]
 8013a1e:	2a00      	cmp	r2, #0
 8013a20:	db01      	blt.n	8013a26 <_svfiprintf_r+0xfa>
 8013a22:	9207      	str	r2, [sp, #28]
 8013a24:	e004      	b.n	8013a30 <_svfiprintf_r+0x104>
 8013a26:	4252      	negs	r2, r2
 8013a28:	f043 0302 	orr.w	r3, r3, #2
 8013a2c:	9207      	str	r2, [sp, #28]
 8013a2e:	9304      	str	r3, [sp, #16]
 8013a30:	783b      	ldrb	r3, [r7, #0]
 8013a32:	2b2e      	cmp	r3, #46	; 0x2e
 8013a34:	d10c      	bne.n	8013a50 <_svfiprintf_r+0x124>
 8013a36:	787b      	ldrb	r3, [r7, #1]
 8013a38:	2b2a      	cmp	r3, #42	; 0x2a
 8013a3a:	d133      	bne.n	8013aa4 <_svfiprintf_r+0x178>
 8013a3c:	9b03      	ldr	r3, [sp, #12]
 8013a3e:	1d1a      	adds	r2, r3, #4
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	9203      	str	r2, [sp, #12]
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	bfb8      	it	lt
 8013a48:	f04f 33ff 	movlt.w	r3, #4294967295
 8013a4c:	3702      	adds	r7, #2
 8013a4e:	9305      	str	r3, [sp, #20]
 8013a50:	4d2e      	ldr	r5, [pc, #184]	; (8013b0c <_svfiprintf_r+0x1e0>)
 8013a52:	7839      	ldrb	r1, [r7, #0]
 8013a54:	2203      	movs	r2, #3
 8013a56:	4628      	mov	r0, r5
 8013a58:	f7f4 fafa 	bl	8008050 <memchr>
 8013a5c:	b138      	cbz	r0, 8013a6e <_svfiprintf_r+0x142>
 8013a5e:	2340      	movs	r3, #64	; 0x40
 8013a60:	1b40      	subs	r0, r0, r5
 8013a62:	fa03 f000 	lsl.w	r0, r3, r0
 8013a66:	9b04      	ldr	r3, [sp, #16]
 8013a68:	4303      	orrs	r3, r0
 8013a6a:	3701      	adds	r7, #1
 8013a6c:	9304      	str	r3, [sp, #16]
 8013a6e:	7839      	ldrb	r1, [r7, #0]
 8013a70:	4827      	ldr	r0, [pc, #156]	; (8013b10 <_svfiprintf_r+0x1e4>)
 8013a72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013a76:	2206      	movs	r2, #6
 8013a78:	1c7e      	adds	r6, r7, #1
 8013a7a:	f7f4 fae9 	bl	8008050 <memchr>
 8013a7e:	2800      	cmp	r0, #0
 8013a80:	d038      	beq.n	8013af4 <_svfiprintf_r+0x1c8>
 8013a82:	4b24      	ldr	r3, [pc, #144]	; (8013b14 <_svfiprintf_r+0x1e8>)
 8013a84:	bb13      	cbnz	r3, 8013acc <_svfiprintf_r+0x1a0>
 8013a86:	9b03      	ldr	r3, [sp, #12]
 8013a88:	3307      	adds	r3, #7
 8013a8a:	f023 0307 	bic.w	r3, r3, #7
 8013a8e:	3308      	adds	r3, #8
 8013a90:	9303      	str	r3, [sp, #12]
 8013a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a94:	444b      	add	r3, r9
 8013a96:	9309      	str	r3, [sp, #36]	; 0x24
 8013a98:	e76d      	b.n	8013976 <_svfiprintf_r+0x4a>
 8013a9a:	fb05 3202 	mla	r2, r5, r2, r3
 8013a9e:	2001      	movs	r0, #1
 8013aa0:	460f      	mov	r7, r1
 8013aa2:	e7a6      	b.n	80139f2 <_svfiprintf_r+0xc6>
 8013aa4:	2300      	movs	r3, #0
 8013aa6:	3701      	adds	r7, #1
 8013aa8:	9305      	str	r3, [sp, #20]
 8013aaa:	4619      	mov	r1, r3
 8013aac:	250a      	movs	r5, #10
 8013aae:	4638      	mov	r0, r7
 8013ab0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ab4:	3a30      	subs	r2, #48	; 0x30
 8013ab6:	2a09      	cmp	r2, #9
 8013ab8:	d903      	bls.n	8013ac2 <_svfiprintf_r+0x196>
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	d0c8      	beq.n	8013a50 <_svfiprintf_r+0x124>
 8013abe:	9105      	str	r1, [sp, #20]
 8013ac0:	e7c6      	b.n	8013a50 <_svfiprintf_r+0x124>
 8013ac2:	fb05 2101 	mla	r1, r5, r1, r2
 8013ac6:	2301      	movs	r3, #1
 8013ac8:	4607      	mov	r7, r0
 8013aca:	e7f0      	b.n	8013aae <_svfiprintf_r+0x182>
 8013acc:	ab03      	add	r3, sp, #12
 8013ace:	9300      	str	r3, [sp, #0]
 8013ad0:	4622      	mov	r2, r4
 8013ad2:	4b11      	ldr	r3, [pc, #68]	; (8013b18 <_svfiprintf_r+0x1ec>)
 8013ad4:	a904      	add	r1, sp, #16
 8013ad6:	4640      	mov	r0, r8
 8013ad8:	f7fc f92a 	bl	800fd30 <_printf_float>
 8013adc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8013ae0:	4681      	mov	r9, r0
 8013ae2:	d1d6      	bne.n	8013a92 <_svfiprintf_r+0x166>
 8013ae4:	89a3      	ldrh	r3, [r4, #12]
 8013ae6:	065b      	lsls	r3, r3, #25
 8013ae8:	f53f af35 	bmi.w	8013956 <_svfiprintf_r+0x2a>
 8013aec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013aee:	b01d      	add	sp, #116	; 0x74
 8013af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013af4:	ab03      	add	r3, sp, #12
 8013af6:	9300      	str	r3, [sp, #0]
 8013af8:	4622      	mov	r2, r4
 8013afa:	4b07      	ldr	r3, [pc, #28]	; (8013b18 <_svfiprintf_r+0x1ec>)
 8013afc:	a904      	add	r1, sp, #16
 8013afe:	4640      	mov	r0, r8
 8013b00:	f7fc fbcc 	bl	801029c <_printf_i>
 8013b04:	e7ea      	b.n	8013adc <_svfiprintf_r+0x1b0>
 8013b06:	bf00      	nop
 8013b08:	0801430c 	.word	0x0801430c
 8013b0c:	08014312 	.word	0x08014312
 8013b10:	08014316 	.word	0x08014316
 8013b14:	0800fd31 	.word	0x0800fd31
 8013b18:	08013879 	.word	0x08013879

08013b1c <__sfputc_r>:
 8013b1c:	6893      	ldr	r3, [r2, #8]
 8013b1e:	3b01      	subs	r3, #1
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	b410      	push	{r4}
 8013b24:	6093      	str	r3, [r2, #8]
 8013b26:	da08      	bge.n	8013b3a <__sfputc_r+0x1e>
 8013b28:	6994      	ldr	r4, [r2, #24]
 8013b2a:	42a3      	cmp	r3, r4
 8013b2c:	db01      	blt.n	8013b32 <__sfputc_r+0x16>
 8013b2e:	290a      	cmp	r1, #10
 8013b30:	d103      	bne.n	8013b3a <__sfputc_r+0x1e>
 8013b32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b36:	f7fd bdb1 	b.w	801169c <__swbuf_r>
 8013b3a:	6813      	ldr	r3, [r2, #0]
 8013b3c:	1c58      	adds	r0, r3, #1
 8013b3e:	6010      	str	r0, [r2, #0]
 8013b40:	7019      	strb	r1, [r3, #0]
 8013b42:	4608      	mov	r0, r1
 8013b44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b48:	4770      	bx	lr

08013b4a <__sfputs_r>:
 8013b4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b4c:	4606      	mov	r6, r0
 8013b4e:	460f      	mov	r7, r1
 8013b50:	4614      	mov	r4, r2
 8013b52:	18d5      	adds	r5, r2, r3
 8013b54:	42ac      	cmp	r4, r5
 8013b56:	d101      	bne.n	8013b5c <__sfputs_r+0x12>
 8013b58:	2000      	movs	r0, #0
 8013b5a:	e007      	b.n	8013b6c <__sfputs_r+0x22>
 8013b5c:	463a      	mov	r2, r7
 8013b5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b62:	4630      	mov	r0, r6
 8013b64:	f7ff ffda 	bl	8013b1c <__sfputc_r>
 8013b68:	1c43      	adds	r3, r0, #1
 8013b6a:	d1f3      	bne.n	8013b54 <__sfputs_r+0xa>
 8013b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013b70 <_vfiprintf_r>:
 8013b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b74:	460c      	mov	r4, r1
 8013b76:	b09d      	sub	sp, #116	; 0x74
 8013b78:	4617      	mov	r7, r2
 8013b7a:	461d      	mov	r5, r3
 8013b7c:	4606      	mov	r6, r0
 8013b7e:	b118      	cbz	r0, 8013b88 <_vfiprintf_r+0x18>
 8013b80:	6983      	ldr	r3, [r0, #24]
 8013b82:	b90b      	cbnz	r3, 8013b88 <_vfiprintf_r+0x18>
 8013b84:	f7fe fd80 	bl	8012688 <__sinit>
 8013b88:	4b7c      	ldr	r3, [pc, #496]	; (8013d7c <_vfiprintf_r+0x20c>)
 8013b8a:	429c      	cmp	r4, r3
 8013b8c:	d158      	bne.n	8013c40 <_vfiprintf_r+0xd0>
 8013b8e:	6874      	ldr	r4, [r6, #4]
 8013b90:	89a3      	ldrh	r3, [r4, #12]
 8013b92:	0718      	lsls	r0, r3, #28
 8013b94:	d55e      	bpl.n	8013c54 <_vfiprintf_r+0xe4>
 8013b96:	6923      	ldr	r3, [r4, #16]
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d05b      	beq.n	8013c54 <_vfiprintf_r+0xe4>
 8013b9c:	2300      	movs	r3, #0
 8013b9e:	9309      	str	r3, [sp, #36]	; 0x24
 8013ba0:	2320      	movs	r3, #32
 8013ba2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013ba6:	2330      	movs	r3, #48	; 0x30
 8013ba8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013bac:	9503      	str	r5, [sp, #12]
 8013bae:	f04f 0b01 	mov.w	fp, #1
 8013bb2:	46b8      	mov	r8, r7
 8013bb4:	4645      	mov	r5, r8
 8013bb6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013bba:	b10b      	cbz	r3, 8013bc0 <_vfiprintf_r+0x50>
 8013bbc:	2b25      	cmp	r3, #37	; 0x25
 8013bbe:	d154      	bne.n	8013c6a <_vfiprintf_r+0xfa>
 8013bc0:	ebb8 0a07 	subs.w	sl, r8, r7
 8013bc4:	d00b      	beq.n	8013bde <_vfiprintf_r+0x6e>
 8013bc6:	4653      	mov	r3, sl
 8013bc8:	463a      	mov	r2, r7
 8013bca:	4621      	mov	r1, r4
 8013bcc:	4630      	mov	r0, r6
 8013bce:	f7ff ffbc 	bl	8013b4a <__sfputs_r>
 8013bd2:	3001      	adds	r0, #1
 8013bd4:	f000 80c2 	beq.w	8013d5c <_vfiprintf_r+0x1ec>
 8013bd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013bda:	4453      	add	r3, sl
 8013bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8013bde:	f898 3000 	ldrb.w	r3, [r8]
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	f000 80ba 	beq.w	8013d5c <_vfiprintf_r+0x1ec>
 8013be8:	2300      	movs	r3, #0
 8013bea:	f04f 32ff 	mov.w	r2, #4294967295
 8013bee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013bf2:	9304      	str	r3, [sp, #16]
 8013bf4:	9307      	str	r3, [sp, #28]
 8013bf6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013bfa:	931a      	str	r3, [sp, #104]	; 0x68
 8013bfc:	46a8      	mov	r8, r5
 8013bfe:	2205      	movs	r2, #5
 8013c00:	f818 1b01 	ldrb.w	r1, [r8], #1
 8013c04:	485e      	ldr	r0, [pc, #376]	; (8013d80 <_vfiprintf_r+0x210>)
 8013c06:	f7f4 fa23 	bl	8008050 <memchr>
 8013c0a:	9b04      	ldr	r3, [sp, #16]
 8013c0c:	bb78      	cbnz	r0, 8013c6e <_vfiprintf_r+0xfe>
 8013c0e:	06d9      	lsls	r1, r3, #27
 8013c10:	bf44      	itt	mi
 8013c12:	2220      	movmi	r2, #32
 8013c14:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013c18:	071a      	lsls	r2, r3, #28
 8013c1a:	bf44      	itt	mi
 8013c1c:	222b      	movmi	r2, #43	; 0x2b
 8013c1e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013c22:	782a      	ldrb	r2, [r5, #0]
 8013c24:	2a2a      	cmp	r2, #42	; 0x2a
 8013c26:	d02a      	beq.n	8013c7e <_vfiprintf_r+0x10e>
 8013c28:	9a07      	ldr	r2, [sp, #28]
 8013c2a:	46a8      	mov	r8, r5
 8013c2c:	2000      	movs	r0, #0
 8013c2e:	250a      	movs	r5, #10
 8013c30:	4641      	mov	r1, r8
 8013c32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013c36:	3b30      	subs	r3, #48	; 0x30
 8013c38:	2b09      	cmp	r3, #9
 8013c3a:	d969      	bls.n	8013d10 <_vfiprintf_r+0x1a0>
 8013c3c:	b360      	cbz	r0, 8013c98 <_vfiprintf_r+0x128>
 8013c3e:	e024      	b.n	8013c8a <_vfiprintf_r+0x11a>
 8013c40:	4b50      	ldr	r3, [pc, #320]	; (8013d84 <_vfiprintf_r+0x214>)
 8013c42:	429c      	cmp	r4, r3
 8013c44:	d101      	bne.n	8013c4a <_vfiprintf_r+0xda>
 8013c46:	68b4      	ldr	r4, [r6, #8]
 8013c48:	e7a2      	b.n	8013b90 <_vfiprintf_r+0x20>
 8013c4a:	4b4f      	ldr	r3, [pc, #316]	; (8013d88 <_vfiprintf_r+0x218>)
 8013c4c:	429c      	cmp	r4, r3
 8013c4e:	bf08      	it	eq
 8013c50:	68f4      	ldreq	r4, [r6, #12]
 8013c52:	e79d      	b.n	8013b90 <_vfiprintf_r+0x20>
 8013c54:	4621      	mov	r1, r4
 8013c56:	4630      	mov	r0, r6
 8013c58:	f7fd fd72 	bl	8011740 <__swsetup_r>
 8013c5c:	2800      	cmp	r0, #0
 8013c5e:	d09d      	beq.n	8013b9c <_vfiprintf_r+0x2c>
 8013c60:	f04f 30ff 	mov.w	r0, #4294967295
 8013c64:	b01d      	add	sp, #116	; 0x74
 8013c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c6a:	46a8      	mov	r8, r5
 8013c6c:	e7a2      	b.n	8013bb4 <_vfiprintf_r+0x44>
 8013c6e:	4a44      	ldr	r2, [pc, #272]	; (8013d80 <_vfiprintf_r+0x210>)
 8013c70:	1a80      	subs	r0, r0, r2
 8013c72:	fa0b f000 	lsl.w	r0, fp, r0
 8013c76:	4318      	orrs	r0, r3
 8013c78:	9004      	str	r0, [sp, #16]
 8013c7a:	4645      	mov	r5, r8
 8013c7c:	e7be      	b.n	8013bfc <_vfiprintf_r+0x8c>
 8013c7e:	9a03      	ldr	r2, [sp, #12]
 8013c80:	1d11      	adds	r1, r2, #4
 8013c82:	6812      	ldr	r2, [r2, #0]
 8013c84:	9103      	str	r1, [sp, #12]
 8013c86:	2a00      	cmp	r2, #0
 8013c88:	db01      	blt.n	8013c8e <_vfiprintf_r+0x11e>
 8013c8a:	9207      	str	r2, [sp, #28]
 8013c8c:	e004      	b.n	8013c98 <_vfiprintf_r+0x128>
 8013c8e:	4252      	negs	r2, r2
 8013c90:	f043 0302 	orr.w	r3, r3, #2
 8013c94:	9207      	str	r2, [sp, #28]
 8013c96:	9304      	str	r3, [sp, #16]
 8013c98:	f898 3000 	ldrb.w	r3, [r8]
 8013c9c:	2b2e      	cmp	r3, #46	; 0x2e
 8013c9e:	d10e      	bne.n	8013cbe <_vfiprintf_r+0x14e>
 8013ca0:	f898 3001 	ldrb.w	r3, [r8, #1]
 8013ca4:	2b2a      	cmp	r3, #42	; 0x2a
 8013ca6:	d138      	bne.n	8013d1a <_vfiprintf_r+0x1aa>
 8013ca8:	9b03      	ldr	r3, [sp, #12]
 8013caa:	1d1a      	adds	r2, r3, #4
 8013cac:	681b      	ldr	r3, [r3, #0]
 8013cae:	9203      	str	r2, [sp, #12]
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	bfb8      	it	lt
 8013cb4:	f04f 33ff 	movlt.w	r3, #4294967295
 8013cb8:	f108 0802 	add.w	r8, r8, #2
 8013cbc:	9305      	str	r3, [sp, #20]
 8013cbe:	4d33      	ldr	r5, [pc, #204]	; (8013d8c <_vfiprintf_r+0x21c>)
 8013cc0:	f898 1000 	ldrb.w	r1, [r8]
 8013cc4:	2203      	movs	r2, #3
 8013cc6:	4628      	mov	r0, r5
 8013cc8:	f7f4 f9c2 	bl	8008050 <memchr>
 8013ccc:	b140      	cbz	r0, 8013ce0 <_vfiprintf_r+0x170>
 8013cce:	2340      	movs	r3, #64	; 0x40
 8013cd0:	1b40      	subs	r0, r0, r5
 8013cd2:	fa03 f000 	lsl.w	r0, r3, r0
 8013cd6:	9b04      	ldr	r3, [sp, #16]
 8013cd8:	4303      	orrs	r3, r0
 8013cda:	f108 0801 	add.w	r8, r8, #1
 8013cde:	9304      	str	r3, [sp, #16]
 8013ce0:	f898 1000 	ldrb.w	r1, [r8]
 8013ce4:	482a      	ldr	r0, [pc, #168]	; (8013d90 <_vfiprintf_r+0x220>)
 8013ce6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013cea:	2206      	movs	r2, #6
 8013cec:	f108 0701 	add.w	r7, r8, #1
 8013cf0:	f7f4 f9ae 	bl	8008050 <memchr>
 8013cf4:	2800      	cmp	r0, #0
 8013cf6:	d037      	beq.n	8013d68 <_vfiprintf_r+0x1f8>
 8013cf8:	4b26      	ldr	r3, [pc, #152]	; (8013d94 <_vfiprintf_r+0x224>)
 8013cfa:	bb1b      	cbnz	r3, 8013d44 <_vfiprintf_r+0x1d4>
 8013cfc:	9b03      	ldr	r3, [sp, #12]
 8013cfe:	3307      	adds	r3, #7
 8013d00:	f023 0307 	bic.w	r3, r3, #7
 8013d04:	3308      	adds	r3, #8
 8013d06:	9303      	str	r3, [sp, #12]
 8013d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d0a:	444b      	add	r3, r9
 8013d0c:	9309      	str	r3, [sp, #36]	; 0x24
 8013d0e:	e750      	b.n	8013bb2 <_vfiprintf_r+0x42>
 8013d10:	fb05 3202 	mla	r2, r5, r2, r3
 8013d14:	2001      	movs	r0, #1
 8013d16:	4688      	mov	r8, r1
 8013d18:	e78a      	b.n	8013c30 <_vfiprintf_r+0xc0>
 8013d1a:	2300      	movs	r3, #0
 8013d1c:	f108 0801 	add.w	r8, r8, #1
 8013d20:	9305      	str	r3, [sp, #20]
 8013d22:	4619      	mov	r1, r3
 8013d24:	250a      	movs	r5, #10
 8013d26:	4640      	mov	r0, r8
 8013d28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013d2c:	3a30      	subs	r2, #48	; 0x30
 8013d2e:	2a09      	cmp	r2, #9
 8013d30:	d903      	bls.n	8013d3a <_vfiprintf_r+0x1ca>
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d0c3      	beq.n	8013cbe <_vfiprintf_r+0x14e>
 8013d36:	9105      	str	r1, [sp, #20]
 8013d38:	e7c1      	b.n	8013cbe <_vfiprintf_r+0x14e>
 8013d3a:	fb05 2101 	mla	r1, r5, r1, r2
 8013d3e:	2301      	movs	r3, #1
 8013d40:	4680      	mov	r8, r0
 8013d42:	e7f0      	b.n	8013d26 <_vfiprintf_r+0x1b6>
 8013d44:	ab03      	add	r3, sp, #12
 8013d46:	9300      	str	r3, [sp, #0]
 8013d48:	4622      	mov	r2, r4
 8013d4a:	4b13      	ldr	r3, [pc, #76]	; (8013d98 <_vfiprintf_r+0x228>)
 8013d4c:	a904      	add	r1, sp, #16
 8013d4e:	4630      	mov	r0, r6
 8013d50:	f7fb ffee 	bl	800fd30 <_printf_float>
 8013d54:	f1b0 3fff 	cmp.w	r0, #4294967295
 8013d58:	4681      	mov	r9, r0
 8013d5a:	d1d5      	bne.n	8013d08 <_vfiprintf_r+0x198>
 8013d5c:	89a3      	ldrh	r3, [r4, #12]
 8013d5e:	065b      	lsls	r3, r3, #25
 8013d60:	f53f af7e 	bmi.w	8013c60 <_vfiprintf_r+0xf0>
 8013d64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013d66:	e77d      	b.n	8013c64 <_vfiprintf_r+0xf4>
 8013d68:	ab03      	add	r3, sp, #12
 8013d6a:	9300      	str	r3, [sp, #0]
 8013d6c:	4622      	mov	r2, r4
 8013d6e:	4b0a      	ldr	r3, [pc, #40]	; (8013d98 <_vfiprintf_r+0x228>)
 8013d70:	a904      	add	r1, sp, #16
 8013d72:	4630      	mov	r0, r6
 8013d74:	f7fc fa92 	bl	801029c <_printf_i>
 8013d78:	e7ec      	b.n	8013d54 <_vfiprintf_r+0x1e4>
 8013d7a:	bf00      	nop
 8013d7c:	080141c0 	.word	0x080141c0
 8013d80:	0801430c 	.word	0x0801430c
 8013d84:	080141e0 	.word	0x080141e0
 8013d88:	080141a0 	.word	0x080141a0
 8013d8c:	08014312 	.word	0x08014312
 8013d90:	08014316 	.word	0x08014316
 8013d94:	0800fd31 	.word	0x0800fd31
 8013d98:	08013b4b 	.word	0x08013b4b

08013d9c <_sbrk_r>:
 8013d9c:	b538      	push	{r3, r4, r5, lr}
 8013d9e:	4c06      	ldr	r4, [pc, #24]	; (8013db8 <_sbrk_r+0x1c>)
 8013da0:	2300      	movs	r3, #0
 8013da2:	4605      	mov	r5, r0
 8013da4:	4608      	mov	r0, r1
 8013da6:	6023      	str	r3, [r4, #0]
 8013da8:	f7f6 fd44 	bl	800a834 <_sbrk>
 8013dac:	1c43      	adds	r3, r0, #1
 8013dae:	d102      	bne.n	8013db6 <_sbrk_r+0x1a>
 8013db0:	6823      	ldr	r3, [r4, #0]
 8013db2:	b103      	cbz	r3, 8013db6 <_sbrk_r+0x1a>
 8013db4:	602b      	str	r3, [r5, #0]
 8013db6:	bd38      	pop	{r3, r4, r5, pc}
 8013db8:	200085c0 	.word	0x200085c0

08013dbc <__sread>:
 8013dbc:	b510      	push	{r4, lr}
 8013dbe:	460c      	mov	r4, r1
 8013dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013dc4:	f000 f8f4 	bl	8013fb0 <_read_r>
 8013dc8:	2800      	cmp	r0, #0
 8013dca:	bfab      	itete	ge
 8013dcc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013dce:	89a3      	ldrhlt	r3, [r4, #12]
 8013dd0:	181b      	addge	r3, r3, r0
 8013dd2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013dd6:	bfac      	ite	ge
 8013dd8:	6563      	strge	r3, [r4, #84]	; 0x54
 8013dda:	81a3      	strhlt	r3, [r4, #12]
 8013ddc:	bd10      	pop	{r4, pc}

08013dde <__swrite>:
 8013dde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013de2:	461f      	mov	r7, r3
 8013de4:	898b      	ldrh	r3, [r1, #12]
 8013de6:	05db      	lsls	r3, r3, #23
 8013de8:	4605      	mov	r5, r0
 8013dea:	460c      	mov	r4, r1
 8013dec:	4616      	mov	r6, r2
 8013dee:	d505      	bpl.n	8013dfc <__swrite+0x1e>
 8013df0:	2302      	movs	r3, #2
 8013df2:	2200      	movs	r2, #0
 8013df4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013df8:	f000 f886 	bl	8013f08 <_lseek_r>
 8013dfc:	89a3      	ldrh	r3, [r4, #12]
 8013dfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013e06:	81a3      	strh	r3, [r4, #12]
 8013e08:	4632      	mov	r2, r6
 8013e0a:	463b      	mov	r3, r7
 8013e0c:	4628      	mov	r0, r5
 8013e0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013e12:	f000 b835 	b.w	8013e80 <_write_r>

08013e16 <__sseek>:
 8013e16:	b510      	push	{r4, lr}
 8013e18:	460c      	mov	r4, r1
 8013e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e1e:	f000 f873 	bl	8013f08 <_lseek_r>
 8013e22:	1c43      	adds	r3, r0, #1
 8013e24:	89a3      	ldrh	r3, [r4, #12]
 8013e26:	bf15      	itete	ne
 8013e28:	6560      	strne	r0, [r4, #84]	; 0x54
 8013e2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013e2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013e32:	81a3      	strheq	r3, [r4, #12]
 8013e34:	bf18      	it	ne
 8013e36:	81a3      	strhne	r3, [r4, #12]
 8013e38:	bd10      	pop	{r4, pc}

08013e3a <__sclose>:
 8013e3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e3e:	f000 b831 	b.w	8013ea4 <_close_r>

08013e42 <strncmp>:
 8013e42:	b510      	push	{r4, lr}
 8013e44:	b16a      	cbz	r2, 8013e62 <strncmp+0x20>
 8013e46:	3901      	subs	r1, #1
 8013e48:	1884      	adds	r4, r0, r2
 8013e4a:	f810 3b01 	ldrb.w	r3, [r0], #1
 8013e4e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8013e52:	4293      	cmp	r3, r2
 8013e54:	d103      	bne.n	8013e5e <strncmp+0x1c>
 8013e56:	42a0      	cmp	r0, r4
 8013e58:	d001      	beq.n	8013e5e <strncmp+0x1c>
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d1f5      	bne.n	8013e4a <strncmp+0x8>
 8013e5e:	1a98      	subs	r0, r3, r2
 8013e60:	bd10      	pop	{r4, pc}
 8013e62:	4610      	mov	r0, r2
 8013e64:	e7fc      	b.n	8013e60 <strncmp+0x1e>

08013e66 <__ascii_wctomb>:
 8013e66:	b149      	cbz	r1, 8013e7c <__ascii_wctomb+0x16>
 8013e68:	2aff      	cmp	r2, #255	; 0xff
 8013e6a:	bf85      	ittet	hi
 8013e6c:	238a      	movhi	r3, #138	; 0x8a
 8013e6e:	6003      	strhi	r3, [r0, #0]
 8013e70:	700a      	strbls	r2, [r1, #0]
 8013e72:	f04f 30ff 	movhi.w	r0, #4294967295
 8013e76:	bf98      	it	ls
 8013e78:	2001      	movls	r0, #1
 8013e7a:	4770      	bx	lr
 8013e7c:	4608      	mov	r0, r1
 8013e7e:	4770      	bx	lr

08013e80 <_write_r>:
 8013e80:	b538      	push	{r3, r4, r5, lr}
 8013e82:	4c07      	ldr	r4, [pc, #28]	; (8013ea0 <_write_r+0x20>)
 8013e84:	4605      	mov	r5, r0
 8013e86:	4608      	mov	r0, r1
 8013e88:	4611      	mov	r1, r2
 8013e8a:	2200      	movs	r2, #0
 8013e8c:	6022      	str	r2, [r4, #0]
 8013e8e:	461a      	mov	r2, r3
 8013e90:	f7f6 fc7f 	bl	800a792 <_write>
 8013e94:	1c43      	adds	r3, r0, #1
 8013e96:	d102      	bne.n	8013e9e <_write_r+0x1e>
 8013e98:	6823      	ldr	r3, [r4, #0]
 8013e9a:	b103      	cbz	r3, 8013e9e <_write_r+0x1e>
 8013e9c:	602b      	str	r3, [r5, #0]
 8013e9e:	bd38      	pop	{r3, r4, r5, pc}
 8013ea0:	200085c0 	.word	0x200085c0

08013ea4 <_close_r>:
 8013ea4:	b538      	push	{r3, r4, r5, lr}
 8013ea6:	4c06      	ldr	r4, [pc, #24]	; (8013ec0 <_close_r+0x1c>)
 8013ea8:	2300      	movs	r3, #0
 8013eaa:	4605      	mov	r5, r0
 8013eac:	4608      	mov	r0, r1
 8013eae:	6023      	str	r3, [r4, #0]
 8013eb0:	f7f6 fc8b 	bl	800a7ca <_close>
 8013eb4:	1c43      	adds	r3, r0, #1
 8013eb6:	d102      	bne.n	8013ebe <_close_r+0x1a>
 8013eb8:	6823      	ldr	r3, [r4, #0]
 8013eba:	b103      	cbz	r3, 8013ebe <_close_r+0x1a>
 8013ebc:	602b      	str	r3, [r5, #0]
 8013ebe:	bd38      	pop	{r3, r4, r5, pc}
 8013ec0:	200085c0 	.word	0x200085c0

08013ec4 <_fstat_r>:
 8013ec4:	b538      	push	{r3, r4, r5, lr}
 8013ec6:	4c07      	ldr	r4, [pc, #28]	; (8013ee4 <_fstat_r+0x20>)
 8013ec8:	2300      	movs	r3, #0
 8013eca:	4605      	mov	r5, r0
 8013ecc:	4608      	mov	r0, r1
 8013ece:	4611      	mov	r1, r2
 8013ed0:	6023      	str	r3, [r4, #0]
 8013ed2:	f7f6 fc86 	bl	800a7e2 <_fstat>
 8013ed6:	1c43      	adds	r3, r0, #1
 8013ed8:	d102      	bne.n	8013ee0 <_fstat_r+0x1c>
 8013eda:	6823      	ldr	r3, [r4, #0]
 8013edc:	b103      	cbz	r3, 8013ee0 <_fstat_r+0x1c>
 8013ede:	602b      	str	r3, [r5, #0]
 8013ee0:	bd38      	pop	{r3, r4, r5, pc}
 8013ee2:	bf00      	nop
 8013ee4:	200085c0 	.word	0x200085c0

08013ee8 <_isatty_r>:
 8013ee8:	b538      	push	{r3, r4, r5, lr}
 8013eea:	4c06      	ldr	r4, [pc, #24]	; (8013f04 <_isatty_r+0x1c>)
 8013eec:	2300      	movs	r3, #0
 8013eee:	4605      	mov	r5, r0
 8013ef0:	4608      	mov	r0, r1
 8013ef2:	6023      	str	r3, [r4, #0]
 8013ef4:	f7f6 fc85 	bl	800a802 <_isatty>
 8013ef8:	1c43      	adds	r3, r0, #1
 8013efa:	d102      	bne.n	8013f02 <_isatty_r+0x1a>
 8013efc:	6823      	ldr	r3, [r4, #0]
 8013efe:	b103      	cbz	r3, 8013f02 <_isatty_r+0x1a>
 8013f00:	602b      	str	r3, [r5, #0]
 8013f02:	bd38      	pop	{r3, r4, r5, pc}
 8013f04:	200085c0 	.word	0x200085c0

08013f08 <_lseek_r>:
 8013f08:	b538      	push	{r3, r4, r5, lr}
 8013f0a:	4c07      	ldr	r4, [pc, #28]	; (8013f28 <_lseek_r+0x20>)
 8013f0c:	4605      	mov	r5, r0
 8013f0e:	4608      	mov	r0, r1
 8013f10:	4611      	mov	r1, r2
 8013f12:	2200      	movs	r2, #0
 8013f14:	6022      	str	r2, [r4, #0]
 8013f16:	461a      	mov	r2, r3
 8013f18:	f7f6 fc7e 	bl	800a818 <_lseek>
 8013f1c:	1c43      	adds	r3, r0, #1
 8013f1e:	d102      	bne.n	8013f26 <_lseek_r+0x1e>
 8013f20:	6823      	ldr	r3, [r4, #0]
 8013f22:	b103      	cbz	r3, 8013f26 <_lseek_r+0x1e>
 8013f24:	602b      	str	r3, [r5, #0]
 8013f26:	bd38      	pop	{r3, r4, r5, pc}
 8013f28:	200085c0 	.word	0x200085c0

08013f2c <memmove>:
 8013f2c:	4288      	cmp	r0, r1
 8013f2e:	b510      	push	{r4, lr}
 8013f30:	eb01 0302 	add.w	r3, r1, r2
 8013f34:	d807      	bhi.n	8013f46 <memmove+0x1a>
 8013f36:	1e42      	subs	r2, r0, #1
 8013f38:	4299      	cmp	r1, r3
 8013f3a:	d00a      	beq.n	8013f52 <memmove+0x26>
 8013f3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013f40:	f802 4f01 	strb.w	r4, [r2, #1]!
 8013f44:	e7f8      	b.n	8013f38 <memmove+0xc>
 8013f46:	4283      	cmp	r3, r0
 8013f48:	d9f5      	bls.n	8013f36 <memmove+0xa>
 8013f4a:	1881      	adds	r1, r0, r2
 8013f4c:	1ad2      	subs	r2, r2, r3
 8013f4e:	42d3      	cmn	r3, r2
 8013f50:	d100      	bne.n	8013f54 <memmove+0x28>
 8013f52:	bd10      	pop	{r4, pc}
 8013f54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013f58:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8013f5c:	e7f7      	b.n	8013f4e <memmove+0x22>

08013f5e <__malloc_lock>:
 8013f5e:	4770      	bx	lr

08013f60 <__malloc_unlock>:
 8013f60:	4770      	bx	lr

08013f62 <_realloc_r>:
 8013f62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f64:	4607      	mov	r7, r0
 8013f66:	4614      	mov	r4, r2
 8013f68:	460e      	mov	r6, r1
 8013f6a:	b921      	cbnz	r1, 8013f76 <_realloc_r+0x14>
 8013f6c:	4611      	mov	r1, r2
 8013f6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8013f72:	f7ff bc27 	b.w	80137c4 <_malloc_r>
 8013f76:	b922      	cbnz	r2, 8013f82 <_realloc_r+0x20>
 8013f78:	f7ff fbd6 	bl	8013728 <_free_r>
 8013f7c:	4625      	mov	r5, r4
 8013f7e:	4628      	mov	r0, r5
 8013f80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f82:	f000 f827 	bl	8013fd4 <_malloc_usable_size_r>
 8013f86:	42a0      	cmp	r0, r4
 8013f88:	d20f      	bcs.n	8013faa <_realloc_r+0x48>
 8013f8a:	4621      	mov	r1, r4
 8013f8c:	4638      	mov	r0, r7
 8013f8e:	f7ff fc19 	bl	80137c4 <_malloc_r>
 8013f92:	4605      	mov	r5, r0
 8013f94:	2800      	cmp	r0, #0
 8013f96:	d0f2      	beq.n	8013f7e <_realloc_r+0x1c>
 8013f98:	4631      	mov	r1, r6
 8013f9a:	4622      	mov	r2, r4
 8013f9c:	f7fb fe20 	bl	800fbe0 <memcpy>
 8013fa0:	4631      	mov	r1, r6
 8013fa2:	4638      	mov	r0, r7
 8013fa4:	f7ff fbc0 	bl	8013728 <_free_r>
 8013fa8:	e7e9      	b.n	8013f7e <_realloc_r+0x1c>
 8013faa:	4635      	mov	r5, r6
 8013fac:	e7e7      	b.n	8013f7e <_realloc_r+0x1c>
	...

08013fb0 <_read_r>:
 8013fb0:	b538      	push	{r3, r4, r5, lr}
 8013fb2:	4c07      	ldr	r4, [pc, #28]	; (8013fd0 <_read_r+0x20>)
 8013fb4:	4605      	mov	r5, r0
 8013fb6:	4608      	mov	r0, r1
 8013fb8:	4611      	mov	r1, r2
 8013fba:	2200      	movs	r2, #0
 8013fbc:	6022      	str	r2, [r4, #0]
 8013fbe:	461a      	mov	r2, r3
 8013fc0:	f7f6 fbca 	bl	800a758 <_read>
 8013fc4:	1c43      	adds	r3, r0, #1
 8013fc6:	d102      	bne.n	8013fce <_read_r+0x1e>
 8013fc8:	6823      	ldr	r3, [r4, #0]
 8013fca:	b103      	cbz	r3, 8013fce <_read_r+0x1e>
 8013fcc:	602b      	str	r3, [r5, #0]
 8013fce:	bd38      	pop	{r3, r4, r5, pc}
 8013fd0:	200085c0 	.word	0x200085c0

08013fd4 <_malloc_usable_size_r>:
 8013fd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013fd8:	1f18      	subs	r0, r3, #4
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	bfbc      	itt	lt
 8013fde:	580b      	ldrlt	r3, [r1, r0]
 8013fe0:	18c0      	addlt	r0, r0, r3
 8013fe2:	4770      	bx	lr

08013fe4 <_init>:
 8013fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013fe6:	bf00      	nop
 8013fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013fea:	bc08      	pop	{r3}
 8013fec:	469e      	mov	lr, r3
 8013fee:	4770      	bx	lr

08013ff0 <_fini>:
 8013ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ff2:	bf00      	nop
 8013ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013ff6:	bc08      	pop	{r3}
 8013ff8:	469e      	mov	lr, r3
 8013ffa:	4770      	bx	lr
