// Seed: 1861290656
module module_0;
  tri id_2 = 1 == 1;
  assign id_1 = 1;
  always @(1) if (1) id_1 <= id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = ~id_6[1];
  xnor primCall (id_1, id_3, id_4, id_5, id_6);
  module_0 modCall_1 ();
endmodule
