// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_top_p_find_left_and_right_boundaries6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        num_points_address0,
        num_points_ce0,
        num_points_q0,
        points_address0,
        points_ce0,
        points_q0,
        left_bound,
        left_bound_ap_vld,
        i_dout,
        i_empty_n,
        i_read,
        lbVal_constprop_i,
        lbVal_constprop_o,
        lbVal_constprop_o_ap_vld,
        rbVal_constprop_i,
        rbVal_constprop_o,
        rbVal_constprop_o_ap_vld
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_pp0_stage0 = 27'd4;
parameter    ap_ST_fsm_pp0_stage1 = 27'd8;
parameter    ap_ST_fsm_pp0_stage2 = 27'd16;
parameter    ap_ST_fsm_pp0_stage3 = 27'd32;
parameter    ap_ST_fsm_pp0_stage4 = 27'd64;
parameter    ap_ST_fsm_pp0_stage5 = 27'd128;
parameter    ap_ST_fsm_pp0_stage6 = 27'd256;
parameter    ap_ST_fsm_pp0_stage7 = 27'd512;
parameter    ap_ST_fsm_state20 = 27'd1024;
parameter    ap_ST_fsm_state21 = 27'd2048;
parameter    ap_ST_fsm_state22 = 27'd4096;
parameter    ap_ST_fsm_state23 = 27'd8192;
parameter    ap_ST_fsm_state24 = 27'd16384;
parameter    ap_ST_fsm_state25 = 27'd32768;
parameter    ap_ST_fsm_state26 = 27'd65536;
parameter    ap_ST_fsm_state27 = 27'd131072;
parameter    ap_ST_fsm_state28 = 27'd262144;
parameter    ap_ST_fsm_state29 = 27'd524288;
parameter    ap_ST_fsm_state30 = 27'd1048576;
parameter    ap_ST_fsm_state31 = 27'd2097152;
parameter    ap_ST_fsm_state32 = 27'd4194304;
parameter    ap_ST_fsm_state33 = 27'd8388608;
parameter    ap_ST_fsm_state34 = 27'd16777216;
parameter    ap_ST_fsm_state35 = 27'd33554432;
parameter    ap_ST_fsm_state36 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [2:0] num_points_address0;
output   num_points_ce0;
input  [31:0] num_points_q0;
output  [11:0] points_address0;
output   points_ce0;
input  [127:0] points_q0;
output  [31:0] left_bound;
output   left_bound_ap_vld;
input  [2:0] i_dout;
input   i_empty_n;
output   i_read;
input  [31:0] lbVal_constprop_i;
output  [31:0] lbVal_constprop_o;
output   lbVal_constprop_o_ap_vld;
input  [31:0] rbVal_constprop_i;
output  [31:0] rbVal_constprop_o;
output   rbVal_constprop_o_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg num_points_ce0;
reg[11:0] points_address0;
reg points_ce0;
reg[31:0] left_bound;
reg left_bound_ap_vld;
reg i_read;
reg[31:0] lbVal_constprop_o;
reg lbVal_constprop_o_ap_vld;
reg[31:0] rbVal_constprop_o;
reg rbVal_constprop_o_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] get_trapezoid_edgestrapezoid_edges_address0;
reg    get_trapezoid_edgestrapezoid_edges_ce0;
wire   [31:0] get_trapezoid_edgestrapezoid_edges_q0;
reg    i_blk_n;
reg   [30:0] j_reg_228;
wire   [31:0] grp_fu_239_p2;
reg   [31:0] reg_303;
wire    ap_CS_fsm_pp0_stage5;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state8_pp0_stage5_iter0;
wire    ap_block_state16_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
reg   [0:0] icmp_ln210_reg_6187;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state12_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state31;
wire   [31:0] grp_fu_243_p2;
reg   [31:0] reg_309;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state7_pp0_stage4_iter0;
wire    ap_block_state15_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
reg   [2:0] i_2_reg_6133;
reg   [31:0] num_points_load_reg_6148;
wire    ap_CS_fsm_state2;
wire   [0:0] empty_fu_320_p1;
reg   [0:0] empty_reg_6155;
wire   [30:0] j_1_fu_324_p4;
reg   [30:0] j_1_reg_6159;
wire   [31:0] j_2_fu_334_p1;
reg   [31:0] j_2_reg_6164;
reg   [31:0] get_trapezoid_edgestrapezoid_edges_load_reg_6169;
wire   [15:0] shl_ln_fu_338_p3;
reg   [15:0] shl_ln_reg_6175;
wire   [30:0] add_ln210_fu_345_p2;
reg   [30:0] add_ln210_reg_6182;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state19_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln210_fu_351_p2;
wire   [31:0] zext_ln221_fu_400_p1;
reg   [31:0] zext_ln221_reg_6196;
reg   [31:0] zext_ln221_reg_6196_pp0_iter1_reg;
wire   [0:0] icmp_ln935_fu_408_p2;
reg   [0:0] icmp_ln935_reg_6202;
wire   [0:0] grp_fu_259_p3;
reg   [0:0] p_Result_129_reg_6207;
wire   [31:0] m_70_fu_420_p3;
reg   [31:0] m_70_reg_6212;
wire   [31:0] sub_ln944_fu_446_p2;
reg   [31:0] sub_ln944_reg_6217;
wire   [0:0] icmp_ln958_fu_540_p2;
reg   [0:0] icmp_ln958_reg_6223;
wire   [0:0] select_ln958_fu_560_p3;
reg   [0:0] select_ln958_reg_6228;
wire   [7:0] trunc_ln943_fu_568_p1;
reg   [7:0] trunc_ln943_reg_6233;
wire   [31:0] sub_ln221_fu_572_p2;
reg   [31:0] sub_ln221_reg_6238;
reg   [31:0] sub_ln221_reg_6238_pp0_iter1_reg;
wire   [31:0] select_ln935_fu_749_p3;
reg   [31:0] select_ln935_reg_6248;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_state13_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln935_7_fu_760_p2;
reg   [0:0] icmp_ln935_7_reg_6254;
reg   [0:0] p_Result_147_reg_6259;
wire   [31:0] m_76_fu_772_p3;
reg   [31:0] m_76_reg_6264;
wire   [31:0] sub_ln944_7_fu_798_p2;
reg   [31:0] sub_ln944_7_reg_6269;
wire   [0:0] icmp_ln958_7_fu_892_p2;
reg   [0:0] icmp_ln958_7_reg_6275;
wire   [0:0] select_ln958_11_fu_912_p3;
reg   [0:0] select_ln958_11_reg_6280;
wire   [7:0] trunc_ln943_5_fu_920_p1;
reg   [7:0] trunc_ln943_5_reg_6285;
wire   [31:0] select_ln935_4_fu_1041_p3;
reg   [31:0] select_ln935_4_reg_6290;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state6_pp0_stage3_iter0;
wire    ap_block_state14_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire   [30:0] p_Result_140_fu_1052_p1;
reg   [30:0] p_Result_140_reg_6296;
wire   [0:0] icmp_ln935_5_fu_1056_p2;
reg   [0:0] icmp_ln935_5_reg_6301;
wire   [0:0] grp_fu_271_p3;
reg   [0:0] p_Result_141_reg_6306;
reg   [62:0] m_75_reg_6311;
reg   [0:0] p_Result_47_reg_6316;
wire   [7:0] trunc_ln943_4_fu_1282_p1;
reg   [7:0] trunc_ln943_4_reg_6321;
wire   [31:0] select_ln935_3_fu_1334_p3;
reg   [31:0] select_ln935_3_reg_6326;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state9_pp0_stage6_iter0;
wire    ap_block_state17_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
reg   [31:0] add3_i_reg_6332;
wire   [30:0] p_Result_154_fu_1345_p1;
reg   [30:0] p_Result_154_reg_6337;
wire   [31:0] bitcast_ln351_2_fu_1352_p1;
reg   [31:0] bitcast_ln351_2_reg_6342;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state10_pp0_stage7_iter0;
wire    ap_block_state18_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire   [31:0] bitcast_ln351_4_fu_1360_p1;
reg   [31:0] bitcast_ln351_4_reg_6348;
wire   [30:0] p_Result_133_fu_1369_p1;
reg   [30:0] p_Result_133_reg_6354;
wire   [0:0] icmp_ln935_3_fu_1373_p2;
reg   [0:0] icmp_ln935_3_reg_6359;
wire   [0:0] grp_fu_289_p3;
reg   [0:0] p_Result_134_reg_6364;
reg   [62:0] m_73_reg_6369;
reg   [0:0] p_Result_39_reg_6374;
wire   [7:0] trunc_ln943_3_fu_1599_p1;
reg   [7:0] trunc_ln943_3_reg_6379;
wire   [31:0] select_ln935_2_fu_1651_p3;
reg   [31:0] select_ln935_2_reg_6384;
wire   [30:0] p_Result_151_fu_1662_p1;
reg   [30:0] p_Result_151_reg_6390;
wire   [31:0] grp_fu_249_p2;
reg   [31:0] v_assign_3_reg_6395;
wire   [31:0] bitcast_ln351_fu_1669_p1;
reg   [31:0] bitcast_ln351_reg_6401;
wire   [31:0] bitcast_ln351_3_fu_1677_p1;
reg   [31:0] bitcast_ln351_3_reg_6407;
wire  signed [11:0] sh_amt_1_fu_1772_p3;
reg  signed [11:0] sh_amt_1_reg_6413;
wire   [31:0] trunc_ln583_1_fu_1786_p1;
reg   [31:0] trunc_ln583_1_reg_6418;
wire   [0:0] xor_ln571_1_fu_1830_p2;
reg   [0:0] xor_ln571_1_reg_6423;
wire   [0:0] and_ln603_1_fu_1890_p2;
reg   [0:0] and_ln603_1_reg_6428;
wire   [0:0] or_ln603_3_fu_1896_p2;
reg   [0:0] or_ln603_3_reg_6433;
wire   [31:0] select_ln603_1_fu_1902_p3;
reg   [31:0] select_ln603_1_reg_6438;
wire   [0:0] or_ln603_5_fu_1916_p2;
reg   [0:0] or_ln603_5_reg_6443;
wire  signed [11:0] sh_amt_3_fu_2012_p3;
reg  signed [11:0] sh_amt_3_reg_6448;
wire   [31:0] trunc_ln583_3_fu_2026_p1;
reg   [31:0] trunc_ln583_3_reg_6453;
wire   [0:0] xor_ln571_3_fu_2070_p2;
reg   [0:0] xor_ln571_3_reg_6458;
wire   [0:0] and_ln603_3_fu_2130_p2;
reg   [0:0] and_ln603_3_reg_6463;
wire   [0:0] or_ln603_9_fu_2136_p2;
reg   [0:0] or_ln603_9_reg_6468;
wire   [31:0] select_ln603_7_fu_2142_p3;
reg   [31:0] select_ln603_7_reg_6473;
wire   [0:0] or_ln603_11_fu_2156_p2;
reg   [0:0] or_ln603_11_reg_6478;
reg   [31:0] v_assign_reg_6483;
wire   [0:0] and_ln1495_5_fu_2256_p2;
reg   [0:0] and_ln1495_5_reg_6489;
wire   [0:0] and_ln1495_11_fu_2274_p2;
reg   [0:0] and_ln1495_11_reg_6493;
wire   [53:0] man_V_2_fu_2891_p3;
reg   [53:0] man_V_2_reg_6497;
wire   [0:0] icmp_ln571_fu_2899_p2;
reg   [0:0] icmp_ln571_reg_6502;
wire  signed [11:0] sh_amt_fu_2929_p3;
reg  signed [11:0] sh_amt_reg_6507;
wire   [0:0] icmp_ln582_fu_2937_p2;
reg   [0:0] icmp_ln582_reg_6512;
wire   [0:0] and_ln585_fu_2997_p2;
reg   [0:0] and_ln585_reg_6517;
wire   [0:0] and_ln603_fu_3027_p2;
reg   [0:0] and_ln603_reg_6522;
wire   [0:0] or_ln603_fu_3033_p2;
reg   [0:0] or_ln603_reg_6527;
wire  signed [11:0] sh_amt_2_fu_3129_p3;
reg  signed [11:0] sh_amt_2_reg_6533;
wire   [31:0] trunc_ln583_2_fu_3143_p1;
reg   [31:0] trunc_ln583_2_reg_6538;
wire   [0:0] xor_ln571_2_fu_3187_p2;
reg   [0:0] xor_ln571_2_reg_6543;
wire   [0:0] and_ln603_2_fu_3247_p2;
reg   [0:0] and_ln603_2_reg_6548;
wire   [0:0] or_ln603_6_fu_3253_p2;
reg   [0:0] or_ln603_6_reg_6553;
wire   [31:0] select_ln603_4_fu_3259_p3;
reg   [31:0] select_ln603_4_reg_6558;
wire   [0:0] or_ln603_8_fu_3273_p2;
reg   [0:0] or_ln603_8_reg_6563;
wire   [0:0] select_ln603_10_fu_3295_p3;
reg   [0:0] select_ln603_10_reg_6568;
wire   [31:0] add_ln221_fu_3346_p2;
reg   [31:0] add_ln221_reg_6573;
wire   [0:0] and_ln1495_1_fu_3427_p2;
reg   [0:0] and_ln1495_1_reg_6578;
wire   [0:0] and_ln1495_9_fu_3446_p2;
reg   [0:0] and_ln1495_9_reg_6582;
wire    ap_CS_fsm_state20;
wire   [31:0] z_bits_2_fu_4065_p1;
reg   [31:0] z_bits_2_reg_6591;
wire    ap_CS_fsm_state21;
reg   [0:0] p_Result_165_reg_6597;
wire   [31:0] tmp_V_16_fu_4069_p2;
reg   [31:0] tmp_V_16_reg_6603;
wire   [31:0] select_ln935_5_fu_4352_p3;
reg   [31:0] select_ln935_5_reg_6608;
wire    ap_CS_fsm_state22;
wire   [30:0] p_Result_176_fu_4364_p1;
reg   [30:0] p_Result_176_reg_6614;
reg   [31:0] grp_load_fu_285_p1;
reg   [31:0] p_Val2_40_reg_6619;
wire    ap_CS_fsm_state27;
reg   [0:0] p_Result_170_reg_6625;
wire   [31:0] grp_fu_297_p2;
reg   [31:0] tmp_V_18_reg_6631;
reg   [31:0] grp_load_fu_267_p1;
reg   [31:0] p_Val2_45_reg_6636;
reg   [0:0] p_Result_177_reg_6642;
wire   [31:0] grp_fu_279_p2;
reg   [31:0] tmp_V_20_reg_6648;
wire   [30:0] p_Result_169_fu_4372_p1;
reg   [30:0] p_Result_169_reg_6653;
wire    ap_CS_fsm_state28;
wire   [31:0] select_ln935_6_fu_4653_p3;
reg   [31:0] select_ln935_6_reg_6658;
wire   [31:0] select_ln935_7_fu_4938_p3;
reg   [31:0] select_ln935_7_reg_6663;
wire   [31:0] bitcast_ln351_5_fu_4949_p1;
reg   [31:0] bitcast_ln351_5_reg_6668;
wire    ap_CS_fsm_state29;
wire   [31:0] bitcast_ln351_6_fu_4957_p1;
reg   [31:0] bitcast_ln351_6_reg_6674;
reg   [0:0] p_Result_174_reg_6680;
wire    ap_CS_fsm_state33;
reg   [10:0] exp_tmp_1_reg_6685;
wire   [51:0] trunc_ln565_4_fu_4988_p1;
reg   [51:0] trunc_ln565_4_reg_6690;
wire   [0:0] icmp_ln571_1_fu_4992_p2;
reg   [0:0] icmp_ln571_1_reg_6695;
reg   [0:0] p_Result_181_reg_6701;
reg   [10:0] exp_tmp_3_reg_6706;
wire   [51:0] trunc_ln565_5_fu_5024_p1;
reg   [51:0] trunc_ln565_5_reg_6711;
wire   [0:0] icmp_ln571_3_fu_5028_p2;
reg   [0:0] icmp_ln571_3_reg_6716;
wire   [0:0] xor_ln571_5_fu_5382_p2;
reg   [0:0] xor_ln571_5_reg_6722;
wire    ap_CS_fsm_state34;
wire   [31:0] select_ln603_14_fu_5474_p3;
reg   [31:0] select_ln603_14_reg_6727;
wire   [0:0] or_ln603_17_fu_5482_p2;
reg   [0:0] or_ln603_17_reg_6732;
wire   [0:0] and_ln1495_3_fu_5550_p2;
reg   [0:0] and_ln1495_3_reg_6737;
wire   [0:0] and_ln1495_7_fu_5848_p2;
reg   [0:0] and_ln1495_7_reg_6741;
wire    ap_CS_fsm_state35;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
wire    ap_block_pp0_stage7_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [30:0] ap_phi_mux_j_phi_fu_232_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] idxprom_i_fu_314_p1;
wire   [63:0] zext_ln211_fu_395_p1;
wire   [63:0] zext_ln221_1_fu_627_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln257_fu_4060_p1;
wire   [31:0] select_ln585_7_fu_5822_p3;
wire   [31:0] select_ln585_3_fu_3717_p3;
reg   [31:0] ap_sig_allocacmp_p_Val2_s;
wire   [31:0] select_ln585_19_fu_3997_p3;
wire   [31:0] select_ln585_15_fu_6119_p3;
wire    ap_CS_fsm_state36;
wire   [31:0] select_ln585_11_fu_2545_p3;
wire    ap_block_pp0_stage5;
reg   [31:0] ap_sig_allocacmp_p_Val2_73;
wire   [31:0] select_ln585_23_fu_2825_p3;
reg    ap_block_state1;
reg   [31:0] left_bound_preg;
wire    ap_block_pp0_stage7_01001;
wire    ap_block_pp0_stage0_01001;
reg   [31:0] grp_fu_239_p0;
reg   [31:0] grp_fu_239_p1;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state26;
reg   [31:0] grp_fu_243_p0;
reg   [31:0] grp_fu_243_p1;
wire   [31:0] grp_fu_249_p0;
reg   [31:0] grp_fu_253_p0;
wire    ap_CS_fsm_state32;
reg   [31:0] grp_fu_256_p0;
wire   [11:0] trunc_ln211_fu_356_p1;
wire   [15:0] shl_ln211_1_fu_360_p3;
wire   [15:0] add_ln211_fu_368_p2;
wire   [2:0] lshr_ln_fu_373_p4;
wire   [8:0] trunc_ln211_1_fu_383_p1;
wire   [11:0] tmp_s_fu_387_p3;
wire   [31:0] z_bits_fu_404_p1;
wire   [31:0] tmp_V_fu_414_p2;
reg   [31:0] p_Result_130_fu_428_p4;
reg   [31:0] l_fu_438_p3;
wire   [31:0] lsb_index_fu_452_p2;
wire   [30:0] tmp_fu_458_p4;
wire   [5:0] trunc_ln947_fu_474_p1;
wire   [5:0] sub_ln947_fu_478_p2;
wire   [31:0] zext_ln947_fu_484_p1;
wire   [31:0] lshr_ln947_fu_488_p2;
wire   [31:0] shl_ln949_fu_494_p2;
wire   [31:0] or_ln949_9_fu_500_p2;
wire   [31:0] and_ln949_fu_506_p2;
wire   [0:0] tmp_51_fu_518_p3;
wire   [0:0] p_Result_131_fu_532_p3;
wire   [0:0] xor_ln949_fu_526_p2;
wire   [0:0] icmp_ln946_fu_468_p2;
wire   [0:0] icmp_ln949_fu_512_p2;
wire   [0:0] select_ln946_fu_552_p3;
wire   [0:0] and_ln949_6_fu_546_p2;
wire   [11:0] trunc_ln221_fu_576_p1;
wire   [11:0] add_ln221_2_fu_584_p2;
wire   [15:0] shl_ln2_fu_590_p3;
wire   [15:0] add_ln221_1_fu_598_p2;
wire   [8:0] trunc_ln221_1_fu_580_p1;
wire   [2:0] lshr_ln2_fu_603_p4;
wire   [8:0] add_ln221_3_fu_613_p2;
wire   [11:0] tmp_37_fu_619_p3;
wire   [31:0] sub_ln959_fu_635_p2;
wire   [63:0] zext_ln959_fu_632_p1;
wire   [63:0] zext_ln959_5_fu_640_p1;
wire   [31:0] add_ln958_fu_650_p2;
wire   [63:0] zext_ln958_fu_655_p1;
wire   [63:0] lshr_ln958_fu_659_p2;
wire   [63:0] shl_ln959_fu_644_p2;
wire   [63:0] m_fu_665_p3;
wire   [63:0] zext_ln961_fu_672_p1;
wire   [63:0] m_25_fu_675_p2;
wire   [62:0] m_71_fu_681_p4;
wire   [0:0] p_Result_s_fu_695_p3;
wire   [7:0] sub_ln964_fu_711_p2;
wire   [7:0] select_ln943_fu_703_p3;
wire   [7:0] add_ln964_fu_716_p2;
wire   [63:0] zext_ln962_fu_691_p1;
wire   [8:0] tmp_9_i_fu_722_p3;
wire   [63:0] p_Result_132_fu_729_p5;
wire   [31:0] LD_fu_741_p1;
wire   [31:0] bitcast_ln744_fu_745_p1;
wire   [31:0] z_bits_1_fu_756_p1;
wire   [31:0] tmp_V_14_fu_766_p2;
reg   [31:0] p_Result_148_fu_780_p4;
reg   [31:0] l_7_fu_790_p3;
wire   [31:0] lsb_index_5_fu_804_p2;
wire   [30:0] tmp_69_fu_810_p4;
wire   [5:0] trunc_ln947_5_fu_826_p1;
wire   [5:0] sub_ln947_5_fu_830_p2;
wire   [31:0] zext_ln947_5_fu_836_p1;
wire   [31:0] lshr_ln947_5_fu_840_p2;
wire   [31:0] shl_ln949_7_fu_846_p2;
wire   [31:0] or_ln949_11_fu_852_p2;
wire   [31:0] and_ln949_11_fu_858_p2;
wire   [0:0] tmp_70_fu_870_p3;
wire   [0:0] p_Result_149_fu_884_p3;
wire   [0:0] xor_ln949_5_fu_878_p2;
wire   [0:0] icmp_ln946_5_fu_820_p2;
wire   [0:0] icmp_ln949_5_fu_864_p2;
wire   [0:0] select_ln946_5_fu_904_p3;
wire   [0:0] and_ln949_12_fu_898_p2;
wire   [31:0] sub_ln959_7_fu_927_p2;
wire   [63:0] zext_ln959_14_fu_924_p1;
wire   [63:0] zext_ln959_15_fu_932_p1;
wire   [31:0] add_ln958_7_fu_942_p2;
wire   [63:0] zext_ln958_5_fu_947_p1;
wire   [63:0] lshr_ln958_7_fu_951_p2;
wire   [63:0] shl_ln959_7_fu_936_p2;
wire   [63:0] m_37_fu_957_p3;
wire   [63:0] zext_ln961_7_fu_964_p1;
wire   [63:0] m_38_fu_967_p2;
wire   [62:0] m_77_fu_973_p4;
wire   [0:0] p_Result_56_fu_987_p3;
wire   [7:0] sub_ln964_7_fu_1003_p2;
wire   [7:0] select_ln943_5_fu_995_p3;
wire   [7:0] add_ln964_7_fu_1008_p2;
wire   [63:0] zext_ln962_5_fu_983_p1;
wire   [8:0] tmp_22_i_fu_1014_p3;
wire   [63:0] p_Result_150_fu_1021_p5;
wire   [31:0] LD_7_fu_1033_p1;
wire   [31:0] bitcast_ln744_6_fu_1037_p1;
wire   [31:0] data_V_2_fu_1048_p1;
wire   [31:0] m_74_fu_1062_p3;
reg   [31:0] p_Result_142_fu_1070_p4;
reg   [31:0] l_6_fu_1080_p3;
wire   [31:0] sub_ln944_6_fu_1088_p2;
wire   [31:0] lsb_index_4_fu_1094_p2;
wire   [30:0] tmp_61_fu_1100_p4;
wire   [5:0] trunc_ln947_4_fu_1116_p1;
wire   [5:0] sub_ln947_4_fu_1120_p2;
wire   [31:0] zext_ln947_4_fu_1126_p1;
wire   [31:0] lshr_ln947_4_fu_1130_p2;
wire   [31:0] shl_ln949_6_fu_1136_p2;
wire   [31:0] or_ln949_10_fu_1142_p2;
wire   [31:0] and_ln949_9_fu_1148_p2;
wire   [0:0] tmp_62_fu_1160_p3;
wire   [0:0] p_Result_143_fu_1174_p3;
wire   [0:0] xor_ln949_4_fu_1168_p2;
wire   [31:0] sub_ln959_6_fu_1198_p2;
wire   [63:0] zext_ln959_12_fu_1194_p1;
wire   [63:0] zext_ln959_13_fu_1204_p1;
wire   [0:0] icmp_ln946_4_fu_1110_p2;
wire   [0:0] icmp_ln949_4_fu_1154_p2;
wire   [31:0] add_ln958_6_fu_1222_p2;
wire   [63:0] zext_ln958_4_fu_1228_p1;
wire   [0:0] icmp_ln958_6_fu_1182_p2;
wire   [0:0] select_ln946_4_fu_1214_p3;
wire   [0:0] and_ln949_10_fu_1188_p2;
wire   [63:0] lshr_ln958_6_fu_1232_p2;
wire   [63:0] shl_ln959_6_fu_1208_p2;
wire   [0:0] select_ln958_9_fu_1238_p3;
wire   [63:0] m_33_fu_1246_p3;
wire   [63:0] zext_ln961_6_fu_1254_p1;
wire   [63:0] m_34_fu_1258_p2;
wire   [7:0] sub_ln964_6_fu_1296_p2;
wire   [7:0] select_ln943_4_fu_1289_p3;
wire   [7:0] add_ln964_6_fu_1301_p2;
wire   [63:0] zext_ln962_4_fu_1286_p1;
wire   [8:0] tmp_17_i_fu_1307_p3;
wire   [63:0] p_Result_144_fu_1314_p5;
wire   [31:0] LD_5_fu_1326_p1;
wire   [31:0] bitcast_ln744_5_fu_1330_p1;
wire   [31:0] data_V_4_fu_1341_p1;
wire   [31:0] zext_ln368_2_fu_1349_p1;
wire   [31:0] zext_ln368_5_fu_1357_p1;
wire   [31:0] data_V_fu_1365_p1;
wire   [31:0] m_72_fu_1379_p3;
reg   [31:0] p_Result_135_fu_1387_p4;
reg   [31:0] l_4_fu_1397_p3;
wire   [31:0] sub_ln944_4_fu_1405_p2;
wire   [31:0] lsb_index_3_fu_1411_p2;
wire   [30:0] tmp_54_fu_1417_p4;
wire   [5:0] trunc_ln947_3_fu_1433_p1;
wire   [5:0] sub_ln947_3_fu_1437_p2;
wire   [31:0] zext_ln947_3_fu_1443_p1;
wire   [31:0] lshr_ln947_3_fu_1447_p2;
wire   [31:0] shl_ln949_4_fu_1453_p2;
wire   [31:0] or_ln949_fu_1459_p2;
wire   [31:0] and_ln949_8_fu_1465_p2;
wire   [0:0] tmp_55_fu_1477_p3;
wire   [0:0] p_Result_136_fu_1491_p3;
wire   [0:0] xor_ln949_3_fu_1485_p2;
wire   [31:0] sub_ln959_4_fu_1515_p2;
wire   [63:0] zext_ln959_8_fu_1511_p1;
wire   [63:0] zext_ln959_9_fu_1521_p1;
wire   [0:0] icmp_ln946_3_fu_1427_p2;
wire   [0:0] icmp_ln949_3_fu_1471_p2;
wire   [31:0] add_ln958_4_fu_1539_p2;
wire   [63:0] zext_ln958_3_fu_1545_p1;
wire   [0:0] icmp_ln958_4_fu_1499_p2;
wire   [0:0] select_ln946_3_fu_1531_p3;
wire   [0:0] and_ln949_7_fu_1505_p2;
wire   [63:0] lshr_ln958_4_fu_1549_p2;
wire   [63:0] shl_ln959_4_fu_1525_p2;
wire   [0:0] select_ln958_7_fu_1555_p3;
wire   [63:0] m_29_fu_1563_p3;
wire   [63:0] zext_ln961_4_fu_1571_p1;
wire   [63:0] m_30_fu_1575_p2;
wire   [7:0] sub_ln964_4_fu_1613_p2;
wire   [7:0] select_ln943_3_fu_1606_p3;
wire   [7:0] add_ln964_4_fu_1618_p2;
wire   [63:0] zext_ln962_3_fu_1603_p1;
wire   [8:0] tmp_11_i_fu_1624_p3;
wire   [63:0] p_Result_137_fu_1631_p5;
wire   [31:0] LD_3_fu_1643_p1;
wire   [31:0] bitcast_ln744_3_fu_1647_p1;
wire   [31:0] data_V_3_fu_1658_p1;
wire   [31:0] zext_ln368_fu_1666_p1;
wire   [31:0] zext_ln368_4_fu_1674_p1;
wire   [63:0] grp_fu_253_p1;
wire   [63:0] ireg_1_fu_1682_p1;
wire   [10:0] exp_tmp_2_fu_1698_p4;
wire   [51:0] trunc_ln565_1_fu_1712_p1;
wire   [52:0] p_Result_146_fu_1716_p3;
wire   [53:0] zext_ln569_2_fu_1724_p1;
wire   [0:0] p_Result_145_fu_1690_p3;
wire   [53:0] man_V_4_fu_1728_p2;
wire   [62:0] trunc_ln555_1_fu_1686_p1;
wire   [11:0] zext_ln455_2_fu_1708_p1;
wire   [11:0] F2_1_fu_1748_p2;
wire   [0:0] icmp_ln581_2_fu_1754_p2;
wire   [11:0] add_ln581_2_fu_1760_p2;
wire   [11:0] sub_ln581_2_fu_1766_p2;
wire   [53:0] man_V_5_fu_1734_p3;
wire   [6:0] tmp_65_fu_1796_p4;
wire   [5:0] trunc_ln586_1_fu_1812_p1;
wire   [53:0] zext_ln586_2_fu_1816_p1;
wire   [53:0] ashr_ln586_2_fu_1820_p2;
wire   [0:0] icmp_ln571_2_fu_1742_p2;
wire   [0:0] icmp_ln582_2_fu_1780_p2;
wire   [0:0] or_ln582_1_fu_1842_p2;
wire   [0:0] xor_ln582_1_fu_1848_p2;
wire   [0:0] and_ln581_1_fu_1854_p2;
wire   [0:0] icmp_ln585_2_fu_1790_p2;
wire   [0:0] xor_ln585_1_fu_1866_p2;
wire   [0:0] or_ln581_1_fu_1878_p2;
wire   [0:0] icmp_ln603_1_fu_1806_p2;
wire   [0:0] xor_ln581_1_fu_1884_p2;
wire   [0:0] and_ln585_3_fu_1872_p2;
wire   [0:0] and_ln585_2_fu_1860_p2;
wire   [31:0] trunc_ln586_2_fu_1826_p1;
wire   [0:0] and_ln582_1_fu_1836_p2;
wire   [0:0] or_ln603_4_fu_1910_p2;
wire   [63:0] grp_fu_256_p1;
wire   [63:0] ireg_3_fu_1922_p1;
wire   [10:0] exp_tmp_7_fu_1938_p4;
wire   [51:0] trunc_ln565_3_fu_1952_p1;
wire   [52:0] p_Result_156_fu_1956_p3;
wire   [53:0] zext_ln569_7_fu_1964_p1;
wire   [0:0] p_Result_155_fu_1930_p3;
wire   [53:0] man_V_10_fu_1968_p2;
wire   [62:0] trunc_ln555_3_fu_1926_p1;
wire   [11:0] zext_ln455_7_fu_1948_p1;
wire   [11:0] F2_3_fu_1988_p2;
wire   [0:0] icmp_ln581_7_fu_1994_p2;
wire   [11:0] add_ln581_7_fu_2000_p2;
wire   [11:0] sub_ln581_7_fu_2006_p2;
wire   [53:0] man_V_11_fu_1974_p3;
wire   [6:0] tmp_76_fu_2036_p4;
wire   [5:0] trunc_ln586_5_fu_2052_p1;
wire   [53:0] zext_ln586_7_fu_2056_p1;
wire   [53:0] ashr_ln586_7_fu_2060_p2;
wire   [0:0] icmp_ln571_7_fu_1982_p2;
wire   [0:0] icmp_ln582_7_fu_2020_p2;
wire   [0:0] or_ln582_3_fu_2082_p2;
wire   [0:0] xor_ln582_3_fu_2088_p2;
wire   [0:0] and_ln581_3_fu_2094_p2;
wire   [0:0] icmp_ln585_7_fu_2030_p2;
wire   [0:0] xor_ln585_3_fu_2106_p2;
wire   [0:0] or_ln581_3_fu_2118_p2;
wire   [0:0] icmp_ln603_3_fu_2046_p2;
wire   [0:0] xor_ln581_3_fu_2124_p2;
wire   [0:0] and_ln585_7_fu_2112_p2;
wire   [0:0] and_ln585_6_fu_2100_p2;
wire   [31:0] trunc_ln586_6_fu_2066_p1;
wire   [0:0] and_ln582_3_fu_2076_p2;
wire   [0:0] or_ln603_10_fu_2150_p2;
wire   [31:0] bitcast_ln702_4_fu_2165_p1;
wire   [0:0] tmp_66_fu_2169_p3;
wire  signed [31:0] sext_ln581_2_fu_2162_p1;
wire   [31:0] shl_ln604_2_fu_2185_p2;
wire   [31:0] select_ln588_fu_2177_p3;
wire   [31:0] select_ln603_fu_2190_p3;
wire   [31:0] bitcast_ln702_9_fu_2206_p1;
wire   [0:0] tmp_77_fu_2209_p3;
wire  signed [31:0] sext_ln581_7_fu_2203_p1;
wire   [31:0] shl_ln604_7_fu_2225_p2;
wire   [31:0] select_ln588_2_fu_2217_p3;
wire   [31:0] select_ln603_6_fu_2230_p3;
wire   [31:0] select_ln603_2_fu_2197_p3;
wire   [0:0] tmp_105_fu_2243_p3;
wire   [0:0] and_ln1495_4_fu_2251_p2;
wire   [31:0] select_ln603_8_fu_2237_p3;
wire   [0:0] tmp_116_fu_2261_p3;
wire   [0:0] and_ln1495_10_fu_2269_p2;
wire   [63:0] ireg_5_fu_2279_p1;
wire   [10:0] exp_tmp_9_fu_2295_p4;
wire   [51:0] trunc_ln565_8_fu_2309_p1;
wire   [52:0] p_Result_160_fu_2313_p3;
wire   [53:0] zext_ln569_9_fu_2321_p1;
wire   [0:0] p_Result_159_fu_2287_p3;
wire   [53:0] man_V_25_fu_2325_p2;
wire   [62:0] trunc_ln555_8_fu_2283_p1;
wire   [11:0] zext_ln455_9_fu_2305_p1;
wire   [11:0] F2_8_fu_2345_p2;
wire   [0:0] icmp_ln581_9_fu_2351_p2;
wire   [11:0] add_ln581_9_fu_2357_p2;
wire   [11:0] sub_ln581_9_fu_2363_p2;
wire  signed [11:0] sh_amt_8_fu_2369_p3;
wire   [53:0] man_V_26_fu_2331_p3;
wire   [6:0] tmp_110_fu_2397_p4;
wire   [5:0] trunc_ln586_14_fu_2413_p1;
wire   [53:0] zext_ln586_9_fu_2417_p1;
wire   [53:0] ashr_ln586_9_fu_2421_p2;
wire   [31:0] trunc_ln583_8_fu_2387_p1;
wire  signed [31:0] sext_ln581_9_fu_2377_p1;
wire   [0:0] icmp_ln571_9_fu_2339_p2;
wire   [0:0] icmp_ln582_9_fu_2381_p2;
wire   [0:0] xor_ln571_8_fu_2437_p2;
wire   [0:0] or_ln582_8_fu_2449_p2;
wire   [0:0] xor_ln582_8_fu_2455_p2;
wire   [0:0] and_ln581_8_fu_2461_p2;
wire   [0:0] icmp_ln585_9_fu_2391_p2;
wire   [0:0] or_ln581_8_fu_2473_p2;
wire   [0:0] icmp_ln603_8_fu_2407_p2;
wire   [0:0] xor_ln581_8_fu_2479_p2;
wire   [0:0] xor_ln585_8_fu_2491_p2;
wire   [0:0] and_ln585_17_fu_2497_p2;
wire   [0:0] and_ln603_8_fu_2485_p2;
wire   [31:0] shl_ln604_9_fu_2431_p2;
wire   [31:0] trunc_ln586_15_fu_2427_p1;
wire   [0:0] and_ln585_16_fu_2467_p2;
wire   [0:0] and_ln582_8_fu_2443_p2;
wire   [0:0] or_ln585_6_fu_2503_p2;
wire   [31:0] select_ln585_8_fu_2509_p3;
wire   [0:0] or_ln585_7_fu_2517_p2;
wire   [0:0] or_ln585_8_fu_2539_p2;
wire   [31:0] select_ln585_10_fu_2531_p3;
wire   [31:0] select_ln585_9_fu_2523_p3;
wire   [63:0] ireg_7_fu_2559_p1;
wire   [10:0] exp_tmp_11_fu_2575_p4;
wire   [51:0] trunc_ln565_11_fu_2589_p1;
wire   [52:0] p_Result_164_fu_2593_p3;
wire   [53:0] zext_ln569_11_fu_2601_p1;
wire   [0:0] p_Result_163_fu_2567_p3;
wire   [53:0] man_V_34_fu_2605_p2;
wire   [62:0] trunc_ln555_11_fu_2563_p1;
wire   [11:0] zext_ln455_11_fu_2585_p1;
wire   [11:0] F2_11_fu_2625_p2;
wire   [0:0] icmp_ln581_11_fu_2631_p2;
wire   [11:0] add_ln581_11_fu_2637_p2;
wire   [11:0] sub_ln581_11_fu_2643_p2;
wire  signed [11:0] sh_amt_11_fu_2649_p3;
wire   [53:0] man_V_35_fu_2611_p3;
wire   [6:0] tmp_118_fu_2677_p4;
wire   [5:0] trunc_ln586_20_fu_2693_p1;
wire   [53:0] zext_ln586_11_fu_2697_p1;
wire   [53:0] ashr_ln586_11_fu_2701_p2;
wire   [31:0] trunc_ln583_11_fu_2667_p1;
wire  signed [31:0] sext_ln581_11_fu_2657_p1;
wire   [0:0] icmp_ln571_11_fu_2619_p2;
wire   [0:0] icmp_ln582_11_fu_2661_p2;
wire   [0:0] xor_ln571_11_fu_2717_p2;
wire   [0:0] or_ln582_11_fu_2729_p2;
wire   [0:0] xor_ln582_11_fu_2735_p2;
wire   [0:0] and_ln581_11_fu_2741_p2;
wire   [0:0] icmp_ln585_11_fu_2671_p2;
wire   [0:0] or_ln581_11_fu_2753_p2;
wire   [0:0] icmp_ln603_11_fu_2687_p2;
wire   [0:0] xor_ln581_11_fu_2759_p2;
wire   [0:0] xor_ln585_11_fu_2771_p2;
wire   [0:0] and_ln585_23_fu_2777_p2;
wire   [0:0] and_ln603_11_fu_2765_p2;
wire   [31:0] shl_ln604_11_fu_2711_p2;
wire   [31:0] trunc_ln586_21_fu_2707_p1;
wire   [0:0] and_ln585_22_fu_2747_p2;
wire   [0:0] and_ln582_11_fu_2723_p2;
wire   [0:0] or_ln585_15_fu_2783_p2;
wire   [31:0] select_ln585_20_fu_2789_p3;
wire   [0:0] or_ln585_16_fu_2797_p2;
wire   [0:0] or_ln585_17_fu_2819_p2;
wire   [31:0] select_ln585_22_fu_2811_p3;
wire   [31:0] select_ln585_21_fu_2803_p3;
wire   [63:0] ireg_fu_2839_p1;
wire   [10:0] exp_tmp_fu_2855_p4;
wire   [51:0] trunc_ln565_fu_2869_p1;
wire   [52:0] p_Result_139_fu_2873_p3;
wire   [53:0] zext_ln569_fu_2881_p1;
wire   [0:0] p_Result_138_fu_2847_p3;
wire   [53:0] man_V_1_fu_2885_p2;
wire   [62:0] trunc_ln555_fu_2843_p1;
wire   [11:0] zext_ln455_fu_2865_p1;
wire   [11:0] F2_fu_2905_p2;
wire   [0:0] icmp_ln581_fu_2911_p2;
wire   [11:0] add_ln581_fu_2917_p2;
wire   [11:0] sub_ln581_fu_2923_p2;
wire   [6:0] tmp_58_fu_2949_p4;
wire   [5:0] trunc_ln586_fu_2965_p1;
wire   [53:0] zext_ln586_fu_2969_p1;
wire   [0:0] or_ln582_fu_2979_p2;
wire   [0:0] xor_ln582_fu_2985_p2;
wire   [0:0] and_ln581_fu_2991_p2;
wire   [0:0] icmp_ln585_fu_2943_p2;
wire   [0:0] xor_ln585_fu_3003_p2;
wire   [0:0] or_ln581_fu_3015_p2;
wire   [0:0] icmp_ln603_fu_2959_p2;
wire   [0:0] xor_ln581_fu_3021_p2;
wire   [0:0] and_ln585_1_fu_3009_p2;
wire   [63:0] ireg_2_fu_3039_p1;
wire   [10:0] exp_tmp_5_fu_3055_p4;
wire   [51:0] trunc_ln565_2_fu_3069_p1;
wire   [52:0] p_Result_153_fu_3073_p3;
wire   [53:0] zext_ln569_5_fu_3081_p1;
wire   [0:0] p_Result_152_fu_3047_p3;
wire   [53:0] man_V_7_fu_3085_p2;
wire   [62:0] trunc_ln555_2_fu_3043_p1;
wire   [11:0] zext_ln455_5_fu_3065_p1;
wire   [11:0] F2_2_fu_3105_p2;
wire   [0:0] icmp_ln581_5_fu_3111_p2;
wire   [11:0] add_ln581_5_fu_3117_p2;
wire   [11:0] sub_ln581_5_fu_3123_p2;
wire   [53:0] man_V_8_fu_3091_p3;
wire   [6:0] tmp_73_fu_3153_p4;
wire   [5:0] trunc_ln586_3_fu_3169_p1;
wire   [53:0] zext_ln586_5_fu_3173_p1;
wire   [53:0] ashr_ln586_5_fu_3177_p2;
wire   [0:0] icmp_ln571_5_fu_3099_p2;
wire   [0:0] icmp_ln582_5_fu_3137_p2;
wire   [0:0] or_ln582_2_fu_3199_p2;
wire   [0:0] xor_ln582_2_fu_3205_p2;
wire   [0:0] and_ln581_2_fu_3211_p2;
wire   [0:0] icmp_ln585_5_fu_3147_p2;
wire   [0:0] xor_ln585_2_fu_3223_p2;
wire   [0:0] or_ln581_2_fu_3235_p2;
wire   [0:0] icmp_ln603_2_fu_3163_p2;
wire   [0:0] xor_ln581_2_fu_3241_p2;
wire   [0:0] and_ln585_5_fu_3229_p2;
wire   [0:0] and_ln585_4_fu_3217_p2;
wire   [31:0] trunc_ln586_4_fu_3183_p1;
wire   [0:0] and_ln582_2_fu_3193_p2;
wire   [0:0] or_ln603_7_fu_3267_p2;
wire   [53:0] ashr_ln586_fu_2973_p2;
wire   [0:0] tmp_79_fu_3279_p3;
wire   [0:0] tmp_80_fu_3287_p3;
wire   [31:0] bitcast_ln702_fu_3309_p1;
wire   [31:0] trunc_ln583_fu_3306_p1;
wire  signed [31:0] sext_ln581_fu_3303_p1;
wire   [0:0] xor_ln571_fu_3326_p2;
wire   [0:0] and_ln582_fu_3331_p2;
wire   [0:0] or_ln603_1_fu_3336_p2;
wire   [31:0] bitcast_ln702_7_fu_3354_p1;
wire   [0:0] tmp_74_fu_3358_p3;
wire  signed [31:0] sext_ln581_5_fu_3351_p1;
wire   [31:0] shl_ln604_5_fu_3374_p2;
wire   [31:0] select_ln588_1_fu_3366_p3;
wire   [31:0] select_ln603_3_fu_3379_p3;
wire   [31:0] shl_ln604_fu_3320_p2;
wire   [0:0] tmp_59_fu_3312_p3;
wire   [0:0] tmp_78_fu_3392_p3;
wire   [0:0] select_ln588_3_fu_3400_p3;
wire   [0:0] select_ln603_9_fu_3408_p3;
wire   [0:0] or_ln603_2_fu_3341_p2;
wire   [0:0] select_ln603_11_fu_3415_p3;
wire   [0:0] and_ln1495_fu_3421_p2;
wire   [31:0] select_ln603_5_fu_3386_p3;
wire   [0:0] tmp_111_fu_3433_p3;
wire   [0:0] and_ln1495_8_fu_3441_p2;
wire   [63:0] ireg_4_fu_3451_p1;
wire   [10:0] exp_tmp_8_fu_3467_p4;
wire   [51:0] trunc_ln565_6_fu_3481_p1;
wire   [52:0] p_Result_158_fu_3485_p3;
wire   [53:0] zext_ln569_8_fu_3493_p1;
wire   [0:0] p_Result_157_fu_3459_p3;
wire   [53:0] man_V_19_fu_3497_p2;
wire   [62:0] trunc_ln555_6_fu_3455_p1;
wire   [11:0] zext_ln455_8_fu_3477_p1;
wire   [11:0] F2_6_fu_3517_p2;
wire   [0:0] icmp_ln581_8_fu_3523_p2;
wire   [11:0] add_ln581_8_fu_3529_p2;
wire   [11:0] sub_ln581_8_fu_3535_p2;
wire  signed [11:0] sh_amt_6_fu_3541_p3;
wire   [53:0] man_V_20_fu_3503_p3;
wire   [6:0] tmp_104_fu_3569_p4;
wire   [5:0] trunc_ln586_10_fu_3585_p1;
wire   [53:0] zext_ln586_8_fu_3589_p1;
wire   [53:0] ashr_ln586_8_fu_3593_p2;
wire   [31:0] trunc_ln583_6_fu_3559_p1;
wire  signed [31:0] sext_ln581_8_fu_3549_p1;
wire   [0:0] icmp_ln571_8_fu_3511_p2;
wire   [0:0] icmp_ln582_8_fu_3553_p2;
wire   [0:0] xor_ln571_6_fu_3609_p2;
wire   [0:0] or_ln582_6_fu_3621_p2;
wire   [0:0] xor_ln582_6_fu_3627_p2;
wire   [0:0] and_ln581_6_fu_3633_p2;
wire   [0:0] icmp_ln585_8_fu_3563_p2;
wire   [0:0] or_ln581_6_fu_3645_p2;
wire   [0:0] icmp_ln603_6_fu_3579_p2;
wire   [0:0] xor_ln581_6_fu_3651_p2;
wire   [0:0] xor_ln585_6_fu_3663_p2;
wire   [0:0] and_ln585_13_fu_3669_p2;
wire   [0:0] and_ln603_6_fu_3657_p2;
wire   [31:0] shl_ln604_8_fu_3603_p2;
wire   [31:0] trunc_ln586_11_fu_3599_p1;
wire   [0:0] and_ln585_12_fu_3639_p2;
wire   [0:0] and_ln582_6_fu_3615_p2;
wire   [0:0] or_ln585_fu_3675_p2;
wire   [31:0] select_ln585_fu_3681_p3;
wire   [0:0] or_ln585_1_fu_3689_p2;
wire   [0:0] or_ln585_2_fu_3711_p2;
wire   [31:0] select_ln585_2_fu_3703_p3;
wire   [31:0] select_ln585_1_fu_3695_p3;
wire   [63:0] ireg_6_fu_3731_p1;
wire   [10:0] exp_tmp_10_fu_3747_p4;
wire   [51:0] trunc_ln565_10_fu_3761_p1;
wire   [52:0] p_Result_162_fu_3765_p3;
wire   [53:0] zext_ln569_10_fu_3773_p1;
wire   [0:0] p_Result_161_fu_3739_p3;
wire   [53:0] man_V_31_fu_3777_p2;
wire   [62:0] trunc_ln555_10_fu_3735_p1;
wire   [11:0] zext_ln455_10_fu_3757_p1;
wire   [11:0] F2_10_fu_3797_p2;
wire   [0:0] icmp_ln581_10_fu_3803_p2;
wire   [11:0] add_ln581_10_fu_3809_p2;
wire   [11:0] sub_ln581_10_fu_3815_p2;
wire  signed [11:0] sh_amt_10_fu_3821_p3;
wire   [53:0] man_V_32_fu_3783_p3;
wire   [6:0] tmp_115_fu_3849_p4;
wire   [5:0] trunc_ln586_18_fu_3865_p1;
wire   [53:0] zext_ln586_10_fu_3869_p1;
wire   [53:0] ashr_ln586_10_fu_3873_p2;
wire   [31:0] trunc_ln583_10_fu_3839_p1;
wire  signed [31:0] sext_ln581_10_fu_3829_p1;
wire   [0:0] icmp_ln571_10_fu_3791_p2;
wire   [0:0] icmp_ln582_10_fu_3833_p2;
wire   [0:0] xor_ln571_10_fu_3889_p2;
wire   [0:0] or_ln582_10_fu_3901_p2;
wire   [0:0] xor_ln582_10_fu_3907_p2;
wire   [0:0] and_ln581_10_fu_3913_p2;
wire   [0:0] icmp_ln585_10_fu_3843_p2;
wire   [0:0] or_ln581_10_fu_3925_p2;
wire   [0:0] icmp_ln603_10_fu_3859_p2;
wire   [0:0] xor_ln581_10_fu_3931_p2;
wire   [0:0] xor_ln585_10_fu_3943_p2;
wire   [0:0] and_ln585_21_fu_3949_p2;
wire   [0:0] and_ln603_10_fu_3937_p2;
wire   [31:0] shl_ln604_10_fu_3883_p2;
wire   [31:0] trunc_ln586_19_fu_3879_p1;
wire   [0:0] and_ln585_20_fu_3919_p2;
wire   [0:0] and_ln582_10_fu_3895_p2;
wire   [0:0] or_ln585_12_fu_3955_p2;
wire   [31:0] select_ln585_16_fu_3961_p3;
wire   [0:0] or_ln585_13_fu_3969_p2;
wire   [0:0] or_ln585_14_fu_3991_p2;
wire   [31:0] select_ln585_18_fu_3983_p3;
wire   [31:0] select_ln585_17_fu_3975_p3;
wire   [11:0] tmp_38_fu_4011_p4;
wire   [15:0] shl_ln3_fu_4020_p3;
wire   [15:0] add_ln257_fu_4028_p2;
wire   [2:0] lshr_ln3_fu_4033_p4;
wire   [8:0] trunc_ln_fu_4043_p4;
wire   [11:0] tmp_39_fu_4052_p3;
wire   [31:0] m_78_fu_4080_p3;
reg   [31:0] p_Result_166_fu_4085_p4;
reg   [31:0] l_3_fu_4095_p3;
wire   [31:0] sub_ln944_3_fu_4103_p2;
wire   [31:0] lsb_index_6_fu_4109_p2;
wire   [30:0] tmp_83_fu_4115_p4;
wire   [5:0] trunc_ln947_6_fu_4131_p1;
wire   [5:0] sub_ln947_6_fu_4135_p2;
wire   [31:0] zext_ln947_6_fu_4141_p1;
wire   [31:0] lshr_ln947_6_fu_4145_p2;
wire   [31:0] shl_ln949_3_fu_4151_p2;
wire   [31:0] or_ln949_12_fu_4157_p2;
wire   [31:0] and_ln949_16_fu_4163_p2;
wire   [0:0] tmp_84_fu_4175_p3;
wire   [0:0] p_Result_167_fu_4189_p3;
wire   [0:0] xor_ln949_6_fu_4183_p2;
wire   [31:0] sub_ln959_3_fu_4213_p2;
wire   [63:0] zext_ln959_6_fu_4209_p1;
wire   [63:0] zext_ln959_7_fu_4219_p1;
wire   [0:0] icmp_ln946_6_fu_4125_p2;
wire   [0:0] icmp_ln949_6_fu_4169_p2;
wire   [31:0] add_ln958_3_fu_4237_p2;
wire   [63:0] zext_ln958_6_fu_4243_p1;
wire   [0:0] icmp_ln958_3_fu_4197_p2;
wire   [0:0] select_ln946_6_fu_4229_p3;
wire   [0:0] and_ln949_13_fu_4203_p2;
wire   [63:0] lshr_ln958_3_fu_4247_p2;
wire   [63:0] shl_ln959_3_fu_4223_p2;
wire   [0:0] select_ln958_13_fu_4253_p3;
wire   [63:0] m_41_fu_4261_p3;
wire   [63:0] zext_ln961_3_fu_4269_p1;
wire   [63:0] m_42_fu_4273_p2;
wire   [62:0] m_79_fu_4279_p4;
wire   [0:0] p_Result_69_fu_4293_p3;
wire   [7:0] trunc_ln943_6_fu_4309_p1;
wire   [7:0] sub_ln964_3_fu_4313_p2;
wire   [7:0] select_ln943_6_fu_4301_p3;
wire   [7:0] add_ln964_3_fu_4319_p2;
wire   [63:0] zext_ln962_6_fu_4289_p1;
wire   [8:0] tmp_10_i_fu_4325_p3;
wire   [63:0] p_Result_168_fu_4332_p5;
wire   [31:0] LD_10_fu_4344_p1;
wire   [0:0] icmp_ln935_2_fu_4075_p2;
wire   [31:0] bitcast_ln744_2_fu_4348_p1;
wire   [31:0] data_V_6_fu_4360_p1;
wire   [31:0] data_V_5_fu_4368_p1;
wire   [31:0] m_80_fu_4381_p3;
reg   [31:0] p_Result_171_fu_4386_p4;
reg   [31:0] l_5_fu_4396_p3;
wire   [31:0] sub_ln944_5_fu_4404_p2;
wire   [31:0] lsb_index_7_fu_4410_p2;
wire   [30:0] tmp_87_fu_4416_p4;
wire   [5:0] trunc_ln947_7_fu_4432_p1;
wire   [5:0] sub_ln947_7_fu_4436_p2;
wire   [31:0] zext_ln947_7_fu_4442_p1;
wire   [31:0] lshr_ln947_7_fu_4446_p2;
wire   [31:0] shl_ln949_5_fu_4452_p2;
wire   [31:0] or_ln949_13_fu_4458_p2;
wire   [31:0] and_ln949_17_fu_4464_p2;
wire   [0:0] tmp_88_fu_4476_p3;
wire   [0:0] p_Result_172_fu_4490_p3;
wire   [0:0] xor_ln949_7_fu_4484_p2;
wire   [31:0] sub_ln959_5_fu_4514_p2;
wire   [63:0] zext_ln959_10_fu_4510_p1;
wire   [63:0] zext_ln959_11_fu_4520_p1;
wire   [0:0] icmp_ln946_7_fu_4426_p2;
wire   [0:0] icmp_ln949_7_fu_4470_p2;
wire   [31:0] add_ln958_5_fu_4538_p2;
wire   [63:0] zext_ln958_7_fu_4544_p1;
wire   [0:0] icmp_ln958_5_fu_4498_p2;
wire   [0:0] select_ln946_7_fu_4530_p3;
wire   [0:0] and_ln949_14_fu_4504_p2;
wire   [63:0] lshr_ln958_5_fu_4548_p2;
wire   [63:0] shl_ln959_5_fu_4524_p2;
wire   [0:0] select_ln958_15_fu_4554_p3;
wire   [63:0] m_45_fu_4562_p3;
wire   [63:0] zext_ln961_5_fu_4570_p1;
wire   [63:0] m_46_fu_4574_p2;
wire   [62:0] m_81_fu_4580_p4;
wire   [0:0] p_Result_75_fu_4594_p3;
wire   [7:0] trunc_ln943_7_fu_4610_p1;
wire   [7:0] sub_ln964_5_fu_4614_p2;
wire   [7:0] select_ln943_7_fu_4602_p3;
wire   [7:0] add_ln964_5_fu_4620_p2;
wire   [63:0] zext_ln962_7_fu_4590_p1;
wire   [8:0] tmp_12_i_fu_4626_p3;
wire   [63:0] p_Result_173_fu_4633_p5;
wire   [31:0] LD_11_fu_4645_p1;
wire   [0:0] icmp_ln935_4_fu_4376_p2;
wire   [31:0] bitcast_ln744_4_fu_4649_p1;
wire   [31:0] m_82_fu_4666_p3;
reg   [31:0] p_Result_178_fu_4671_p4;
reg   [31:0] l_8_fu_4681_p3;
wire   [31:0] sub_ln944_8_fu_4689_p2;
wire   [31:0] lsb_index_8_fu_4695_p2;
wire   [30:0] tmp_94_fu_4701_p4;
wire   [5:0] trunc_ln947_8_fu_4717_p1;
wire   [5:0] sub_ln947_8_fu_4721_p2;
wire   [31:0] zext_ln947_8_fu_4727_p1;
wire   [31:0] lshr_ln947_8_fu_4731_p2;
wire   [31:0] shl_ln949_8_fu_4737_p2;
wire   [31:0] or_ln949_14_fu_4743_p2;
wire   [31:0] and_ln949_18_fu_4749_p2;
wire   [0:0] tmp_95_fu_4761_p3;
wire   [0:0] p_Result_179_fu_4775_p3;
wire   [0:0] xor_ln949_8_fu_4769_p2;
wire   [31:0] sub_ln959_8_fu_4799_p2;
wire   [63:0] zext_ln959_16_fu_4795_p1;
wire   [63:0] zext_ln959_17_fu_4805_p1;
wire   [0:0] icmp_ln946_8_fu_4711_p2;
wire   [0:0] icmp_ln949_8_fu_4755_p2;
wire   [31:0] add_ln958_8_fu_4823_p2;
wire   [63:0] zext_ln958_8_fu_4829_p1;
wire   [0:0] icmp_ln958_8_fu_4783_p2;
wire   [0:0] select_ln946_8_fu_4815_p3;
wire   [0:0] and_ln949_15_fu_4789_p2;
wire   [63:0] lshr_ln958_8_fu_4833_p2;
wire   [63:0] shl_ln959_8_fu_4809_p2;
wire   [0:0] select_ln958_17_fu_4839_p3;
wire   [63:0] m_49_fu_4847_p3;
wire   [63:0] zext_ln961_8_fu_4855_p1;
wire   [63:0] m_50_fu_4859_p2;
wire   [62:0] m_83_fu_4865_p4;
wire   [0:0] p_Result_83_fu_4879_p3;
wire   [7:0] trunc_ln943_8_fu_4895_p1;
wire   [7:0] sub_ln964_8_fu_4899_p2;
wire   [7:0] select_ln943_8_fu_4887_p3;
wire   [7:0] add_ln964_8_fu_4905_p2;
wire   [63:0] zext_ln962_8_fu_4875_p1;
wire   [8:0] tmp_18_i_fu_4911_p3;
wire   [63:0] p_Result_180_fu_4918_p5;
wire   [31:0] LD_13_fu_4930_p1;
wire   [0:0] icmp_ln935_6_fu_4661_p2;
wire   [31:0] bitcast_ln744_7_fu_4934_p1;
wire   [31:0] zext_ln368_1_fu_4946_p1;
wire   [31:0] zext_ln368_3_fu_4954_p1;
wire   [63:0] ireg_8_fu_4962_p1;
wire   [62:0] trunc_ln555_4_fu_4966_p1;
wire   [63:0] ireg_9_fu_4998_p1;
wire   [62:0] trunc_ln555_5_fu_5002_p1;
wire   [52:0] p_Result_175_fu_5037_p3;
wire   [53:0] zext_ln569_1_fu_5044_p1;
wire   [53:0] man_V_13_fu_5048_p2;
wire   [11:0] zext_ln455_1_fu_5034_p1;
wire   [11:0] F2_4_fu_5061_p2;
wire   [0:0] icmp_ln581_1_fu_5067_p2;
wire   [11:0] add_ln581_1_fu_5073_p2;
wire   [11:0] sub_ln581_1_fu_5079_p2;
wire  signed [11:0] sh_amt_4_fu_5085_p3;
wire   [53:0] man_V_14_fu_5054_p3;
wire   [6:0] tmp_91_fu_5113_p4;
wire   [5:0] trunc_ln586_7_fu_5129_p1;
wire   [53:0] zext_ln586_1_fu_5133_p1;
wire   [31:0] bitcast_ln702_1_fu_5143_p1;
wire   [31:0] trunc_ln583_4_fu_5103_p1;
wire  signed [31:0] sext_ln581_1_fu_5093_p1;
wire   [0:0] icmp_ln582_1_fu_5097_p2;
wire   [0:0] xor_ln571_4_fu_5161_p2;
wire   [0:0] or_ln582_4_fu_5172_p2;
wire   [0:0] xor_ln582_4_fu_5177_p2;
wire   [0:0] and_ln581_4_fu_5183_p2;
wire   [0:0] icmp_ln585_1_fu_5107_p2;
wire   [0:0] xor_ln585_4_fu_5195_p2;
wire   [0:0] or_ln581_4_fu_5207_p2;
wire   [0:0] icmp_ln603_4_fu_5123_p2;
wire   [0:0] xor_ln581_4_fu_5213_p2;
wire   [0:0] and_ln603_4_fu_5219_p2;
wire   [0:0] and_ln585_9_fu_5201_p2;
wire   [0:0] and_ln585_8_fu_5189_p2;
wire   [0:0] and_ln582_4_fu_5166_p2;
wire   [0:0] or_ln603_12_fu_5225_p2;
wire   [0:0] or_ln603_13_fu_5231_p2;
wire   [52:0] p_Result_182_fu_5246_p3;
wire   [53:0] zext_ln569_3_fu_5253_p1;
wire   [53:0] man_V_16_fu_5257_p2;
wire   [11:0] zext_ln455_3_fu_5243_p1;
wire   [11:0] F2_5_fu_5270_p2;
wire   [0:0] icmp_ln581_3_fu_5276_p2;
wire   [11:0] add_ln581_3_fu_5282_p2;
wire   [11:0] sub_ln581_3_fu_5288_p2;
wire  signed [11:0] sh_amt_5_fu_5294_p3;
wire   [53:0] man_V_17_fu_5263_p3;
wire   [6:0] tmp_98_fu_5322_p4;
wire   [5:0] trunc_ln586_8_fu_5338_p1;
wire   [53:0] zext_ln586_3_fu_5342_p1;
wire   [53:0] ashr_ln586_3_fu_5346_p2;
wire   [31:0] bitcast_ln702_5_fu_5356_p1;
wire   [0:0] tmp_99_fu_5360_p3;
wire   [31:0] trunc_ln583_5_fu_5312_p1;
wire  signed [31:0] sext_ln581_3_fu_5302_p1;
wire   [0:0] icmp_ln582_3_fu_5306_p2;
wire   [0:0] or_ln582_5_fu_5393_p2;
wire   [0:0] xor_ln582_5_fu_5398_p2;
wire   [0:0] and_ln581_5_fu_5404_p2;
wire   [0:0] icmp_ln585_3_fu_5316_p2;
wire   [0:0] xor_ln585_5_fu_5416_p2;
wire   [0:0] or_ln581_5_fu_5428_p2;
wire   [0:0] icmp_ln603_5_fu_5332_p2;
wire   [0:0] xor_ln581_5_fu_5434_p2;
wire   [0:0] and_ln603_5_fu_5440_p2;
wire   [31:0] shl_ln604_3_fu_5376_p2;
wire   [31:0] select_ln588_4_fu_5368_p3;
wire   [0:0] and_ln585_11_fu_5422_p2;
wire   [0:0] and_ln585_10_fu_5410_p2;
wire   [31:0] trunc_ln586_9_fu_5352_p1;
wire   [0:0] and_ln582_5_fu_5387_p2;
wire   [0:0] or_ln603_15_fu_5454_p2;
wire   [31:0] select_ln603_12_fu_5446_p3;
wire   [31:0] select_ln603_13_fu_5460_p3;
wire   [0:0] or_ln603_16_fu_5468_p2;
wire   [31:0] shl_ln604_1_fu_5155_p2;
wire   [0:0] tmp_92_fu_5147_p3;
wire   [0:0] tmp_100_fu_5488_p3;
wire   [0:0] select_ln588_5_fu_5496_p3;
wire   [53:0] ashr_ln586_1_fu_5137_p2;
wire   [0:0] tmp_101_fu_5512_p3;
wire   [0:0] tmp_102_fu_5520_p3;
wire   [0:0] select_ln603_15_fu_5504_p3;
wire   [0:0] select_ln603_16_fu_5528_p3;
wire   [0:0] or_ln603_14_fu_5237_p2;
wire   [0:0] select_ln603_17_fu_5536_p3;
wire   [0:0] and_ln1495_2_fu_5544_p2;
wire   [63:0] ireg_10_fu_5556_p1;
wire   [10:0] exp_tmp_4_fu_5572_p4;
wire   [51:0] trunc_ln565_7_fu_5586_p1;
wire   [52:0] p_Result_184_fu_5590_p3;
wire   [53:0] zext_ln569_4_fu_5598_p1;
wire   [0:0] p_Result_183_fu_5564_p3;
wire   [53:0] man_V_22_fu_5602_p2;
wire   [62:0] trunc_ln555_7_fu_5560_p1;
wire   [11:0] zext_ln455_4_fu_5582_p1;
wire   [11:0] F2_7_fu_5622_p2;
wire   [0:0] icmp_ln581_4_fu_5628_p2;
wire   [11:0] add_ln581_4_fu_5634_p2;
wire   [11:0] sub_ln581_4_fu_5640_p2;
wire  signed [11:0] sh_amt_7_fu_5646_p3;
wire   [53:0] man_V_23_fu_5608_p3;
wire   [6:0] tmp_107_fu_5674_p4;
wire   [5:0] trunc_ln586_12_fu_5690_p1;
wire   [53:0] zext_ln586_4_fu_5694_p1;
wire   [53:0] ashr_ln586_4_fu_5698_p2;
wire   [31:0] trunc_ln583_7_fu_5664_p1;
wire  signed [31:0] sext_ln581_4_fu_5654_p1;
wire   [0:0] icmp_ln571_4_fu_5616_p2;
wire   [0:0] icmp_ln582_4_fu_5658_p2;
wire   [0:0] xor_ln571_7_fu_5714_p2;
wire   [0:0] or_ln582_7_fu_5726_p2;
wire   [0:0] xor_ln582_7_fu_5732_p2;
wire   [0:0] and_ln581_7_fu_5738_p2;
wire   [0:0] icmp_ln585_4_fu_5668_p2;
wire   [0:0] or_ln581_7_fu_5750_p2;
wire   [0:0] icmp_ln603_7_fu_5684_p2;
wire   [0:0] xor_ln581_7_fu_5756_p2;
wire   [0:0] xor_ln585_7_fu_5768_p2;
wire   [0:0] and_ln585_15_fu_5774_p2;
wire   [0:0] and_ln603_7_fu_5762_p2;
wire   [31:0] shl_ln604_4_fu_5708_p2;
wire   [31:0] trunc_ln586_13_fu_5704_p1;
wire   [0:0] and_ln585_14_fu_5744_p2;
wire   [0:0] and_ln582_7_fu_5720_p2;
wire   [0:0] or_ln585_3_fu_5780_p2;
wire   [31:0] select_ln585_4_fu_5786_p3;
wire   [0:0] or_ln585_4_fu_5794_p2;
wire   [0:0] or_ln585_5_fu_5816_p2;
wire   [31:0] select_ln585_6_fu_5808_p3;
wire   [31:0] select_ln585_5_fu_5800_p3;
wire   [0:0] tmp_108_fu_5836_p3;
wire   [0:0] and_ln1495_6_fu_5843_p2;
wire   [63:0] ireg_11_fu_5853_p1;
wire   [10:0] exp_tmp_6_fu_5869_p4;
wire   [51:0] trunc_ln565_9_fu_5883_p1;
wire   [52:0] p_Result_186_fu_5887_p3;
wire   [53:0] zext_ln569_6_fu_5895_p1;
wire   [0:0] p_Result_185_fu_5861_p3;
wire   [53:0] man_V_28_fu_5899_p2;
wire   [62:0] trunc_ln555_9_fu_5857_p1;
wire   [11:0] zext_ln455_6_fu_5879_p1;
wire   [11:0] F2_9_fu_5919_p2;
wire   [0:0] icmp_ln581_6_fu_5925_p2;
wire   [11:0] add_ln581_6_fu_5931_p2;
wire   [11:0] sub_ln581_6_fu_5937_p2;
wire  signed [11:0] sh_amt_9_fu_5943_p3;
wire   [53:0] man_V_29_fu_5905_p3;
wire   [6:0] tmp_113_fu_5971_p4;
wire   [5:0] trunc_ln586_16_fu_5987_p1;
wire   [53:0] zext_ln586_6_fu_5991_p1;
wire   [53:0] ashr_ln586_6_fu_5995_p2;
wire   [31:0] trunc_ln583_9_fu_5961_p1;
wire  signed [31:0] sext_ln581_6_fu_5951_p1;
wire   [0:0] icmp_ln571_6_fu_5913_p2;
wire   [0:0] icmp_ln582_6_fu_5955_p2;
wire   [0:0] xor_ln571_9_fu_6011_p2;
wire   [0:0] or_ln582_9_fu_6023_p2;
wire   [0:0] xor_ln582_9_fu_6029_p2;
wire   [0:0] and_ln581_9_fu_6035_p2;
wire   [0:0] icmp_ln585_6_fu_5965_p2;
wire   [0:0] or_ln581_9_fu_6047_p2;
wire   [0:0] icmp_ln603_9_fu_5981_p2;
wire   [0:0] xor_ln581_9_fu_6053_p2;
wire   [0:0] xor_ln585_9_fu_6065_p2;
wire   [0:0] and_ln585_19_fu_6071_p2;
wire   [0:0] and_ln603_9_fu_6059_p2;
wire   [31:0] shl_ln604_6_fu_6005_p2;
wire   [31:0] trunc_ln586_17_fu_6001_p1;
wire   [0:0] and_ln585_18_fu_6041_p2;
wire   [0:0] and_ln582_9_fu_6017_p2;
wire   [0:0] or_ln585_9_fu_6077_p2;
wire   [31:0] select_ln585_12_fu_6083_p3;
wire   [0:0] or_ln585_10_fu_6091_p2;
wire   [0:0] or_ln585_11_fu_6113_p2;
wire   [31:0] select_ln585_14_fu_6105_p3;
wire   [31:0] select_ln585_13_fu_6097_p3;
reg   [1:0] grp_fu_239_opcode;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage2_00001;
reg   [1:0] grp_fu_243_opcode;
reg   [26:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_590;
reg    ap_condition_561;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 27'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 left_bound_preg = 32'd0;
end

system_top_p_find_left_and_right_boundaries6_get_trapezoid_edgestrapezoid_edges #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
get_trapezoid_edgestrapezoid_edges_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(get_trapezoid_edgestrapezoid_edges_address0),
    .ce0(get_trapezoid_edgestrapezoid_edges_ce0),
    .q0(get_trapezoid_edgestrapezoid_edges_q0)
);

system_top_faddfsub_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_3_full_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_239_p0),
    .din1(grp_fu_239_p1),
    .opcode(grp_fu_239_opcode),
    .ce(1'b1),
    .dout(grp_fu_239_p2)
);

system_top_faddfsub_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_3_full_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_243_p0),
    .din1(grp_fu_243_p1),
    .opcode(grp_fu_243_opcode),
    .ce(1'b1),
    .dout(grp_fu_243_p2)
);

system_top_fsub_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_3_full_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_249_p0),
    .din1(select_ln935_3_reg_6326),
    .ce(1'b1),
    .dout(grp_fu_249_p2)
);

system_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_253_p0),
    .ce(1'b1),
    .dout(grp_fu_253_p1)
);

system_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_256_p0),
    .ce(1'b1),
    .dout(grp_fu_256_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state36)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        left_bound_preg <= 32'd0;
    end else begin
        if (((1'd1 == and_ln1495_3_fu_5550_p2) & (1'b1 == ap_CS_fsm_state34))) begin
            left_bound_preg <= j_2_reg_6164;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln1495_9_reg_6582) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
            left_bound_preg <= add_ln221_reg_6573;
        end else if (((1'd1 == and_ln1495_1_fu_3427_p2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001))) begin
            left_bound_preg <= zext_ln221_reg_6196_pp0_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_reg_228 <= add_ln210_reg_6182;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        j_reg_228 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        add3_i_reg_6332 <= grp_fu_239_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln210_reg_6182 <= add_ln210_fu_345_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        add_ln221_reg_6573 <= add_ln221_fu_3346_p2;
        and_ln1495_1_reg_6578 <= and_ln1495_1_fu_3427_p2;
        and_ln1495_9_reg_6582 <= and_ln1495_9_fu_3446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        and_ln1495_11_reg_6493 <= and_ln1495_11_fu_2274_p2;
        and_ln1495_5_reg_6489 <= and_ln1495_5_fu_2256_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        and_ln1495_3_reg_6737 <= and_ln1495_3_fu_5550_p2;
        or_ln603_17_reg_6732 <= or_ln603_17_fu_5482_p2;
        select_ln603_14_reg_6727 <= select_ln603_14_fu_5474_p3;
        xor_ln571_5_reg_6722 <= xor_ln571_5_fu_5382_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        and_ln1495_7_reg_6741 <= and_ln1495_7_fu_5848_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        and_ln585_reg_6517 <= and_ln585_fu_2997_p2;
        and_ln603_2_reg_6548 <= and_ln603_2_fu_3247_p2;
        and_ln603_reg_6522 <= and_ln603_fu_3027_p2;
        icmp_ln571_reg_6502 <= icmp_ln571_fu_2899_p2;
        icmp_ln582_reg_6512 <= icmp_ln582_fu_2937_p2;
        man_V_2_reg_6497 <= man_V_2_fu_2891_p3;
        or_ln603_6_reg_6553 <= or_ln603_6_fu_3253_p2;
        or_ln603_8_reg_6563 <= or_ln603_8_fu_3273_p2;
        or_ln603_reg_6527 <= or_ln603_fu_3033_p2;
        select_ln603_10_reg_6568 <= select_ln603_10_fu_3295_p3;
        select_ln603_4_reg_6558 <= select_ln603_4_fu_3259_p3;
        sh_amt_2_reg_6533 <= sh_amt_2_fu_3129_p3;
        sh_amt_reg_6507 <= sh_amt_fu_2929_p3;
        trunc_ln583_2_reg_6538 <= trunc_ln583_2_fu_3143_p1;
        xor_ln571_2_reg_6543 <= xor_ln571_2_fu_3187_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        and_ln603_1_reg_6428 <= and_ln603_1_fu_1890_p2;
        and_ln603_3_reg_6463 <= and_ln603_3_fu_2130_p2;
        or_ln603_11_reg_6478 <= or_ln603_11_fu_2156_p2;
        or_ln603_3_reg_6433 <= or_ln603_3_fu_1896_p2;
        or_ln603_5_reg_6443 <= or_ln603_5_fu_1916_p2;
        or_ln603_9_reg_6468 <= or_ln603_9_fu_2136_p2;
        select_ln603_1_reg_6438 <= select_ln603_1_fu_1902_p3;
        select_ln603_7_reg_6473 <= select_ln603_7_fu_2142_p3;
        sh_amt_1_reg_6413 <= sh_amt_1_fu_1772_p3;
        sh_amt_3_reg_6448 <= sh_amt_3_fu_2012_p3;
        trunc_ln583_1_reg_6418 <= trunc_ln583_1_fu_1786_p1;
        trunc_ln583_3_reg_6453 <= trunc_ln583_3_fu_2026_p1;
        xor_ln571_1_reg_6423 <= xor_ln571_1_fu_1830_p2;
        xor_ln571_3_reg_6458 <= xor_ln571_3_fu_2070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        bitcast_ln351_2_reg_6342[30 : 0] <= bitcast_ln351_2_fu_1352_p1[30 : 0];
        bitcast_ln351_4_reg_6348[30 : 0] <= bitcast_ln351_4_fu_1360_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        bitcast_ln351_3_reg_6407[30 : 0] <= bitcast_ln351_3_fu_1677_p1[30 : 0];
        bitcast_ln351_reg_6401[30 : 0] <= bitcast_ln351_fu_1669_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        bitcast_ln351_5_reg_6668[30 : 0] <= bitcast_ln351_5_fu_4949_p1[30 : 0];
        bitcast_ln351_6_reg_6674[30 : 0] <= bitcast_ln351_6_fu_4957_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_reg_6155 <= empty_fu_320_p1;
        get_trapezoid_edgestrapezoid_edges_load_reg_6169 <= get_trapezoid_edgestrapezoid_edges_q0;
        j_1_reg_6159 <= {{num_points_q0[31:1]}};
        j_2_reg_6164[30 : 0] <= j_2_fu_334_p1[30 : 0];
        num_points_load_reg_6148 <= num_points_q0;
        shl_ln_reg_6175[15 : 13] <= shl_ln_fu_338_p3[15 : 13];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        exp_tmp_1_reg_6685 <= {{ireg_8_fu_4962_p1[62:52]}};
        exp_tmp_3_reg_6706 <= {{ireg_9_fu_4998_p1[62:52]}};
        icmp_ln571_1_reg_6695 <= icmp_ln571_1_fu_4992_p2;
        icmp_ln571_3_reg_6716 <= icmp_ln571_3_fu_5028_p2;
        p_Result_174_reg_6680 <= ireg_8_fu_4962_p1[32'd63];
        p_Result_181_reg_6701 <= ireg_9_fu_4998_p1[32'd63];
        trunc_ln565_4_reg_6690 <= trunc_ln565_4_fu_4988_p1;
        trunc_ln565_5_reg_6711 <= trunc_ln565_5_fu_5024_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        i_2_reg_6133 <= i_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln210_reg_6187 <= icmp_ln210_fu_351_p2;
        icmp_ln935_3_reg_6359 <= icmp_ln935_3_fu_1373_p2;
        m_73_reg_6369 <= {{m_30_fu_1575_p2[63:1]}};
        p_Result_133_reg_6354 <= p_Result_133_fu_1369_p1;
        p_Result_39_reg_6374 <= m_30_fu_1575_p2[32'd25];
        trunc_ln943_3_reg_6379 <= trunc_ln943_3_fu_1599_p1;
        zext_ln221_reg_6196_pp0_iter1_reg[30 : 0] <= zext_ln221_reg_6196[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        icmp_ln935_5_reg_6301 <= icmp_ln935_5_fu_1056_p2;
        m_75_reg_6311 <= {{m_34_fu_1258_p2[63:1]}};
        p_Result_140_reg_6296 <= p_Result_140_fu_1052_p1;
        p_Result_47_reg_6316 <= m_34_fu_1258_p2[32'd25];
        trunc_ln943_4_reg_6321 <= trunc_ln943_4_fu_1282_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln935_7_reg_6254 <= icmp_ln935_7_fu_760_p2;
        icmp_ln958_7_reg_6275 <= icmp_ln958_7_fu_892_p2;
        m_76_reg_6264 <= m_76_fu_772_p3;
        select_ln935_reg_6248 <= select_ln935_fu_749_p3;
        select_ln958_11_reg_6280 <= select_ln958_11_fu_912_p3;
        sub_ln944_7_reg_6269 <= sub_ln944_7_fu_798_p2;
        trunc_ln943_5_reg_6285 <= trunc_ln943_5_fu_920_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln935_reg_6202 <= icmp_ln935_fu_408_p2;
        icmp_ln958_reg_6223 <= icmp_ln958_fu_540_p2;
        m_70_reg_6212 <= m_70_fu_420_p3;
        select_ln958_reg_6228 <= select_ln958_fu_560_p3;
        sub_ln221_reg_6238 <= sub_ln221_fu_572_p2;
        sub_ln944_reg_6217 <= sub_ln944_fu_446_p2;
        trunc_ln943_reg_6233 <= trunc_ln943_fu_568_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_Result_129_reg_6207 <= points_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_134_reg_6364 <= grp_load_fu_285_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        p_Result_141_reg_6306 <= grp_load_fu_267_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        p_Result_147_reg_6259 <= points_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_Result_151_reg_6390 <= p_Result_151_fu_1662_p1;
        select_ln935_2_reg_6384 <= select_ln935_2_fu_1651_p3;
        sub_ln221_reg_6238_pp0_iter1_reg <= sub_ln221_reg_6238;
        v_assign_3_reg_6395 <= grp_fu_249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        p_Result_154_reg_6337 <= p_Result_154_fu_1345_p1;
        select_ln935_3_reg_6326 <= select_ln935_3_fu_1334_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        p_Result_165_reg_6597 <= points_q0[32'd31];
        tmp_V_16_reg_6603 <= tmp_V_16_fu_4069_p2;
        z_bits_2_reg_6591 <= z_bits_2_fu_4065_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        p_Result_169_reg_6653 <= p_Result_169_fu_4372_p1;
        select_ln935_6_reg_6658 <= select_ln935_6_fu_4653_p3;
        select_ln935_7_reg_6663 <= select_ln935_7_fu_4938_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        p_Result_170_reg_6625 <= grp_load_fu_285_p1[32'd31];
        p_Result_177_reg_6642 <= grp_load_fu_267_p1[32'd31];
        p_Val2_40_reg_6619 <= grp_load_fu_285_p1;
        p_Val2_45_reg_6636 <= grp_load_fu_267_p1;
        tmp_V_18_reg_6631 <= grp_fu_297_p2;
        tmp_V_20_reg_6648 <= grp_fu_279_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        p_Result_176_reg_6614 <= p_Result_176_fu_4364_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state25) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_303 <= grp_fu_239_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_309 <= grp_fu_243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        select_ln935_4_reg_6290 <= select_ln935_4_fu_1041_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        select_ln935_5_reg_6608 <= select_ln935_5_fu_4352_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        v_assign_reg_6483 <= grp_fu_239_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln210_fu_351_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln221_reg_6196[30 : 0] <= zext_ln221_fu_400_p1[30 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln210_fu_351_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_j_phi_fu_232_p4 = add_ln210_reg_6182;
    end else begin
        ap_phi_mux_j_phi_fu_232_p4 = j_reg_228;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_590)) begin
        if ((1'd1 == and_ln1495_11_reg_6493)) begin
            ap_sig_allocacmp_p_Val2_73 = select_ln585_23_fu_2825_p3;
        end else if ((1'd1 == and_ln1495_5_reg_6489)) begin
            ap_sig_allocacmp_p_Val2_73 = select_ln585_11_fu_2545_p3;
        end else begin
            ap_sig_allocacmp_p_Val2_73 = rbVal_constprop_i;
        end
    end else begin
        ap_sig_allocacmp_p_Val2_73 = rbVal_constprop_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_561)) begin
        if ((1'd1 == and_ln1495_9_reg_6582)) begin
            ap_sig_allocacmp_p_Val2_s = select_ln585_19_fu_3997_p3;
        end else if ((1'd1 == and_ln1495_1_reg_6578)) begin
            ap_sig_allocacmp_p_Val2_s = select_ln585_3_fu_3717_p3;
        end else begin
            ap_sig_allocacmp_p_Val2_s = lbVal_constprop_i;
        end
    end else begin
        ap_sig_allocacmp_p_Val2_s = lbVal_constprop_i;
    end
end

always @ (*) begin
    if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        get_trapezoid_edgestrapezoid_edges_ce0 = 1'b1;
    end else begin
        get_trapezoid_edgestrapezoid_edges_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_00001)))) begin
        grp_fu_239_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage6_00001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001)))) begin
        grp_fu_239_opcode = 2'd0;
    end else begin
        grp_fu_239_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_239_p0 = bitcast_ln351_5_fu_4949_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_239_p0 = select_ln935_5_reg_6608;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_239_p0 = bitcast_ln351_fu_1669_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_239_p0 = bitcast_ln351_2_fu_1352_p1;
    end else if (((1'b1 == ap_CS_fsm_state26) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_239_p0 = reg_303;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_239_p0 = select_ln935_4_reg_6290;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_239_p0 = select_ln935_reg_6248;
    end else begin
        grp_fu_239_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_239_p1 = select_ln935_6_reg_6658;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_239_p1 = select_ln935_2_reg_6384;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_239_p1 = select_ln935_3_reg_6326;
    end else if (((1'b1 == ap_CS_fsm_state26) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_239_p1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_239_p1 = get_trapezoid_edgestrapezoid_edges_load_reg_6169;
    end else begin
        grp_fu_239_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state29) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_00001)))) begin
        grp_fu_243_opcode = 2'd1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001))) begin
        grp_fu_243_opcode = 2'd0;
    end else begin
        grp_fu_243_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_243_p0 = bitcast_ln351_6_fu_4957_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_243_p0 = select_ln935_5_reg_6608;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_243_p0 = bitcast_ln351_3_fu_1677_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_243_p0 = add3_i_reg_6332;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_243_p0 = select_ln935_4_reg_6290;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_243_p0 = select_ln935_reg_6248;
    end else begin
        grp_fu_243_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_243_p1 = select_ln935_7_reg_6663;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_243_p1 = select_ln935_2_reg_6384;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_243_p1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_243_p1 = get_trapezoid_edgestrapezoid_edges_load_reg_6169;
    end else begin
        grp_fu_243_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_253_p0 = bitcast_ln351_6_reg_6674;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_253_p0 = bitcast_ln351_5_reg_6668;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_253_p0 = bitcast_ln351_reg_6401;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_253_p0 = v_assign_reg_6483;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_253_p0 = bitcast_ln351_2_reg_6342;
    end else if (((1'b1 == ap_CS_fsm_state32) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_253_p0 = reg_303;
    end else begin
        grp_fu_253_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_256_p0 = bitcast_ln351_3_reg_6407;
    end else if (((1'b1 == ap_CS_fsm_state32) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_256_p0 = reg_309;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_256_p0 = bitcast_ln351_4_reg_6348;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_256_p0 = v_assign_3_reg_6395;
    end else begin
        grp_fu_256_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_load_fu_267_p1 = rbVal_constprop_i;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln210_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_load_fu_267_p1 = ap_sig_allocacmp_p_Val2_73;
    end else begin
        grp_load_fu_267_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_load_fu_285_p1 = lbVal_constprop_i;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_285_p1 = ap_sig_allocacmp_p_Val2_s;
    end else begin
        grp_load_fu_285_p1 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_blk_n = i_empty_n;
    end else begin
        i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_read = 1'b1;
    end else begin
        i_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln1495_9_reg_6582) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        lbVal_constprop_o = select_ln585_19_fu_3997_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln1495_1_reg_6578) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        lbVal_constprop_o = select_ln585_3_fu_3717_p3;
    end else if (((1'd1 == and_ln1495_3_reg_6737) & (1'b1 == ap_CS_fsm_state35))) begin
        lbVal_constprop_o = select_ln585_7_fu_5822_p3;
    end else begin
        lbVal_constprop_o = lbVal_constprop_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln1495_9_reg_6582) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln1495_1_reg_6578) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln1495_3_reg_6737) & (1'b1 == ap_CS_fsm_state35)))) begin
        lbVal_constprop_o_ap_vld = 1'b1;
    end else begin
        lbVal_constprop_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln1495_3_fu_5550_p2) & (1'b1 == ap_CS_fsm_state34))) begin
        left_bound = j_2_reg_6164;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln1495_9_reg_6582) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        left_bound = add_ln221_reg_6573;
    end else if (((1'd1 == and_ln1495_1_fu_3427_p2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001))) begin
        left_bound = zext_ln221_reg_6196_pp0_iter1_reg;
    end else begin
        left_bound = left_bound_preg;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln1495_3_fu_5550_p2) & (1'b1 == ap_CS_fsm_state34)) | ((1'd1 == and_ln1495_1_fu_3427_p2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln1495_9_reg_6582) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        left_bound_ap_vld = 1'b1;
    end else begin
        left_bound_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_points_ce0 = 1'b1;
    end else begin
        num_points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        points_address0 = zext_ln257_fu_4060_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        points_address0 = zext_ln221_1_fu_627_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        points_address0 = zext_ln211_fu_395_p1;
    end else begin
        points_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        points_ce0 = 1'b1;
    end else begin
        points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln1495_11_reg_6493) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        rbVal_constprop_o = select_ln585_23_fu_2825_p3;
    end else if (((1'd1 == and_ln1495_5_reg_6489) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        rbVal_constprop_o = select_ln585_11_fu_2545_p3;
    end else if (((1'd1 == and_ln1495_7_reg_6741) & (1'b1 == ap_CS_fsm_state36) & (empty_reg_6155 == 1'd1))) begin
        rbVal_constprop_o = select_ln585_15_fu_6119_p3;
    end else begin
        rbVal_constprop_o = rbVal_constprop_i;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln1495_11_reg_6493) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'd1 == and_ln1495_5_reg_6489) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'd1 == and_ln1495_7_reg_6741) & (1'b1 == ap_CS_fsm_state36) & (empty_reg_6155 == 1'd1)))) begin
        rbVal_constprop_o_ap_vld = 1'b1;
    end else begin
        rbVal_constprop_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln210_fu_351_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln210_fu_351_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (empty_reg_6155 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_10_fu_3797_p2 = (12'd1075 - zext_ln455_10_fu_3757_p1);

assign F2_11_fu_2625_p2 = (12'd1075 - zext_ln455_11_fu_2585_p1);

assign F2_1_fu_1748_p2 = (12'd1075 - zext_ln455_2_fu_1708_p1);

assign F2_2_fu_3105_p2 = (12'd1075 - zext_ln455_5_fu_3065_p1);

assign F2_3_fu_1988_p2 = (12'd1075 - zext_ln455_7_fu_1948_p1);

assign F2_4_fu_5061_p2 = (12'd1075 - zext_ln455_1_fu_5034_p1);

assign F2_5_fu_5270_p2 = (12'd1075 - zext_ln455_3_fu_5243_p1);

assign F2_6_fu_3517_p2 = (12'd1075 - zext_ln455_8_fu_3477_p1);

assign F2_7_fu_5622_p2 = (12'd1075 - zext_ln455_4_fu_5582_p1);

assign F2_8_fu_2345_p2 = (12'd1075 - zext_ln455_9_fu_2305_p1);

assign F2_9_fu_5919_p2 = (12'd1075 - zext_ln455_6_fu_5879_p1);

assign F2_fu_2905_p2 = (12'd1075 - zext_ln455_fu_2865_p1);

assign LD_10_fu_4344_p1 = p_Result_168_fu_4332_p5[31:0];

assign LD_11_fu_4645_p1 = p_Result_173_fu_4633_p5[31:0];

assign LD_13_fu_4930_p1 = p_Result_180_fu_4918_p5[31:0];

assign LD_3_fu_1643_p1 = p_Result_137_fu_1631_p5[31:0];

assign LD_5_fu_1326_p1 = p_Result_144_fu_1314_p5[31:0];

assign LD_7_fu_1033_p1 = p_Result_150_fu_1021_p5[31:0];

assign LD_fu_741_p1 = p_Result_132_fu_729_p5[31:0];

assign add_ln210_fu_345_p2 = (ap_phi_mux_j_phi_fu_232_p4 + 31'd1);

assign add_ln211_fu_368_p2 = (shl_ln211_1_fu_360_p3 + shl_ln_reg_6175);

assign add_ln221_1_fu_598_p2 = (shl_ln2_fu_590_p3 + shl_ln_reg_6175);

assign add_ln221_2_fu_584_p2 = ($signed(trunc_ln221_fu_576_p1) + $signed(12'd4095));

assign add_ln221_3_fu_613_p2 = ($signed(trunc_ln221_1_fu_580_p1) + $signed(9'd511));

assign add_ln221_fu_3346_p2 = ($signed(sub_ln221_reg_6238_pp0_iter1_reg) + $signed(32'd4294967295));

assign add_ln257_fu_4028_p2 = (shl_ln3_fu_4020_p3 + shl_ln_reg_6175);

assign add_ln581_10_fu_3809_p2 = ($signed(F2_10_fu_3797_p2) + $signed(12'd4076));

assign add_ln581_11_fu_2637_p2 = ($signed(F2_11_fu_2625_p2) + $signed(12'd4076));

assign add_ln581_1_fu_5073_p2 = ($signed(F2_4_fu_5061_p2) + $signed(12'd4076));

assign add_ln581_2_fu_1760_p2 = ($signed(F2_1_fu_1748_p2) + $signed(12'd4076));

assign add_ln581_3_fu_5282_p2 = ($signed(F2_5_fu_5270_p2) + $signed(12'd4076));

assign add_ln581_4_fu_5634_p2 = ($signed(F2_7_fu_5622_p2) + $signed(12'd4076));

assign add_ln581_5_fu_3117_p2 = ($signed(F2_2_fu_3105_p2) + $signed(12'd4076));

assign add_ln581_6_fu_5931_p2 = ($signed(F2_9_fu_5919_p2) + $signed(12'd4076));

assign add_ln581_7_fu_2000_p2 = ($signed(F2_3_fu_1988_p2) + $signed(12'd4076));

assign add_ln581_8_fu_3529_p2 = ($signed(F2_6_fu_3517_p2) + $signed(12'd4076));

assign add_ln581_9_fu_2357_p2 = ($signed(F2_8_fu_2345_p2) + $signed(12'd4076));

assign add_ln581_fu_2917_p2 = ($signed(F2_fu_2905_p2) + $signed(12'd4076));

assign add_ln958_3_fu_4237_p2 = ($signed(sub_ln944_3_fu_4103_p2) + $signed(32'd4294967271));

assign add_ln958_4_fu_1539_p2 = ($signed(sub_ln944_4_fu_1405_p2) + $signed(32'd4294967271));

assign add_ln958_5_fu_4538_p2 = ($signed(sub_ln944_5_fu_4404_p2) + $signed(32'd4294967271));

assign add_ln958_6_fu_1222_p2 = ($signed(sub_ln944_6_fu_1088_p2) + $signed(32'd4294967271));

assign add_ln958_7_fu_942_p2 = ($signed(sub_ln944_7_reg_6269) + $signed(32'd4294967271));

assign add_ln958_8_fu_4823_p2 = ($signed(sub_ln944_8_fu_4689_p2) + $signed(32'd4294967271));

assign add_ln958_fu_650_p2 = ($signed(sub_ln944_reg_6217) + $signed(32'd4294967271));

assign add_ln964_3_fu_4319_p2 = (sub_ln964_3_fu_4313_p2 + select_ln943_6_fu_4301_p3);

assign add_ln964_4_fu_1618_p2 = (sub_ln964_4_fu_1613_p2 + select_ln943_3_fu_1606_p3);

assign add_ln964_5_fu_4620_p2 = (sub_ln964_5_fu_4614_p2 + select_ln943_7_fu_4602_p3);

assign add_ln964_6_fu_1301_p2 = (sub_ln964_6_fu_1296_p2 + select_ln943_4_fu_1289_p3);

assign add_ln964_7_fu_1008_p2 = (sub_ln964_7_fu_1003_p2 + select_ln943_5_fu_995_p3);

assign add_ln964_8_fu_4905_p2 = (sub_ln964_8_fu_4899_p2 + select_ln943_8_fu_4887_p3);

assign add_ln964_fu_716_p2 = (sub_ln964_fu_711_p2 + select_ln943_fu_703_p3);

assign and_ln1495_10_fu_2269_p2 = (tmp_116_fu_2261_p3 & or_ln603_11_reg_6478);

assign and_ln1495_11_fu_2274_p2 = (xor_ln571_3_reg_6458 & and_ln1495_10_fu_2269_p2);

assign and_ln1495_1_fu_3427_p2 = (xor_ln571_fu_3326_p2 & and_ln1495_fu_3421_p2);

assign and_ln1495_2_fu_5544_p2 = (select_ln603_17_fu_5536_p3 & or_ln603_14_fu_5237_p2);

assign and_ln1495_3_fu_5550_p2 = (xor_ln571_4_fu_5161_p2 & and_ln1495_2_fu_5544_p2);

assign and_ln1495_4_fu_2251_p2 = (tmp_105_fu_2243_p3 & or_ln603_5_reg_6443);

assign and_ln1495_5_fu_2256_p2 = (xor_ln571_1_reg_6423 & and_ln1495_4_fu_2251_p2);

assign and_ln1495_6_fu_5843_p2 = (tmp_108_fu_5836_p3 & or_ln603_17_reg_6732);

assign and_ln1495_7_fu_5848_p2 = (xor_ln571_5_reg_6722 & and_ln1495_6_fu_5843_p2);

assign and_ln1495_8_fu_3441_p2 = (tmp_111_fu_3433_p3 & or_ln603_8_reg_6563);

assign and_ln1495_9_fu_3446_p2 = (xor_ln571_2_reg_6543 & and_ln1495_8_fu_3441_p2);

assign and_ln1495_fu_3421_p2 = (select_ln603_11_fu_3415_p3 & or_ln603_2_fu_3341_p2);

assign and_ln581_10_fu_3913_p2 = (xor_ln582_10_fu_3907_p2 & icmp_ln581_10_fu_3803_p2);

assign and_ln581_11_fu_2741_p2 = (xor_ln582_11_fu_2735_p2 & icmp_ln581_11_fu_2631_p2);

assign and_ln581_1_fu_1854_p2 = (xor_ln582_1_fu_1848_p2 & icmp_ln581_2_fu_1754_p2);

assign and_ln581_2_fu_3211_p2 = (xor_ln582_2_fu_3205_p2 & icmp_ln581_5_fu_3111_p2);

assign and_ln581_3_fu_2094_p2 = (xor_ln582_3_fu_2088_p2 & icmp_ln581_7_fu_1994_p2);

assign and_ln581_4_fu_5183_p2 = (xor_ln582_4_fu_5177_p2 & icmp_ln581_1_fu_5067_p2);

assign and_ln581_5_fu_5404_p2 = (xor_ln582_5_fu_5398_p2 & icmp_ln581_3_fu_5276_p2);

assign and_ln581_6_fu_3633_p2 = (xor_ln582_6_fu_3627_p2 & icmp_ln581_8_fu_3523_p2);

assign and_ln581_7_fu_5738_p2 = (xor_ln582_7_fu_5732_p2 & icmp_ln581_4_fu_5628_p2);

assign and_ln581_8_fu_2461_p2 = (xor_ln582_8_fu_2455_p2 & icmp_ln581_9_fu_2351_p2);

assign and_ln581_9_fu_6035_p2 = (xor_ln582_9_fu_6029_p2 & icmp_ln581_6_fu_5925_p2);

assign and_ln581_fu_2991_p2 = (xor_ln582_fu_2985_p2 & icmp_ln581_fu_2911_p2);

assign and_ln582_10_fu_3895_p2 = (xor_ln571_10_fu_3889_p2 & icmp_ln582_10_fu_3833_p2);

assign and_ln582_11_fu_2723_p2 = (xor_ln571_11_fu_2717_p2 & icmp_ln582_11_fu_2661_p2);

assign and_ln582_1_fu_1836_p2 = (xor_ln571_1_fu_1830_p2 & icmp_ln582_2_fu_1780_p2);

assign and_ln582_2_fu_3193_p2 = (xor_ln571_2_fu_3187_p2 & icmp_ln582_5_fu_3137_p2);

assign and_ln582_3_fu_2076_p2 = (xor_ln571_3_fu_2070_p2 & icmp_ln582_7_fu_2020_p2);

assign and_ln582_4_fu_5166_p2 = (xor_ln571_4_fu_5161_p2 & icmp_ln582_1_fu_5097_p2);

assign and_ln582_5_fu_5387_p2 = (xor_ln571_5_fu_5382_p2 & icmp_ln582_3_fu_5306_p2);

assign and_ln582_6_fu_3615_p2 = (xor_ln571_6_fu_3609_p2 & icmp_ln582_8_fu_3553_p2);

assign and_ln582_7_fu_5720_p2 = (xor_ln571_7_fu_5714_p2 & icmp_ln582_4_fu_5658_p2);

assign and_ln582_8_fu_2443_p2 = (xor_ln571_8_fu_2437_p2 & icmp_ln582_9_fu_2381_p2);

assign and_ln582_9_fu_6017_p2 = (xor_ln571_9_fu_6011_p2 & icmp_ln582_6_fu_5955_p2);

assign and_ln582_fu_3331_p2 = (xor_ln571_fu_3326_p2 & icmp_ln582_reg_6512);

assign and_ln585_10_fu_5410_p2 = (icmp_ln585_3_fu_5316_p2 & and_ln581_5_fu_5404_p2);

assign and_ln585_11_fu_5422_p2 = (xor_ln585_5_fu_5416_p2 & and_ln581_5_fu_5404_p2);

assign and_ln585_12_fu_3639_p2 = (icmp_ln585_8_fu_3563_p2 & and_ln581_6_fu_3633_p2);

assign and_ln585_13_fu_3669_p2 = (xor_ln585_6_fu_3663_p2 & and_ln581_6_fu_3633_p2);

assign and_ln585_14_fu_5744_p2 = (icmp_ln585_4_fu_5668_p2 & and_ln581_7_fu_5738_p2);

assign and_ln585_15_fu_5774_p2 = (xor_ln585_7_fu_5768_p2 & and_ln581_7_fu_5738_p2);

assign and_ln585_16_fu_2467_p2 = (icmp_ln585_9_fu_2391_p2 & and_ln581_8_fu_2461_p2);

assign and_ln585_17_fu_2497_p2 = (xor_ln585_8_fu_2491_p2 & and_ln581_8_fu_2461_p2);

assign and_ln585_18_fu_6041_p2 = (icmp_ln585_6_fu_5965_p2 & and_ln581_9_fu_6035_p2);

assign and_ln585_19_fu_6071_p2 = (xor_ln585_9_fu_6065_p2 & and_ln581_9_fu_6035_p2);

assign and_ln585_1_fu_3009_p2 = (xor_ln585_fu_3003_p2 & and_ln581_fu_2991_p2);

assign and_ln585_20_fu_3919_p2 = (icmp_ln585_10_fu_3843_p2 & and_ln581_10_fu_3913_p2);

assign and_ln585_21_fu_3949_p2 = (xor_ln585_10_fu_3943_p2 & and_ln581_10_fu_3913_p2);

assign and_ln585_22_fu_2747_p2 = (icmp_ln585_11_fu_2671_p2 & and_ln581_11_fu_2741_p2);

assign and_ln585_23_fu_2777_p2 = (xor_ln585_11_fu_2771_p2 & and_ln581_11_fu_2741_p2);

assign and_ln585_2_fu_1860_p2 = (icmp_ln585_2_fu_1790_p2 & and_ln581_1_fu_1854_p2);

assign and_ln585_3_fu_1872_p2 = (xor_ln585_1_fu_1866_p2 & and_ln581_1_fu_1854_p2);

assign and_ln585_4_fu_3217_p2 = (icmp_ln585_5_fu_3147_p2 & and_ln581_2_fu_3211_p2);

assign and_ln585_5_fu_3229_p2 = (xor_ln585_2_fu_3223_p2 & and_ln581_2_fu_3211_p2);

assign and_ln585_6_fu_2100_p2 = (icmp_ln585_7_fu_2030_p2 & and_ln581_3_fu_2094_p2);

assign and_ln585_7_fu_2112_p2 = (xor_ln585_3_fu_2106_p2 & and_ln581_3_fu_2094_p2);

assign and_ln585_8_fu_5189_p2 = (icmp_ln585_1_fu_5107_p2 & and_ln581_4_fu_5183_p2);

assign and_ln585_9_fu_5201_p2 = (xor_ln585_4_fu_5195_p2 & and_ln581_4_fu_5183_p2);

assign and_ln585_fu_2997_p2 = (icmp_ln585_fu_2943_p2 & and_ln581_fu_2991_p2);

assign and_ln603_10_fu_3937_p2 = (xor_ln581_10_fu_3931_p2 & icmp_ln603_10_fu_3859_p2);

assign and_ln603_11_fu_2765_p2 = (xor_ln581_11_fu_2759_p2 & icmp_ln603_11_fu_2687_p2);

assign and_ln603_1_fu_1890_p2 = (xor_ln581_1_fu_1884_p2 & icmp_ln603_1_fu_1806_p2);

assign and_ln603_2_fu_3247_p2 = (xor_ln581_2_fu_3241_p2 & icmp_ln603_2_fu_3163_p2);

assign and_ln603_3_fu_2130_p2 = (xor_ln581_3_fu_2124_p2 & icmp_ln603_3_fu_2046_p2);

assign and_ln603_4_fu_5219_p2 = (xor_ln581_4_fu_5213_p2 & icmp_ln603_4_fu_5123_p2);

assign and_ln603_5_fu_5440_p2 = (xor_ln581_5_fu_5434_p2 & icmp_ln603_5_fu_5332_p2);

assign and_ln603_6_fu_3657_p2 = (xor_ln581_6_fu_3651_p2 & icmp_ln603_6_fu_3579_p2);

assign and_ln603_7_fu_5762_p2 = (xor_ln581_7_fu_5756_p2 & icmp_ln603_7_fu_5684_p2);

assign and_ln603_8_fu_2485_p2 = (xor_ln581_8_fu_2479_p2 & icmp_ln603_8_fu_2407_p2);

assign and_ln603_9_fu_6059_p2 = (xor_ln581_9_fu_6053_p2 & icmp_ln603_9_fu_5981_p2);

assign and_ln603_fu_3027_p2 = (xor_ln581_fu_3021_p2 & icmp_ln603_fu_2959_p2);

assign and_ln949_10_fu_1188_p2 = (xor_ln949_4_fu_1168_p2 & p_Result_143_fu_1174_p3);

assign and_ln949_11_fu_858_p2 = (or_ln949_11_fu_852_p2 & m_76_fu_772_p3);

assign and_ln949_12_fu_898_p2 = (xor_ln949_5_fu_878_p2 & p_Result_149_fu_884_p3);

assign and_ln949_13_fu_4203_p2 = (xor_ln949_6_fu_4183_p2 & p_Result_167_fu_4189_p3);

assign and_ln949_14_fu_4504_p2 = (xor_ln949_7_fu_4484_p2 & p_Result_172_fu_4490_p3);

assign and_ln949_15_fu_4789_p2 = (xor_ln949_8_fu_4769_p2 & p_Result_179_fu_4775_p3);

assign and_ln949_16_fu_4163_p2 = (or_ln949_12_fu_4157_p2 & m_78_fu_4080_p3);

assign and_ln949_17_fu_4464_p2 = (or_ln949_13_fu_4458_p2 & m_80_fu_4381_p3);

assign and_ln949_18_fu_4749_p2 = (or_ln949_14_fu_4743_p2 & m_82_fu_4666_p3);

assign and_ln949_6_fu_546_p2 = (xor_ln949_fu_526_p2 & p_Result_131_fu_532_p3);

assign and_ln949_7_fu_1505_p2 = (xor_ln949_3_fu_1485_p2 & p_Result_136_fu_1491_p3);

assign and_ln949_8_fu_1465_p2 = (or_ln949_fu_1459_p2 & m_72_fu_1379_p3);

assign and_ln949_9_fu_1148_p2 = (or_ln949_10_fu_1142_p2 & m_74_fu_1062_p3);

assign and_ln949_fu_506_p2 = (or_ln949_9_fu_500_p2 & m_70_fu_420_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd26];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state10_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_561 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_590 = ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ashr_ln586_10_fu_3873_p2 = $signed(man_V_32_fu_3783_p3) >>> zext_ln586_10_fu_3869_p1;

assign ashr_ln586_11_fu_2701_p2 = $signed(man_V_35_fu_2611_p3) >>> zext_ln586_11_fu_2697_p1;

assign ashr_ln586_1_fu_5137_p2 = $signed(man_V_14_fu_5054_p3) >>> zext_ln586_1_fu_5133_p1;

assign ashr_ln586_2_fu_1820_p2 = $signed(man_V_5_fu_1734_p3) >>> zext_ln586_2_fu_1816_p1;

assign ashr_ln586_3_fu_5346_p2 = $signed(man_V_17_fu_5263_p3) >>> zext_ln586_3_fu_5342_p1;

assign ashr_ln586_4_fu_5698_p2 = $signed(man_V_23_fu_5608_p3) >>> zext_ln586_4_fu_5694_p1;

assign ashr_ln586_5_fu_3177_p2 = $signed(man_V_8_fu_3091_p3) >>> zext_ln586_5_fu_3173_p1;

assign ashr_ln586_6_fu_5995_p2 = $signed(man_V_29_fu_5905_p3) >>> zext_ln586_6_fu_5991_p1;

assign ashr_ln586_7_fu_2060_p2 = $signed(man_V_11_fu_1974_p3) >>> zext_ln586_7_fu_2056_p1;

assign ashr_ln586_8_fu_3593_p2 = $signed(man_V_20_fu_3503_p3) >>> zext_ln586_8_fu_3589_p1;

assign ashr_ln586_9_fu_2421_p2 = $signed(man_V_26_fu_2331_p3) >>> zext_ln586_9_fu_2417_p1;

assign ashr_ln586_fu_2973_p2 = $signed(man_V_2_fu_2891_p3) >>> zext_ln586_fu_2969_p1;

assign bitcast_ln351_2_fu_1352_p1 = zext_ln368_2_fu_1349_p1;

assign bitcast_ln351_3_fu_1677_p1 = zext_ln368_4_fu_1674_p1;

assign bitcast_ln351_4_fu_1360_p1 = zext_ln368_5_fu_1357_p1;

assign bitcast_ln351_5_fu_4949_p1 = zext_ln368_1_fu_4946_p1;

assign bitcast_ln351_6_fu_4957_p1 = zext_ln368_3_fu_4954_p1;

assign bitcast_ln351_fu_1669_p1 = zext_ln368_fu_1666_p1;

assign bitcast_ln702_1_fu_5143_p1 = reg_303;

assign bitcast_ln702_4_fu_2165_p1 = reg_303;

assign bitcast_ln702_5_fu_5356_p1 = reg_309;

assign bitcast_ln702_7_fu_3354_p1 = reg_309;

assign bitcast_ln702_9_fu_2206_p1 = v_assign_3_reg_6395;

assign bitcast_ln702_fu_3309_p1 = v_assign_reg_6483;

assign bitcast_ln744_2_fu_4348_p1 = LD_10_fu_4344_p1;

assign bitcast_ln744_3_fu_1647_p1 = LD_3_fu_1643_p1;

assign bitcast_ln744_4_fu_4649_p1 = LD_11_fu_4645_p1;

assign bitcast_ln744_5_fu_1330_p1 = LD_5_fu_1326_p1;

assign bitcast_ln744_6_fu_1037_p1 = LD_7_fu_1033_p1;

assign bitcast_ln744_7_fu_4934_p1 = LD_13_fu_4930_p1;

assign bitcast_ln744_fu_745_p1 = LD_fu_741_p1;

assign data_V_2_fu_1048_p1 = grp_fu_243_p2;

assign data_V_3_fu_1658_p1 = grp_fu_243_p2;

assign data_V_4_fu_1341_p1 = grp_fu_243_p2;

assign data_V_5_fu_4368_p1 = grp_fu_239_p2;

assign data_V_6_fu_4360_p1 = grp_fu_243_p2;

assign data_V_fu_1365_p1 = grp_fu_239_p2;

assign empty_fu_320_p1 = num_points_q0[0:0];

assign exp_tmp_10_fu_3747_p4 = {{ireg_6_fu_3731_p1[62:52]}};

assign exp_tmp_11_fu_2575_p4 = {{ireg_7_fu_2559_p1[62:52]}};

assign exp_tmp_2_fu_1698_p4 = {{ireg_1_fu_1682_p1[62:52]}};

assign exp_tmp_4_fu_5572_p4 = {{ireg_10_fu_5556_p1[62:52]}};

assign exp_tmp_5_fu_3055_p4 = {{ireg_2_fu_3039_p1[62:52]}};

assign exp_tmp_6_fu_5869_p4 = {{ireg_11_fu_5853_p1[62:52]}};

assign exp_tmp_7_fu_1938_p4 = {{ireg_3_fu_1922_p1[62:52]}};

assign exp_tmp_8_fu_3467_p4 = {{ireg_4_fu_3451_p1[62:52]}};

assign exp_tmp_9_fu_2295_p4 = {{ireg_5_fu_2279_p1[62:52]}};

assign exp_tmp_fu_2855_p4 = {{ireg_fu_2839_p1[62:52]}};

assign get_trapezoid_edgestrapezoid_edges_address0 = idxprom_i_fu_314_p1;

assign grp_fu_249_p0 = zext_ln368_5_fu_1357_p1;

assign grp_fu_259_p3 = points_q0[32'd31];

assign grp_fu_271_p3 = grp_load_fu_267_p1[32'd31];

assign grp_fu_279_p2 = (32'd0 - grp_load_fu_267_p1);

assign grp_fu_289_p3 = grp_load_fu_285_p1[32'd31];

assign grp_fu_297_p2 = (32'd0 - grp_load_fu_285_p1);

assign icmp_ln210_fu_351_p2 = ((ap_phi_mux_j_phi_fu_232_p4 == j_1_reg_6159) ? 1'b1 : 1'b0);

assign icmp_ln571_10_fu_3791_p2 = ((trunc_ln555_10_fu_3735_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_11_fu_2619_p2 = ((trunc_ln555_11_fu_2563_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_1_fu_4992_p2 = ((trunc_ln555_4_fu_4966_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_2_fu_1742_p2 = ((trunc_ln555_1_fu_1686_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_3_fu_5028_p2 = ((trunc_ln555_5_fu_5002_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_4_fu_5616_p2 = ((trunc_ln555_7_fu_5560_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_5_fu_3099_p2 = ((trunc_ln555_2_fu_3043_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_6_fu_5913_p2 = ((trunc_ln555_9_fu_5857_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_7_fu_1982_p2 = ((trunc_ln555_3_fu_1926_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_8_fu_3511_p2 = ((trunc_ln555_6_fu_3455_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_9_fu_2339_p2 = ((trunc_ln555_8_fu_2283_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_2899_p2 = ((trunc_ln555_fu_2843_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_10_fu_3803_p2 = (($signed(F2_10_fu_3797_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_11_fu_2631_p2 = (($signed(F2_11_fu_2625_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_1_fu_5067_p2 = (($signed(F2_4_fu_5061_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_2_fu_1754_p2 = (($signed(F2_1_fu_1748_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_3_fu_5276_p2 = (($signed(F2_5_fu_5270_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_4_fu_5628_p2 = (($signed(F2_7_fu_5622_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_5_fu_3111_p2 = (($signed(F2_2_fu_3105_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_6_fu_5925_p2 = (($signed(F2_9_fu_5919_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_7_fu_1994_p2 = (($signed(F2_3_fu_1988_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_8_fu_3523_p2 = (($signed(F2_6_fu_3517_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_9_fu_2351_p2 = (($signed(F2_8_fu_2345_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_2911_p2 = (($signed(F2_fu_2905_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln582_10_fu_3833_p2 = ((F2_10_fu_3797_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_11_fu_2661_p2 = ((F2_11_fu_2625_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_1_fu_5097_p2 = ((F2_4_fu_5061_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_2_fu_1780_p2 = ((F2_1_fu_1748_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_3_fu_5306_p2 = ((F2_5_fu_5270_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_4_fu_5658_p2 = ((F2_7_fu_5622_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_5_fu_3137_p2 = ((F2_2_fu_3105_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_6_fu_5955_p2 = ((F2_9_fu_5919_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_7_fu_2020_p2 = ((F2_3_fu_1988_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_8_fu_3553_p2 = ((F2_6_fu_3517_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_9_fu_2381_p2 = ((F2_8_fu_2345_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_2937_p2 = ((F2_fu_2905_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln585_10_fu_3843_p2 = ((sh_amt_10_fu_3821_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_11_fu_2671_p2 = ((sh_amt_11_fu_2649_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_1_fu_5107_p2 = ((sh_amt_4_fu_5085_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_2_fu_1790_p2 = ((sh_amt_1_fu_1772_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_3_fu_5316_p2 = ((sh_amt_5_fu_5294_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_4_fu_5668_p2 = ((sh_amt_7_fu_5646_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_5_fu_3147_p2 = ((sh_amt_2_fu_3129_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_6_fu_5965_p2 = ((sh_amt_9_fu_5943_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_7_fu_2030_p2 = ((sh_amt_3_fu_2012_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_8_fu_3563_p2 = ((sh_amt_6_fu_3541_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_9_fu_2391_p2 = ((sh_amt_8_fu_2369_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_2943_p2 = ((sh_amt_fu_2929_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_10_fu_3859_p2 = ((tmp_115_fu_3849_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_11_fu_2687_p2 = ((tmp_118_fu_2677_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_1_fu_1806_p2 = ((tmp_65_fu_1796_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_2_fu_3163_p2 = ((tmp_73_fu_3153_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_3_fu_2046_p2 = ((tmp_76_fu_2036_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_4_fu_5123_p2 = ((tmp_91_fu_5113_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_5_fu_5332_p2 = ((tmp_98_fu_5322_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_6_fu_3579_p2 = ((tmp_104_fu_3569_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_7_fu_5684_p2 = ((tmp_107_fu_5674_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_8_fu_2407_p2 = ((tmp_110_fu_2397_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_9_fu_5981_p2 = ((tmp_113_fu_5971_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_2959_p2 = ((tmp_58_fu_2949_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_2_fu_4075_p2 = ((z_bits_2_reg_6591 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_3_fu_1373_p2 = ((grp_load_fu_285_p1 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_4_fu_4376_p2 = ((p_Val2_40_reg_6619 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_5_fu_1056_p2 = ((grp_load_fu_267_p1 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_6_fu_4661_p2 = ((p_Val2_45_reg_6636 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_7_fu_760_p2 = ((z_bits_1_fu_756_p1 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_408_p2 = ((z_bits_fu_404_p1 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln946_3_fu_1427_p2 = (($signed(tmp_54_fu_1417_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_4_fu_1110_p2 = (($signed(tmp_61_fu_1100_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_5_fu_820_p2 = (($signed(tmp_69_fu_810_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_6_fu_4125_p2 = (($signed(tmp_83_fu_4115_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_7_fu_4426_p2 = (($signed(tmp_87_fu_4416_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_8_fu_4711_p2 = (($signed(tmp_94_fu_4701_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_fu_468_p2 = (($signed(tmp_fu_458_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln949_3_fu_1471_p2 = ((and_ln949_8_fu_1465_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_4_fu_1154_p2 = ((and_ln949_9_fu_1148_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_5_fu_864_p2 = ((and_ln949_11_fu_858_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_6_fu_4169_p2 = ((and_ln949_16_fu_4163_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_7_fu_4470_p2 = ((and_ln949_17_fu_4464_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_8_fu_4755_p2 = ((and_ln949_18_fu_4749_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_fu_512_p2 = ((and_ln949_fu_506_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln958_3_fu_4197_p2 = (($signed(lsb_index_6_fu_4109_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_4_fu_1499_p2 = (($signed(lsb_index_3_fu_1411_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_5_fu_4498_p2 = (($signed(lsb_index_7_fu_4410_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_6_fu_1182_p2 = (($signed(lsb_index_4_fu_1094_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_7_fu_892_p2 = (($signed(lsb_index_5_fu_804_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_8_fu_4783_p2 = (($signed(lsb_index_8_fu_4695_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_540_p2 = (($signed(lsb_index_fu_452_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign idxprom_i_fu_314_p1 = i_dout;

assign ireg_10_fu_5556_p1 = grp_fu_253_p1;

assign ireg_11_fu_5853_p1 = grp_fu_253_p1;

assign ireg_1_fu_1682_p1 = grp_fu_253_p1;

assign ireg_2_fu_3039_p1 = grp_fu_256_p1;

assign ireg_3_fu_1922_p1 = grp_fu_256_p1;

assign ireg_4_fu_3451_p1 = grp_fu_253_p1;

assign ireg_5_fu_2279_p1 = grp_fu_253_p1;

assign ireg_6_fu_3731_p1 = grp_fu_256_p1;

assign ireg_7_fu_2559_p1 = grp_fu_256_p1;

assign ireg_8_fu_4962_p1 = grp_fu_253_p1;

assign ireg_9_fu_4998_p1 = grp_fu_256_p1;

assign ireg_fu_2839_p1 = grp_fu_253_p1;

assign j_1_fu_324_p4 = {{num_points_q0[31:1]}};

assign j_2_fu_334_p1 = j_1_fu_324_p4;


always @ (p_Result_166_fu_4085_p4) begin
    if (p_Result_166_fu_4085_p4[0] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd0;
    end else if (p_Result_166_fu_4085_p4[1] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd1;
    end else if (p_Result_166_fu_4085_p4[2] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd2;
    end else if (p_Result_166_fu_4085_p4[3] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd3;
    end else if (p_Result_166_fu_4085_p4[4] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd4;
    end else if (p_Result_166_fu_4085_p4[5] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd5;
    end else if (p_Result_166_fu_4085_p4[6] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd6;
    end else if (p_Result_166_fu_4085_p4[7] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd7;
    end else if (p_Result_166_fu_4085_p4[8] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd8;
    end else if (p_Result_166_fu_4085_p4[9] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd9;
    end else if (p_Result_166_fu_4085_p4[10] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd10;
    end else if (p_Result_166_fu_4085_p4[11] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd11;
    end else if (p_Result_166_fu_4085_p4[12] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd12;
    end else if (p_Result_166_fu_4085_p4[13] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd13;
    end else if (p_Result_166_fu_4085_p4[14] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd14;
    end else if (p_Result_166_fu_4085_p4[15] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd15;
    end else if (p_Result_166_fu_4085_p4[16] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd16;
    end else if (p_Result_166_fu_4085_p4[17] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd17;
    end else if (p_Result_166_fu_4085_p4[18] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd18;
    end else if (p_Result_166_fu_4085_p4[19] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd19;
    end else if (p_Result_166_fu_4085_p4[20] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd20;
    end else if (p_Result_166_fu_4085_p4[21] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd21;
    end else if (p_Result_166_fu_4085_p4[22] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd22;
    end else if (p_Result_166_fu_4085_p4[23] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd23;
    end else if (p_Result_166_fu_4085_p4[24] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd24;
    end else if (p_Result_166_fu_4085_p4[25] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd25;
    end else if (p_Result_166_fu_4085_p4[26] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd26;
    end else if (p_Result_166_fu_4085_p4[27] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd27;
    end else if (p_Result_166_fu_4085_p4[28] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd28;
    end else if (p_Result_166_fu_4085_p4[29] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd29;
    end else if (p_Result_166_fu_4085_p4[30] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd30;
    end else if (p_Result_166_fu_4085_p4[31] == 1'b1) begin
        l_3_fu_4095_p3 = 32'd31;
    end else begin
        l_3_fu_4095_p3 = 32'd32;
    end
end


always @ (p_Result_135_fu_1387_p4) begin
    if (p_Result_135_fu_1387_p4[0] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd0;
    end else if (p_Result_135_fu_1387_p4[1] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd1;
    end else if (p_Result_135_fu_1387_p4[2] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd2;
    end else if (p_Result_135_fu_1387_p4[3] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd3;
    end else if (p_Result_135_fu_1387_p4[4] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd4;
    end else if (p_Result_135_fu_1387_p4[5] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd5;
    end else if (p_Result_135_fu_1387_p4[6] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd6;
    end else if (p_Result_135_fu_1387_p4[7] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd7;
    end else if (p_Result_135_fu_1387_p4[8] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd8;
    end else if (p_Result_135_fu_1387_p4[9] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd9;
    end else if (p_Result_135_fu_1387_p4[10] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd10;
    end else if (p_Result_135_fu_1387_p4[11] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd11;
    end else if (p_Result_135_fu_1387_p4[12] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd12;
    end else if (p_Result_135_fu_1387_p4[13] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd13;
    end else if (p_Result_135_fu_1387_p4[14] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd14;
    end else if (p_Result_135_fu_1387_p4[15] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd15;
    end else if (p_Result_135_fu_1387_p4[16] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd16;
    end else if (p_Result_135_fu_1387_p4[17] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd17;
    end else if (p_Result_135_fu_1387_p4[18] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd18;
    end else if (p_Result_135_fu_1387_p4[19] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd19;
    end else if (p_Result_135_fu_1387_p4[20] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd20;
    end else if (p_Result_135_fu_1387_p4[21] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd21;
    end else if (p_Result_135_fu_1387_p4[22] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd22;
    end else if (p_Result_135_fu_1387_p4[23] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd23;
    end else if (p_Result_135_fu_1387_p4[24] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd24;
    end else if (p_Result_135_fu_1387_p4[25] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd25;
    end else if (p_Result_135_fu_1387_p4[26] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd26;
    end else if (p_Result_135_fu_1387_p4[27] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd27;
    end else if (p_Result_135_fu_1387_p4[28] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd28;
    end else if (p_Result_135_fu_1387_p4[29] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd29;
    end else if (p_Result_135_fu_1387_p4[30] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd30;
    end else if (p_Result_135_fu_1387_p4[31] == 1'b1) begin
        l_4_fu_1397_p3 = 32'd31;
    end else begin
        l_4_fu_1397_p3 = 32'd32;
    end
end


always @ (p_Result_171_fu_4386_p4) begin
    if (p_Result_171_fu_4386_p4[0] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd0;
    end else if (p_Result_171_fu_4386_p4[1] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd1;
    end else if (p_Result_171_fu_4386_p4[2] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd2;
    end else if (p_Result_171_fu_4386_p4[3] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd3;
    end else if (p_Result_171_fu_4386_p4[4] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd4;
    end else if (p_Result_171_fu_4386_p4[5] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd5;
    end else if (p_Result_171_fu_4386_p4[6] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd6;
    end else if (p_Result_171_fu_4386_p4[7] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd7;
    end else if (p_Result_171_fu_4386_p4[8] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd8;
    end else if (p_Result_171_fu_4386_p4[9] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd9;
    end else if (p_Result_171_fu_4386_p4[10] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd10;
    end else if (p_Result_171_fu_4386_p4[11] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd11;
    end else if (p_Result_171_fu_4386_p4[12] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd12;
    end else if (p_Result_171_fu_4386_p4[13] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd13;
    end else if (p_Result_171_fu_4386_p4[14] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd14;
    end else if (p_Result_171_fu_4386_p4[15] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd15;
    end else if (p_Result_171_fu_4386_p4[16] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd16;
    end else if (p_Result_171_fu_4386_p4[17] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd17;
    end else if (p_Result_171_fu_4386_p4[18] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd18;
    end else if (p_Result_171_fu_4386_p4[19] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd19;
    end else if (p_Result_171_fu_4386_p4[20] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd20;
    end else if (p_Result_171_fu_4386_p4[21] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd21;
    end else if (p_Result_171_fu_4386_p4[22] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd22;
    end else if (p_Result_171_fu_4386_p4[23] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd23;
    end else if (p_Result_171_fu_4386_p4[24] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd24;
    end else if (p_Result_171_fu_4386_p4[25] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd25;
    end else if (p_Result_171_fu_4386_p4[26] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd26;
    end else if (p_Result_171_fu_4386_p4[27] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd27;
    end else if (p_Result_171_fu_4386_p4[28] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd28;
    end else if (p_Result_171_fu_4386_p4[29] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd29;
    end else if (p_Result_171_fu_4386_p4[30] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd30;
    end else if (p_Result_171_fu_4386_p4[31] == 1'b1) begin
        l_5_fu_4396_p3 = 32'd31;
    end else begin
        l_5_fu_4396_p3 = 32'd32;
    end
end


always @ (p_Result_142_fu_1070_p4) begin
    if (p_Result_142_fu_1070_p4[0] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd0;
    end else if (p_Result_142_fu_1070_p4[1] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd1;
    end else if (p_Result_142_fu_1070_p4[2] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd2;
    end else if (p_Result_142_fu_1070_p4[3] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd3;
    end else if (p_Result_142_fu_1070_p4[4] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd4;
    end else if (p_Result_142_fu_1070_p4[5] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd5;
    end else if (p_Result_142_fu_1070_p4[6] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd6;
    end else if (p_Result_142_fu_1070_p4[7] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd7;
    end else if (p_Result_142_fu_1070_p4[8] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd8;
    end else if (p_Result_142_fu_1070_p4[9] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd9;
    end else if (p_Result_142_fu_1070_p4[10] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd10;
    end else if (p_Result_142_fu_1070_p4[11] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd11;
    end else if (p_Result_142_fu_1070_p4[12] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd12;
    end else if (p_Result_142_fu_1070_p4[13] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd13;
    end else if (p_Result_142_fu_1070_p4[14] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd14;
    end else if (p_Result_142_fu_1070_p4[15] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd15;
    end else if (p_Result_142_fu_1070_p4[16] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd16;
    end else if (p_Result_142_fu_1070_p4[17] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd17;
    end else if (p_Result_142_fu_1070_p4[18] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd18;
    end else if (p_Result_142_fu_1070_p4[19] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd19;
    end else if (p_Result_142_fu_1070_p4[20] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd20;
    end else if (p_Result_142_fu_1070_p4[21] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd21;
    end else if (p_Result_142_fu_1070_p4[22] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd22;
    end else if (p_Result_142_fu_1070_p4[23] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd23;
    end else if (p_Result_142_fu_1070_p4[24] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd24;
    end else if (p_Result_142_fu_1070_p4[25] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd25;
    end else if (p_Result_142_fu_1070_p4[26] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd26;
    end else if (p_Result_142_fu_1070_p4[27] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd27;
    end else if (p_Result_142_fu_1070_p4[28] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd28;
    end else if (p_Result_142_fu_1070_p4[29] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd29;
    end else if (p_Result_142_fu_1070_p4[30] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd30;
    end else if (p_Result_142_fu_1070_p4[31] == 1'b1) begin
        l_6_fu_1080_p3 = 32'd31;
    end else begin
        l_6_fu_1080_p3 = 32'd32;
    end
end


always @ (p_Result_148_fu_780_p4) begin
    if (p_Result_148_fu_780_p4[0] == 1'b1) begin
        l_7_fu_790_p3 = 32'd0;
    end else if (p_Result_148_fu_780_p4[1] == 1'b1) begin
        l_7_fu_790_p3 = 32'd1;
    end else if (p_Result_148_fu_780_p4[2] == 1'b1) begin
        l_7_fu_790_p3 = 32'd2;
    end else if (p_Result_148_fu_780_p4[3] == 1'b1) begin
        l_7_fu_790_p3 = 32'd3;
    end else if (p_Result_148_fu_780_p4[4] == 1'b1) begin
        l_7_fu_790_p3 = 32'd4;
    end else if (p_Result_148_fu_780_p4[5] == 1'b1) begin
        l_7_fu_790_p3 = 32'd5;
    end else if (p_Result_148_fu_780_p4[6] == 1'b1) begin
        l_7_fu_790_p3 = 32'd6;
    end else if (p_Result_148_fu_780_p4[7] == 1'b1) begin
        l_7_fu_790_p3 = 32'd7;
    end else if (p_Result_148_fu_780_p4[8] == 1'b1) begin
        l_7_fu_790_p3 = 32'd8;
    end else if (p_Result_148_fu_780_p4[9] == 1'b1) begin
        l_7_fu_790_p3 = 32'd9;
    end else if (p_Result_148_fu_780_p4[10] == 1'b1) begin
        l_7_fu_790_p3 = 32'd10;
    end else if (p_Result_148_fu_780_p4[11] == 1'b1) begin
        l_7_fu_790_p3 = 32'd11;
    end else if (p_Result_148_fu_780_p4[12] == 1'b1) begin
        l_7_fu_790_p3 = 32'd12;
    end else if (p_Result_148_fu_780_p4[13] == 1'b1) begin
        l_7_fu_790_p3 = 32'd13;
    end else if (p_Result_148_fu_780_p4[14] == 1'b1) begin
        l_7_fu_790_p3 = 32'd14;
    end else if (p_Result_148_fu_780_p4[15] == 1'b1) begin
        l_7_fu_790_p3 = 32'd15;
    end else if (p_Result_148_fu_780_p4[16] == 1'b1) begin
        l_7_fu_790_p3 = 32'd16;
    end else if (p_Result_148_fu_780_p4[17] == 1'b1) begin
        l_7_fu_790_p3 = 32'd17;
    end else if (p_Result_148_fu_780_p4[18] == 1'b1) begin
        l_7_fu_790_p3 = 32'd18;
    end else if (p_Result_148_fu_780_p4[19] == 1'b1) begin
        l_7_fu_790_p3 = 32'd19;
    end else if (p_Result_148_fu_780_p4[20] == 1'b1) begin
        l_7_fu_790_p3 = 32'd20;
    end else if (p_Result_148_fu_780_p4[21] == 1'b1) begin
        l_7_fu_790_p3 = 32'd21;
    end else if (p_Result_148_fu_780_p4[22] == 1'b1) begin
        l_7_fu_790_p3 = 32'd22;
    end else if (p_Result_148_fu_780_p4[23] == 1'b1) begin
        l_7_fu_790_p3 = 32'd23;
    end else if (p_Result_148_fu_780_p4[24] == 1'b1) begin
        l_7_fu_790_p3 = 32'd24;
    end else if (p_Result_148_fu_780_p4[25] == 1'b1) begin
        l_7_fu_790_p3 = 32'd25;
    end else if (p_Result_148_fu_780_p4[26] == 1'b1) begin
        l_7_fu_790_p3 = 32'd26;
    end else if (p_Result_148_fu_780_p4[27] == 1'b1) begin
        l_7_fu_790_p3 = 32'd27;
    end else if (p_Result_148_fu_780_p4[28] == 1'b1) begin
        l_7_fu_790_p3 = 32'd28;
    end else if (p_Result_148_fu_780_p4[29] == 1'b1) begin
        l_7_fu_790_p3 = 32'd29;
    end else if (p_Result_148_fu_780_p4[30] == 1'b1) begin
        l_7_fu_790_p3 = 32'd30;
    end else if (p_Result_148_fu_780_p4[31] == 1'b1) begin
        l_7_fu_790_p3 = 32'd31;
    end else begin
        l_7_fu_790_p3 = 32'd32;
    end
end


always @ (p_Result_178_fu_4671_p4) begin
    if (p_Result_178_fu_4671_p4[0] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd0;
    end else if (p_Result_178_fu_4671_p4[1] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd1;
    end else if (p_Result_178_fu_4671_p4[2] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd2;
    end else if (p_Result_178_fu_4671_p4[3] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd3;
    end else if (p_Result_178_fu_4671_p4[4] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd4;
    end else if (p_Result_178_fu_4671_p4[5] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd5;
    end else if (p_Result_178_fu_4671_p4[6] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd6;
    end else if (p_Result_178_fu_4671_p4[7] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd7;
    end else if (p_Result_178_fu_4671_p4[8] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd8;
    end else if (p_Result_178_fu_4671_p4[9] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd9;
    end else if (p_Result_178_fu_4671_p4[10] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd10;
    end else if (p_Result_178_fu_4671_p4[11] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd11;
    end else if (p_Result_178_fu_4671_p4[12] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd12;
    end else if (p_Result_178_fu_4671_p4[13] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd13;
    end else if (p_Result_178_fu_4671_p4[14] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd14;
    end else if (p_Result_178_fu_4671_p4[15] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd15;
    end else if (p_Result_178_fu_4671_p4[16] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd16;
    end else if (p_Result_178_fu_4671_p4[17] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd17;
    end else if (p_Result_178_fu_4671_p4[18] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd18;
    end else if (p_Result_178_fu_4671_p4[19] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd19;
    end else if (p_Result_178_fu_4671_p4[20] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd20;
    end else if (p_Result_178_fu_4671_p4[21] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd21;
    end else if (p_Result_178_fu_4671_p4[22] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd22;
    end else if (p_Result_178_fu_4671_p4[23] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd23;
    end else if (p_Result_178_fu_4671_p4[24] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd24;
    end else if (p_Result_178_fu_4671_p4[25] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd25;
    end else if (p_Result_178_fu_4671_p4[26] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd26;
    end else if (p_Result_178_fu_4671_p4[27] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd27;
    end else if (p_Result_178_fu_4671_p4[28] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd28;
    end else if (p_Result_178_fu_4671_p4[29] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd29;
    end else if (p_Result_178_fu_4671_p4[30] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd30;
    end else if (p_Result_178_fu_4671_p4[31] == 1'b1) begin
        l_8_fu_4681_p3 = 32'd31;
    end else begin
        l_8_fu_4681_p3 = 32'd32;
    end
end


always @ (p_Result_130_fu_428_p4) begin
    if (p_Result_130_fu_428_p4[0] == 1'b1) begin
        l_fu_438_p3 = 32'd0;
    end else if (p_Result_130_fu_428_p4[1] == 1'b1) begin
        l_fu_438_p3 = 32'd1;
    end else if (p_Result_130_fu_428_p4[2] == 1'b1) begin
        l_fu_438_p3 = 32'd2;
    end else if (p_Result_130_fu_428_p4[3] == 1'b1) begin
        l_fu_438_p3 = 32'd3;
    end else if (p_Result_130_fu_428_p4[4] == 1'b1) begin
        l_fu_438_p3 = 32'd4;
    end else if (p_Result_130_fu_428_p4[5] == 1'b1) begin
        l_fu_438_p3 = 32'd5;
    end else if (p_Result_130_fu_428_p4[6] == 1'b1) begin
        l_fu_438_p3 = 32'd6;
    end else if (p_Result_130_fu_428_p4[7] == 1'b1) begin
        l_fu_438_p3 = 32'd7;
    end else if (p_Result_130_fu_428_p4[8] == 1'b1) begin
        l_fu_438_p3 = 32'd8;
    end else if (p_Result_130_fu_428_p4[9] == 1'b1) begin
        l_fu_438_p3 = 32'd9;
    end else if (p_Result_130_fu_428_p4[10] == 1'b1) begin
        l_fu_438_p3 = 32'd10;
    end else if (p_Result_130_fu_428_p4[11] == 1'b1) begin
        l_fu_438_p3 = 32'd11;
    end else if (p_Result_130_fu_428_p4[12] == 1'b1) begin
        l_fu_438_p3 = 32'd12;
    end else if (p_Result_130_fu_428_p4[13] == 1'b1) begin
        l_fu_438_p3 = 32'd13;
    end else if (p_Result_130_fu_428_p4[14] == 1'b1) begin
        l_fu_438_p3 = 32'd14;
    end else if (p_Result_130_fu_428_p4[15] == 1'b1) begin
        l_fu_438_p3 = 32'd15;
    end else if (p_Result_130_fu_428_p4[16] == 1'b1) begin
        l_fu_438_p3 = 32'd16;
    end else if (p_Result_130_fu_428_p4[17] == 1'b1) begin
        l_fu_438_p3 = 32'd17;
    end else if (p_Result_130_fu_428_p4[18] == 1'b1) begin
        l_fu_438_p3 = 32'd18;
    end else if (p_Result_130_fu_428_p4[19] == 1'b1) begin
        l_fu_438_p3 = 32'd19;
    end else if (p_Result_130_fu_428_p4[20] == 1'b1) begin
        l_fu_438_p3 = 32'd20;
    end else if (p_Result_130_fu_428_p4[21] == 1'b1) begin
        l_fu_438_p3 = 32'd21;
    end else if (p_Result_130_fu_428_p4[22] == 1'b1) begin
        l_fu_438_p3 = 32'd22;
    end else if (p_Result_130_fu_428_p4[23] == 1'b1) begin
        l_fu_438_p3 = 32'd23;
    end else if (p_Result_130_fu_428_p4[24] == 1'b1) begin
        l_fu_438_p3 = 32'd24;
    end else if (p_Result_130_fu_428_p4[25] == 1'b1) begin
        l_fu_438_p3 = 32'd25;
    end else if (p_Result_130_fu_428_p4[26] == 1'b1) begin
        l_fu_438_p3 = 32'd26;
    end else if (p_Result_130_fu_428_p4[27] == 1'b1) begin
        l_fu_438_p3 = 32'd27;
    end else if (p_Result_130_fu_428_p4[28] == 1'b1) begin
        l_fu_438_p3 = 32'd28;
    end else if (p_Result_130_fu_428_p4[29] == 1'b1) begin
        l_fu_438_p3 = 32'd29;
    end else if (p_Result_130_fu_428_p4[30] == 1'b1) begin
        l_fu_438_p3 = 32'd30;
    end else if (p_Result_130_fu_428_p4[31] == 1'b1) begin
        l_fu_438_p3 = 32'd31;
    end else begin
        l_fu_438_p3 = 32'd32;
    end
end

assign lsb_index_3_fu_1411_p2 = ($signed(sub_ln944_4_fu_1405_p2) + $signed(32'd4294967272));

assign lsb_index_4_fu_1094_p2 = ($signed(sub_ln944_6_fu_1088_p2) + $signed(32'd4294967272));

assign lsb_index_5_fu_804_p2 = ($signed(sub_ln944_7_fu_798_p2) + $signed(32'd4294967272));

assign lsb_index_6_fu_4109_p2 = ($signed(sub_ln944_3_fu_4103_p2) + $signed(32'd4294967272));

assign lsb_index_7_fu_4410_p2 = ($signed(sub_ln944_5_fu_4404_p2) + $signed(32'd4294967272));

assign lsb_index_8_fu_4695_p2 = ($signed(sub_ln944_8_fu_4689_p2) + $signed(32'd4294967272));

assign lsb_index_fu_452_p2 = ($signed(sub_ln944_fu_446_p2) + $signed(32'd4294967272));

assign lshr_ln2_fu_603_p4 = {{add_ln221_1_fu_598_p2[15:13]}};

assign lshr_ln3_fu_4033_p4 = {{add_ln257_fu_4028_p2[15:13]}};

assign lshr_ln947_3_fu_1447_p2 = 32'd4294967295 >> zext_ln947_3_fu_1443_p1;

assign lshr_ln947_4_fu_1130_p2 = 32'd4294967295 >> zext_ln947_4_fu_1126_p1;

assign lshr_ln947_5_fu_840_p2 = 32'd4294967295 >> zext_ln947_5_fu_836_p1;

assign lshr_ln947_6_fu_4145_p2 = 32'd4294967295 >> zext_ln947_6_fu_4141_p1;

assign lshr_ln947_7_fu_4446_p2 = 32'd4294967295 >> zext_ln947_7_fu_4442_p1;

assign lshr_ln947_8_fu_4731_p2 = 32'd4294967295 >> zext_ln947_8_fu_4727_p1;

assign lshr_ln947_fu_488_p2 = 32'd4294967295 >> zext_ln947_fu_484_p1;

assign lshr_ln958_3_fu_4247_p2 = zext_ln959_6_fu_4209_p1 >> zext_ln958_6_fu_4243_p1;

assign lshr_ln958_4_fu_1549_p2 = zext_ln959_8_fu_1511_p1 >> zext_ln958_3_fu_1545_p1;

assign lshr_ln958_5_fu_4548_p2 = zext_ln959_10_fu_4510_p1 >> zext_ln958_7_fu_4544_p1;

assign lshr_ln958_6_fu_1232_p2 = zext_ln959_12_fu_1194_p1 >> zext_ln958_4_fu_1228_p1;

assign lshr_ln958_7_fu_951_p2 = zext_ln959_14_fu_924_p1 >> zext_ln958_5_fu_947_p1;

assign lshr_ln958_8_fu_4833_p2 = zext_ln959_16_fu_4795_p1 >> zext_ln958_8_fu_4829_p1;

assign lshr_ln958_fu_659_p2 = zext_ln959_fu_632_p1 >> zext_ln958_fu_655_p1;

assign lshr_ln_fu_373_p4 = {{add_ln211_fu_368_p2[15:13]}};

assign m_25_fu_675_p2 = (m_fu_665_p3 + zext_ln961_fu_672_p1);

assign m_29_fu_1563_p3 = ((icmp_ln958_4_fu_1499_p2[0:0] == 1'b1) ? lshr_ln958_4_fu_1549_p2 : shl_ln959_4_fu_1525_p2);

assign m_30_fu_1575_p2 = (m_29_fu_1563_p3 + zext_ln961_4_fu_1571_p1);

assign m_33_fu_1246_p3 = ((icmp_ln958_6_fu_1182_p2[0:0] == 1'b1) ? lshr_ln958_6_fu_1232_p2 : shl_ln959_6_fu_1208_p2);

assign m_34_fu_1258_p2 = (m_33_fu_1246_p3 + zext_ln961_6_fu_1254_p1);

assign m_37_fu_957_p3 = ((icmp_ln958_7_reg_6275[0:0] == 1'b1) ? lshr_ln958_7_fu_951_p2 : shl_ln959_7_fu_936_p2);

assign m_38_fu_967_p2 = (m_37_fu_957_p3 + zext_ln961_7_fu_964_p1);

assign m_41_fu_4261_p3 = ((icmp_ln958_3_fu_4197_p2[0:0] == 1'b1) ? lshr_ln958_3_fu_4247_p2 : shl_ln959_3_fu_4223_p2);

assign m_42_fu_4273_p2 = (m_41_fu_4261_p3 + zext_ln961_3_fu_4269_p1);

assign m_45_fu_4562_p3 = ((icmp_ln958_5_fu_4498_p2[0:0] == 1'b1) ? lshr_ln958_5_fu_4548_p2 : shl_ln959_5_fu_4524_p2);

assign m_46_fu_4574_p2 = (m_45_fu_4562_p3 + zext_ln961_5_fu_4570_p1);

assign m_49_fu_4847_p3 = ((icmp_ln958_8_fu_4783_p2[0:0] == 1'b1) ? lshr_ln958_8_fu_4833_p2 : shl_ln959_8_fu_4809_p2);

assign m_50_fu_4859_p2 = (m_49_fu_4847_p3 + zext_ln961_8_fu_4855_p1);

assign m_70_fu_420_p3 = ((grp_fu_259_p3[0:0] == 1'b1) ? tmp_V_fu_414_p2 : z_bits_fu_404_p1);

assign m_71_fu_681_p4 = {{m_25_fu_675_p2[63:1]}};

assign m_72_fu_1379_p3 = ((grp_fu_289_p3[0:0] == 1'b1) ? grp_fu_297_p2 : grp_load_fu_285_p1);

assign m_74_fu_1062_p3 = ((grp_fu_271_p3[0:0] == 1'b1) ? grp_fu_279_p2 : grp_load_fu_267_p1);

assign m_76_fu_772_p3 = ((grp_fu_259_p3[0:0] == 1'b1) ? tmp_V_14_fu_766_p2 : z_bits_1_fu_756_p1);

assign m_77_fu_973_p4 = {{m_38_fu_967_p2[63:1]}};

assign m_78_fu_4080_p3 = ((p_Result_165_reg_6597[0:0] == 1'b1) ? tmp_V_16_reg_6603 : z_bits_2_reg_6591);

assign m_79_fu_4279_p4 = {{m_42_fu_4273_p2[63:1]}};

assign m_80_fu_4381_p3 = ((p_Result_170_reg_6625[0:0] == 1'b1) ? tmp_V_18_reg_6631 : p_Val2_40_reg_6619);

assign m_81_fu_4580_p4 = {{m_46_fu_4574_p2[63:1]}};

assign m_82_fu_4666_p3 = ((p_Result_177_reg_6642[0:0] == 1'b1) ? tmp_V_20_reg_6648 : p_Val2_45_reg_6636);

assign m_83_fu_4865_p4 = {{m_50_fu_4859_p2[63:1]}};

assign m_fu_665_p3 = ((icmp_ln958_reg_6223[0:0] == 1'b1) ? lshr_ln958_fu_659_p2 : shl_ln959_fu_644_p2);

assign man_V_10_fu_1968_p2 = (54'd0 - zext_ln569_7_fu_1964_p1);

assign man_V_11_fu_1974_p3 = ((p_Result_155_fu_1930_p3[0:0] == 1'b1) ? man_V_10_fu_1968_p2 : zext_ln569_7_fu_1964_p1);

assign man_V_13_fu_5048_p2 = (54'd0 - zext_ln569_1_fu_5044_p1);

assign man_V_14_fu_5054_p3 = ((p_Result_174_reg_6680[0:0] == 1'b1) ? man_V_13_fu_5048_p2 : zext_ln569_1_fu_5044_p1);

assign man_V_16_fu_5257_p2 = (54'd0 - zext_ln569_3_fu_5253_p1);

assign man_V_17_fu_5263_p3 = ((p_Result_181_reg_6701[0:0] == 1'b1) ? man_V_16_fu_5257_p2 : zext_ln569_3_fu_5253_p1);

assign man_V_19_fu_3497_p2 = (54'd0 - zext_ln569_8_fu_3493_p1);

assign man_V_1_fu_2885_p2 = (54'd0 - zext_ln569_fu_2881_p1);

assign man_V_20_fu_3503_p3 = ((p_Result_157_fu_3459_p3[0:0] == 1'b1) ? man_V_19_fu_3497_p2 : zext_ln569_8_fu_3493_p1);

assign man_V_22_fu_5602_p2 = (54'd0 - zext_ln569_4_fu_5598_p1);

assign man_V_23_fu_5608_p3 = ((p_Result_183_fu_5564_p3[0:0] == 1'b1) ? man_V_22_fu_5602_p2 : zext_ln569_4_fu_5598_p1);

assign man_V_25_fu_2325_p2 = (54'd0 - zext_ln569_9_fu_2321_p1);

assign man_V_26_fu_2331_p3 = ((p_Result_159_fu_2287_p3[0:0] == 1'b1) ? man_V_25_fu_2325_p2 : zext_ln569_9_fu_2321_p1);

assign man_V_28_fu_5899_p2 = (54'd0 - zext_ln569_6_fu_5895_p1);

assign man_V_29_fu_5905_p3 = ((p_Result_185_fu_5861_p3[0:0] == 1'b1) ? man_V_28_fu_5899_p2 : zext_ln569_6_fu_5895_p1);

assign man_V_2_fu_2891_p3 = ((p_Result_138_fu_2847_p3[0:0] == 1'b1) ? man_V_1_fu_2885_p2 : zext_ln569_fu_2881_p1);

assign man_V_31_fu_3777_p2 = (54'd0 - zext_ln569_10_fu_3773_p1);

assign man_V_32_fu_3783_p3 = ((p_Result_161_fu_3739_p3[0:0] == 1'b1) ? man_V_31_fu_3777_p2 : zext_ln569_10_fu_3773_p1);

assign man_V_34_fu_2605_p2 = (54'd0 - zext_ln569_11_fu_2601_p1);

assign man_V_35_fu_2611_p3 = ((p_Result_163_fu_2567_p3[0:0] == 1'b1) ? man_V_34_fu_2605_p2 : zext_ln569_11_fu_2601_p1);

assign man_V_4_fu_1728_p2 = (54'd0 - zext_ln569_2_fu_1724_p1);

assign man_V_5_fu_1734_p3 = ((p_Result_145_fu_1690_p3[0:0] == 1'b1) ? man_V_4_fu_1728_p2 : zext_ln569_2_fu_1724_p1);

assign man_V_7_fu_3085_p2 = (54'd0 - zext_ln569_5_fu_3081_p1);

assign man_V_8_fu_3091_p3 = ((p_Result_152_fu_3047_p3[0:0] == 1'b1) ? man_V_7_fu_3085_p2 : zext_ln569_5_fu_3081_p1);

assign num_points_address0 = idxprom_i_fu_314_p1;

assign or_ln581_10_fu_3925_p2 = (or_ln582_10_fu_3901_p2 | icmp_ln581_10_fu_3803_p2);

assign or_ln581_11_fu_2753_p2 = (or_ln582_11_fu_2729_p2 | icmp_ln581_11_fu_2631_p2);

assign or_ln581_1_fu_1878_p2 = (or_ln582_1_fu_1842_p2 | icmp_ln581_2_fu_1754_p2);

assign or_ln581_2_fu_3235_p2 = (or_ln582_2_fu_3199_p2 | icmp_ln581_5_fu_3111_p2);

assign or_ln581_3_fu_2118_p2 = (or_ln582_3_fu_2082_p2 | icmp_ln581_7_fu_1994_p2);

assign or_ln581_4_fu_5207_p2 = (or_ln582_4_fu_5172_p2 | icmp_ln581_1_fu_5067_p2);

assign or_ln581_5_fu_5428_p2 = (or_ln582_5_fu_5393_p2 | icmp_ln581_3_fu_5276_p2);

assign or_ln581_6_fu_3645_p2 = (or_ln582_6_fu_3621_p2 | icmp_ln581_8_fu_3523_p2);

assign or_ln581_7_fu_5750_p2 = (or_ln582_7_fu_5726_p2 | icmp_ln581_4_fu_5628_p2);

assign or_ln581_8_fu_2473_p2 = (or_ln582_8_fu_2449_p2 | icmp_ln581_9_fu_2351_p2);

assign or_ln581_9_fu_6047_p2 = (or_ln582_9_fu_6023_p2 | icmp_ln581_6_fu_5925_p2);

assign or_ln581_fu_3015_p2 = (or_ln582_fu_2979_p2 | icmp_ln581_fu_2911_p2);

assign or_ln582_10_fu_3901_p2 = (icmp_ln582_10_fu_3833_p2 | icmp_ln571_10_fu_3791_p2);

assign or_ln582_11_fu_2729_p2 = (icmp_ln582_11_fu_2661_p2 | icmp_ln571_11_fu_2619_p2);

assign or_ln582_1_fu_1842_p2 = (icmp_ln582_2_fu_1780_p2 | icmp_ln571_2_fu_1742_p2);

assign or_ln582_2_fu_3199_p2 = (icmp_ln582_5_fu_3137_p2 | icmp_ln571_5_fu_3099_p2);

assign or_ln582_3_fu_2082_p2 = (icmp_ln582_7_fu_2020_p2 | icmp_ln571_7_fu_1982_p2);

assign or_ln582_4_fu_5172_p2 = (icmp_ln582_1_fu_5097_p2 | icmp_ln571_1_reg_6695);

assign or_ln582_5_fu_5393_p2 = (icmp_ln582_3_fu_5306_p2 | icmp_ln571_3_reg_6716);

assign or_ln582_6_fu_3621_p2 = (icmp_ln582_8_fu_3553_p2 | icmp_ln571_8_fu_3511_p2);

assign or_ln582_7_fu_5726_p2 = (icmp_ln582_4_fu_5658_p2 | icmp_ln571_4_fu_5616_p2);

assign or_ln582_8_fu_2449_p2 = (icmp_ln582_9_fu_2381_p2 | icmp_ln571_9_fu_2339_p2);

assign or_ln582_9_fu_6023_p2 = (icmp_ln582_6_fu_5955_p2 | icmp_ln571_6_fu_5913_p2);

assign or_ln582_fu_2979_p2 = (icmp_ln582_fu_2937_p2 | icmp_ln571_fu_2899_p2);

assign or_ln585_10_fu_6091_p2 = (and_ln603_9_fu_6059_p2 | and_ln585_18_fu_6041_p2);

assign or_ln585_11_fu_6113_p2 = (or_ln585_9_fu_6077_p2 | or_ln585_10_fu_6091_p2);

assign or_ln585_12_fu_3955_p2 = (icmp_ln571_10_fu_3791_p2 | and_ln585_21_fu_3949_p2);

assign or_ln585_13_fu_3969_p2 = (and_ln603_10_fu_3937_p2 | and_ln585_20_fu_3919_p2);

assign or_ln585_14_fu_3991_p2 = (or_ln585_13_fu_3969_p2 | or_ln585_12_fu_3955_p2);

assign or_ln585_15_fu_2783_p2 = (icmp_ln571_11_fu_2619_p2 | and_ln585_23_fu_2777_p2);

assign or_ln585_16_fu_2797_p2 = (and_ln603_11_fu_2765_p2 | and_ln585_22_fu_2747_p2);

assign or_ln585_17_fu_2819_p2 = (or_ln585_16_fu_2797_p2 | or_ln585_15_fu_2783_p2);

assign or_ln585_1_fu_3689_p2 = (and_ln603_6_fu_3657_p2 | and_ln585_12_fu_3639_p2);

assign or_ln585_2_fu_3711_p2 = (or_ln585_fu_3675_p2 | or_ln585_1_fu_3689_p2);

assign or_ln585_3_fu_5780_p2 = (icmp_ln571_4_fu_5616_p2 | and_ln585_15_fu_5774_p2);

assign or_ln585_4_fu_5794_p2 = (and_ln603_7_fu_5762_p2 | and_ln585_14_fu_5744_p2);

assign or_ln585_5_fu_5816_p2 = (or_ln585_4_fu_5794_p2 | or_ln585_3_fu_5780_p2);

assign or_ln585_6_fu_2503_p2 = (icmp_ln571_9_fu_2339_p2 | and_ln585_17_fu_2497_p2);

assign or_ln585_7_fu_2517_p2 = (and_ln603_8_fu_2485_p2 | and_ln585_16_fu_2467_p2);

assign or_ln585_8_fu_2539_p2 = (or_ln585_7_fu_2517_p2 | or_ln585_6_fu_2503_p2);

assign or_ln585_9_fu_6077_p2 = (icmp_ln571_6_fu_5913_p2 | and_ln585_19_fu_6071_p2);

assign or_ln585_fu_3675_p2 = (icmp_ln571_8_fu_3511_p2 | and_ln585_13_fu_3669_p2);

assign or_ln603_10_fu_2150_p2 = (and_ln585_6_fu_2100_p2 | and_ln582_3_fu_2076_p2);

assign or_ln603_11_fu_2156_p2 = (or_ln603_9_fu_2136_p2 | or_ln603_10_fu_2150_p2);

assign or_ln603_12_fu_5225_p2 = (and_ln603_4_fu_5219_p2 | and_ln585_9_fu_5201_p2);

assign or_ln603_13_fu_5231_p2 = (and_ln585_8_fu_5189_p2 | and_ln582_4_fu_5166_p2);

assign or_ln603_14_fu_5237_p2 = (or_ln603_13_fu_5231_p2 | or_ln603_12_fu_5225_p2);

assign or_ln603_15_fu_5454_p2 = (and_ln603_5_fu_5440_p2 | and_ln585_11_fu_5422_p2);

assign or_ln603_16_fu_5468_p2 = (and_ln585_10_fu_5410_p2 | and_ln582_5_fu_5387_p2);

assign or_ln603_17_fu_5482_p2 = (or_ln603_16_fu_5468_p2 | or_ln603_15_fu_5454_p2);

assign or_ln603_1_fu_3336_p2 = (and_ln585_reg_6517 | and_ln582_fu_3331_p2);

assign or_ln603_2_fu_3341_p2 = (or_ln603_reg_6527 | or_ln603_1_fu_3336_p2);

assign or_ln603_3_fu_1896_p2 = (and_ln603_1_fu_1890_p2 | and_ln585_3_fu_1872_p2);

assign or_ln603_4_fu_1910_p2 = (and_ln585_2_fu_1860_p2 | and_ln582_1_fu_1836_p2);

assign or_ln603_5_fu_1916_p2 = (or_ln603_4_fu_1910_p2 | or_ln603_3_fu_1896_p2);

assign or_ln603_6_fu_3253_p2 = (and_ln603_2_fu_3247_p2 | and_ln585_5_fu_3229_p2);

assign or_ln603_7_fu_3267_p2 = (and_ln585_4_fu_3217_p2 | and_ln582_2_fu_3193_p2);

assign or_ln603_8_fu_3273_p2 = (or_ln603_7_fu_3267_p2 | or_ln603_6_fu_3253_p2);

assign or_ln603_9_fu_2136_p2 = (and_ln603_3_fu_2130_p2 | and_ln585_7_fu_2112_p2);

assign or_ln603_fu_3033_p2 = (and_ln603_fu_3027_p2 | and_ln585_1_fu_3009_p2);

assign or_ln949_10_fu_1142_p2 = (shl_ln949_6_fu_1136_p2 | lshr_ln947_4_fu_1130_p2);

assign or_ln949_11_fu_852_p2 = (shl_ln949_7_fu_846_p2 | lshr_ln947_5_fu_840_p2);

assign or_ln949_12_fu_4157_p2 = (shl_ln949_3_fu_4151_p2 | lshr_ln947_6_fu_4145_p2);

assign or_ln949_13_fu_4458_p2 = (shl_ln949_5_fu_4452_p2 | lshr_ln947_7_fu_4446_p2);

assign or_ln949_14_fu_4743_p2 = (shl_ln949_8_fu_4737_p2 | lshr_ln947_8_fu_4731_p2);

assign or_ln949_9_fu_500_p2 = (shl_ln949_fu_494_p2 | lshr_ln947_fu_488_p2);

assign or_ln949_fu_1459_p2 = (shl_ln949_4_fu_1453_p2 | lshr_ln947_3_fu_1447_p2);

integer ap_tvar_int_0;

always @ (m_70_fu_420_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_130_fu_428_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_130_fu_428_p4[ap_tvar_int_0] = m_70_fu_420_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_131_fu_532_p3 = m_70_fu_420_p3[lsb_index_fu_452_p2];

assign p_Result_132_fu_729_p5 = {{zext_ln962_fu_691_p1[63:32]}, {tmp_9_i_fu_722_p3}, {zext_ln962_fu_691_p1[22:0]}};

assign p_Result_133_fu_1369_p1 = data_V_fu_1365_p1[30:0];

integer ap_tvar_int_1;

always @ (m_72_fu_1379_p3) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_135_fu_1387_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_135_fu_1387_p4[ap_tvar_int_1] = m_72_fu_1379_p3[31 - ap_tvar_int_1];
        end
    end
end

assign p_Result_136_fu_1491_p3 = m_72_fu_1379_p3[lsb_index_3_fu_1411_p2];

assign p_Result_137_fu_1631_p5 = {{zext_ln962_3_fu_1603_p1[63:32]}, {tmp_11_i_fu_1624_p3}, {zext_ln962_3_fu_1603_p1[22:0]}};

assign p_Result_138_fu_2847_p3 = ireg_fu_2839_p1[32'd63];

assign p_Result_139_fu_2873_p3 = {{1'd1}, {trunc_ln565_fu_2869_p1}};

assign p_Result_140_fu_1052_p1 = data_V_2_fu_1048_p1[30:0];

integer ap_tvar_int_2;

always @ (m_74_fu_1062_p3) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            p_Result_142_fu_1070_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_142_fu_1070_p4[ap_tvar_int_2] = m_74_fu_1062_p3[31 - ap_tvar_int_2];
        end
    end
end

assign p_Result_143_fu_1174_p3 = m_74_fu_1062_p3[lsb_index_4_fu_1094_p2];

assign p_Result_144_fu_1314_p5 = {{zext_ln962_4_fu_1286_p1[63:32]}, {tmp_17_i_fu_1307_p3}, {zext_ln962_4_fu_1286_p1[22:0]}};

assign p_Result_145_fu_1690_p3 = ireg_1_fu_1682_p1[32'd63];

assign p_Result_146_fu_1716_p3 = {{1'd1}, {trunc_ln565_1_fu_1712_p1}};

integer ap_tvar_int_3;

always @ (m_76_fu_772_p3) begin
    for (ap_tvar_int_3 = 32 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 31 - 0) begin
            p_Result_148_fu_780_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_148_fu_780_p4[ap_tvar_int_3] = m_76_fu_772_p3[31 - ap_tvar_int_3];
        end
    end
end

assign p_Result_149_fu_884_p3 = m_76_fu_772_p3[lsb_index_5_fu_804_p2];

assign p_Result_150_fu_1021_p5 = {{zext_ln962_5_fu_983_p1[63:32]}, {tmp_22_i_fu_1014_p3}, {zext_ln962_5_fu_983_p1[22:0]}};

assign p_Result_151_fu_1662_p1 = data_V_3_fu_1658_p1[30:0];

assign p_Result_152_fu_3047_p3 = ireg_2_fu_3039_p1[32'd63];

assign p_Result_153_fu_3073_p3 = {{1'd1}, {trunc_ln565_2_fu_3069_p1}};

assign p_Result_154_fu_1345_p1 = data_V_4_fu_1341_p1[30:0];

assign p_Result_155_fu_1930_p3 = ireg_3_fu_1922_p1[32'd63];

assign p_Result_156_fu_1956_p3 = {{1'd1}, {trunc_ln565_3_fu_1952_p1}};

assign p_Result_157_fu_3459_p3 = ireg_4_fu_3451_p1[32'd63];

assign p_Result_158_fu_3485_p3 = {{1'd1}, {trunc_ln565_6_fu_3481_p1}};

assign p_Result_159_fu_2287_p3 = ireg_5_fu_2279_p1[32'd63];

assign p_Result_160_fu_2313_p3 = {{1'd1}, {trunc_ln565_8_fu_2309_p1}};

assign p_Result_161_fu_3739_p3 = ireg_6_fu_3731_p1[32'd63];

assign p_Result_162_fu_3765_p3 = {{1'd1}, {trunc_ln565_10_fu_3761_p1}};

assign p_Result_163_fu_2567_p3 = ireg_7_fu_2559_p1[32'd63];

assign p_Result_164_fu_2593_p3 = {{1'd1}, {trunc_ln565_11_fu_2589_p1}};

integer ap_tvar_int_4;

always @ (m_78_fu_4080_p3) begin
    for (ap_tvar_int_4 = 32 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 31 - 0) begin
            p_Result_166_fu_4085_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_166_fu_4085_p4[ap_tvar_int_4] = m_78_fu_4080_p3[31 - ap_tvar_int_4];
        end
    end
end

assign p_Result_167_fu_4189_p3 = m_78_fu_4080_p3[lsb_index_6_fu_4109_p2];

assign p_Result_168_fu_4332_p5 = {{zext_ln962_6_fu_4289_p1[63:32]}, {tmp_10_i_fu_4325_p3}, {zext_ln962_6_fu_4289_p1[22:0]}};

assign p_Result_169_fu_4372_p1 = data_V_5_fu_4368_p1[30:0];

integer ap_tvar_int_5;

always @ (m_80_fu_4381_p3) begin
    for (ap_tvar_int_5 = 32 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 31 - 0) begin
            p_Result_171_fu_4386_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            p_Result_171_fu_4386_p4[ap_tvar_int_5] = m_80_fu_4381_p3[31 - ap_tvar_int_5];
        end
    end
end

assign p_Result_172_fu_4490_p3 = m_80_fu_4381_p3[lsb_index_7_fu_4410_p2];

assign p_Result_173_fu_4633_p5 = {{zext_ln962_7_fu_4590_p1[63:32]}, {tmp_12_i_fu_4626_p3}, {zext_ln962_7_fu_4590_p1[22:0]}};

assign p_Result_175_fu_5037_p3 = {{1'd1}, {trunc_ln565_4_reg_6690}};

assign p_Result_176_fu_4364_p1 = data_V_6_fu_4360_p1[30:0];

integer ap_tvar_int_6;

always @ (m_82_fu_4666_p3) begin
    for (ap_tvar_int_6 = 32 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 31 - 0) begin
            p_Result_178_fu_4671_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            p_Result_178_fu_4671_p4[ap_tvar_int_6] = m_82_fu_4666_p3[31 - ap_tvar_int_6];
        end
    end
end

assign p_Result_179_fu_4775_p3 = m_82_fu_4666_p3[lsb_index_8_fu_4695_p2];

assign p_Result_180_fu_4918_p5 = {{zext_ln962_8_fu_4875_p1[63:32]}, {tmp_18_i_fu_4911_p3}, {zext_ln962_8_fu_4875_p1[22:0]}};

assign p_Result_182_fu_5246_p3 = {{1'd1}, {trunc_ln565_5_reg_6711}};

assign p_Result_183_fu_5564_p3 = ireg_10_fu_5556_p1[32'd63];

assign p_Result_184_fu_5590_p3 = {{1'd1}, {trunc_ln565_7_fu_5586_p1}};

assign p_Result_185_fu_5861_p3 = ireg_11_fu_5853_p1[32'd63];

assign p_Result_186_fu_5887_p3 = {{1'd1}, {trunc_ln565_9_fu_5883_p1}};

assign p_Result_56_fu_987_p3 = m_38_fu_967_p2[32'd25];

assign p_Result_69_fu_4293_p3 = m_42_fu_4273_p2[32'd25];

assign p_Result_75_fu_4594_p3 = m_46_fu_4574_p2[32'd25];

assign p_Result_83_fu_4879_p3 = m_50_fu_4859_p2[32'd25];

assign p_Result_s_fu_695_p3 = m_25_fu_675_p2[32'd25];

assign select_ln585_10_fu_2531_p3 = ((or_ln585_6_fu_2503_p2[0:0] == 1'b1) ? 32'd0 : select_ln585_8_fu_2509_p3);

assign select_ln585_11_fu_2545_p3 = ((or_ln585_8_fu_2539_p2[0:0] == 1'b1) ? select_ln585_10_fu_2531_p3 : select_ln585_9_fu_2523_p3);

assign select_ln585_12_fu_6083_p3 = ((and_ln603_9_fu_6059_p2[0:0] == 1'b1) ? shl_ln604_6_fu_6005_p2 : trunc_ln586_17_fu_6001_p1);

assign select_ln585_13_fu_6097_p3 = ((and_ln582_9_fu_6017_p2[0:0] == 1'b1) ? trunc_ln583_9_fu_5961_p1 : 32'd0);

assign select_ln585_14_fu_6105_p3 = ((or_ln585_9_fu_6077_p2[0:0] == 1'b1) ? 32'd0 : select_ln585_12_fu_6083_p3);

assign select_ln585_15_fu_6119_p3 = ((or_ln585_11_fu_6113_p2[0:0] == 1'b1) ? select_ln585_14_fu_6105_p3 : select_ln585_13_fu_6097_p3);

assign select_ln585_16_fu_3961_p3 = ((and_ln603_10_fu_3937_p2[0:0] == 1'b1) ? shl_ln604_10_fu_3883_p2 : trunc_ln586_19_fu_3879_p1);

assign select_ln585_17_fu_3975_p3 = ((and_ln582_10_fu_3895_p2[0:0] == 1'b1) ? trunc_ln583_10_fu_3839_p1 : 32'd0);

assign select_ln585_18_fu_3983_p3 = ((or_ln585_12_fu_3955_p2[0:0] == 1'b1) ? 32'd0 : select_ln585_16_fu_3961_p3);

assign select_ln585_19_fu_3997_p3 = ((or_ln585_14_fu_3991_p2[0:0] == 1'b1) ? select_ln585_18_fu_3983_p3 : select_ln585_17_fu_3975_p3);

assign select_ln585_1_fu_3695_p3 = ((and_ln582_6_fu_3615_p2[0:0] == 1'b1) ? trunc_ln583_6_fu_3559_p1 : 32'd0);

assign select_ln585_20_fu_2789_p3 = ((and_ln603_11_fu_2765_p2[0:0] == 1'b1) ? shl_ln604_11_fu_2711_p2 : trunc_ln586_21_fu_2707_p1);

assign select_ln585_21_fu_2803_p3 = ((and_ln582_11_fu_2723_p2[0:0] == 1'b1) ? trunc_ln583_11_fu_2667_p1 : 32'd0);

assign select_ln585_22_fu_2811_p3 = ((or_ln585_15_fu_2783_p2[0:0] == 1'b1) ? 32'd0 : select_ln585_20_fu_2789_p3);

assign select_ln585_23_fu_2825_p3 = ((or_ln585_17_fu_2819_p2[0:0] == 1'b1) ? select_ln585_22_fu_2811_p3 : select_ln585_21_fu_2803_p3);

assign select_ln585_2_fu_3703_p3 = ((or_ln585_fu_3675_p2[0:0] == 1'b1) ? 32'd0 : select_ln585_fu_3681_p3);

assign select_ln585_3_fu_3717_p3 = ((or_ln585_2_fu_3711_p2[0:0] == 1'b1) ? select_ln585_2_fu_3703_p3 : select_ln585_1_fu_3695_p3);

assign select_ln585_4_fu_5786_p3 = ((and_ln603_7_fu_5762_p2[0:0] == 1'b1) ? shl_ln604_4_fu_5708_p2 : trunc_ln586_13_fu_5704_p1);

assign select_ln585_5_fu_5800_p3 = ((and_ln582_7_fu_5720_p2[0:0] == 1'b1) ? trunc_ln583_7_fu_5664_p1 : 32'd0);

assign select_ln585_6_fu_5808_p3 = ((or_ln585_3_fu_5780_p2[0:0] == 1'b1) ? 32'd0 : select_ln585_4_fu_5786_p3);

assign select_ln585_7_fu_5822_p3 = ((or_ln585_5_fu_5816_p2[0:0] == 1'b1) ? select_ln585_6_fu_5808_p3 : select_ln585_5_fu_5800_p3);

assign select_ln585_8_fu_2509_p3 = ((and_ln603_8_fu_2485_p2[0:0] == 1'b1) ? shl_ln604_9_fu_2431_p2 : trunc_ln586_15_fu_2427_p1);

assign select_ln585_9_fu_2523_p3 = ((and_ln582_8_fu_2443_p2[0:0] == 1'b1) ? trunc_ln583_8_fu_2387_p1 : 32'd0);

assign select_ln585_fu_3681_p3 = ((and_ln603_6_fu_3657_p2[0:0] == 1'b1) ? shl_ln604_8_fu_3603_p2 : trunc_ln586_11_fu_3599_p1);

assign select_ln588_1_fu_3366_p3 = ((tmp_74_fu_3358_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln588_2_fu_2217_p3 = ((tmp_77_fu_2209_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln588_3_fu_3400_p3 = ((tmp_59_fu_3312_p3[0:0] == 1'b1) ? 1'd1 : 1'd0);

assign select_ln588_4_fu_5368_p3 = ((tmp_99_fu_5360_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln588_5_fu_5496_p3 = ((tmp_92_fu_5147_p3[0:0] == 1'b1) ? 1'd1 : 1'd0);

assign select_ln588_fu_2177_p3 = ((tmp_66_fu_2169_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln603_10_fu_3295_p3 = ((and_ln585_fu_2997_p2[0:0] == 1'b1) ? tmp_79_fu_3279_p3 : tmp_80_fu_3287_p3);

assign select_ln603_11_fu_3415_p3 = ((or_ln603_reg_6527[0:0] == 1'b1) ? select_ln603_9_fu_3408_p3 : select_ln603_10_reg_6568);

assign select_ln603_12_fu_5446_p3 = ((and_ln603_5_fu_5440_p2[0:0] == 1'b1) ? shl_ln604_3_fu_5376_p2 : select_ln588_4_fu_5368_p3);

assign select_ln603_13_fu_5460_p3 = ((and_ln585_10_fu_5410_p2[0:0] == 1'b1) ? trunc_ln586_9_fu_5352_p1 : trunc_ln583_5_fu_5312_p1);

assign select_ln603_14_fu_5474_p3 = ((or_ln603_15_fu_5454_p2[0:0] == 1'b1) ? select_ln603_12_fu_5446_p3 : select_ln603_13_fu_5460_p3);

assign select_ln603_15_fu_5504_p3 = ((and_ln603_4_fu_5219_p2[0:0] == 1'b1) ? tmp_100_fu_5488_p3 : select_ln588_5_fu_5496_p3);

assign select_ln603_16_fu_5528_p3 = ((and_ln585_8_fu_5189_p2[0:0] == 1'b1) ? tmp_101_fu_5512_p3 : tmp_102_fu_5520_p3);

assign select_ln603_17_fu_5536_p3 = ((or_ln603_12_fu_5225_p2[0:0] == 1'b1) ? select_ln603_15_fu_5504_p3 : select_ln603_16_fu_5528_p3);

assign select_ln603_1_fu_1902_p3 = ((and_ln585_2_fu_1860_p2[0:0] == 1'b1) ? trunc_ln586_2_fu_1826_p1 : trunc_ln583_1_fu_1786_p1);

assign select_ln603_2_fu_2197_p3 = ((or_ln603_3_reg_6433[0:0] == 1'b1) ? select_ln603_fu_2190_p3 : select_ln603_1_reg_6438);

assign select_ln603_3_fu_3379_p3 = ((and_ln603_2_reg_6548[0:0] == 1'b1) ? shl_ln604_5_fu_3374_p2 : select_ln588_1_fu_3366_p3);

assign select_ln603_4_fu_3259_p3 = ((and_ln585_4_fu_3217_p2[0:0] == 1'b1) ? trunc_ln586_4_fu_3183_p1 : trunc_ln583_2_fu_3143_p1);

assign select_ln603_5_fu_3386_p3 = ((or_ln603_6_reg_6553[0:0] == 1'b1) ? select_ln603_3_fu_3379_p3 : select_ln603_4_reg_6558);

assign select_ln603_6_fu_2230_p3 = ((and_ln603_3_reg_6463[0:0] == 1'b1) ? shl_ln604_7_fu_2225_p2 : select_ln588_2_fu_2217_p3);

assign select_ln603_7_fu_2142_p3 = ((and_ln585_6_fu_2100_p2[0:0] == 1'b1) ? trunc_ln586_6_fu_2066_p1 : trunc_ln583_3_fu_2026_p1);

assign select_ln603_8_fu_2237_p3 = ((or_ln603_9_reg_6468[0:0] == 1'b1) ? select_ln603_6_fu_2230_p3 : select_ln603_7_reg_6473);

assign select_ln603_9_fu_3408_p3 = ((and_ln603_reg_6522[0:0] == 1'b1) ? tmp_78_fu_3392_p3 : select_ln588_3_fu_3400_p3);

assign select_ln603_fu_2190_p3 = ((and_ln603_1_reg_6428[0:0] == 1'b1) ? shl_ln604_2_fu_2185_p2 : select_ln588_fu_2177_p3);

assign select_ln935_2_fu_1651_p3 = ((icmp_ln935_3_reg_6359[0:0] == 1'b1) ? bitcast_ln744_3_fu_1647_p1 : 32'd0);

assign select_ln935_3_fu_1334_p3 = ((icmp_ln935_5_reg_6301[0:0] == 1'b1) ? bitcast_ln744_5_fu_1330_p1 : 32'd0);

assign select_ln935_4_fu_1041_p3 = ((icmp_ln935_7_reg_6254[0:0] == 1'b1) ? bitcast_ln744_6_fu_1037_p1 : 32'd0);

assign select_ln935_5_fu_4352_p3 = ((icmp_ln935_2_fu_4075_p2[0:0] == 1'b1) ? bitcast_ln744_2_fu_4348_p1 : 32'd0);

assign select_ln935_6_fu_4653_p3 = ((icmp_ln935_4_fu_4376_p2[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_4_fu_4649_p1);

assign select_ln935_7_fu_4938_p3 = ((icmp_ln935_6_fu_4661_p2[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_7_fu_4934_p1);

assign select_ln935_fu_749_p3 = ((icmp_ln935_reg_6202[0:0] == 1'b1) ? bitcast_ln744_fu_745_p1 : 32'd0);

assign select_ln943_3_fu_1606_p3 = ((p_Result_39_reg_6374[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_4_fu_1289_p3 = ((p_Result_47_reg_6316[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_5_fu_995_p3 = ((p_Result_56_fu_987_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_6_fu_4301_p3 = ((p_Result_69_fu_4293_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_7_fu_4602_p3 = ((p_Result_75_fu_4594_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_8_fu_4887_p3 = ((p_Result_83_fu_4879_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_fu_703_p3 = ((p_Result_s_fu_695_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln946_3_fu_1531_p3 = ((icmp_ln946_3_fu_1427_p2[0:0] == 1'b1) ? icmp_ln949_3_fu_1471_p2 : p_Result_136_fu_1491_p3);

assign select_ln946_4_fu_1214_p3 = ((icmp_ln946_4_fu_1110_p2[0:0] == 1'b1) ? icmp_ln949_4_fu_1154_p2 : p_Result_143_fu_1174_p3);

assign select_ln946_5_fu_904_p3 = ((icmp_ln946_5_fu_820_p2[0:0] == 1'b1) ? icmp_ln949_5_fu_864_p2 : p_Result_149_fu_884_p3);

assign select_ln946_6_fu_4229_p3 = ((icmp_ln946_6_fu_4125_p2[0:0] == 1'b1) ? icmp_ln949_6_fu_4169_p2 : p_Result_167_fu_4189_p3);

assign select_ln946_7_fu_4530_p3 = ((icmp_ln946_7_fu_4426_p2[0:0] == 1'b1) ? icmp_ln949_7_fu_4470_p2 : p_Result_172_fu_4490_p3);

assign select_ln946_8_fu_4815_p3 = ((icmp_ln946_8_fu_4711_p2[0:0] == 1'b1) ? icmp_ln949_8_fu_4755_p2 : p_Result_179_fu_4775_p3);

assign select_ln946_fu_552_p3 = ((icmp_ln946_fu_468_p2[0:0] == 1'b1) ? icmp_ln949_fu_512_p2 : p_Result_131_fu_532_p3);

assign select_ln958_11_fu_912_p3 = ((icmp_ln958_7_fu_892_p2[0:0] == 1'b1) ? select_ln946_5_fu_904_p3 : and_ln949_12_fu_898_p2);

assign select_ln958_13_fu_4253_p3 = ((icmp_ln958_3_fu_4197_p2[0:0] == 1'b1) ? select_ln946_6_fu_4229_p3 : and_ln949_13_fu_4203_p2);

assign select_ln958_15_fu_4554_p3 = ((icmp_ln958_5_fu_4498_p2[0:0] == 1'b1) ? select_ln946_7_fu_4530_p3 : and_ln949_14_fu_4504_p2);

assign select_ln958_17_fu_4839_p3 = ((icmp_ln958_8_fu_4783_p2[0:0] == 1'b1) ? select_ln946_8_fu_4815_p3 : and_ln949_15_fu_4789_p2);

assign select_ln958_7_fu_1555_p3 = ((icmp_ln958_4_fu_1499_p2[0:0] == 1'b1) ? select_ln946_3_fu_1531_p3 : and_ln949_7_fu_1505_p2);

assign select_ln958_9_fu_1238_p3 = ((icmp_ln958_6_fu_1182_p2[0:0] == 1'b1) ? select_ln946_4_fu_1214_p3 : and_ln949_10_fu_1188_p2);

assign select_ln958_fu_560_p3 = ((icmp_ln958_fu_540_p2[0:0] == 1'b1) ? select_ln946_fu_552_p3 : and_ln949_6_fu_546_p2);

assign sext_ln581_10_fu_3829_p1 = sh_amt_10_fu_3821_p3;

assign sext_ln581_11_fu_2657_p1 = sh_amt_11_fu_2649_p3;

assign sext_ln581_1_fu_5093_p1 = sh_amt_4_fu_5085_p3;

assign sext_ln581_2_fu_2162_p1 = sh_amt_1_reg_6413;

assign sext_ln581_3_fu_5302_p1 = sh_amt_5_fu_5294_p3;

assign sext_ln581_4_fu_5654_p1 = sh_amt_7_fu_5646_p3;

assign sext_ln581_5_fu_3351_p1 = sh_amt_2_reg_6533;

assign sext_ln581_6_fu_5951_p1 = sh_amt_9_fu_5943_p3;

assign sext_ln581_7_fu_2203_p1 = sh_amt_3_reg_6448;

assign sext_ln581_8_fu_3549_p1 = sh_amt_6_fu_3541_p3;

assign sext_ln581_9_fu_2377_p1 = sh_amt_8_fu_2369_p3;

assign sext_ln581_fu_3303_p1 = sh_amt_reg_6507;

assign sh_amt_10_fu_3821_p3 = ((icmp_ln581_10_fu_3803_p2[0:0] == 1'b1) ? add_ln581_10_fu_3809_p2 : sub_ln581_10_fu_3815_p2);

assign sh_amt_11_fu_2649_p3 = ((icmp_ln581_11_fu_2631_p2[0:0] == 1'b1) ? add_ln581_11_fu_2637_p2 : sub_ln581_11_fu_2643_p2);

assign sh_amt_1_fu_1772_p3 = ((icmp_ln581_2_fu_1754_p2[0:0] == 1'b1) ? add_ln581_2_fu_1760_p2 : sub_ln581_2_fu_1766_p2);

assign sh_amt_2_fu_3129_p3 = ((icmp_ln581_5_fu_3111_p2[0:0] == 1'b1) ? add_ln581_5_fu_3117_p2 : sub_ln581_5_fu_3123_p2);

assign sh_amt_3_fu_2012_p3 = ((icmp_ln581_7_fu_1994_p2[0:0] == 1'b1) ? add_ln581_7_fu_2000_p2 : sub_ln581_7_fu_2006_p2);

assign sh_amt_4_fu_5085_p3 = ((icmp_ln581_1_fu_5067_p2[0:0] == 1'b1) ? add_ln581_1_fu_5073_p2 : sub_ln581_1_fu_5079_p2);

assign sh_amt_5_fu_5294_p3 = ((icmp_ln581_3_fu_5276_p2[0:0] == 1'b1) ? add_ln581_3_fu_5282_p2 : sub_ln581_3_fu_5288_p2);

assign sh_amt_6_fu_3541_p3 = ((icmp_ln581_8_fu_3523_p2[0:0] == 1'b1) ? add_ln581_8_fu_3529_p2 : sub_ln581_8_fu_3535_p2);

assign sh_amt_7_fu_5646_p3 = ((icmp_ln581_4_fu_5628_p2[0:0] == 1'b1) ? add_ln581_4_fu_5634_p2 : sub_ln581_4_fu_5640_p2);

assign sh_amt_8_fu_2369_p3 = ((icmp_ln581_9_fu_2351_p2[0:0] == 1'b1) ? add_ln581_9_fu_2357_p2 : sub_ln581_9_fu_2363_p2);

assign sh_amt_9_fu_5943_p3 = ((icmp_ln581_6_fu_5925_p2[0:0] == 1'b1) ? add_ln581_6_fu_5931_p2 : sub_ln581_6_fu_5937_p2);

assign sh_amt_fu_2929_p3 = ((icmp_ln581_fu_2911_p2[0:0] == 1'b1) ? add_ln581_fu_2917_p2 : sub_ln581_fu_2923_p2);

assign shl_ln211_1_fu_360_p3 = {{trunc_ln211_fu_356_p1}, {4'd0}};

assign shl_ln2_fu_590_p3 = {{add_ln221_2_fu_584_p2}, {4'd0}};

assign shl_ln3_fu_4020_p3 = {{tmp_38_fu_4011_p4}, {4'd0}};

assign shl_ln604_10_fu_3883_p2 = trunc_ln583_10_fu_3839_p1 << sext_ln581_10_fu_3829_p1;

assign shl_ln604_11_fu_2711_p2 = trunc_ln583_11_fu_2667_p1 << sext_ln581_11_fu_2657_p1;

assign shl_ln604_1_fu_5155_p2 = trunc_ln583_4_fu_5103_p1 << sext_ln581_1_fu_5093_p1;

assign shl_ln604_2_fu_2185_p2 = trunc_ln583_1_reg_6418 << sext_ln581_2_fu_2162_p1;

assign shl_ln604_3_fu_5376_p2 = trunc_ln583_5_fu_5312_p1 << sext_ln581_3_fu_5302_p1;

assign shl_ln604_4_fu_5708_p2 = trunc_ln583_7_fu_5664_p1 << sext_ln581_4_fu_5654_p1;

assign shl_ln604_5_fu_3374_p2 = trunc_ln583_2_reg_6538 << sext_ln581_5_fu_3351_p1;

assign shl_ln604_6_fu_6005_p2 = trunc_ln583_9_fu_5961_p1 << sext_ln581_6_fu_5951_p1;

assign shl_ln604_7_fu_2225_p2 = trunc_ln583_3_reg_6453 << sext_ln581_7_fu_2203_p1;

assign shl_ln604_8_fu_3603_p2 = trunc_ln583_6_fu_3559_p1 << sext_ln581_8_fu_3549_p1;

assign shl_ln604_9_fu_2431_p2 = trunc_ln583_8_fu_2387_p1 << sext_ln581_9_fu_2377_p1;

assign shl_ln604_fu_3320_p2 = trunc_ln583_fu_3306_p1 << sext_ln581_fu_3303_p1;

assign shl_ln949_3_fu_4151_p2 = 32'd1 << lsb_index_6_fu_4109_p2;

assign shl_ln949_4_fu_1453_p2 = 32'd1 << lsb_index_3_fu_1411_p2;

assign shl_ln949_5_fu_4452_p2 = 32'd1 << lsb_index_7_fu_4410_p2;

assign shl_ln949_6_fu_1136_p2 = 32'd1 << lsb_index_4_fu_1094_p2;

assign shl_ln949_7_fu_846_p2 = 32'd1 << lsb_index_5_fu_804_p2;

assign shl_ln949_8_fu_4737_p2 = 32'd1 << lsb_index_8_fu_4695_p2;

assign shl_ln949_fu_494_p2 = 32'd1 << lsb_index_fu_452_p2;

assign shl_ln959_3_fu_4223_p2 = zext_ln959_6_fu_4209_p1 << zext_ln959_7_fu_4219_p1;

assign shl_ln959_4_fu_1525_p2 = zext_ln959_8_fu_1511_p1 << zext_ln959_9_fu_1521_p1;

assign shl_ln959_5_fu_4524_p2 = zext_ln959_10_fu_4510_p1 << zext_ln959_11_fu_4520_p1;

assign shl_ln959_6_fu_1208_p2 = zext_ln959_12_fu_1194_p1 << zext_ln959_13_fu_1204_p1;

assign shl_ln959_7_fu_936_p2 = zext_ln959_14_fu_924_p1 << zext_ln959_15_fu_932_p1;

assign shl_ln959_8_fu_4809_p2 = zext_ln959_16_fu_4795_p1 << zext_ln959_17_fu_4805_p1;

assign shl_ln959_fu_644_p2 = zext_ln959_fu_632_p1 << zext_ln959_5_fu_640_p1;

assign shl_ln_fu_338_p3 = {{i_2_reg_6133}, {13'd0}};

assign sub_ln221_fu_572_p2 = (num_points_load_reg_6148 - zext_ln221_reg_6196);

assign sub_ln581_10_fu_3815_p2 = (12'd20 - F2_10_fu_3797_p2);

assign sub_ln581_11_fu_2643_p2 = (12'd20 - F2_11_fu_2625_p2);

assign sub_ln581_1_fu_5079_p2 = (12'd20 - F2_4_fu_5061_p2);

assign sub_ln581_2_fu_1766_p2 = (12'd20 - F2_1_fu_1748_p2);

assign sub_ln581_3_fu_5288_p2 = (12'd20 - F2_5_fu_5270_p2);

assign sub_ln581_4_fu_5640_p2 = (12'd20 - F2_7_fu_5622_p2);

assign sub_ln581_5_fu_3123_p2 = (12'd20 - F2_2_fu_3105_p2);

assign sub_ln581_6_fu_5937_p2 = (12'd20 - F2_9_fu_5919_p2);

assign sub_ln581_7_fu_2006_p2 = (12'd20 - F2_3_fu_1988_p2);

assign sub_ln581_8_fu_3535_p2 = (12'd20 - F2_6_fu_3517_p2);

assign sub_ln581_9_fu_2363_p2 = (12'd20 - F2_8_fu_2345_p2);

assign sub_ln581_fu_2923_p2 = (12'd20 - F2_fu_2905_p2);

assign sub_ln944_3_fu_4103_p2 = (32'd32 - l_3_fu_4095_p3);

assign sub_ln944_4_fu_1405_p2 = (32'd32 - l_4_fu_1397_p3);

assign sub_ln944_5_fu_4404_p2 = (32'd32 - l_5_fu_4396_p3);

assign sub_ln944_6_fu_1088_p2 = (32'd32 - l_6_fu_1080_p3);

assign sub_ln944_7_fu_798_p2 = (32'd32 - l_7_fu_790_p3);

assign sub_ln944_8_fu_4689_p2 = (32'd32 - l_8_fu_4681_p3);

assign sub_ln944_fu_446_p2 = (32'd32 - l_fu_438_p3);

assign sub_ln947_3_fu_1437_p2 = ($signed(6'd57) - $signed(trunc_ln947_3_fu_1433_p1));

assign sub_ln947_4_fu_1120_p2 = ($signed(6'd57) - $signed(trunc_ln947_4_fu_1116_p1));

assign sub_ln947_5_fu_830_p2 = ($signed(6'd57) - $signed(trunc_ln947_5_fu_826_p1));

assign sub_ln947_6_fu_4135_p2 = ($signed(6'd57) - $signed(trunc_ln947_6_fu_4131_p1));

assign sub_ln947_7_fu_4436_p2 = ($signed(6'd57) - $signed(trunc_ln947_7_fu_4432_p1));

assign sub_ln947_8_fu_4721_p2 = ($signed(6'd57) - $signed(trunc_ln947_8_fu_4717_p1));

assign sub_ln947_fu_478_p2 = ($signed(6'd57) - $signed(trunc_ln947_fu_474_p1));

assign sub_ln959_3_fu_4213_p2 = (32'd25 - sub_ln944_3_fu_4103_p2);

assign sub_ln959_4_fu_1515_p2 = (32'd25 - sub_ln944_4_fu_1405_p2);

assign sub_ln959_5_fu_4514_p2 = (32'd25 - sub_ln944_5_fu_4404_p2);

assign sub_ln959_6_fu_1198_p2 = (32'd25 - sub_ln944_6_fu_1088_p2);

assign sub_ln959_7_fu_927_p2 = (32'd25 - sub_ln944_7_reg_6269);

assign sub_ln959_8_fu_4799_p2 = (32'd25 - sub_ln944_8_fu_4689_p2);

assign sub_ln959_fu_635_p2 = (32'd25 - sub_ln944_reg_6217);

assign sub_ln964_3_fu_4313_p2 = (8'd12 - trunc_ln943_6_fu_4309_p1);

assign sub_ln964_4_fu_1613_p2 = (8'd12 - trunc_ln943_3_reg_6379);

assign sub_ln964_5_fu_4614_p2 = (8'd12 - trunc_ln943_7_fu_4610_p1);

assign sub_ln964_6_fu_1296_p2 = (8'd12 - trunc_ln943_4_reg_6321);

assign sub_ln964_7_fu_1003_p2 = (8'd12 - trunc_ln943_5_reg_6285);

assign sub_ln964_8_fu_4899_p2 = (8'd12 - trunc_ln943_8_fu_4895_p1);

assign sub_ln964_fu_711_p2 = (8'd12 - trunc_ln943_reg_6233);

assign tmp_100_fu_5488_p3 = shl_ln604_1_fu_5155_p2[32'd31];

assign tmp_101_fu_5512_p3 = ashr_ln586_1_fu_5137_p2[32'd31];

assign tmp_102_fu_5520_p3 = man_V_14_fu_5054_p3[32'd31];

assign tmp_104_fu_3569_p4 = {{sh_amt_6_fu_3541_p3[11:5]}};

assign tmp_105_fu_2243_p3 = select_ln603_2_fu_2197_p3[32'd31];

assign tmp_107_fu_5674_p4 = {{sh_amt_7_fu_5646_p3[11:5]}};

assign tmp_108_fu_5836_p3 = select_ln603_14_reg_6727[32'd31];

assign tmp_10_i_fu_4325_p3 = {{p_Result_165_reg_6597}, {add_ln964_3_fu_4319_p2}};

assign tmp_110_fu_2397_p4 = {{sh_amt_8_fu_2369_p3[11:5]}};

assign tmp_111_fu_3433_p3 = select_ln603_5_fu_3386_p3[32'd31];

assign tmp_113_fu_5971_p4 = {{sh_amt_9_fu_5943_p3[11:5]}};

assign tmp_115_fu_3849_p4 = {{sh_amt_10_fu_3821_p3[11:5]}};

assign tmp_116_fu_2261_p3 = select_ln603_8_fu_2237_p3[32'd31];

assign tmp_118_fu_2677_p4 = {{sh_amt_11_fu_2649_p3[11:5]}};

assign tmp_11_i_fu_1624_p3 = {{p_Result_134_reg_6364}, {add_ln964_4_fu_1618_p2}};

assign tmp_12_i_fu_4626_p3 = {{p_Result_170_reg_6625}, {add_ln964_5_fu_4620_p2}};

assign tmp_17_i_fu_1307_p3 = {{p_Result_141_reg_6306}, {add_ln964_6_fu_1301_p2}};

assign tmp_18_i_fu_4911_p3 = {{p_Result_177_reg_6642}, {add_ln964_8_fu_4905_p2}};

assign tmp_22_i_fu_1014_p3 = {{p_Result_147_reg_6259}, {add_ln964_7_fu_1008_p2}};

assign tmp_37_fu_619_p3 = {{lshr_ln2_fu_603_p4}, {add_ln221_3_fu_613_p2}};

assign tmp_38_fu_4011_p4 = {{num_points_load_reg_6148[12:1]}};

assign tmp_39_fu_4052_p3 = {{lshr_ln3_fu_4033_p4}, {trunc_ln_fu_4043_p4}};

assign tmp_51_fu_518_p3 = lsb_index_fu_452_p2[32'd31];

assign tmp_54_fu_1417_p4 = {{lsb_index_3_fu_1411_p2[31:1]}};

assign tmp_55_fu_1477_p3 = lsb_index_3_fu_1411_p2[32'd31];

assign tmp_58_fu_2949_p4 = {{sh_amt_fu_2929_p3[11:5]}};

assign tmp_59_fu_3312_p3 = bitcast_ln702_fu_3309_p1[32'd31];

assign tmp_61_fu_1100_p4 = {{lsb_index_4_fu_1094_p2[31:1]}};

assign tmp_62_fu_1160_p3 = lsb_index_4_fu_1094_p2[32'd31];

assign tmp_65_fu_1796_p4 = {{sh_amt_1_fu_1772_p3[11:5]}};

assign tmp_66_fu_2169_p3 = bitcast_ln702_4_fu_2165_p1[32'd31];

assign tmp_69_fu_810_p4 = {{lsb_index_5_fu_804_p2[31:1]}};

assign tmp_70_fu_870_p3 = lsb_index_5_fu_804_p2[32'd31];

assign tmp_73_fu_3153_p4 = {{sh_amt_2_fu_3129_p3[11:5]}};

assign tmp_74_fu_3358_p3 = bitcast_ln702_7_fu_3354_p1[32'd31];

assign tmp_76_fu_2036_p4 = {{sh_amt_3_fu_2012_p3[11:5]}};

assign tmp_77_fu_2209_p3 = bitcast_ln702_9_fu_2206_p1[32'd31];

assign tmp_78_fu_3392_p3 = shl_ln604_fu_3320_p2[32'd31];

assign tmp_79_fu_3279_p3 = ashr_ln586_fu_2973_p2[32'd31];

assign tmp_80_fu_3287_p3 = man_V_2_fu_2891_p3[32'd31];

assign tmp_83_fu_4115_p4 = {{lsb_index_6_fu_4109_p2[31:1]}};

assign tmp_84_fu_4175_p3 = lsb_index_6_fu_4109_p2[32'd31];

assign tmp_87_fu_4416_p4 = {{lsb_index_7_fu_4410_p2[31:1]}};

assign tmp_88_fu_4476_p3 = lsb_index_7_fu_4410_p2[32'd31];

assign tmp_91_fu_5113_p4 = {{sh_amt_4_fu_5085_p3[11:5]}};

assign tmp_92_fu_5147_p3 = bitcast_ln702_1_fu_5143_p1[32'd31];

assign tmp_94_fu_4701_p4 = {{lsb_index_8_fu_4695_p2[31:1]}};

assign tmp_95_fu_4761_p3 = lsb_index_8_fu_4695_p2[32'd31];

assign tmp_98_fu_5322_p4 = {{sh_amt_5_fu_5294_p3[11:5]}};

assign tmp_99_fu_5360_p3 = bitcast_ln702_5_fu_5356_p1[32'd31];

assign tmp_9_i_fu_722_p3 = {{p_Result_129_reg_6207}, {add_ln964_fu_716_p2}};

assign tmp_V_14_fu_766_p2 = (32'd0 - z_bits_1_fu_756_p1);

assign tmp_V_16_fu_4069_p2 = (32'd0 - z_bits_2_fu_4065_p1);

assign tmp_V_fu_414_p2 = (32'd0 - z_bits_fu_404_p1);

assign tmp_fu_458_p4 = {{lsb_index_fu_452_p2[31:1]}};

assign tmp_s_fu_387_p3 = {{lshr_ln_fu_373_p4}, {trunc_ln211_1_fu_383_p1}};

assign trunc_ln211_1_fu_383_p1 = ap_phi_mux_j_phi_fu_232_p4[8:0];

assign trunc_ln211_fu_356_p1 = ap_phi_mux_j_phi_fu_232_p4[11:0];

assign trunc_ln221_1_fu_580_p1 = sub_ln221_fu_572_p2[8:0];

assign trunc_ln221_fu_576_p1 = sub_ln221_fu_572_p2[11:0];

assign trunc_ln555_10_fu_3735_p1 = ireg_6_fu_3731_p1[62:0];

assign trunc_ln555_11_fu_2563_p1 = ireg_7_fu_2559_p1[62:0];

assign trunc_ln555_1_fu_1686_p1 = ireg_1_fu_1682_p1[62:0];

assign trunc_ln555_2_fu_3043_p1 = ireg_2_fu_3039_p1[62:0];

assign trunc_ln555_3_fu_1926_p1 = ireg_3_fu_1922_p1[62:0];

assign trunc_ln555_4_fu_4966_p1 = ireg_8_fu_4962_p1[62:0];

assign trunc_ln555_5_fu_5002_p1 = ireg_9_fu_4998_p1[62:0];

assign trunc_ln555_6_fu_3455_p1 = ireg_4_fu_3451_p1[62:0];

assign trunc_ln555_7_fu_5560_p1 = ireg_10_fu_5556_p1[62:0];

assign trunc_ln555_8_fu_2283_p1 = ireg_5_fu_2279_p1[62:0];

assign trunc_ln555_9_fu_5857_p1 = ireg_11_fu_5853_p1[62:0];

assign trunc_ln555_fu_2843_p1 = ireg_fu_2839_p1[62:0];

assign trunc_ln565_10_fu_3761_p1 = ireg_6_fu_3731_p1[51:0];

assign trunc_ln565_11_fu_2589_p1 = ireg_7_fu_2559_p1[51:0];

assign trunc_ln565_1_fu_1712_p1 = ireg_1_fu_1682_p1[51:0];

assign trunc_ln565_2_fu_3069_p1 = ireg_2_fu_3039_p1[51:0];

assign trunc_ln565_3_fu_1952_p1 = ireg_3_fu_1922_p1[51:0];

assign trunc_ln565_4_fu_4988_p1 = ireg_8_fu_4962_p1[51:0];

assign trunc_ln565_5_fu_5024_p1 = ireg_9_fu_4998_p1[51:0];

assign trunc_ln565_6_fu_3481_p1 = ireg_4_fu_3451_p1[51:0];

assign trunc_ln565_7_fu_5586_p1 = ireg_10_fu_5556_p1[51:0];

assign trunc_ln565_8_fu_2309_p1 = ireg_5_fu_2279_p1[51:0];

assign trunc_ln565_9_fu_5883_p1 = ireg_11_fu_5853_p1[51:0];

assign trunc_ln565_fu_2869_p1 = ireg_fu_2839_p1[51:0];

assign trunc_ln583_10_fu_3839_p1 = man_V_32_fu_3783_p3[31:0];

assign trunc_ln583_11_fu_2667_p1 = man_V_35_fu_2611_p3[31:0];

assign trunc_ln583_1_fu_1786_p1 = man_V_5_fu_1734_p3[31:0];

assign trunc_ln583_2_fu_3143_p1 = man_V_8_fu_3091_p3[31:0];

assign trunc_ln583_3_fu_2026_p1 = man_V_11_fu_1974_p3[31:0];

assign trunc_ln583_4_fu_5103_p1 = man_V_14_fu_5054_p3[31:0];

assign trunc_ln583_5_fu_5312_p1 = man_V_17_fu_5263_p3[31:0];

assign trunc_ln583_6_fu_3559_p1 = man_V_20_fu_3503_p3[31:0];

assign trunc_ln583_7_fu_5664_p1 = man_V_23_fu_5608_p3[31:0];

assign trunc_ln583_8_fu_2387_p1 = man_V_26_fu_2331_p3[31:0];

assign trunc_ln583_9_fu_5961_p1 = man_V_29_fu_5905_p3[31:0];

assign trunc_ln583_fu_3306_p1 = man_V_2_reg_6497[31:0];

assign trunc_ln586_10_fu_3585_p1 = sh_amt_6_fu_3541_p3[5:0];

assign trunc_ln586_11_fu_3599_p1 = ashr_ln586_8_fu_3593_p2[31:0];

assign trunc_ln586_12_fu_5690_p1 = sh_amt_7_fu_5646_p3[5:0];

assign trunc_ln586_13_fu_5704_p1 = ashr_ln586_4_fu_5698_p2[31:0];

assign trunc_ln586_14_fu_2413_p1 = sh_amt_8_fu_2369_p3[5:0];

assign trunc_ln586_15_fu_2427_p1 = ashr_ln586_9_fu_2421_p2[31:0];

assign trunc_ln586_16_fu_5987_p1 = sh_amt_9_fu_5943_p3[5:0];

assign trunc_ln586_17_fu_6001_p1 = ashr_ln586_6_fu_5995_p2[31:0];

assign trunc_ln586_18_fu_3865_p1 = sh_amt_10_fu_3821_p3[5:0];

assign trunc_ln586_19_fu_3879_p1 = ashr_ln586_10_fu_3873_p2[31:0];

assign trunc_ln586_1_fu_1812_p1 = sh_amt_1_fu_1772_p3[5:0];

assign trunc_ln586_20_fu_2693_p1 = sh_amt_11_fu_2649_p3[5:0];

assign trunc_ln586_21_fu_2707_p1 = ashr_ln586_11_fu_2701_p2[31:0];

assign trunc_ln586_2_fu_1826_p1 = ashr_ln586_2_fu_1820_p2[31:0];

assign trunc_ln586_3_fu_3169_p1 = sh_amt_2_fu_3129_p3[5:0];

assign trunc_ln586_4_fu_3183_p1 = ashr_ln586_5_fu_3177_p2[31:0];

assign trunc_ln586_5_fu_2052_p1 = sh_amt_3_fu_2012_p3[5:0];

assign trunc_ln586_6_fu_2066_p1 = ashr_ln586_7_fu_2060_p2[31:0];

assign trunc_ln586_7_fu_5129_p1 = sh_amt_4_fu_5085_p3[5:0];

assign trunc_ln586_8_fu_5338_p1 = sh_amt_5_fu_5294_p3[5:0];

assign trunc_ln586_9_fu_5352_p1 = ashr_ln586_3_fu_5346_p2[31:0];

assign trunc_ln586_fu_2965_p1 = sh_amt_fu_2929_p3[5:0];

assign trunc_ln943_3_fu_1599_p1 = l_4_fu_1397_p3[7:0];

assign trunc_ln943_4_fu_1282_p1 = l_6_fu_1080_p3[7:0];

assign trunc_ln943_5_fu_920_p1 = l_7_fu_790_p3[7:0];

assign trunc_ln943_6_fu_4309_p1 = l_3_fu_4095_p3[7:0];

assign trunc_ln943_7_fu_4610_p1 = l_5_fu_4396_p3[7:0];

assign trunc_ln943_8_fu_4895_p1 = l_8_fu_4681_p3[7:0];

assign trunc_ln943_fu_568_p1 = l_fu_438_p3[7:0];

assign trunc_ln947_3_fu_1433_p1 = sub_ln944_4_fu_1405_p2[5:0];

assign trunc_ln947_4_fu_1116_p1 = sub_ln944_6_fu_1088_p2[5:0];

assign trunc_ln947_5_fu_826_p1 = sub_ln944_7_fu_798_p2[5:0];

assign trunc_ln947_6_fu_4131_p1 = sub_ln944_3_fu_4103_p2[5:0];

assign trunc_ln947_7_fu_4432_p1 = sub_ln944_5_fu_4404_p2[5:0];

assign trunc_ln947_8_fu_4717_p1 = sub_ln944_8_fu_4689_p2[5:0];

assign trunc_ln947_fu_474_p1 = sub_ln944_fu_446_p2[5:0];

assign trunc_ln_fu_4043_p4 = {{num_points_load_reg_6148[9:1]}};

assign xor_ln571_10_fu_3889_p2 = (icmp_ln571_10_fu_3791_p2 ^ 1'd1);

assign xor_ln571_11_fu_2717_p2 = (icmp_ln571_11_fu_2619_p2 ^ 1'd1);

assign xor_ln571_1_fu_1830_p2 = (icmp_ln571_2_fu_1742_p2 ^ 1'd1);

assign xor_ln571_2_fu_3187_p2 = (icmp_ln571_5_fu_3099_p2 ^ 1'd1);

assign xor_ln571_3_fu_2070_p2 = (icmp_ln571_7_fu_1982_p2 ^ 1'd1);

assign xor_ln571_4_fu_5161_p2 = (icmp_ln571_1_reg_6695 ^ 1'd1);

assign xor_ln571_5_fu_5382_p2 = (icmp_ln571_3_reg_6716 ^ 1'd1);

assign xor_ln571_6_fu_3609_p2 = (icmp_ln571_8_fu_3511_p2 ^ 1'd1);

assign xor_ln571_7_fu_5714_p2 = (icmp_ln571_4_fu_5616_p2 ^ 1'd1);

assign xor_ln571_8_fu_2437_p2 = (icmp_ln571_9_fu_2339_p2 ^ 1'd1);

assign xor_ln571_9_fu_6011_p2 = (icmp_ln571_6_fu_5913_p2 ^ 1'd1);

assign xor_ln571_fu_3326_p2 = (icmp_ln571_reg_6502 ^ 1'd1);

assign xor_ln581_10_fu_3931_p2 = (or_ln581_10_fu_3925_p2 ^ 1'd1);

assign xor_ln581_11_fu_2759_p2 = (or_ln581_11_fu_2753_p2 ^ 1'd1);

assign xor_ln581_1_fu_1884_p2 = (or_ln581_1_fu_1878_p2 ^ 1'd1);

assign xor_ln581_2_fu_3241_p2 = (or_ln581_2_fu_3235_p2 ^ 1'd1);

assign xor_ln581_3_fu_2124_p2 = (or_ln581_3_fu_2118_p2 ^ 1'd1);

assign xor_ln581_4_fu_5213_p2 = (or_ln581_4_fu_5207_p2 ^ 1'd1);

assign xor_ln581_5_fu_5434_p2 = (or_ln581_5_fu_5428_p2 ^ 1'd1);

assign xor_ln581_6_fu_3651_p2 = (or_ln581_6_fu_3645_p2 ^ 1'd1);

assign xor_ln581_7_fu_5756_p2 = (or_ln581_7_fu_5750_p2 ^ 1'd1);

assign xor_ln581_8_fu_2479_p2 = (or_ln581_8_fu_2473_p2 ^ 1'd1);

assign xor_ln581_9_fu_6053_p2 = (or_ln581_9_fu_6047_p2 ^ 1'd1);

assign xor_ln581_fu_3021_p2 = (or_ln581_fu_3015_p2 ^ 1'd1);

assign xor_ln582_10_fu_3907_p2 = (or_ln582_10_fu_3901_p2 ^ 1'd1);

assign xor_ln582_11_fu_2735_p2 = (or_ln582_11_fu_2729_p2 ^ 1'd1);

assign xor_ln582_1_fu_1848_p2 = (or_ln582_1_fu_1842_p2 ^ 1'd1);

assign xor_ln582_2_fu_3205_p2 = (or_ln582_2_fu_3199_p2 ^ 1'd1);

assign xor_ln582_3_fu_2088_p2 = (or_ln582_3_fu_2082_p2 ^ 1'd1);

assign xor_ln582_4_fu_5177_p2 = (or_ln582_4_fu_5172_p2 ^ 1'd1);

assign xor_ln582_5_fu_5398_p2 = (or_ln582_5_fu_5393_p2 ^ 1'd1);

assign xor_ln582_6_fu_3627_p2 = (or_ln582_6_fu_3621_p2 ^ 1'd1);

assign xor_ln582_7_fu_5732_p2 = (or_ln582_7_fu_5726_p2 ^ 1'd1);

assign xor_ln582_8_fu_2455_p2 = (or_ln582_8_fu_2449_p2 ^ 1'd1);

assign xor_ln582_9_fu_6029_p2 = (or_ln582_9_fu_6023_p2 ^ 1'd1);

assign xor_ln582_fu_2985_p2 = (or_ln582_fu_2979_p2 ^ 1'd1);

assign xor_ln585_10_fu_3943_p2 = (icmp_ln585_10_fu_3843_p2 ^ 1'd1);

assign xor_ln585_11_fu_2771_p2 = (icmp_ln585_11_fu_2671_p2 ^ 1'd1);

assign xor_ln585_1_fu_1866_p2 = (icmp_ln585_2_fu_1790_p2 ^ 1'd1);

assign xor_ln585_2_fu_3223_p2 = (icmp_ln585_5_fu_3147_p2 ^ 1'd1);

assign xor_ln585_3_fu_2106_p2 = (icmp_ln585_7_fu_2030_p2 ^ 1'd1);

assign xor_ln585_4_fu_5195_p2 = (icmp_ln585_1_fu_5107_p2 ^ 1'd1);

assign xor_ln585_5_fu_5416_p2 = (icmp_ln585_3_fu_5316_p2 ^ 1'd1);

assign xor_ln585_6_fu_3663_p2 = (icmp_ln585_8_fu_3563_p2 ^ 1'd1);

assign xor_ln585_7_fu_5768_p2 = (icmp_ln585_4_fu_5668_p2 ^ 1'd1);

assign xor_ln585_8_fu_2491_p2 = (icmp_ln585_9_fu_2391_p2 ^ 1'd1);

assign xor_ln585_9_fu_6065_p2 = (icmp_ln585_6_fu_5965_p2 ^ 1'd1);

assign xor_ln585_fu_3003_p2 = (icmp_ln585_fu_2943_p2 ^ 1'd1);

assign xor_ln949_3_fu_1485_p2 = (tmp_55_fu_1477_p3 ^ 1'd1);

assign xor_ln949_4_fu_1168_p2 = (tmp_62_fu_1160_p3 ^ 1'd1);

assign xor_ln949_5_fu_878_p2 = (tmp_70_fu_870_p3 ^ 1'd1);

assign xor_ln949_6_fu_4183_p2 = (tmp_84_fu_4175_p3 ^ 1'd1);

assign xor_ln949_7_fu_4484_p2 = (tmp_88_fu_4476_p3 ^ 1'd1);

assign xor_ln949_8_fu_4769_p2 = (tmp_95_fu_4761_p3 ^ 1'd1);

assign xor_ln949_fu_526_p2 = (tmp_51_fu_518_p3 ^ 1'd1);

assign z_bits_1_fu_756_p1 = points_q0[31:0];

assign z_bits_2_fu_4065_p1 = points_q0[31:0];

assign z_bits_fu_404_p1 = points_q0[31:0];

assign zext_ln211_fu_395_p1 = tmp_s_fu_387_p3;

assign zext_ln221_1_fu_627_p1 = tmp_37_fu_619_p3;

assign zext_ln221_fu_400_p1 = ap_phi_mux_j_phi_fu_232_p4;

assign zext_ln257_fu_4060_p1 = tmp_39_fu_4052_p3;

assign zext_ln368_1_fu_4946_p1 = p_Result_169_reg_6653;

assign zext_ln368_2_fu_1349_p1 = p_Result_140_reg_6296;

assign zext_ln368_3_fu_4954_p1 = p_Result_176_reg_6614;

assign zext_ln368_4_fu_1674_p1 = p_Result_151_reg_6390;

assign zext_ln368_5_fu_1357_p1 = p_Result_154_reg_6337;

assign zext_ln368_fu_1666_p1 = p_Result_133_reg_6354;

assign zext_ln455_10_fu_3757_p1 = exp_tmp_10_fu_3747_p4;

assign zext_ln455_11_fu_2585_p1 = exp_tmp_11_fu_2575_p4;

assign zext_ln455_1_fu_5034_p1 = exp_tmp_1_reg_6685;

assign zext_ln455_2_fu_1708_p1 = exp_tmp_2_fu_1698_p4;

assign zext_ln455_3_fu_5243_p1 = exp_tmp_3_reg_6706;

assign zext_ln455_4_fu_5582_p1 = exp_tmp_4_fu_5572_p4;

assign zext_ln455_5_fu_3065_p1 = exp_tmp_5_fu_3055_p4;

assign zext_ln455_6_fu_5879_p1 = exp_tmp_6_fu_5869_p4;

assign zext_ln455_7_fu_1948_p1 = exp_tmp_7_fu_1938_p4;

assign zext_ln455_8_fu_3477_p1 = exp_tmp_8_fu_3467_p4;

assign zext_ln455_9_fu_2305_p1 = exp_tmp_9_fu_2295_p4;

assign zext_ln455_fu_2865_p1 = exp_tmp_fu_2855_p4;

assign zext_ln569_10_fu_3773_p1 = p_Result_162_fu_3765_p3;

assign zext_ln569_11_fu_2601_p1 = p_Result_164_fu_2593_p3;

assign zext_ln569_1_fu_5044_p1 = p_Result_175_fu_5037_p3;

assign zext_ln569_2_fu_1724_p1 = p_Result_146_fu_1716_p3;

assign zext_ln569_3_fu_5253_p1 = p_Result_182_fu_5246_p3;

assign zext_ln569_4_fu_5598_p1 = p_Result_184_fu_5590_p3;

assign zext_ln569_5_fu_3081_p1 = p_Result_153_fu_3073_p3;

assign zext_ln569_6_fu_5895_p1 = p_Result_186_fu_5887_p3;

assign zext_ln569_7_fu_1964_p1 = p_Result_156_fu_1956_p3;

assign zext_ln569_8_fu_3493_p1 = p_Result_158_fu_3485_p3;

assign zext_ln569_9_fu_2321_p1 = p_Result_160_fu_2313_p3;

assign zext_ln569_fu_2881_p1 = p_Result_139_fu_2873_p3;

assign zext_ln586_10_fu_3869_p1 = trunc_ln586_18_fu_3865_p1;

assign zext_ln586_11_fu_2697_p1 = trunc_ln586_20_fu_2693_p1;

assign zext_ln586_1_fu_5133_p1 = trunc_ln586_7_fu_5129_p1;

assign zext_ln586_2_fu_1816_p1 = trunc_ln586_1_fu_1812_p1;

assign zext_ln586_3_fu_5342_p1 = trunc_ln586_8_fu_5338_p1;

assign zext_ln586_4_fu_5694_p1 = trunc_ln586_12_fu_5690_p1;

assign zext_ln586_5_fu_3173_p1 = trunc_ln586_3_fu_3169_p1;

assign zext_ln586_6_fu_5991_p1 = trunc_ln586_16_fu_5987_p1;

assign zext_ln586_7_fu_2056_p1 = trunc_ln586_5_fu_2052_p1;

assign zext_ln586_8_fu_3589_p1 = trunc_ln586_10_fu_3585_p1;

assign zext_ln586_9_fu_2417_p1 = trunc_ln586_14_fu_2413_p1;

assign zext_ln586_fu_2969_p1 = trunc_ln586_fu_2965_p1;

assign zext_ln947_3_fu_1443_p1 = sub_ln947_3_fu_1437_p2;

assign zext_ln947_4_fu_1126_p1 = sub_ln947_4_fu_1120_p2;

assign zext_ln947_5_fu_836_p1 = sub_ln947_5_fu_830_p2;

assign zext_ln947_6_fu_4141_p1 = sub_ln947_6_fu_4135_p2;

assign zext_ln947_7_fu_4442_p1 = sub_ln947_7_fu_4436_p2;

assign zext_ln947_8_fu_4727_p1 = sub_ln947_8_fu_4721_p2;

assign zext_ln947_fu_484_p1 = sub_ln947_fu_478_p2;

assign zext_ln958_3_fu_1545_p1 = add_ln958_4_fu_1539_p2;

assign zext_ln958_4_fu_1228_p1 = add_ln958_6_fu_1222_p2;

assign zext_ln958_5_fu_947_p1 = add_ln958_7_fu_942_p2;

assign zext_ln958_6_fu_4243_p1 = add_ln958_3_fu_4237_p2;

assign zext_ln958_7_fu_4544_p1 = add_ln958_5_fu_4538_p2;

assign zext_ln958_8_fu_4829_p1 = add_ln958_8_fu_4823_p2;

assign zext_ln958_fu_655_p1 = add_ln958_fu_650_p2;

assign zext_ln959_10_fu_4510_p1 = m_80_fu_4381_p3;

assign zext_ln959_11_fu_4520_p1 = sub_ln959_5_fu_4514_p2;

assign zext_ln959_12_fu_1194_p1 = m_74_fu_1062_p3;

assign zext_ln959_13_fu_1204_p1 = sub_ln959_6_fu_1198_p2;

assign zext_ln959_14_fu_924_p1 = m_76_reg_6264;

assign zext_ln959_15_fu_932_p1 = sub_ln959_7_fu_927_p2;

assign zext_ln959_16_fu_4795_p1 = m_82_fu_4666_p3;

assign zext_ln959_17_fu_4805_p1 = sub_ln959_8_fu_4799_p2;

assign zext_ln959_5_fu_640_p1 = sub_ln959_fu_635_p2;

assign zext_ln959_6_fu_4209_p1 = m_78_fu_4080_p3;

assign zext_ln959_7_fu_4219_p1 = sub_ln959_3_fu_4213_p2;

assign zext_ln959_8_fu_1511_p1 = m_72_fu_1379_p3;

assign zext_ln959_9_fu_1521_p1 = sub_ln959_4_fu_1515_p2;

assign zext_ln959_fu_632_p1 = m_70_reg_6212;

assign zext_ln961_3_fu_4269_p1 = select_ln958_13_fu_4253_p3;

assign zext_ln961_4_fu_1571_p1 = select_ln958_7_fu_1555_p3;

assign zext_ln961_5_fu_4570_p1 = select_ln958_15_fu_4554_p3;

assign zext_ln961_6_fu_1254_p1 = select_ln958_9_fu_1238_p3;

assign zext_ln961_7_fu_964_p1 = select_ln958_11_reg_6280;

assign zext_ln961_8_fu_4855_p1 = select_ln958_17_fu_4839_p3;

assign zext_ln961_fu_672_p1 = select_ln958_reg_6228;

assign zext_ln962_3_fu_1603_p1 = m_73_reg_6369;

assign zext_ln962_4_fu_1286_p1 = m_75_reg_6311;

assign zext_ln962_5_fu_983_p1 = m_77_fu_973_p4;

assign zext_ln962_6_fu_4289_p1 = m_79_fu_4279_p4;

assign zext_ln962_7_fu_4590_p1 = m_81_fu_4580_p4;

assign zext_ln962_8_fu_4875_p1 = m_83_fu_4865_p4;

assign zext_ln962_fu_691_p1 = m_71_fu_681_p4;

always @ (posedge ap_clk) begin
    j_2_reg_6164[31] <= 1'b0;
    shl_ln_reg_6175[12:0] <= 13'b0000000000000;
    zext_ln221_reg_6196[31] <= 1'b0;
    zext_ln221_reg_6196_pp0_iter1_reg[31] <= 1'b0;
    bitcast_ln351_2_reg_6342[31] <= 1'b0;
    bitcast_ln351_4_reg_6348[31] <= 1'b0;
    bitcast_ln351_reg_6401[31] <= 1'b0;
    bitcast_ln351_3_reg_6407[31] <= 1'b0;
    bitcast_ln351_5_reg_6668[31] <= 1'b0;
    bitcast_ln351_6_reg_6674[31] <= 1'b0;
end

endmodule //system_top_p_find_left_and_right_boundaries6
