/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [36:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [37:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [5:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  reg [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_0z[2] ? celloutsig_1_2z[0] : celloutsig_1_1z;
  assign celloutsig_0_3z = ~(celloutsig_0_1z[10] & celloutsig_0_0z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z & in_data[11]);
  assign celloutsig_0_5z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_12z = ~(celloutsig_0_0z & in_data[45]);
  assign celloutsig_0_29z = ~(celloutsig_0_13z & celloutsig_0_17z);
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_5z } + in_data[146:143];
  assign celloutsig_0_11z = { celloutsig_0_2z[26:5], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z } + { in_data[41:25], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_22z = in_data[18:11] + { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_1_4z = in_data[143:136] / { 1'h1, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = in_data[173:171] / { 1'h1, celloutsig_1_5z[1:0] };
  assign celloutsig_0_6z = { in_data[34:29], celloutsig_0_0z, celloutsig_0_5z } / { 1'h1, celloutsig_0_1z[15:11], celloutsig_0_4z, in_data[0] };
  assign celloutsig_0_2z = in_data[95:58] / { 1'h1, in_data[50], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[40:25] == in_data[43:28];
  assign celloutsig_1_6z = celloutsig_1_0z[5:3] == celloutsig_1_5z;
  assign celloutsig_0_14z = { celloutsig_0_6z[5:4], celloutsig_0_10z } == { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_18z = celloutsig_0_2z[20:17] == { celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_20z = { celloutsig_0_6z[4:2], celloutsig_0_4z } || celloutsig_0_15z;
  assign celloutsig_0_16z = { celloutsig_0_9z[3:1], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_12z } < celloutsig_0_2z[29:15];
  assign celloutsig_1_5z = in_data[166:164] * celloutsig_1_4z[5:3];
  assign celloutsig_0_10z = celloutsig_0_0z & celloutsig_0_3z;
  assign celloutsig_0_17z = celloutsig_0_13z & celloutsig_0_7z;
  assign celloutsig_0_23z = celloutsig_0_2z[32] & celloutsig_0_3z;
  assign celloutsig_0_7z = ~^ celloutsig_0_6z[6:0];
  assign celloutsig_0_19z = ~^ celloutsig_0_2z[31:5];
  assign celloutsig_1_1z = ~^ { celloutsig_1_0z[5:1], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_4z } >> { celloutsig_1_4z[4], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_10z[8:1], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z } >> { celloutsig_1_11z[6:1], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_1z = in_data[56:39] >> { in_data[87:72], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_1z[9:4], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_14z } >> { celloutsig_0_11z[17:11], celloutsig_0_22z };
  assign celloutsig_1_10z = { in_data[113:106], celloutsig_1_9z } <<< { celloutsig_1_7z[8:1], celloutsig_1_9z };
  assign celloutsig_1_12z = { celloutsig_1_4z[5:0], celloutsig_1_4z, celloutsig_1_2z } <<< { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_3z } <<< celloutsig_0_6z[7:4];
  assign celloutsig_1_0z = in_data[127:122] <<< in_data[164:159];
  assign celloutsig_1_2z = in_data[173:170] ^ in_data[148:145];
  assign celloutsig_1_11z = { celloutsig_1_5z[2], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_3z } ^ in_data[181:169];
  assign celloutsig_1_16z = { celloutsig_1_14z[14:8], celloutsig_1_6z } ^ celloutsig_1_11z[12:5];
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_9z = in_data[85:80];
  assign celloutsig_1_19z = ~((celloutsig_1_14z[3] & celloutsig_1_12z[10]) | (in_data[122] & celloutsig_1_16z[5]));
  assign celloutsig_0_8z = ~((celloutsig_0_4z & celloutsig_0_6z[4]) | (celloutsig_0_1z[1] & celloutsig_0_4z));
  assign celloutsig_0_13z = ~((celloutsig_0_4z & celloutsig_0_8z) | (celloutsig_0_6z[6] & celloutsig_0_6z[5]));
  assign celloutsig_0_25z = ~((celloutsig_0_16z & celloutsig_0_13z) | (in_data[32] & celloutsig_0_9z[5]));
  assign { out_data[130:128], out_data[96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
