###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          369   # Number of WRITE/WRITEP commands
num_reads_done                 =      1316577   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1064107   # Number of read row buffer hits
num_read_cmds                  =      1316563   # Number of READ/READP commands
num_writes_done                =          376   # Number of read requests issued
num_write_row_hits             =          282   # Number of write row buffer hits
num_act_cmds                   =       253536   # Number of ACT commands
num_pre_cmds                   =       253524   # Number of PRE commands
num_ondemand_pres              =       240837   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9454409   # Cyles of rank active rank.0
rank_active_cycles.1           =      9262166   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       545591   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       737834   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1221371   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        34059   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        14916   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7526   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7864   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6841   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2254   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1243   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          991   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          910   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18980   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =            3   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            6   # Write cmd latency (cycles)
write_latency[140-159]         =            7   # Write cmd latency (cycles)
write_latency[160-179]         =            9   # Write cmd latency (cycles)
write_latency[180-199]         =            8   # Write cmd latency (cycles)
write_latency[200-]            =          335   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       364909   # Read request latency (cycles)
read_latency[40-59]            =       141791   # Read request latency (cycles)
read_latency[60-79]            =       140612   # Read request latency (cycles)
read_latency[80-99]            =        85518   # Read request latency (cycles)
read_latency[100-119]          =        72845   # Read request latency (cycles)
read_latency[120-139]          =        66376   # Read request latency (cycles)
read_latency[140-159]          =        52307   # Read request latency (cycles)
read_latency[160-179]          =        43643   # Read request latency (cycles)
read_latency[180-199]          =        37449   # Read request latency (cycles)
read_latency[200-]             =       311111   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.84205e+06   # Write energy
read_energy                    =  5.30838e+09   # Read energy
act_energy                     =  6.93674e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.61884e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.5416e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89955e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77959e+09   # Active standby energy rank.1
average_read_latency           =      169.198   # Average read request latency (cycles)
average_interarrival           =      7.59321   # Average request interarrival latency (cycles)
total_energy                   =  1.90037e+10   # Total energy (pJ)
average_power                  =      1900.37   # Average power (mW)
average_bandwidth              =       11.238   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          490   # Number of WRITE/WRITEP commands
num_reads_done                 =      1341633   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1188392   # Number of read row buffer hits
num_read_cmds                  =      1341629   # Number of READ/READP commands
num_writes_done                =          499   # Number of read requests issued
num_write_row_hits             =          397   # Number of write row buffer hits
num_act_cmds                   =       154008   # Number of ACT commands
num_pre_cmds                   =       153988   # Number of PRE commands
num_ondemand_pres              =       138324   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9375496   # Cyles of rank active rank.0
rank_active_cycles.1           =      9359110   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       624504   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       640890   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1244004   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        36072   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15037   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7756   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7696   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6990   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2435   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1269   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1140   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          890   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18848   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            2   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            1   # Write cmd latency (cycles)
write_latency[140-159]         =            1   # Write cmd latency (cycles)
write_latency[160-179]         =            9   # Write cmd latency (cycles)
write_latency[180-199]         =            2   # Write cmd latency (cycles)
write_latency[200-]            =          475   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       450185   # Read request latency (cycles)
read_latency[40-59]            =       168712   # Read request latency (cycles)
read_latency[60-79]            =       125921   # Read request latency (cycles)
read_latency[80-99]            =        81054   # Read request latency (cycles)
read_latency[100-119]          =        65452   # Read request latency (cycles)
read_latency[120-139]          =        57964   # Read request latency (cycles)
read_latency[140-159]          =        45737   # Read request latency (cycles)
read_latency[160-179]          =        37226   # Read request latency (cycles)
read_latency[180-199]          =        30928   # Read request latency (cycles)
read_latency[200-]             =       278448   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.44608e+06   # Write energy
read_energy                    =  5.40945e+09   # Read energy
act_energy                     =  4.21366e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.99762e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.07627e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85031e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84008e+09   # Active standby energy rank.1
average_read_latency           =      163.928   # Average read request latency (cycles)
average_interarrival           =      7.45074   # Average request interarrival latency (cycles)
total_energy                   =  1.88357e+10   # Total energy (pJ)
average_power                  =      1883.57   # Average power (mW)
average_bandwidth              =      11.4529   # Average bandwidth
