
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 432.078 ; gain = 163.145
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rpais/Desktop/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 504.969 ; gain = 29.383
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29976
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1868.129 ; gain = 341.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1_0' [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_2_0' [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_axi_smc_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_2_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_axi_smc_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_3_0' [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_axi_smc_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_3_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_axi_smc_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:889]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:1189]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:1532]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:1532]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 56 connections declared, but only 54 given [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:1532]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:1189]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:889]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:556]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:556]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:556]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:556]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:556]
INFO: [Synth 8-6157] synthesizing module 'design_1_srcnn_0_0' [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_srcnn_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_srcnn_0_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_srcnn_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_bundle_1_AWREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_bundle_1_WID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_bundle_1_ARREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_AWID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_AWADDR' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_AWLEN' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_AWSIZE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_AWBURST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_AWLOCK' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_AWREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_AWCACHE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_AWPROT' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_AWQOS' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_AWVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_WID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_WDATA' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_WSTRB' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_WLAST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_WVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_BREADY' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_weights_ARREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_AWID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_AWADDR' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_AWLEN' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_AWSIZE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_AWBURST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_AWLOCK' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_AWREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_AWCACHE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_AWPROT' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_AWQOS' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_AWVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_WID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_WDATA' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_WSTRB' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_WLAST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_WVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_BREADY' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_biases_ARREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_bundle_2_AWREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_bundle_2_WID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7071] port 'm_axi_bundle_2_ARREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-7023] instance 'srcnn_0' of module 'design_1_srcnn_0_0' has 180 connections declared, but only 137 given [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:563]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/.Xil/Vivado-24060-400p1l1760g0508/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp2_awready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp2_wready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp2_bresp' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp2_bvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp3_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp3_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp4_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp4_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp5_awready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp5_wready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp5_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp5_bresp' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp5_bvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'saxigp5_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 204 connections declared, but only 185 given [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:701]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1966.449 ; gain = 439.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1966.449 ; gain = 439.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1966.449 ; gain = 439.707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1966.449 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/design_1_srcnn_0_0/design_1_srcnn_0_0_in_context.xdc] for cell 'design_1_i/srcnn_0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/design_1_srcnn_0_0/design_1_srcnn_0_0_in_context.xdc] for cell 'design_1_i/srcnn_0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1966.449 ; gain = 0.000
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'design_1_i/axi_smc_1'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'design_1_i/axi_smc_1'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0/design_1_axi_smc_2_0_in_context.xdc] for cell 'design_1_i/axi_smc_2'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0/design_1_axi_smc_2_0_in_context.xdc] for cell 'design_1_i/axi_smc_2'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/design_1_axi_smc_3_0/design_1_axi_smc_3_0_in_context.xdc] for cell 'design_1_i/axi_smc_3'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/design_1_axi_smc_3_0/design_1_axi_smc_3_0_in_context.xdc] for cell 'design_1_i/axi_smc_3'
Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1966.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1966.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1967.461 ; gain = 440.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1967.461 ; gain = 440.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/srcnn_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_3. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1968.410 ; gain = 441.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1968.410 ; gain = 441.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1968.410 ; gain = 441.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2520.820 ; gain = 994.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2520.820 ; gain = 994.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2532.145 ; gain = 1005.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2545.973 ; gain = 1019.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2545.973 ; gain = 1019.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2545.973 ; gain = 1019.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2545.973 ; gain = 1019.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2545.973 ; gain = 1019.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2545.973 ; gain = 1019.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_auto_ds_0           |         1|
|2     |design_1_auto_pc_0           |         1|
|3     |design_1_axi_smc_0           |         1|
|4     |design_1_axi_smc_1_0         |         1|
|5     |design_1_axi_smc_2_0         |         1|
|6     |design_1_axi_smc_3_0         |         1|
|7     |design_1_rst_ps8_0_99M_0     |         1|
|8     |design_1_srcnn_0_0           |         1|
|9     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     1|
|2     |design_1_auto_pc           |     1|
|3     |design_1_axi_smc           |     1|
|4     |design_1_axi_smc_1         |     1|
|5     |design_1_axi_smc_2         |     1|
|6     |design_1_axi_smc_3         |     1|
|7     |design_1_rst_ps8_0_99M     |     1|
|8     |design_1_srcnn_0           |     1|
|9     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2545.973 ; gain = 1019.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 2545.973 ; gain = 1019.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2545.973 ; gain = 1019.230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2545.973 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2596.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 214a701
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 2601.098 ; gain = 2096.129
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 20:34:45 2023...
