CLK_signal=P
FPGA-CLK=FPGA-CLK
PB7=P
PB8=P
