{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648489372011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648489372011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 14:42:51 2022 " "Processing started: Mon Mar 28 14:42:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648489372011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648489372011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648489372011 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1648489372243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.sv 1 1 " "Found 1 design units, including 1 entities, in source file part5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648489372276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648489372276 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX1 part5.sv(3) " "Verilog HDL Module Declaration error at part5.sv(3): top module port \"HEX1\" is not found in the port list" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1648489372276 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX2 part5.sv(3) " "Verilog HDL Module Declaration error at part5.sv(3): top module port \"HEX2\" is not found in the port list" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1648489372276 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX3 part5.sv(3) " "Verilog HDL Module Declaration error at part5.sv(3): top module port \"HEX3\" is not found in the port list" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1648489372276 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX4 part5.sv(3) " "Verilog HDL Module Declaration error at part5.sv(3): top module port \"HEX4\" is not found in the port list" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1648489372276 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX5 part5.sv(3) " "Verilog HDL Module Declaration error at part5.sv(3): top module port \"HEX5\" is not found in the port list" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1648489372276 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX6 part5.sv(3) " "Verilog HDL Module Declaration error at part5.sv(3): top module port \"HEX6\" is not found in the port list" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1648489372276 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX7 part5.sv(3) " "Verilog HDL Module Declaration error at part5.sv(3): top module port \"HEX7\" is not found in the port list" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1648489372276 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648489372324 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 28 14:42:52 2022 " "Processing ended: Mon Mar 28 14:42:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648489372324 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648489372324 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648489372324 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648489372324 ""}
