// Seed: 3179628646
module module_0 (
    output tri0  id_0,
    input  tri0  id_1,
    input  wire  id_2,
    output uwire id_3
);
  assign id_0 = 1;
  wire id_5;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    input wor id_3,
    inout wand id_4,
    input supply0 id_5
    , id_15,
    input tri1 id_6,
    input tri0 id_7,
    input uwire id_8,
    input supply1 id_9,
    output logic id_10,
    input tri1 id_11,
    input supply1 id_12,
    output tri1 id_13
);
  always
    if (1);
    else begin : LABEL_0
      id_10 = #id_16 id_16;
    end
  module_0 modCall_1 (
      id_13,
      id_5,
      id_2,
      id_1
  );
endmodule
