V 000051 55 3478          1765281089502 Behavioral
(_unit VHDL (alu 0 6 (behavioral 0 17 ))
  (_version v33)
  (_time 1765281089501 2025.12.09 13:51:29)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281089484)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal A1 ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal A2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ALU_CONTROL ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RESULT ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal ZERO ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal OVERFLOW ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal RESULTX ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal RESULTP ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal C31_IN ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_signal (_internal C31_OUT ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{30~downto~0}~135 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 0))))))
    (_type (_internal ~std_logic_vector{31{30~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 0))))))
    (_type (_internal ~std_logic_vector{31{30~downto~0}~137 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 0))))))
    (_type (_internal ~std_logic_vector{31{30~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(6)(7)(8)(9)(5)(3))(_sensitivity(1)(2)(0))(_read(7(31))(8)(9)))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 3 )
    (2 3 3 )
    (3 3 3 )
    (2 3 2 )
    (2 )
    (2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
V 000048 55 2504          1765281089724 control
(_unit VHDL (control 0 4 (control 0 22 ))
  (_version v33)
  (_time 1765281089724 2025.12.09 13:51:29)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281089718)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opCode ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Bnq ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal memToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal op ~std_logic_vector{2~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(10)(4)(2)(3)(5)(8)(6)(7)(9))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 3 2 3 2 )
    (2 3 2 3 2 3 )
    (3 2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 3 3 2 2 )
    (3 3 2 2 3 3 )
    (2 3 3 2 3 3 )
    (3 3 2 3 2 3 )
    (2 2 3 )
    (2 3 3 )
    (3 3 3 )
    (2 3 2 )
    (2 2 3 )
    (2 2 3 )
    (2 3 3 )
    (2 3 3 )
    (2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 5721          1765281089884 DataMemory
(_unit VHDL (datamemory 0 5 (datamemory 0 17 ))
  (_version v33)
  (_time 1765281089883 2025.12.09 13:51:29)
  (_source (\./src/datamemory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281089876)
    (_use )
  )
  (_object
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Address ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal RAM_16_x_32 0 18 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal DM RAM_16_x_32 0 19 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0))(_read(3)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (5)
  )
  (_model . DataMemory 1 -1
  )
)
V 000051 55 5464          1765281090036 Behavioral
(_unit VHDL (instructionmemory 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1765281090035 2025.12.09 13:51:30)
  (_source (\./src/instructionmemory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281090028)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadAddress ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Instruction ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal RAM_16_X_32 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal IM RAM_16_X_32 0 32 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_process
      (line__76(_architecture 0 0 76 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000045 55 15191         1765281090154 MIPs
(_unit VHDL (mips 0 5 (mips 0 14 ))
  (_version v33)
  (_time 1765281090154 2025.12.09 13:51:30)
  (_source (\./src/mips.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281090147)
    (_use )
  )
  (_component
    (MUX
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal mux_in0 ~std_logic_vector{{N-1}~downto~0}~13 0 24 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal mux_in1 ~std_logic_vector{{N-1}~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal mux_s1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal mux_out ~std_logic_vector{{N-1}~downto~0}~134 0 27 (_entity (_out ))))
      )
    )
    (Sign_extender
      (_object
        (_port (_internal signE_in ~std_logic_vector{15~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal signE_out ~std_logic_vector{31~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (instructionmemory
      (_object
        (_port (_internal ReadAddress ~std_logic_vector{31~downto~0}~138 0 39 (_entity (_in ))))
        (_port (_internal Instruction ~std_logic_vector{31~downto~0}~1310 0 40 (_entity (_out ))))
      )
    )
    (registerfile
      (_object
        (_port (_internal ReadRegister1 ~std_logic_vector{4~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ReadRegister2 ~std_logic_vector{4~downto~0}~1314 0 62 (_entity (_in ))))
        (_port (_internal WriteRegister ~std_logic_vector{4~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal WriteData ~std_logic_vector{31~downto~0}~1318 0 65 (_entity (_in ))))
        (_port (_internal ReadData1 ~std_logic_vector{31~downto~0}~1320 0 66 (_entity (_out ))))
        (_port (_internal ReadData2 ~std_logic_vector{31~downto~0}~1322 0 67 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal funct ~std_logic_vector{5~downto~0}~13 0 45 (_entity (_in ))))
        (_port (_internal opCode ~std_logic_vector{5~downto~0}~1312 0 46 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal Bnq ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal memToReg ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal op ~std_logic_vector{2~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
    (alu
      (_object
        (_port (_internal A1 ~std_logic_vector{31~downto~0}~1324 0 73 (_entity (_in ))))
        (_port (_internal A2 ~std_logic_vector{31~downto~0}~1326 0 74 (_entity (_in ))))
        (_port (_internal ALU_CONTROL ~std_logic_vector{2~downto~0}~1328 0 75 (_entity (_in ))))
        (_port (_internal ALU_RESULT ~std_logic_vector{31~downto~0}~1330 0 76 (_entity (_out ))))
        (_port (_internal ZERO ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Address ~std_logic_vector{31~downto~0}~1332 0 84 (_entity (_in ))))
        (_port (_internal WriteData ~std_logic_vector{31~downto~0}~1334 0 85 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{31~downto~0}~1336 0 86 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 186 (_component MUX )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((mux_in0)(ReadData2))
      ((mux_in1)(signE_out))
      ((mux_s1)(ALUsrc))
      ((mux_out)(mux_out))
    )
  )
  (_instantiation SE 0 195 (_component Sign_extender )
    (_port
      ((signE_in)(Instruction(d_15_0)))
      ((signE_out)(signE_out))
    )
  )
  (_instantiation M2 0 202 (_component MUX )
    (_generic
      ((N)((i 5)))
    )
    (_port
      ((mux_in0)(Instruction(d_20_16)))
      ((mux_in1)(Instruction(d_15_11)))
      ((mux_s1)(RegDst))
      ((mux_out)(mux2_out))
    )
  )
  (_instantiation IM 0 211 (_component instructionmemory )
    (_port
      ((ReadAddress)(PC))
      ((Instruction)(Instruction))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation RF 0 218 (_component registerfile )
    (_port
      ((ReadRegister1)(Instruction(d_25_21)))
      ((ReadRegister2)(Instruction(d_20_16)))
      ((WriteRegister)(mux2_out))
      ((RegWrite)(RegWrite))
      ((WriteData)(mux3_out))
      ((ReadData1)(ReadData1))
      ((ReadData2)(ReadData2))
    )
  )
  (_instantiation ctrl 0 228 (_component control )
    (_port
      ((funct)(Instruction(d_5_0)))
      ((opCode)(Instruction(d_31_26)))
      ((RegDst)(RegDst))
      ((Branch)(Branch))
      ((Bnq)(Bnq))
      ((memRead)(memRead))
      ((memWrite)(memWrite))
      ((ALUsrc)(ALUsrc))
      ((RegWrite)(RegWrite))
      ((memToReg)(memToReg))
      ((op)(op))
    )
    (_use (_entity . control)
    )
  )
  (_instantiation alu1 0 243 (_component alu )
    (_port
      ((A1)(ReadData1))
      ((A2)(mux_out))
      ((ALU_CONTROL)(op))
      ((ALU_RESULT)(ALU_RESULT))
      ((ZERO)(ZERO))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation DM 0 252 (_component datamemory )
    (_port
      ((memRead)(memRead))
      ((memWrite)(memWrite))
      ((Address)(ALU_RESULT))
      ((WriteData)(ReadData2))
      ((ReadData)(ReadData))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation M3 0 262 (_component MUX )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((mux_in0)(ALU_RESULT))
      ((mux_in1)(ReadData))
      ((mux_s1)(memToReg))
      ((mux_out)(mux3_out))
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC ~std_logic_vector{31~downto~0}~13 0 15 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
    (_signal (_internal prev_PC ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1322 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ReadData2 ~std_logic_vector{31~downto~0}~13 0 97 (_architecture (_uni ))))
    (_signal (_internal signE_out ~std_logic_vector{31~downto~0}~13 0 98 (_architecture (_uni ))))
    (_signal (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal mux_out ~std_logic_vector{31~downto~0}~13 0 100 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 101 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal mux2_out ~std_logic_vector{4~downto~0}~1338 0 103 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal mux3_out ~std_logic_vector{31~downto~0}~13 0 105 (_architecture (_uni ))))
    (_signal (_internal ReadData1 ~std_logic_vector{31~downto~0}~13 0 106 (_architecture (_uni ))))
    (_signal (_internal Branch ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ))))
    (_signal (_internal memRead ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ((i 2))))))
    (_signal (_internal memWrite ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ((i 2))))))
    (_signal (_internal memToReg ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal op ~std_logic_vector{2~downto~0}~1340 0 111 (_architecture (_uni ))))
    (_signal (_internal ALU_RESULT ~std_logic_vector{31~downto~0}~13 0 112 (_architecture (_uni ))))
    (_signal (_internal ZERO ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ReadData ~std_logic_vector{31~downto~0}~13 0 114 (_architecture (_uni ))))
    (_signal (_internal mux4_out ~std_logic_vector{31~downto~0}~13 0 115 (_architecture (_uni ))))
    (_signal (_internal andGateForBeq ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal andGateForBnq ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal Bnq ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~2~13 0 119 (_scalar (_to (i 1)(i 2)))))
    (_signal (_internal oneOrTwo ~INTEGER~range~1~to~2~13 0 119 (_architecture (_uni ((i 1))))))
    (_signal (_internal WriteData ~std_logic_vector{31~downto~0}~13 0 123 (_architecture (_uni ))))
    (_signal (_internal ReadRegister1 ~std_logic_vector{4~downto~0}~1338 0 124 (_architecture (_uni ))))
    (_signal (_internal ReadRegister2 ~std_logic_vector{4~downto~0}~1338 0 125 (_architecture (_uni ))))
    (_signal (_internal WriteRegister ~std_logic_vector{4~downto~0}~1338 0 126 (_architecture (_uni ))))
    (_signal (_internal Address ~std_logic_vector{31~downto~0}~13 0 128 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 220 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~1341 0 221 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 230 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 231 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__142(_architecture 0 0 142 (_process (_simple)(_target(2)(3)(26))(_sensitivity(0)(1))(_read(2)(14)(23)(24)(25)(26)))))
      (line__183(_architecture 1 0 183 (_assignment (_simple)(_target(23))(_sensitivity(14)(20)))))
      (line__184(_architecture 2 0 184 (_assignment (_simple)(_target(24))(_sensitivity(20)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . MIPs 6 -1
  )
)
V 000047 55 1719          1765281090301 Behave
(_unit VHDL (mux 0 4 (behave 0 16 ))
  (_version v33)
  (_time 1765281090300 2025.12.09 13:51:30)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281090293)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \32\ (_entity ((i 32)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal mux_in0 ~std_logic_vector{{N-1}~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal mux_in1 ~std_logic_vector{{N-1}~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal mux_s1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal mux_out ~std_logic_vector{{N-1}~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behave 4 -1
  )
)
V 000051 55 10121         1765281090452 Behavioral
(_unit VHDL (registerfile 0 5 (behavioral 0 17 ))
  (_version v33)
  (_time 1765281090451 2025.12.09 13:51:30)
  (_source (\./src/registerfile.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281090446)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ReadRegister1 ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ReadRegister2 ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WriteRegister ~std_logic_vector{4~downto~0}~124 0 9 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WriteData ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadData1 ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ReadData2 ~std_logic_vector{31~downto~0}~128 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_file_type 0 20 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal array_reg reg_file_type 0 28 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))))))))
    (_process
      (line__63(_architecture 0 0 63 (_process (_simple)(_target(7))(_sensitivity(3))(_read(4)(2)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_target(5))(_sensitivity(7)(0)))))
      (line__71(_architecture 2 0 71 (_assignment (_simple)(_target(6))(_sensitivity(7)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (7)
  )
  (_model . Behavioral 3 -1
  )
)
V 000047 55 1347          1765281090842 Behave
(_unit VHDL (sign_extender 0 4 (behave 0 11 ))
  (_version v33)
  (_time 1765281090841 2025.12.09 13:51:30)
  (_source (\./src/sign_extender.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281090677)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal signE_in ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal signE_out ~std_logic_vector{31~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . Behave 1 -1
  )
)
V 000056 55 3311          1765281090958 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 7 (tb_architecture 0 10 ))
  (_version v33)
  (_time 1765281090958 2025.12.09 13:51:30)
  (_source (\./src/alu_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_signed))(ieee(numeric_std)))
  (_parameters dbg )
  (_entity
    (_time 1765281090951)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A1 ~std_logic_vector{31~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal A2 ~std_logic_vector{31~downto~0}~132 0 14 (_entity (_in ))))
        (_port (_internal ALU_CONTROL ~std_logic_vector{2~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal ALU_RESULT ~std_logic_vector{31~downto~0}~134 0 16 (_entity (_out ))))
        (_port (_internal ZERO ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal OVERFLOW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 35 (_component alu )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((ALU_CONTROL)(ALU_CONTROL))
      ((ALU_RESULT)(ALU_RESULT))
      ((ZERO)(ZERO))
      ((OVERFLOW)(OVERFLOW))
    )
    (_use (_entity . alu)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal A1 ~std_logic_vector{31~downto~0}~136 0 22 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{31~downto~0}~136 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal ALU_CONTROL ~std_logic_vector{2~downto~0}~138 0 24 (_architecture (_uni ))))
    (_signal (_internal ALU_RESULT ~std_logic_vector{31~downto~0}~136 0 26 (_architecture (_uni ))))
    (_signal (_internal ZERO ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal OVERFLOW ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_process
      (STIM(_architecture 0 0 46 (_process (_wait_for)(_target(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 3 )
    (2 3 3 )
    (3 3 3 )
    (2 3 2 )
  )
  (_model . TB_ARCHITECTURE 1 -1
  )
)
V 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 64 (alu_tb))
  (_version v33)
  (_time 1765281091084 2025.12.09 13:51:31)
  (_source (\./src/alu_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_signed))(ieee(numeric_std)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . alu behavioral
      )
    )
  )
)
V 000056 55 4505          1765281091096 TB_ARCHITECTURE
(_unit VHDL (control_tb 0 9 (tb_architecture 0 12 ))
  (_version v33)
  (_time 1765281091095 2025.12.09 13:51:31)
  (_source (\./src/control_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281091089)
    (_use )
  )
  (_component
    (control
      (_object
        (_port (_internal funct ~std_logic_vector{5~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal opCode ~std_logic_vector{5~downto~0}~132 0 17 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal memToReg ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal op ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 46 (_component control )
    (_port
      ((funct)(funct))
      ((opCode)(opCode))
      ((RegDst)(RegDst))
      ((Branch)(Branch))
      ((memRead)(memRead))
      ((memWrite)(memWrite))
      ((ALUsrc)(ALUsrc))
      ((RegWrite)(RegWrite))
      ((memToReg)(memToReg))
      ((op)(op))
    )
    (_use (_entity . control)
      (_port
        ((funct)(funct))
        ((opCode)(opCode))
        ((RegDst)(RegDst))
        ((Branch)(Branch))
        ((Bnq)(_open))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((ALUsrc)(ALUsrc))
        ((RegWrite)(RegWrite))
        ((memToReg)(memToReg))
        ((op)(op))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal funct ~std_logic_vector{5~downto~0}~134 0 29 (_architecture (_uni ))))
    (_signal (_internal opCode ~std_logic_vector{5~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Branch ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal memRead ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal memWrite ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal memToReg ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal op ~std_logic_vector{2~downto~0}~136 0 39 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_wait_for)(_target(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 3 3 2 2 )
    (2 2 2 2 2 2 )
    (2 3 3 2 3 3 )
    (2 2 2 2 2 2 )
    (3 3 2 3 2 3 )
    (2 2 2 2 2 2 )
    (3 3 2 2 3 3 )
    (3 2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 3 2 3 )
    (2 2 2 2 2 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 )
    (3 3 2 3 2 2 )
    (2 2 2 2 2 2 )
  )
  (_model . TB_ARCHITECTURE 1 -1
  )
)
V 000040 55 709 0 testbench_for_control
(_configuration VHDL (testbench_for_control 0 92 (control_tb))
  (_version v33)
  (_time 1765281091207 2025.12.09 13:51:31)
  (_source (\./src/control_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . control control
        (_port
          ((funct)(funct))
          ((opCode)(opCode))
          ((RegDst)(RegDst))
          ((Branch)(Branch))
          ((Bnq)(_open))
          ((memRead)(memRead))
          ((memWrite)(memWrite))
          ((ALUsrc)(ALUsrc))
          ((RegWrite)(RegWrite))
          ((memToReg)(memToReg))
          ((op)(op))
        )
      )
    )
  )
)
V 000056 55 3046          1765281091260 TB_ARCHITECTURE
(_unit VHDL (datamemory_tb 0 7 (tb_architecture 0 10 ))
  (_version v33)
  (_time 1765281091259 2025.12.09 13:51:31)
  (_source (\./src/datamemory_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_entity
    (_time 1765281091252)
    (_use )
  )
  (_component
    (datamemory
      (_object
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal Address ~std_logic_vector{31~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal WriteData ~std_logic_vector{31~downto~0}~132 0 17 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{31~downto~0}~134 0 18 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 34 (_component datamemory )
    (_port
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((Address)(Address))
      ((WriteData)(WriteData))
      ((ReadData)(ReadData))
    )
    (_use (_entity . datamemory)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Address ~std_logic_vector{31~downto~0}~136 0 24 (_architecture (_uni ))))
    (_signal (_internal WriteData ~std_logic_vector{31~downto~0}~136 0 25 (_architecture (_uni ))))
    (_signal (_internal ReadData ~std_logic_vector{31~downto~0}~136 0 27 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_wait_for)(_target(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 )
  )
  (_model . TB_ARCHITECTURE 1 -1
  )
)
V 000043 55 386 0 testbench_for_datamemory
(_configuration VHDL (testbench_for_datamemory 0 67 (datamemory_tb))
  (_version v33)
  (_time 1765281091374 2025.12.09 13:51:31)
  (_source (\./src/datamemory_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . datamemory datamemory
      )
    )
  )
)
V 000056 55 2078          1765281091425 TB_ARCHITECTURE
(_unit VHDL (iinstructionmemory_tb 0 7 (tb_architecture 0 10 ))
  (_version v33)
  (_time 1765281091424 2025.12.09 13:51:31)
  (_source (\./src/instructionmemory_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_entity
    (_time 1765281091378)
    (_use )
  )
  (_component
    (instructionmemory
      (_object
        (_port (_internal ReadAddress ~std_logic_vector{31~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Instruction ~std_logic_vector{31~downto~0}~132 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 28 (_component instructionmemory )
    (_port
      ((ReadAddress)(ReadAddress))
      ((Instruction)(Instruction))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ReadAddress ~std_logic_vector{31~downto~0}~134 0 19 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~134 0 21 (_architecture (_uni ))))
    (_process
      (STIM(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . TB_ARCHITECTURE 1 -1
  )
)
V 000050 55 415 0 testbench_for_instructionmemory
(_configuration VHDL (testbench_for_instructionmemory 0 47 (IinstructionMemory_TB))
  (_version v33)
  (_time 1765281091550 2025.12.09 13:51:31)
  (_source (\./src/instructionmemory_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . instructionmemory behavioral
      )
    )
  )
)
V 000056 55 1298          1765281091560 TB_ARCHITECTURE
(_unit VHDL (mips_tb 0 7 (tb_architecture 0 10 ))
  (_version v33)
  (_time 1765281091559 2025.12.09 13:51:31)
  (_source (\./src/MIPS_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_entity
    (_time 1765281091554)
    (_use )
  )
  (_component
    (mips
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 24 (_component mips )
    (_port
      ((clk)(clk))
      ((reset)(reset))
    )
    (_use (_entity . mips)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_wait_for)(_target(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . TB_ARCHITECTURE 1 -1
  )
)
V 000037 55 356 0 testbench_for_mips
(_configuration VHDL (testbench_for_mips 0 50 (mips_tb))
  (_version v33)
  (_time 1765281091717 2025.12.09 13:51:31)
  (_source (\./src/MIPS_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . mips mips
      )
    )
  )
)
V 000043 55 1940          1765281091728 tb
(_unit VHDL (mux_tb 0 4 (tb 0 7 ))
  (_version v33)
  (_time 1765281091727 2025.12.09 13:51:31)
  (_source (\./src/MUX_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281091721)
    (_use )
  )
  (_instantiation tree 0 17 (_entity . mux Behave)
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((mux_in0)(tb_mux_in0))
      ((mux_in1)(tb_mux_in1))
      ((mux_s1)(tb_mux_s1))
      ((mux_out)(tb_mux_out))
    )
  )
  (_object
    (_constant (_internal N ~extSTD.STANDARD.INTEGER 0 8 (_architecture ((i 32)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal tb_mux_in0 ~std_logic_vector{{N-1}~downto~0}~13 0 11 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal tb_mux_in1 ~std_logic_vector{{N-1}~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal tb_mux_s1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_signal (_internal tb_mux_out ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_wait_for)(_target(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (101 110 100 )
  )
  (_model . tb 1 -1
  )
)
V 000056 55 3864          1765281091837 TB_ARCHITECTURE
(_unit VHDL (registerfile_tb 0 7 (tb_architecture 0 10 ))
  (_version v33)
  (_time 1765281091836 2025.12.09 13:51:31)
  (_source (\./src/registerfile_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_entity
    (_time 1765281091829)
    (_use )
  )
  (_component
    (registerfile
      (_object
        (_port (_internal ReadRegister1 ~std_logic_vector{4~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal ReadRegister2 ~std_logic_vector{4~downto~0}~132 0 15 (_entity (_in ))))
        (_port (_internal WriteRegister ~std_logic_vector{4~downto~0}~134 0 16 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal WriteData ~std_logic_vector{31~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal ReadData1 ~std_logic_vector{31~downto~0}~136 0 19 (_entity (_out ))))
        (_port (_internal ReadData2 ~std_logic_vector{31~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation UUT 0 38 (_component registerfile )
    (_port
      ((ReadRegister1)(ReadRegister1))
      ((ReadRegister2)(ReadRegister2))
      ((WriteRegister)(WriteRegister))
      ((RegWrite)(RegWrite))
      ((WriteData)(WriteData))
      ((ReadData1)(ReadData1))
      ((ReadData2)(ReadData2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal ReadRegister1 ~std_logic_vector{4~downto~0}~1310 0 24 (_architecture (_uni ))))
    (_signal (_internal ReadRegister2 ~std_logic_vector{4~downto~0}~1310 0 25 (_architecture (_uni ))))
    (_signal (_internal WriteRegister ~std_logic_vector{4~downto~0}~1310 0 26 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal WriteData ~std_logic_vector{31~downto~0}~1312 0 28 (_architecture (_uni ))))
    (_signal (_internal ReadData1 ~std_logic_vector{31~downto~0}~1312 0 30 (_architecture (_uni ))))
    (_signal (_internal ReadData2 ~std_logic_vector{31~downto~0}~1312 0 31 (_architecture (_uni ))))
    (_process
      (STIM(_architecture 0 0 51 (_process (_wait_for)(_target(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . TB_ARCHITECTURE 1 -1
  )
)
V 000045 55 394 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 62 (RegisterFile_TB))
  (_version v33)
  (_time 1765281091939 2025.12.09 13:51:31)
  (_source (\./src/registerfile_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . registerfile behavioral
      )
    )
  )
)
V 000043 55 2112          1765281091950 TB
(_unit VHDL (signe_tb 0 4 (tb 0 8 ))
  (_version v33)
  (_time 1765281091949 2025.12.09 13:51:31)
  (_source (\./src/SignE_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281091943)
    (_use )
  )
  (_component
    (Sign_extender
      (_object
        (_port (_internal signE_in ~std_logic_vector{15~downto~0}~13 0 11 (_entity (_in ))))
        (_port (_internal signE_out ~std_logic_vector{31~downto~0}~13 0 12 (_entity (_out ))))
      )
    )
  )
  (_instantiation tree 0 20 (_component Sign_extender )
    (_port
      ((signE_in)(signE_in))
      ((signE_out)(signE_out))
    )
    (_use (_entity . sign_extender)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal signE_in ~std_logic_vector{15~downto~0}~132 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal signE_out ~std_logic_vector{31~downto~0}~134 0 17 (_architecture (_uni ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_wait_for)(_target(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (32 101 110 100 32 )
  )
  (_model . TB 1 -1
  )
)
I 000045 55 15949         1765281092213 MIPs
(_unit VHDL (mips 0 5 (mips 0 14 ))
  (_version v33)
  (_time 1765281092212 2025.12.09 13:51:32)
  (_source (\./src/mips.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281090147)
    (_use )
  )
  (_component
    (MUX
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal mux_in0 ~std_logic_vector{{N-1}~downto~0}~13 0 24 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal mux_in1 ~std_logic_vector{{N-1}~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal mux_s1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal mux_out ~std_logic_vector{{N-1}~downto~0}~134 0 27 (_entity (_out ))))
      )
    )
    (Sign_extender
      (_object
        (_port (_internal signE_in ~std_logic_vector{15~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal signE_out ~std_logic_vector{31~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (instructionmemory
      (_object
        (_port (_internal ReadAddress ~std_logic_vector{31~downto~0}~138 0 39 (_entity (_in ))))
        (_port (_internal Instruction ~std_logic_vector{31~downto~0}~1310 0 40 (_entity (_out ))))
      )
    )
    (registerfile
      (_object
        (_port (_internal ReadRegister1 ~std_logic_vector{4~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ReadRegister2 ~std_logic_vector{4~downto~0}~1314 0 62 (_entity (_in ))))
        (_port (_internal WriteRegister ~std_logic_vector{4~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal WriteData ~std_logic_vector{31~downto~0}~1318 0 65 (_entity (_in ))))
        (_port (_internal ReadData1 ~std_logic_vector{31~downto~0}~1320 0 66 (_entity (_out ))))
        (_port (_internal ReadData2 ~std_logic_vector{31~downto~0}~1322 0 67 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal funct ~std_logic_vector{5~downto~0}~13 0 45 (_entity (_in ))))
        (_port (_internal opCode ~std_logic_vector{5~downto~0}~1312 0 46 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal Bnq ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal memToReg ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal op ~std_logic_vector{2~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
    (alu
      (_object
        (_port (_internal A1 ~std_logic_vector{31~downto~0}~1324 0 73 (_entity (_in ))))
        (_port (_internal A2 ~std_logic_vector{31~downto~0}~1326 0 74 (_entity (_in ))))
        (_port (_internal ALU_CONTROL ~std_logic_vector{2~downto~0}~1328 0 75 (_entity (_in ))))
        (_port (_internal ALU_RESULT ~std_logic_vector{31~downto~0}~1330 0 76 (_entity (_out ))))
        (_port (_internal ZERO ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Address ~std_logic_vector{31~downto~0}~1332 0 84 (_entity (_in ))))
        (_port (_internal WriteData ~std_logic_vector{31~downto~0}~1334 0 85 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{31~downto~0}~1336 0 86 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 186 (_component MUX )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((mux_in0)(ReadData2))
      ((mux_in1)(signE_out))
      ((mux_s1)(ALUsrc))
      ((mux_out)(mux_out))
    )
    (_use (_entity . mux)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((mux_in0)(mux_in0))
        ((mux_in1)(mux_in1))
        ((mux_s1)(mux_s1))
        ((mux_out)(mux_out))
      )
    )
  )
  (_instantiation SE 0 195 (_component Sign_extender )
    (_port
      ((signE_in)(Instruction(d_15_0)))
      ((signE_out)(signE_out))
    )
    (_use (_entity . sign_extender)
    )
  )
  (_instantiation M2 0 202 (_component MUX )
    (_generic
      ((N)((i 5)))
    )
    (_port
      ((mux_in0)(Instruction(d_20_16)))
      ((mux_in1)(Instruction(d_15_11)))
      ((mux_s1)(RegDst))
      ((mux_out)(mux2_out))
    )
    (_use (_entity . mux)
      (_generic
        ((N)((i 5)))
      )
      (_port
        ((mux_in0)(mux_in0))
        ((mux_in1)(mux_in1))
        ((mux_s1)(mux_s1))
        ((mux_out)(mux_out))
      )
    )
  )
  (_instantiation IM 0 211 (_component instructionmemory )
    (_port
      ((ReadAddress)(PC))
      ((Instruction)(Instruction))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation RF 0 218 (_component registerfile )
    (_port
      ((ReadRegister1)(Instruction(d_25_21)))
      ((ReadRegister2)(Instruction(d_20_16)))
      ((WriteRegister)(mux2_out))
      ((RegWrite)(RegWrite))
      ((WriteData)(mux3_out))
      ((ReadData1)(ReadData1))
      ((ReadData2)(ReadData2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation ctrl 0 228 (_component control )
    (_port
      ((funct)(Instruction(d_5_0)))
      ((opCode)(Instruction(d_31_26)))
      ((RegDst)(RegDst))
      ((Branch)(Branch))
      ((Bnq)(Bnq))
      ((memRead)(memRead))
      ((memWrite)(memWrite))
      ((ALUsrc)(ALUsrc))
      ((RegWrite)(RegWrite))
      ((memToReg)(memToReg))
      ((op)(op))
    )
    (_use (_entity . control)
    )
  )
  (_instantiation alu1 0 243 (_component alu )
    (_port
      ((A1)(ReadData1))
      ((A2)(mux_out))
      ((ALU_CONTROL)(op))
      ((ALU_RESULT)(ALU_RESULT))
      ((ZERO)(ZERO))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation DM 0 252 (_component datamemory )
    (_port
      ((memRead)(memRead))
      ((memWrite)(memWrite))
      ((Address)(ALU_RESULT))
      ((WriteData)(ReadData2))
      ((ReadData)(ReadData))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation M3 0 262 (_component MUX )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((mux_in0)(ALU_RESULT))
      ((mux_in1)(ReadData))
      ((mux_s1)(memToReg))
      ((mux_out)(mux3_out))
    )
    (_use (_entity . mux)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((mux_in0)(mux_in0))
        ((mux_in1)(mux_in1))
        ((mux_s1)(mux_s1))
        ((mux_out)(mux_out))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC ~std_logic_vector{31~downto~0}~13 0 15 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
    (_signal (_internal prev_PC ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1322 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ReadData2 ~std_logic_vector{31~downto~0}~13 0 97 (_architecture (_uni ))))
    (_signal (_internal signE_out ~std_logic_vector{31~downto~0}~13 0 98 (_architecture (_uni ))))
    (_signal (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal mux_out ~std_logic_vector{31~downto~0}~13 0 100 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 101 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal mux2_out ~std_logic_vector{4~downto~0}~1338 0 103 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal mux3_out ~std_logic_vector{31~downto~0}~13 0 105 (_architecture (_uni ))))
    (_signal (_internal ReadData1 ~std_logic_vector{31~downto~0}~13 0 106 (_architecture (_uni ))))
    (_signal (_internal Branch ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ))))
    (_signal (_internal memRead ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ((i 2))))))
    (_signal (_internal memWrite ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ((i 2))))))
    (_signal (_internal memToReg ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal op ~std_logic_vector{2~downto~0}~1340 0 111 (_architecture (_uni ))))
    (_signal (_internal ALU_RESULT ~std_logic_vector{31~downto~0}~13 0 112 (_architecture (_uni ))))
    (_signal (_internal ZERO ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ReadData ~std_logic_vector{31~downto~0}~13 0 114 (_architecture (_uni ))))
    (_signal (_internal mux4_out ~std_logic_vector{31~downto~0}~13 0 115 (_architecture (_uni ))))
    (_signal (_internal andGateForBeq ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal andGateForBnq ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal Bnq ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~2~13 0 119 (_scalar (_to (i 1)(i 2)))))
    (_signal (_internal oneOrTwo ~INTEGER~range~1~to~2~13 0 119 (_architecture (_uni ((i 1))))))
    (_signal (_internal WriteData ~std_logic_vector{31~downto~0}~13 0 123 (_architecture (_uni ))))
    (_signal (_internal ReadRegister1 ~std_logic_vector{4~downto~0}~1338 0 124 (_architecture (_uni ))))
    (_signal (_internal ReadRegister2 ~std_logic_vector{4~downto~0}~1338 0 125 (_architecture (_uni ))))
    (_signal (_internal WriteRegister ~std_logic_vector{4~downto~0}~1338 0 126 (_architecture (_uni ))))
    (_signal (_internal Address ~std_logic_vector{31~downto~0}~13 0 128 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 220 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~1341 0 221 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 230 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 231 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__142(_architecture 0 0 142 (_process (_simple)(_target(2)(3)(26))(_sensitivity(1)(0))(_read(2)(14)(23)(24)(25)(26)))))
      (line__183(_architecture 1 0 183 (_assignment (_simple)(_target(23))(_sensitivity(14)(20)))))
      (line__184(_architecture 2 0 184 (_assignment (_simple)(_target(24))(_sensitivity(20)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . MIPs 6 -1
  )
)
V 000045 55 15949         1765281185161 MIPs
(_unit VHDL (mips 0 5 (mips 0 14 ))
  (_version v33)
  (_time 1765281185161 2025.12.09 13:53:05)
  (_source (\./src/mips.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765281090147)
    (_use )
  )
  (_component
    (MUX
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal mux_in0 ~std_logic_vector{{N-1}~downto~0}~13 0 24 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal mux_in1 ~std_logic_vector{{N-1}~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal mux_s1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal mux_out ~std_logic_vector{{N-1}~downto~0}~134 0 27 (_entity (_out ))))
      )
    )
    (Sign_extender
      (_object
        (_port (_internal signE_in ~std_logic_vector{15~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal signE_out ~std_logic_vector{31~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (instructionmemory
      (_object
        (_port (_internal ReadAddress ~std_logic_vector{31~downto~0}~138 0 39 (_entity (_in ))))
        (_port (_internal Instruction ~std_logic_vector{31~downto~0}~1310 0 40 (_entity (_out ))))
      )
    )
    (registerfile
      (_object
        (_port (_internal ReadRegister1 ~std_logic_vector{4~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ReadRegister2 ~std_logic_vector{4~downto~0}~1314 0 62 (_entity (_in ))))
        (_port (_internal WriteRegister ~std_logic_vector{4~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal WriteData ~std_logic_vector{31~downto~0}~1318 0 65 (_entity (_in ))))
        (_port (_internal ReadData1 ~std_logic_vector{31~downto~0}~1320 0 66 (_entity (_out ))))
        (_port (_internal ReadData2 ~std_logic_vector{31~downto~0}~1322 0 67 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal funct ~std_logic_vector{5~downto~0}~13 0 45 (_entity (_in ))))
        (_port (_internal opCode ~std_logic_vector{5~downto~0}~1312 0 46 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal Bnq ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal memToReg ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal op ~std_logic_vector{2~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
    (alu
      (_object
        (_port (_internal A1 ~std_logic_vector{31~downto~0}~1324 0 73 (_entity (_in ))))
        (_port (_internal A2 ~std_logic_vector{31~downto~0}~1326 0 74 (_entity (_in ))))
        (_port (_internal ALU_CONTROL ~std_logic_vector{2~downto~0}~1328 0 75 (_entity (_in ))))
        (_port (_internal ALU_RESULT ~std_logic_vector{31~downto~0}~1330 0 76 (_entity (_out ))))
        (_port (_internal ZERO ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Address ~std_logic_vector{31~downto~0}~1332 0 84 (_entity (_in ))))
        (_port (_internal WriteData ~std_logic_vector{31~downto~0}~1334 0 85 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{31~downto~0}~1336 0 86 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 186 (_component MUX )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((mux_in0)(ReadData2))
      ((mux_in1)(signE_out))
      ((mux_s1)(ALUsrc))
      ((mux_out)(mux_out))
    )
    (_use (_entity . mux)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((mux_in0)(mux_in0))
        ((mux_in1)(mux_in1))
        ((mux_s1)(mux_s1))
        ((mux_out)(mux_out))
      )
    )
  )
  (_instantiation SE 0 195 (_component Sign_extender )
    (_port
      ((signE_in)(Instruction(d_15_0)))
      ((signE_out)(signE_out))
    )
    (_use (_entity . sign_extender)
    )
  )
  (_instantiation M2 0 202 (_component MUX )
    (_generic
      ((N)((i 5)))
    )
    (_port
      ((mux_in0)(Instruction(d_20_16)))
      ((mux_in1)(Instruction(d_15_11)))
      ((mux_s1)(RegDst))
      ((mux_out)(mux2_out))
    )
    (_use (_entity . mux)
      (_generic
        ((N)((i 5)))
      )
      (_port
        ((mux_in0)(mux_in0))
        ((mux_in1)(mux_in1))
        ((mux_s1)(mux_s1))
        ((mux_out)(mux_out))
      )
    )
  )
  (_instantiation IM 0 211 (_component instructionmemory )
    (_port
      ((ReadAddress)(PC))
      ((Instruction)(Instruction))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation RF 0 218 (_component registerfile )
    (_port
      ((ReadRegister1)(Instruction(d_25_21)))
      ((ReadRegister2)(Instruction(d_20_16)))
      ((WriteRegister)(mux2_out))
      ((RegWrite)(RegWrite))
      ((WriteData)(mux3_out))
      ((ReadData1)(ReadData1))
      ((ReadData2)(ReadData2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation ctrl 0 228 (_component control )
    (_port
      ((funct)(Instruction(d_5_0)))
      ((opCode)(Instruction(d_31_26)))
      ((RegDst)(RegDst))
      ((Branch)(Branch))
      ((Bnq)(Bnq))
      ((memRead)(memRead))
      ((memWrite)(memWrite))
      ((ALUsrc)(ALUsrc))
      ((RegWrite)(RegWrite))
      ((memToReg)(memToReg))
      ((op)(op))
    )
    (_use (_entity . control)
    )
  )
  (_instantiation alu1 0 243 (_component alu )
    (_port
      ((A1)(ReadData1))
      ((A2)(mux_out))
      ((ALU_CONTROL)(op))
      ((ALU_RESULT)(ALU_RESULT))
      ((ZERO)(ZERO))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation DM 0 252 (_component datamemory )
    (_port
      ((memRead)(memRead))
      ((memWrite)(memWrite))
      ((Address)(ALU_RESULT))
      ((WriteData)(ReadData2))
      ((ReadData)(ReadData))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation M3 0 262 (_component MUX )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((mux_in0)(ALU_RESULT))
      ((mux_in1)(ReadData))
      ((mux_s1)(memToReg))
      ((mux_out)(mux3_out))
    )
    (_use (_entity . mux)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((mux_in0)(mux_in0))
        ((mux_in1)(mux_in1))
        ((mux_s1)(mux_s1))
        ((mux_out)(mux_out))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC ~std_logic_vector{31~downto~0}~13 0 15 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
    (_signal (_internal prev_PC ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1322 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ReadData2 ~std_logic_vector{31~downto~0}~13 0 97 (_architecture (_uni ))))
    (_signal (_internal signE_out ~std_logic_vector{31~downto~0}~13 0 98 (_architecture (_uni ))))
    (_signal (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal mux_out ~std_logic_vector{31~downto~0}~13 0 100 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 101 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal mux2_out ~std_logic_vector{4~downto~0}~1338 0 103 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal mux3_out ~std_logic_vector{31~downto~0}~13 0 105 (_architecture (_uni ))))
    (_signal (_internal ReadData1 ~std_logic_vector{31~downto~0}~13 0 106 (_architecture (_uni ))))
    (_signal (_internal Branch ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ))))
    (_signal (_internal memRead ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ((i 2))))))
    (_signal (_internal memWrite ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ((i 2))))))
    (_signal (_internal memToReg ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal op ~std_logic_vector{2~downto~0}~1340 0 111 (_architecture (_uni ))))
    (_signal (_internal ALU_RESULT ~std_logic_vector{31~downto~0}~13 0 112 (_architecture (_uni ))))
    (_signal (_internal ZERO ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ReadData ~std_logic_vector{31~downto~0}~13 0 114 (_architecture (_uni ))))
    (_signal (_internal mux4_out ~std_logic_vector{31~downto~0}~13 0 115 (_architecture (_uni ))))
    (_signal (_internal andGateForBeq ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal andGateForBnq ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal Bnq ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~2~13 0 119 (_scalar (_to (i 1)(i 2)))))
    (_signal (_internal oneOrTwo ~INTEGER~range~1~to~2~13 0 119 (_architecture (_uni ((i 1))))))
    (_signal (_internal WriteData ~std_logic_vector{31~downto~0}~13 0 123 (_architecture (_uni ))))
    (_signal (_internal ReadRegister1 ~std_logic_vector{4~downto~0}~1338 0 124 (_architecture (_uni ))))
    (_signal (_internal ReadRegister2 ~std_logic_vector{4~downto~0}~1338 0 125 (_architecture (_uni ))))
    (_signal (_internal WriteRegister ~std_logic_vector{4~downto~0}~1338 0 126 (_architecture (_uni ))))
    (_signal (_internal Address ~std_logic_vector{31~downto~0}~13 0 128 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 220 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~1341 0 221 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 230 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 231 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__142(_architecture 0 0 142 (_process (_simple)(_target(2)(3)(26))(_sensitivity(1)(0))(_read(2)(14)(23)(24)(25)(26)))))
      (line__183(_architecture 1 0 183 (_assignment (_simple)(_target(23))(_sensitivity(14)(20)))))
      (line__184(_architecture 2 0 184 (_assignment (_simple)(_target(24))(_sensitivity(20)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . MIPs 6 -1
  )
)
