
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006ddc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406ddc  00406ddc  00016ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  00406de4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000308  204009d8  004077bc  000209d8  2**2
                  ALLOC
  4 .stack        00002000  20400ce0  00407ac4  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20402ce0  00409ac4  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   000165d9  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000329c  00000000  00000000  00037038  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005144  00000000  00000000  0003a2d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000830  00000000  00000000  0003f418  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000870  00000000  00000000  0003fc48  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002098b  00000000  00000000  000404b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d936  00000000  00000000  00060e43  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008ffbe  00000000  00000000  0006e779  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001df4  00000000  00000000  000fe738  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 2c 40 20 c1 10 40 00 bd 10 40 00 bd 10 40 00     .,@ ..@...@...@.
  400010:	bd 10 40 00 bd 10 40 00 bd 10 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	bd 10 40 00 bd 10 40 00 00 00 00 00 bd 10 40 00     ..@...@.......@.
  40003c:	bd 10 40 00 bd 10 40 00 bd 10 40 00 bd 10 40 00     ..@...@...@...@.
  40004c:	bd 10 40 00 bd 10 40 00 bd 10 40 00 bd 10 40 00     ..@...@...@...@.
  40005c:	bd 10 40 00 bd 10 40 00 00 00 00 00 e5 0e 40 00     ..@...@.......@.
  40006c:	f9 0e 40 00 0d 0f 40 00 bd 10 40 00 bd 10 40 00     ..@...@...@...@.
  40007c:	bd 10 40 00 21 0f 40 00 35 0f 40 00 bd 10 40 00     ..@.!.@.5.@...@.
  40008c:	bd 10 40 00 bd 10 40 00 bd 10 40 00 bd 10 40 00     ..@...@...@...@.
  40009c:	bd 10 40 00 bd 10 40 00 bd 10 40 00 bd 10 40 00     ..@...@...@...@.
  4000ac:	bd 10 40 00 bd 10 40 00 bd 10 40 00 bd 10 40 00     ..@...@...@...@.
  4000bc:	bd 10 40 00 bd 10 40 00 bd 10 40 00 bd 10 40 00     ..@...@...@...@.
  4000cc:	bd 10 40 00 00 00 00 00 bd 10 40 00 00 00 00 00     ..@.......@.....
  4000dc:	bd 10 40 00 bd 10 40 00 bd 10 40 00 bd 10 40 00     ..@...@...@...@.
  4000ec:	bd 10 40 00 bd 10 40 00 bd 10 40 00 bd 10 40 00     ..@...@...@...@.
  4000fc:	bd 10 40 00 bd 10 40 00 bd 10 40 00 bd 10 40 00     ..@...@...@...@.
  40010c:	bd 10 40 00 bd 10 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 bd 10 40 00 bd 10 40 00 bd 10 40 00     ......@...@...@.
  40012c:	bd 10 40 00 bd 10 40 00 00 00 00 00 bd 10 40 00     ..@...@.......@.
  40013c:	bd 10 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	00406de4 	.word	0x00406de4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406de4 	.word	0x00406de4
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	00406de4 	.word	0x00406de4
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00401069 	.word	0x00401069

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr
	...

004002f8 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4002f8:	4b01      	ldr	r3, [pc, #4]	; (400300 <gfx_mono_set_framebuffer+0x8>)
  4002fa:	6018      	str	r0, [r3, #0]
  4002fc:	4770      	bx	lr
  4002fe:	bf00      	nop
  400300:	204009f4 	.word	0x204009f4

00400304 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400304:	4b02      	ldr	r3, [pc, #8]	; (400310 <gfx_mono_framebuffer_put_byte+0xc>)
  400306:	681b      	ldr	r3, [r3, #0]
  400308:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  40030c:	5442      	strb	r2, [r0, r1]
  40030e:	4770      	bx	lr
  400310:	204009f4 	.word	0x204009f4

00400314 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400314:	4b02      	ldr	r3, [pc, #8]	; (400320 <gfx_mono_framebuffer_get_byte+0xc>)
  400316:	681b      	ldr	r3, [r3, #0]
  400318:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  40031c:	5c40      	ldrb	r0, [r0, r1]
  40031e:	4770      	bx	lr
  400320:	204009f4 	.word	0x204009f4

00400324 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400328:	1884      	adds	r4, r0, r2
  40032a:	2c80      	cmp	r4, #128	; 0x80
  40032c:	dd02      	ble.n	400334 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40032e:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400332:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400334:	b322      	cbz	r2, 400380 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  400336:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  400338:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  40033c:	2601      	movs	r6, #1
  40033e:	fa06 f101 	lsl.w	r1, r6, r1
  400342:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400344:	2b01      	cmp	r3, #1
  400346:	d01d      	beq.n	400384 <gfx_mono_generic_draw_horizontal_line+0x60>
  400348:	2b00      	cmp	r3, #0
  40034a:	d035      	beq.n	4003b8 <gfx_mono_generic_draw_horizontal_line+0x94>
  40034c:	2b02      	cmp	r3, #2
  40034e:	d117      	bne.n	400380 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400350:	3801      	subs	r0, #1
  400352:	b2c7      	uxtb	r7, r0
  400354:	19d4      	adds	r4, r2, r7
  400356:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400358:	f8df a090 	ldr.w	sl, [pc, #144]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  40035c:	f04f 0900 	mov.w	r9, #0
  400360:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400364:	4621      	mov	r1, r4
  400366:	4628      	mov	r0, r5
  400368:	47d0      	blx	sl
			temp ^= pixelmask;
  40036a:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40036e:	464b      	mov	r3, r9
  400370:	b2d2      	uxtb	r2, r2
  400372:	4621      	mov	r1, r4
  400374:	4628      	mov	r0, r5
  400376:	47c0      	blx	r8
  400378:	3c01      	subs	r4, #1
  40037a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40037c:	42bc      	cmp	r4, r7
  40037e:	d1f1      	bne.n	400364 <gfx_mono_generic_draw_horizontal_line+0x40>
  400380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400384:	3801      	subs	r0, #1
  400386:	b2c7      	uxtb	r7, r0
  400388:	19d4      	adds	r4, r2, r7
  40038a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40038c:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400390:	f04f 0900 	mov.w	r9, #0
  400394:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400398:	4621      	mov	r1, r4
  40039a:	4628      	mov	r0, r5
  40039c:	47d0      	blx	sl
			temp |= pixelmask;
  40039e:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003a2:	464b      	mov	r3, r9
  4003a4:	b2d2      	uxtb	r2, r2
  4003a6:	4621      	mov	r1, r4
  4003a8:	4628      	mov	r0, r5
  4003aa:	47c0      	blx	r8
  4003ac:	3c01      	subs	r4, #1
  4003ae:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003b0:	42bc      	cmp	r4, r7
  4003b2:	d1f1      	bne.n	400398 <gfx_mono_generic_draw_horizontal_line+0x74>
  4003b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003b8:	3801      	subs	r0, #1
  4003ba:	b2c7      	uxtb	r7, r0
  4003bc:	19d4      	adds	r4, r2, r7
  4003be:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4003c0:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4003c4:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4003c6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4003ca:	4621      	mov	r1, r4
  4003cc:	4628      	mov	r0, r5
  4003ce:	47c0      	blx	r8
			temp &= ~pixelmask;
  4003d0:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003d4:	2300      	movs	r3, #0
  4003d6:	b2d2      	uxtb	r2, r2
  4003d8:	4621      	mov	r1, r4
  4003da:	4628      	mov	r0, r5
  4003dc:	47c8      	blx	r9
  4003de:	3c01      	subs	r4, #1
  4003e0:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003e2:	42bc      	cmp	r4, r7
  4003e4:	d1f1      	bne.n	4003ca <gfx_mono_generic_draw_horizontal_line+0xa6>
  4003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003ea:	bf00      	nop
  4003ec:	004007e1 	.word	0x004007e1
  4003f0:	004006dd 	.word	0x004006dd

004003f4 <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
	if (length == 0) {
  4003f4:	2a00      	cmp	r2, #0
  4003f6:	d048      	beq.n	40048a <gfx_mono_generic_draw_vertical_line+0x96>
{
  4003f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4003fc:	4614      	mov	r4, r2
  4003fe:	461f      	mov	r7, r3
  400400:	4606      	mov	r6, r0
		return;
	}

	gfx_coord_t y2 = y + length - 1;
  400402:	1e4a      	subs	r2, r1, #1
  400404:	4422      	add	r2, r4
  400406:	b2d2      	uxtb	r2, r2

	if (y == y2) {
  400408:	4291      	cmp	r1, r2
  40040a:	d031      	beq.n	400470 <gfx_mono_generic_draw_vertical_line+0x7c>
  40040c:	2a1f      	cmp	r2, #31
  40040e:	bf28      	it	cs
  400410:	221f      	movcs	r2, #31
  400412:	4615      	mov	r5, r2

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
		y2 = GFX_MONO_LCD_HEIGHT - 1;
	}

	gfx_coord_t y1page = y / 8;
  400414:	08cc      	lsrs	r4, r1, #3
	gfx_coord_t y2page = y2 / 8;
  400416:	ea4f 08d2 	mov.w	r8, r2, lsr #3

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
  40041a:	f001 0207 	and.w	r2, r1, #7
  40041e:	23ff      	movs	r3, #255	; 0xff
  400420:	fa03 f202 	lsl.w	r2, r3, r2
  400424:	b2d2      	uxtb	r2, r2
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
  400426:	f005 0507 	and.w	r5, r5, #7
  40042a:	f1c5 0507 	rsb	r5, r5, #7
  40042e:	fa43 f505 	asr.w	r5, r3, r5
  400432:	b2ed      	uxtb	r5, r5

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
  400434:	4544      	cmp	r4, r8
  400436:	d020      	beq.n	40047a <gfx_mono_generic_draw_vertical_line+0x86>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
  400438:	463b      	mov	r3, r7
  40043a:	4601      	mov	r1, r0
  40043c:	4620      	mov	r0, r4
  40043e:	f8df 904c 	ldr.w	r9, [pc, #76]	; 40048c <gfx_mono_generic_draw_vertical_line+0x98>
  400442:	47c8      	blx	r9

		while (++y1page < y2page) {
  400444:	3401      	adds	r4, #1
  400446:	45a0      	cmp	r8, r4
  400448:	d90a      	bls.n	400460 <gfx_mono_generic_draw_vertical_line+0x6c>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
  40044a:	f04f 0aff 	mov.w	sl, #255	; 0xff
  40044e:	463b      	mov	r3, r7
  400450:	4652      	mov	r2, sl
  400452:	4631      	mov	r1, r6
  400454:	4620      	mov	r0, r4
  400456:	47c8      	blx	r9
		while (++y1page < y2page) {
  400458:	3401      	adds	r4, #1
  40045a:	b2e4      	uxtb	r4, r4
  40045c:	45a0      	cmp	r8, r4
  40045e:	d8f6      	bhi.n	40044e <gfx_mono_generic_draw_vertical_line+0x5a>
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
  400460:	463b      	mov	r3, r7
  400462:	462a      	mov	r2, r5
  400464:	4631      	mov	r1, r6
  400466:	4640      	mov	r0, r8
  400468:	4c08      	ldr	r4, [pc, #32]	; (40048c <gfx_mono_generic_draw_vertical_line+0x98>)
  40046a:	47a0      	blx	r4
  40046c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_draw_pixel(x, y, color);
  400470:	461a      	mov	r2, r3
  400472:	4b07      	ldr	r3, [pc, #28]	; (400490 <gfx_mono_generic_draw_vertical_line+0x9c>)
  400474:	4798      	blx	r3
		return;
  400476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
  40047a:	463b      	mov	r3, r7
  40047c:	402a      	ands	r2, r5
  40047e:	4601      	mov	r1, r0
  400480:	4620      	mov	r0, r4
  400482:	4c02      	ldr	r4, [pc, #8]	; (40048c <gfx_mono_generic_draw_vertical_line+0x98>)
  400484:	47a0      	blx	r4
  400486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40048a:	4770      	bx	lr
  40048c:	004007ed 	.word	0x004007ed
  400490:	0040077d 	.word	0x0040077d

00400494 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400498:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  40049c:	b18b      	cbz	r3, 4004c2 <gfx_mono_generic_draw_filled_rect+0x2e>
  40049e:	461c      	mov	r4, r3
  4004a0:	4690      	mov	r8, r2
  4004a2:	4606      	mov	r6, r0
  4004a4:	1e4d      	subs	r5, r1, #1
  4004a6:	b2ed      	uxtb	r5, r5
  4004a8:	442c      	add	r4, r5
  4004aa:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4004ac:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4004c8 <gfx_mono_generic_draw_filled_rect+0x34>
  4004b0:	463b      	mov	r3, r7
  4004b2:	4642      	mov	r2, r8
  4004b4:	4621      	mov	r1, r4
  4004b6:	4630      	mov	r0, r6
  4004b8:	47c8      	blx	r9
  4004ba:	3c01      	subs	r4, #1
  4004bc:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  4004be:	42ac      	cmp	r4, r5
  4004c0:	d1f6      	bne.n	4004b0 <gfx_mono_generic_draw_filled_rect+0x1c>
  4004c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4004c6:	bf00      	nop
  4004c8:	00400325 	.word	0x00400325

004004cc <gfx_mono_generic_draw_filled_circle>:
 * \param[in]  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
  4004cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004d0:	b085      	sub	sp, #20
  4004d2:	4681      	mov	r9, r0
  4004d4:	9100      	str	r1, [sp, #0]
  4004d6:	9301      	str	r3, [sp, #4]
  4004d8:	f89d b038 	ldrb.w	fp, [sp, #56]	; 0x38
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
  4004dc:	b17a      	cbz	r2, 4004fe <gfx_mono_generic_draw_filled_circle+0x32>
  4004de:	4616      	mov	r6, r2
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
  4004e0:	0055      	lsls	r5, r2, #1
  4004e2:	f1c5 0503 	rsb	r5, r5, #3
  4004e6:	2701      	movs	r7, #1
  4004e8:	f04f 0800 	mov.w	r8, #0

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
  4004ec:	f00b 0303 	and.w	r3, fp, #3
  4004f0:	9302      	str	r3, [sp, #8]
			gfx_mono_draw_vertical_line(x + offset_y,
  4004f2:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 4005e4 <gfx_mono_generic_draw_filled_circle+0x118>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
  4004f6:	f00b 030c 	and.w	r3, fp, #12
  4004fa:	9303      	str	r3, [sp, #12]
  4004fc:	e04d      	b.n	40059a <gfx_mono_generic_draw_filled_circle+0xce>
		gfx_mono_draw_pixel(x, y, color);
  4004fe:	461a      	mov	r2, r3
  400500:	4b37      	ldr	r3, [pc, #220]	; (4005e0 <gfx_mono_generic_draw_filled_circle+0x114>)
  400502:	4798      	blx	r3
		}

		/* Next X. */
		++offset_x;
	}
}
  400504:	b005      	add	sp, #20
  400506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			gfx_mono_draw_vertical_line(x + offset_y,
  40050a:	9b00      	ldr	r3, [sp, #0]
  40050c:	1b19      	subs	r1, r3, r4
  40050e:	eb09 0006 	add.w	r0, r9, r6
  400512:	9b01      	ldr	r3, [sp, #4]
  400514:	463a      	mov	r2, r7
  400516:	b2c9      	uxtb	r1, r1
  400518:	b2c0      	uxtb	r0, r0
  40051a:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x + offset_x,
  40051c:	1c72      	adds	r2, r6, #1
  40051e:	9900      	ldr	r1, [sp, #0]
  400520:	1b89      	subs	r1, r1, r6
  400522:	eb09 0004 	add.w	r0, r9, r4
  400526:	9b01      	ldr	r3, [sp, #4]
  400528:	b2d2      	uxtb	r2, r2
  40052a:	b2c9      	uxtb	r1, r1
  40052c:	b2c0      	uxtb	r0, r0
  40052e:	47d0      	blx	sl
  400530:	e038      	b.n	4005a4 <gfx_mono_generic_draw_filled_circle+0xd8>
			gfx_mono_draw_vertical_line(x - offset_y,
  400532:	9b00      	ldr	r3, [sp, #0]
  400534:	1b19      	subs	r1, r3, r4
  400536:	eba9 0006 	sub.w	r0, r9, r6
  40053a:	9b01      	ldr	r3, [sp, #4]
  40053c:	463a      	mov	r2, r7
  40053e:	b2c9      	uxtb	r1, r1
  400540:	b2c0      	uxtb	r0, r0
  400542:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x - offset_x,
  400544:	1c72      	adds	r2, r6, #1
  400546:	9900      	ldr	r1, [sp, #0]
  400548:	1b89      	subs	r1, r1, r6
  40054a:	eba9 0004 	sub.w	r0, r9, r4
  40054e:	9b01      	ldr	r3, [sp, #4]
  400550:	b2d2      	uxtb	r2, r2
  400552:	b2c9      	uxtb	r1, r1
  400554:	b2c0      	uxtb	r0, r0
  400556:	47d0      	blx	sl
  400558:	e027      	b.n	4005aa <gfx_mono_generic_draw_filled_circle+0xde>
			gfx_mono_draw_vertical_line(x - offset_y,
  40055a:	eba9 0006 	sub.w	r0, r9, r6
  40055e:	9b01      	ldr	r3, [sp, #4]
  400560:	463a      	mov	r2, r7
  400562:	9900      	ldr	r1, [sp, #0]
  400564:	b2c0      	uxtb	r0, r0
  400566:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x - offset_x,
  400568:	1c72      	adds	r2, r6, #1
  40056a:	eba9 0004 	sub.w	r0, r9, r4
  40056e:	9b01      	ldr	r3, [sp, #4]
  400570:	b2d2      	uxtb	r2, r2
  400572:	9900      	ldr	r1, [sp, #0]
  400574:	b2c0      	uxtb	r0, r0
  400576:	47d0      	blx	sl
  400578:	e01a      	b.n	4005b0 <gfx_mono_generic_draw_filled_circle+0xe4>
		if (error < 0) {
  40057a:	2d00      	cmp	r5, #0
  40057c:	db2b      	blt.n	4005d6 <gfx_mono_generic_draw_filled_circle+0x10a>
			error += (((offset_x - offset_y) << 2) + 10);
  40057e:	1ba4      	subs	r4, r4, r6
  400580:	350a      	adds	r5, #10
  400582:	eb05 0484 	add.w	r4, r5, r4, lsl #2
  400586:	b225      	sxth	r5, r4
			--offset_y;
  400588:	3e01      	subs	r6, #1
  40058a:	b2f6      	uxtb	r6, r6
  40058c:	f108 0801 	add.w	r8, r8, #1
  400590:	1c7b      	adds	r3, r7, #1
  400592:	b2db      	uxtb	r3, r3
	while (offset_x <= offset_y) {
  400594:	42be      	cmp	r6, r7
  400596:	d3b5      	bcc.n	400504 <gfx_mono_generic_draw_filled_circle+0x38>
  400598:	461f      	mov	r7, r3
  40059a:	fa5f f488 	uxtb.w	r4, r8
		if (quadrant_mask & GFX_QUADRANT0) {
  40059e:	9b02      	ldr	r3, [sp, #8]
  4005a0:	2b00      	cmp	r3, #0
  4005a2:	d1b2      	bne.n	40050a <gfx_mono_generic_draw_filled_circle+0x3e>
		if (quadrant_mask & GFX_QUADRANT1) {
  4005a4:	9b03      	ldr	r3, [sp, #12]
  4005a6:	2b00      	cmp	r3, #0
  4005a8:	d1c3      	bne.n	400532 <gfx_mono_generic_draw_filled_circle+0x66>
		if (quadrant_mask & GFX_QUADRANT2) {
  4005aa:	f01b 0f30 	tst.w	fp, #48	; 0x30
  4005ae:	d1d4      	bne.n	40055a <gfx_mono_generic_draw_filled_circle+0x8e>
		if (quadrant_mask & GFX_QUADRANT3) {
  4005b0:	f01b 0fc0 	tst.w	fp, #192	; 0xc0
  4005b4:	d0e1      	beq.n	40057a <gfx_mono_generic_draw_filled_circle+0xae>
			gfx_mono_draw_vertical_line(x + offset_y,
  4005b6:	eb09 0006 	add.w	r0, r9, r6
  4005ba:	9b01      	ldr	r3, [sp, #4]
  4005bc:	463a      	mov	r2, r7
  4005be:	9900      	ldr	r1, [sp, #0]
  4005c0:	b2c0      	uxtb	r0, r0
  4005c2:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x + offset_x,
  4005c4:	1c72      	adds	r2, r6, #1
  4005c6:	eb09 0004 	add.w	r0, r9, r4
  4005ca:	9b01      	ldr	r3, [sp, #4]
  4005cc:	b2d2      	uxtb	r2, r2
  4005ce:	9900      	ldr	r1, [sp, #0]
  4005d0:	b2c0      	uxtb	r0, r0
  4005d2:	47d0      	blx	sl
  4005d4:	e7d1      	b.n	40057a <gfx_mono_generic_draw_filled_circle+0xae>
			error += ((offset_x << 2) + 6);
  4005d6:	3506      	adds	r5, #6
  4005d8:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  4005dc:	b22d      	sxth	r5, r5
  4005de:	e7d5      	b.n	40058c <gfx_mono_generic_draw_filled_circle+0xc0>
  4005e0:	0040077d 	.word	0x0040077d
  4005e4:	004003f5 	.word	0x004003f5

004005e8 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4005e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4005ec:	b083      	sub	sp, #12
  4005ee:	4604      	mov	r4, r0
  4005f0:	4688      	mov	r8, r1
  4005f2:	4691      	mov	r9, r2
  4005f4:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4005f6:	7a5b      	ldrb	r3, [r3, #9]
  4005f8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4005fc:	2100      	movs	r1, #0
  4005fe:	9100      	str	r1, [sp, #0]
  400600:	4649      	mov	r1, r9
  400602:	4640      	mov	r0, r8
  400604:	4d21      	ldr	r5, [pc, #132]	; (40068c <gfx_mono_draw_char+0xa4>)
  400606:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400608:	f89b 3000 	ldrb.w	r3, [fp]
  40060c:	b113      	cbz	r3, 400614 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  40060e:	b003      	add	sp, #12
  400610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400614:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400618:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40061a:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  40061e:	bf18      	it	ne
  400620:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  400622:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  400626:	f89b 700a 	ldrb.w	r7, [fp, #10]
  40062a:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  40062c:	fb17 f70a 	smulbb	r7, r7, sl
  400630:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400634:	f8db 3004 	ldr.w	r3, [fp, #4]
  400638:	fa13 f787 	uxtah	r7, r3, r7
  40063c:	e01f      	b.n	40067e <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  40063e:	0064      	lsls	r4, r4, #1
  400640:	b2e4      	uxtb	r4, r4
  400642:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400644:	b2eb      	uxtb	r3, r5
  400646:	429e      	cmp	r6, r3
  400648:	d910      	bls.n	40066c <gfx_mono_draw_char+0x84>
  40064a:	b2eb      	uxtb	r3, r5
  40064c:	eb08 0003 	add.w	r0, r8, r3
  400650:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400652:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400656:	bf08      	it	eq
  400658:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  40065c:	f014 0f80 	tst.w	r4, #128	; 0x80
  400660:	d0ed      	beq.n	40063e <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400662:	2201      	movs	r2, #1
  400664:	4649      	mov	r1, r9
  400666:	4b0a      	ldr	r3, [pc, #40]	; (400690 <gfx_mono_draw_char+0xa8>)
  400668:	4798      	blx	r3
  40066a:	e7e8      	b.n	40063e <gfx_mono_draw_char+0x56>
		inc_y += 1;
  40066c:	f109 0901 	add.w	r9, r9, #1
  400670:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400674:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400678:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  40067c:	d0c7      	beq.n	40060e <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40067e:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400682:	2e00      	cmp	r6, #0
  400684:	d0f2      	beq.n	40066c <gfx_mono_draw_char+0x84>
  400686:	2500      	movs	r5, #0
  400688:	462c      	mov	r4, r5
  40068a:	e7de      	b.n	40064a <gfx_mono_draw_char+0x62>
  40068c:	00400495 	.word	0x00400495
  400690:	0040077d 	.word	0x0040077d

00400694 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400698:	4604      	mov	r4, r0
  40069a:	4690      	mov	r8, r2
  40069c:	461d      	mov	r5, r3
  40069e:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4006a0:	4f0d      	ldr	r7, [pc, #52]	; (4006d8 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4006a2:	460e      	mov	r6, r1
  4006a4:	e008      	b.n	4006b8 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4006a6:	7a6a      	ldrb	r2, [r5, #9]
  4006a8:	3201      	adds	r2, #1
  4006aa:	4442      	add	r2, r8
  4006ac:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4006b0:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4006b2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4006b6:	b16b      	cbz	r3, 4006d4 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4006b8:	7820      	ldrb	r0, [r4, #0]
  4006ba:	280a      	cmp	r0, #10
  4006bc:	d0f3      	beq.n	4006a6 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4006be:	280d      	cmp	r0, #13
  4006c0:	d0f7      	beq.n	4006b2 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4006c2:	462b      	mov	r3, r5
  4006c4:	4642      	mov	r2, r8
  4006c6:	4649      	mov	r1, r9
  4006c8:	47b8      	blx	r7
			x += font->width;
  4006ca:	7a2b      	ldrb	r3, [r5, #8]
  4006cc:	4499      	add	r9, r3
  4006ce:	fa5f f989 	uxtb.w	r9, r9
  4006d2:	e7ee      	b.n	4006b2 <gfx_mono_draw_string+0x1e>
}
  4006d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4006d8:	004005e9 	.word	0x004005e9

004006dc <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4006dc:	b570      	push	{r4, r5, r6, lr}
  4006de:	4604      	mov	r4, r0
  4006e0:	460d      	mov	r5, r1
  4006e2:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4006e4:	b91b      	cbnz	r3, 4006ee <gfx_mono_ssd1306_put_byte+0x12>
  4006e6:	4b0d      	ldr	r3, [pc, #52]	; (40071c <gfx_mono_ssd1306_put_byte+0x40>)
  4006e8:	4798      	blx	r3
  4006ea:	42b0      	cmp	r0, r6
  4006ec:	d015      	beq.n	40071a <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4006ee:	4632      	mov	r2, r6
  4006f0:	4629      	mov	r1, r5
  4006f2:	4620      	mov	r0, r4
  4006f4:	4b0a      	ldr	r3, [pc, #40]	; (400720 <gfx_mono_ssd1306_put_byte+0x44>)
  4006f6:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4006f8:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4006fc:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400700:	4c08      	ldr	r4, [pc, #32]	; (400724 <gfx_mono_ssd1306_put_byte+0x48>)
  400702:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400704:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400708:	f040 0010 	orr.w	r0, r0, #16
  40070c:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  40070e:	f005 000f 	and.w	r0, r5, #15
  400712:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400714:	4630      	mov	r0, r6
  400716:	4b04      	ldr	r3, [pc, #16]	; (400728 <gfx_mono_ssd1306_put_byte+0x4c>)
  400718:	4798      	blx	r3
  40071a:	bd70      	pop	{r4, r5, r6, pc}
  40071c:	00400315 	.word	0x00400315
  400720:	00400305 	.word	0x00400305
  400724:	00400831 	.word	0x00400831
  400728:	00400a51 	.word	0x00400a51

0040072c <gfx_mono_ssd1306_init>:
{
  40072c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400730:	480d      	ldr	r0, [pc, #52]	; (400768 <gfx_mono_ssd1306_init+0x3c>)
  400732:	4b0e      	ldr	r3, [pc, #56]	; (40076c <gfx_mono_ssd1306_init+0x40>)
  400734:	4798      	blx	r3
	ssd1306_init();
  400736:	4b0e      	ldr	r3, [pc, #56]	; (400770 <gfx_mono_ssd1306_init+0x44>)
  400738:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40073a:	2040      	movs	r0, #64	; 0x40
  40073c:	4b0d      	ldr	r3, [pc, #52]	; (400774 <gfx_mono_ssd1306_init+0x48>)
  40073e:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400740:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400742:	f04f 0801 	mov.w	r8, #1
  400746:	462f      	mov	r7, r5
  400748:	4e0b      	ldr	r6, [pc, #44]	; (400778 <gfx_mono_ssd1306_init+0x4c>)
{
  40074a:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40074c:	4643      	mov	r3, r8
  40074e:	463a      	mov	r2, r7
  400750:	b2e1      	uxtb	r1, r4
  400752:	4628      	mov	r0, r5
  400754:	47b0      	blx	r6
  400756:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400758:	2c80      	cmp	r4, #128	; 0x80
  40075a:	d1f7      	bne.n	40074c <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40075c:	3501      	adds	r5, #1
  40075e:	b2ed      	uxtb	r5, r5
  400760:	2d04      	cmp	r5, #4
  400762:	d1f2      	bne.n	40074a <gfx_mono_ssd1306_init+0x1e>
  400764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400768:	204009f8 	.word	0x204009f8
  40076c:	004002f9 	.word	0x004002f9
  400770:	00400871 	.word	0x00400871
  400774:	00400831 	.word	0x00400831
  400778:	004006dd 	.word	0x004006dd

0040077c <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  40077c:	09c3      	lsrs	r3, r0, #7
  40077e:	d12a      	bne.n	4007d6 <gfx_mono_ssd1306_draw_pixel+0x5a>
  400780:	291f      	cmp	r1, #31
  400782:	d828      	bhi.n	4007d6 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400788:	4614      	mov	r4, r2
  40078a:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  40078c:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40078e:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400792:	2201      	movs	r2, #1
  400794:	fa02 f701 	lsl.w	r7, r2, r1
  400798:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  40079c:	4601      	mov	r1, r0
  40079e:	4630      	mov	r0, r6
  4007a0:	4b0d      	ldr	r3, [pc, #52]	; (4007d8 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4007a2:	4798      	blx	r3
  4007a4:	4602      	mov	r2, r0
	switch (color) {
  4007a6:	2c01      	cmp	r4, #1
  4007a8:	d009      	beq.n	4007be <gfx_mono_ssd1306_draw_pixel+0x42>
  4007aa:	b164      	cbz	r4, 4007c6 <gfx_mono_ssd1306_draw_pixel+0x4a>
  4007ac:	2c02      	cmp	r4, #2
  4007ae:	d00e      	beq.n	4007ce <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4007b0:	2300      	movs	r3, #0
  4007b2:	4629      	mov	r1, r5
  4007b4:	4630      	mov	r0, r6
  4007b6:	4c09      	ldr	r4, [pc, #36]	; (4007dc <gfx_mono_ssd1306_draw_pixel+0x60>)
  4007b8:	47a0      	blx	r4
  4007ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  4007be:	ea48 0200 	orr.w	r2, r8, r0
  4007c2:	b2d2      	uxtb	r2, r2
		break;
  4007c4:	e7f4      	b.n	4007b0 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  4007c6:	ea20 0207 	bic.w	r2, r0, r7
  4007ca:	b2d2      	uxtb	r2, r2
		break;
  4007cc:	e7f0      	b.n	4007b0 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  4007ce:	ea88 0200 	eor.w	r2, r8, r0
  4007d2:	b2d2      	uxtb	r2, r2
		break;
  4007d4:	e7ec      	b.n	4007b0 <gfx_mono_ssd1306_draw_pixel+0x34>
  4007d6:	4770      	bx	lr
  4007d8:	00400315 	.word	0x00400315
  4007dc:	004006dd 	.word	0x004006dd

004007e0 <gfx_mono_ssd1306_get_byte>:
{
  4007e0:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  4007e2:	4b01      	ldr	r3, [pc, #4]	; (4007e8 <gfx_mono_ssd1306_get_byte+0x8>)
  4007e4:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  4007e6:	bd08      	pop	{r3, pc}
  4007e8:	00400315 	.word	0x00400315

004007ec <gfx_mono_ssd1306_mask_byte>:
	gfx_mono_ssd1306_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
  4007ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4007ee:	4605      	mov	r5, r0
  4007f0:	460e      	mov	r6, r1
  4007f2:	4617      	mov	r7, r2
  4007f4:	461c      	mov	r4, r3
	return gfx_mono_framebuffer_get_byte(page, column);
  4007f6:	4b0c      	ldr	r3, [pc, #48]	; (400828 <gfx_mono_ssd1306_mask_byte+0x3c>)
  4007f8:	4798      	blx	r3
  4007fa:	4602      	mov	r2, r0
	gfx_mono_color_t temp = gfx_mono_get_byte(page, column);

	switch (color) {
  4007fc:	2c01      	cmp	r4, #1
  4007fe:	d008      	beq.n	400812 <gfx_mono_ssd1306_mask_byte+0x26>
  400800:	b154      	cbz	r4, 400818 <gfx_mono_ssd1306_mask_byte+0x2c>
  400802:	2c02      	cmp	r4, #2
  400804:	d00c      	beq.n	400820 <gfx_mono_ssd1306_mask_byte+0x34>

	default:
		break;
	}

	gfx_mono_put_byte(page, column, temp);
  400806:	2300      	movs	r3, #0
  400808:	4631      	mov	r1, r6
  40080a:	4628      	mov	r0, r5
  40080c:	4c07      	ldr	r4, [pc, #28]	; (40082c <gfx_mono_ssd1306_mask_byte+0x40>)
  40080e:	47a0      	blx	r4
  400810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		temp |= pixel_mask;
  400812:	433a      	orrs	r2, r7
  400814:	b2d2      	uxtb	r2, r2
		break;
  400816:	e7f6      	b.n	400806 <gfx_mono_ssd1306_mask_byte+0x1a>
		temp &= ~pixel_mask;
  400818:	ea20 0207 	bic.w	r2, r0, r7
  40081c:	b2d2      	uxtb	r2, r2
		break;
  40081e:	e7f2      	b.n	400806 <gfx_mono_ssd1306_mask_byte+0x1a>
		temp ^= pixel_mask;
  400820:	407a      	eors	r2, r7
  400822:	b2d2      	uxtb	r2, r2
		break;
  400824:	e7ef      	b.n	400806 <gfx_mono_ssd1306_mask_byte+0x1a>
  400826:	bf00      	nop
  400828:	00400315 	.word	0x00400315
  40082c:	004006dd 	.word	0x004006dd

00400830 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400830:	b538      	push	{r3, r4, r5, lr}
  400832:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400834:	2208      	movs	r2, #8
  400836:	4b09      	ldr	r3, [pc, #36]	; (40085c <ssd1306_write_command+0x2c>)
  400838:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40083a:	4c09      	ldr	r4, [pc, #36]	; (400860 <ssd1306_write_command+0x30>)
  40083c:	2101      	movs	r1, #1
  40083e:	4620      	mov	r0, r4
  400840:	4b08      	ldr	r3, [pc, #32]	; (400864 <ssd1306_write_command+0x34>)
  400842:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400844:	2301      	movs	r3, #1
  400846:	461a      	mov	r2, r3
  400848:	4629      	mov	r1, r5
  40084a:	4620      	mov	r0, r4
  40084c:	4c06      	ldr	r4, [pc, #24]	; (400868 <ssd1306_write_command+0x38>)
  40084e:	47a0      	blx	r4
	delay_us(10);
  400850:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400854:	4b05      	ldr	r3, [pc, #20]	; (40086c <ssd1306_write_command+0x3c>)
  400856:	4798      	blx	r3
  400858:	bd38      	pop	{r3, r4, r5, pc}
  40085a:	bf00      	nop
  40085c:	400e1000 	.word	0x400e1000
  400860:	40008000 	.word	0x40008000
  400864:	004001d9 	.word	0x004001d9
  400868:	004001ef 	.word	0x004001ef
  40086c:	20400001 	.word	0x20400001

00400870 <ssd1306_init>:
{
  400870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400874:	4d66      	ldr	r5, [pc, #408]	; (400a10 <ssd1306_init+0x1a0>)
  400876:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40087a:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40087c:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400880:	4b64      	ldr	r3, [pc, #400]	; (400a14 <ssd1306_init+0x1a4>)
  400882:	2708      	movs	r7, #8
  400884:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400886:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40088a:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40088c:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400890:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400892:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400894:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400898:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40089a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40089e:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4008a0:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4008a2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4008a6:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4008a8:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4008aa:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4008ae:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4008b0:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4008b2:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4008b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4008b8:	f022 0208 	bic.w	r2, r2, #8
  4008bc:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4008be:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4008c0:	f022 0208 	bic.w	r2, r2, #8
  4008c4:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4008c6:	601f      	str	r7, [r3, #0]
  4008c8:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008ca:	631f      	str	r7, [r3, #48]	; 0x30
  4008cc:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4008ce:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400a4c <ssd1306_init+0x1dc>
  4008d2:	2300      	movs	r3, #0
  4008d4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4008d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008dc:	4640      	mov	r0, r8
  4008de:	4c4e      	ldr	r4, [pc, #312]	; (400a18 <ssd1306_init+0x1a8>)
  4008e0:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4008e2:	2300      	movs	r3, #0
  4008e4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4008e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008ec:	4640      	mov	r0, r8
  4008ee:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4008f0:	2300      	movs	r3, #0
  4008f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4008f6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008fa:	4640      	mov	r0, r8
  4008fc:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4008fe:	2300      	movs	r3, #0
  400900:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400904:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400908:	4640      	mov	r0, r8
  40090a:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40090c:	2300      	movs	r3, #0
  40090e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400912:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400916:	4640      	mov	r0, r8
  400918:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40091a:	2300      	movs	r3, #0
  40091c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400920:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400924:	4640      	mov	r0, r8
  400926:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400928:	4c3c      	ldr	r4, [pc, #240]	; (400a1c <ssd1306_init+0x1ac>)
  40092a:	f04f 0902 	mov.w	r9, #2
  40092e:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400932:	f04f 0880 	mov.w	r8, #128	; 0x80
  400936:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40093a:	6863      	ldr	r3, [r4, #4]
  40093c:	f043 0301 	orr.w	r3, r3, #1
  400940:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400942:	463a      	mov	r2, r7
  400944:	2101      	movs	r1, #1
  400946:	4620      	mov	r0, r4
  400948:	4b35      	ldr	r3, [pc, #212]	; (400a20 <ssd1306_init+0x1b0>)
  40094a:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  40094c:	2200      	movs	r2, #0
  40094e:	2101      	movs	r1, #1
  400950:	4620      	mov	r0, r4
  400952:	4b34      	ldr	r3, [pc, #208]	; (400a24 <ssd1306_init+0x1b4>)
  400954:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400956:	2200      	movs	r2, #0
  400958:	2101      	movs	r1, #1
  40095a:	4620      	mov	r0, r4
  40095c:	4b32      	ldr	r3, [pc, #200]	; (400a28 <ssd1306_init+0x1b8>)
  40095e:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400960:	6863      	ldr	r3, [r4, #4]
  400962:	f023 0302 	bic.w	r3, r3, #2
  400966:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400968:	2200      	movs	r2, #0
  40096a:	2101      	movs	r1, #1
  40096c:	4620      	mov	r0, r4
  40096e:	4b2f      	ldr	r3, [pc, #188]	; (400a2c <ssd1306_init+0x1bc>)
  400970:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400972:	6863      	ldr	r3, [r4, #4]
  400974:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400978:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40097a:	6863      	ldr	r3, [r4, #4]
  40097c:	f043 0310 	orr.w	r3, r3, #16
  400980:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400982:	492b      	ldr	r1, [pc, #172]	; (400a30 <ssd1306_init+0x1c0>)
  400984:	482b      	ldr	r0, [pc, #172]	; (400a34 <ssd1306_init+0x1c4>)
  400986:	4b2c      	ldr	r3, [pc, #176]	; (400a38 <ssd1306_init+0x1c8>)
  400988:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  40098a:	b2c2      	uxtb	r2, r0
  40098c:	2101      	movs	r1, #1
  40098e:	4620      	mov	r0, r4
  400990:	4b2a      	ldr	r3, [pc, #168]	; (400a3c <ssd1306_init+0x1cc>)
  400992:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400994:	4620      	mov	r0, r4
  400996:	4b2a      	ldr	r3, [pc, #168]	; (400a40 <ssd1306_init+0x1d0>)
  400998:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40099a:	2301      	movs	r3, #1
  40099c:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40099e:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4009a0:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4009a4:	4c27      	ldr	r4, [pc, #156]	; (400a44 <ssd1306_init+0x1d4>)
  4009a6:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4009a8:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4009aa:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4009ae:	47a0      	blx	r4
  4009b0:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4009b2:	20a8      	movs	r0, #168	; 0xa8
  4009b4:	4c24      	ldr	r4, [pc, #144]	; (400a48 <ssd1306_init+0x1d8>)
  4009b6:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4009b8:	201f      	movs	r0, #31
  4009ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4009bc:	20d3      	movs	r0, #211	; 0xd3
  4009be:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4009c0:	2000      	movs	r0, #0
  4009c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4009c4:	2040      	movs	r0, #64	; 0x40
  4009c6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4009c8:	20a1      	movs	r0, #161	; 0xa1
  4009ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4009cc:	20c8      	movs	r0, #200	; 0xc8
  4009ce:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4009d0:	20da      	movs	r0, #218	; 0xda
  4009d2:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  4009d4:	4648      	mov	r0, r9
  4009d6:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4009d8:	2081      	movs	r0, #129	; 0x81
  4009da:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4009dc:	208f      	movs	r0, #143	; 0x8f
  4009de:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4009e0:	20a4      	movs	r0, #164	; 0xa4
  4009e2:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4009e4:	20a6      	movs	r0, #166	; 0xa6
  4009e6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4009e8:	20d5      	movs	r0, #213	; 0xd5
  4009ea:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  4009ec:	4640      	mov	r0, r8
  4009ee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4009f0:	208d      	movs	r0, #141	; 0x8d
  4009f2:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4009f4:	2014      	movs	r0, #20
  4009f6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4009f8:	20db      	movs	r0, #219	; 0xdb
  4009fa:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4009fc:	2040      	movs	r0, #64	; 0x40
  4009fe:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400a00:	20d9      	movs	r0, #217	; 0xd9
  400a02:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400a04:	20f1      	movs	r0, #241	; 0xf1
  400a06:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400a08:	20af      	movs	r0, #175	; 0xaf
  400a0a:	47a0      	blx	r4
  400a0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400a10:	400e1200 	.word	0x400e1200
  400a14:	400e1000 	.word	0x400e1000
  400a18:	00400d55 	.word	0x00400d55
  400a1c:	40008000 	.word	0x40008000
  400a20:	0040025f 	.word	0x0040025f
  400a24:	00400223 	.word	0x00400223
  400a28:	00400241 	.word	0x00400241
  400a2c:	004002a5 	.word	0x004002a5
  400a30:	08f0d180 	.word	0x08f0d180
  400a34:	001e8480 	.word	0x001e8480
  400a38:	004002b9 	.word	0x004002b9
  400a3c:	004002cf 	.word	0x004002cf
  400a40:	004001ad 	.word	0x004001ad
  400a44:	20400001 	.word	0x20400001
  400a48:	00400831 	.word	0x00400831
  400a4c:	400e1400 	.word	0x400e1400

00400a50 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400a50:	b538      	push	{r3, r4, r5, lr}
  400a52:	4605      	mov	r5, r0
  400a54:	2208      	movs	r2, #8
  400a56:	4b09      	ldr	r3, [pc, #36]	; (400a7c <ssd1306_write_data+0x2c>)
  400a58:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400a5a:	4c09      	ldr	r4, [pc, #36]	; (400a80 <ssd1306_write_data+0x30>)
  400a5c:	2101      	movs	r1, #1
  400a5e:	4620      	mov	r0, r4
  400a60:	4b08      	ldr	r3, [pc, #32]	; (400a84 <ssd1306_write_data+0x34>)
  400a62:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400a64:	2301      	movs	r3, #1
  400a66:	461a      	mov	r2, r3
  400a68:	4629      	mov	r1, r5
  400a6a:	4620      	mov	r0, r4
  400a6c:	4c06      	ldr	r4, [pc, #24]	; (400a88 <ssd1306_write_data+0x38>)
  400a6e:	47a0      	blx	r4
	delay_us(10);
  400a70:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400a74:	4b05      	ldr	r3, [pc, #20]	; (400a8c <ssd1306_write_data+0x3c>)
  400a76:	4798      	blx	r3
  400a78:	bd38      	pop	{r3, r4, r5, pc}
  400a7a:	bf00      	nop
  400a7c:	400e1000 	.word	0x400e1000
  400a80:	40008000 	.word	0x40008000
  400a84:	004001d9 	.word	0x004001d9
  400a88:	004001ef 	.word	0x004001ef
  400a8c:	20400001 	.word	0x20400001

00400a90 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a90:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a92:	4810      	ldr	r0, [pc, #64]	; (400ad4 <sysclk_init+0x44>)
  400a94:	4b10      	ldr	r3, [pc, #64]	; (400ad8 <sysclk_init+0x48>)
  400a96:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400a98:	213e      	movs	r1, #62	; 0x3e
  400a9a:	2000      	movs	r0, #0
  400a9c:	4b0f      	ldr	r3, [pc, #60]	; (400adc <sysclk_init+0x4c>)
  400a9e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400aa0:	4c0f      	ldr	r4, [pc, #60]	; (400ae0 <sysclk_init+0x50>)
  400aa2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400aa4:	2800      	cmp	r0, #0
  400aa6:	d0fc      	beq.n	400aa2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400aa8:	4b0e      	ldr	r3, [pc, #56]	; (400ae4 <sysclk_init+0x54>)
  400aaa:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400aac:	4a0e      	ldr	r2, [pc, #56]	; (400ae8 <sysclk_init+0x58>)
  400aae:	4b0f      	ldr	r3, [pc, #60]	; (400aec <sysclk_init+0x5c>)
  400ab0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400ab2:	4c0f      	ldr	r4, [pc, #60]	; (400af0 <sysclk_init+0x60>)
  400ab4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400ab6:	2800      	cmp	r0, #0
  400ab8:	d0fc      	beq.n	400ab4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400aba:	2002      	movs	r0, #2
  400abc:	4b0d      	ldr	r3, [pc, #52]	; (400af4 <sysclk_init+0x64>)
  400abe:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400ac0:	2000      	movs	r0, #0
  400ac2:	4b0d      	ldr	r3, [pc, #52]	; (400af8 <sysclk_init+0x68>)
  400ac4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400ac6:	4b0d      	ldr	r3, [pc, #52]	; (400afc <sysclk_init+0x6c>)
  400ac8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400aca:	4802      	ldr	r0, [pc, #8]	; (400ad4 <sysclk_init+0x44>)
  400acc:	4b02      	ldr	r3, [pc, #8]	; (400ad8 <sysclk_init+0x48>)
  400ace:	4798      	blx	r3
  400ad0:	bd10      	pop	{r4, pc}
  400ad2:	bf00      	nop
  400ad4:	11e1a300 	.word	0x11e1a300
  400ad8:	00401295 	.word	0x00401295
  400adc:	00400fe5 	.word	0x00400fe5
  400ae0:	00401039 	.word	0x00401039
  400ae4:	00401049 	.word	0x00401049
  400ae8:	20183f01 	.word	0x20183f01
  400aec:	400e0600 	.word	0x400e0600
  400af0:	00401059 	.word	0x00401059
  400af4:	00400f49 	.word	0x00400f49
  400af8:	00400f81 	.word	0x00400f81
  400afc:	00401189 	.word	0x00401189

00400b00 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400b02:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b06:	4b48      	ldr	r3, [pc, #288]	; (400c28 <board_init+0x128>)
  400b08:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400b0a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b0e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400b12:	4b46      	ldr	r3, [pc, #280]	; (400c2c <board_init+0x12c>)
  400b14:	2200      	movs	r2, #0
  400b16:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400b1a:	695a      	ldr	r2, [r3, #20]
  400b1c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400b20:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400b22:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b26:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400b2a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400b2e:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400b32:	f007 0007 	and.w	r0, r7, #7
  400b36:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400b38:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400b3c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400b40:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400b44:	f3bf 8f4f 	dsb	sy
  400b48:	f04f 34ff 	mov.w	r4, #4294967295
  400b4c:	fa04 fc00 	lsl.w	ip, r4, r0
  400b50:	fa06 f000 	lsl.w	r0, r6, r0
  400b54:	fa04 f40e 	lsl.w	r4, r4, lr
  400b58:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400b5c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400b5e:	463a      	mov	r2, r7
  400b60:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400b62:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400b66:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400b6a:	3a01      	subs	r2, #1
  400b6c:	4423      	add	r3, r4
  400b6e:	f1b2 3fff 	cmp.w	r2, #4294967295
  400b72:	d1f6      	bne.n	400b62 <board_init+0x62>
        } while(sets--);
  400b74:	3e01      	subs	r6, #1
  400b76:	4460      	add	r0, ip
  400b78:	f1b6 3fff 	cmp.w	r6, #4294967295
  400b7c:	d1ef      	bne.n	400b5e <board_init+0x5e>
  400b7e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400b82:	4b2a      	ldr	r3, [pc, #168]	; (400c2c <board_init+0x12c>)
  400b84:	695a      	ldr	r2, [r3, #20]
  400b86:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400b8a:	615a      	str	r2, [r3, #20]
  400b8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b90:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b94:	4a26      	ldr	r2, [pc, #152]	; (400c30 <board_init+0x130>)
  400b96:	4927      	ldr	r1, [pc, #156]	; (400c34 <board_init+0x134>)
  400b98:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b9a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400b9e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400ba0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ba4:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400ba8:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400bac:	f022 0201 	bic.w	r2, r2, #1
  400bb0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400bb4:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400bb8:	f022 0201 	bic.w	r2, r2, #1
  400bbc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400bc0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bc4:	f3bf 8f6f 	isb	sy
  400bc8:	200a      	movs	r0, #10
  400bca:	4c1b      	ldr	r4, [pc, #108]	; (400c38 <board_init+0x138>)
  400bcc:	47a0      	blx	r4
  400bce:	200b      	movs	r0, #11
  400bd0:	47a0      	blx	r4
  400bd2:	200c      	movs	r0, #12
  400bd4:	47a0      	blx	r4
  400bd6:	2010      	movs	r0, #16
  400bd8:	47a0      	blx	r4
  400bda:	2011      	movs	r0, #17
  400bdc:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400bde:	4b17      	ldr	r3, [pc, #92]	; (400c3c <board_init+0x13c>)
  400be0:	f44f 7280 	mov.w	r2, #256	; 0x100
  400be4:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400be6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400bea:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400bec:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400bf0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400bf4:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400bf6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400bfa:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400bfc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400c00:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400c02:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400c04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400c08:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400c0a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400c0e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400c10:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400c12:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400c16:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400c18:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400c1c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400c20:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400c24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c26:	bf00      	nop
  400c28:	400e1850 	.word	0x400e1850
  400c2c:	e000ed00 	.word	0xe000ed00
  400c30:	400e0c00 	.word	0x400e0c00
  400c34:	5a00080c 	.word	0x5a00080c
  400c38:	00401069 	.word	0x00401069
  400c3c:	400e1200 	.word	0x400e1200

00400c40 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400c40:	6301      	str	r1, [r0, #48]	; 0x30
  400c42:	4770      	bx	lr

00400c44 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400c44:	6341      	str	r1, [r0, #52]	; 0x34
  400c46:	4770      	bx	lr

00400c48 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400c48:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400c4c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c50:	d105      	bne.n	400c5e <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400c52:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400c54:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400c56:	bf14      	ite	ne
  400c58:	2001      	movne	r0, #1
  400c5a:	2000      	moveq	r0, #0
  400c5c:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400c5e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400c60:	e7f8      	b.n	400c54 <pio_get+0xc>

00400c62 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400c62:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400c64:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c68:	d03a      	beq.n	400ce0 <pio_set_peripheral+0x7e>
  400c6a:	d813      	bhi.n	400c94 <pio_set_peripheral+0x32>
  400c6c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c70:	d025      	beq.n	400cbe <pio_set_peripheral+0x5c>
  400c72:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c76:	d10a      	bne.n	400c8e <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c78:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c7a:	4313      	orrs	r3, r2
  400c7c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c7e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c80:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c82:	400b      	ands	r3, r1
  400c84:	ea23 0302 	bic.w	r3, r3, r2
  400c88:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c8a:	6042      	str	r2, [r0, #4]
  400c8c:	4770      	bx	lr
	switch (ul_type) {
  400c8e:	2900      	cmp	r1, #0
  400c90:	d1fb      	bne.n	400c8a <pio_set_peripheral+0x28>
  400c92:	4770      	bx	lr
  400c94:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c98:	d021      	beq.n	400cde <pio_set_peripheral+0x7c>
  400c9a:	d809      	bhi.n	400cb0 <pio_set_peripheral+0x4e>
  400c9c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400ca0:	d1f3      	bne.n	400c8a <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ca2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ca4:	4313      	orrs	r3, r2
  400ca6:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400ca8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400caa:	4313      	orrs	r3, r2
  400cac:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400cae:	e7ec      	b.n	400c8a <pio_set_peripheral+0x28>
	switch (ul_type) {
  400cb0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400cb4:	d013      	beq.n	400cde <pio_set_peripheral+0x7c>
  400cb6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400cba:	d010      	beq.n	400cde <pio_set_peripheral+0x7c>
  400cbc:	e7e5      	b.n	400c8a <pio_set_peripheral+0x28>
{
  400cbe:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cc0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400cc2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400cc4:	43d3      	mvns	r3, r2
  400cc6:	4021      	ands	r1, r4
  400cc8:	461c      	mov	r4, r3
  400cca:	4019      	ands	r1, r3
  400ccc:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400cce:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400cd0:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400cd2:	400b      	ands	r3, r1
  400cd4:	4023      	ands	r3, r4
  400cd6:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400cd8:	6042      	str	r2, [r0, #4]
}
  400cda:	f85d 4b04 	ldr.w	r4, [sp], #4
  400cde:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ce0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ce2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400ce4:	400b      	ands	r3, r1
  400ce6:	ea23 0302 	bic.w	r3, r3, r2
  400cea:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400cec:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400cee:	4313      	orrs	r3, r2
  400cf0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400cf2:	e7ca      	b.n	400c8a <pio_set_peripheral+0x28>

00400cf4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400cf4:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400cf6:	f012 0f01 	tst.w	r2, #1
  400cfa:	d10d      	bne.n	400d18 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400cfc:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400cfe:	f012 0f0a 	tst.w	r2, #10
  400d02:	d00b      	beq.n	400d1c <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400d04:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400d06:	f012 0f02 	tst.w	r2, #2
  400d0a:	d109      	bne.n	400d20 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400d0c:	f012 0f08 	tst.w	r2, #8
  400d10:	d008      	beq.n	400d24 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400d12:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400d16:	e005      	b.n	400d24 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400d18:	6641      	str	r1, [r0, #100]	; 0x64
  400d1a:	e7f0      	b.n	400cfe <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400d1c:	6241      	str	r1, [r0, #36]	; 0x24
  400d1e:	e7f2      	b.n	400d06 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400d20:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400d24:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400d26:	6001      	str	r1, [r0, #0]
  400d28:	4770      	bx	lr

00400d2a <pio_set_output>:
{
  400d2a:	b410      	push	{r4}
  400d2c:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400d2e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400d30:	b94c      	cbnz	r4, 400d46 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400d32:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400d34:	b14b      	cbz	r3, 400d4a <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400d36:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400d38:	b94a      	cbnz	r2, 400d4e <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400d3a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400d3c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400d3e:	6001      	str	r1, [r0, #0]
}
  400d40:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d44:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400d46:	6641      	str	r1, [r0, #100]	; 0x64
  400d48:	e7f4      	b.n	400d34 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400d4a:	6541      	str	r1, [r0, #84]	; 0x54
  400d4c:	e7f4      	b.n	400d38 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400d4e:	6301      	str	r1, [r0, #48]	; 0x30
  400d50:	e7f4      	b.n	400d3c <pio_set_output+0x12>
	...

00400d54 <pio_configure>:
{
  400d54:	b570      	push	{r4, r5, r6, lr}
  400d56:	b082      	sub	sp, #8
  400d58:	4605      	mov	r5, r0
  400d5a:	4616      	mov	r6, r2
  400d5c:	461c      	mov	r4, r3
	switch (ul_type) {
  400d5e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d62:	d014      	beq.n	400d8e <pio_configure+0x3a>
  400d64:	d90a      	bls.n	400d7c <pio_configure+0x28>
  400d66:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d6a:	d024      	beq.n	400db6 <pio_configure+0x62>
  400d6c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d70:	d021      	beq.n	400db6 <pio_configure+0x62>
  400d72:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d76:	d017      	beq.n	400da8 <pio_configure+0x54>
		return 0;
  400d78:	2000      	movs	r0, #0
  400d7a:	e01a      	b.n	400db2 <pio_configure+0x5e>
	switch (ul_type) {
  400d7c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d80:	d005      	beq.n	400d8e <pio_configure+0x3a>
  400d82:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d86:	d002      	beq.n	400d8e <pio_configure+0x3a>
  400d88:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d8c:	d1f4      	bne.n	400d78 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400d8e:	4632      	mov	r2, r6
  400d90:	4628      	mov	r0, r5
  400d92:	4b11      	ldr	r3, [pc, #68]	; (400dd8 <pio_configure+0x84>)
  400d94:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400d96:	f014 0f01 	tst.w	r4, #1
  400d9a:	d102      	bne.n	400da2 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400d9c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400d9e:	2001      	movs	r0, #1
  400da0:	e007      	b.n	400db2 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400da2:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400da4:	2001      	movs	r0, #1
  400da6:	e004      	b.n	400db2 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400da8:	461a      	mov	r2, r3
  400daa:	4631      	mov	r1, r6
  400dac:	4b0b      	ldr	r3, [pc, #44]	; (400ddc <pio_configure+0x88>)
  400dae:	4798      	blx	r3
	return 1;
  400db0:	2001      	movs	r0, #1
}
  400db2:	b002      	add	sp, #8
  400db4:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400db6:	f004 0301 	and.w	r3, r4, #1
  400dba:	9300      	str	r3, [sp, #0]
  400dbc:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400dc0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400dc4:	bf14      	ite	ne
  400dc6:	2200      	movne	r2, #0
  400dc8:	2201      	moveq	r2, #1
  400dca:	4631      	mov	r1, r6
  400dcc:	4628      	mov	r0, r5
  400dce:	4c04      	ldr	r4, [pc, #16]	; (400de0 <pio_configure+0x8c>)
  400dd0:	47a0      	blx	r4
	return 1;
  400dd2:	2001      	movs	r0, #1
		break;
  400dd4:	e7ed      	b.n	400db2 <pio_configure+0x5e>
  400dd6:	bf00      	nop
  400dd8:	00400c63 	.word	0x00400c63
  400ddc:	00400cf5 	.word	0x00400cf5
  400de0:	00400d2b 	.word	0x00400d2b

00400de4 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400de4:	f012 0f10 	tst.w	r2, #16
  400de8:	d012      	beq.n	400e10 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400dea:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400dee:	f012 0f20 	tst.w	r2, #32
  400df2:	d007      	beq.n	400e04 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400df4:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400df8:	f012 0f40 	tst.w	r2, #64	; 0x40
  400dfc:	d005      	beq.n	400e0a <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400dfe:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400e02:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400e04:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400e08:	e7f6      	b.n	400df8 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400e0a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400e0e:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400e10:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400e14:	4770      	bx	lr

00400e16 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400e16:	6401      	str	r1, [r0, #64]	; 0x40
  400e18:	4770      	bx	lr

00400e1a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400e1a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400e1c:	4770      	bx	lr

00400e1e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400e1e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400e20:	4770      	bx	lr
	...

00400e24 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e28:	4604      	mov	r4, r0
  400e2a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400e2c:	4b0e      	ldr	r3, [pc, #56]	; (400e68 <pio_handler_process+0x44>)
  400e2e:	4798      	blx	r3
  400e30:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400e32:	4620      	mov	r0, r4
  400e34:	4b0d      	ldr	r3, [pc, #52]	; (400e6c <pio_handler_process+0x48>)
  400e36:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400e38:	4005      	ands	r5, r0
  400e3a:	d013      	beq.n	400e64 <pio_handler_process+0x40>
  400e3c:	4c0c      	ldr	r4, [pc, #48]	; (400e70 <pio_handler_process+0x4c>)
  400e3e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400e42:	e003      	b.n	400e4c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400e44:	42b4      	cmp	r4, r6
  400e46:	d00d      	beq.n	400e64 <pio_handler_process+0x40>
  400e48:	3410      	adds	r4, #16
		while (status != 0) {
  400e4a:	b15d      	cbz	r5, 400e64 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400e4c:	6820      	ldr	r0, [r4, #0]
  400e4e:	4540      	cmp	r0, r8
  400e50:	d1f8      	bne.n	400e44 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400e52:	6861      	ldr	r1, [r4, #4]
  400e54:	4229      	tst	r1, r5
  400e56:	d0f5      	beq.n	400e44 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400e58:	68e3      	ldr	r3, [r4, #12]
  400e5a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400e5c:	6863      	ldr	r3, [r4, #4]
  400e5e:	ea25 0503 	bic.w	r5, r5, r3
  400e62:	e7ef      	b.n	400e44 <pio_handler_process+0x20>
  400e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e68:	00400e1b 	.word	0x00400e1b
  400e6c:	00400e1f 	.word	0x00400e1f
  400e70:	20400bf8 	.word	0x20400bf8

00400e74 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400e76:	4c18      	ldr	r4, [pc, #96]	; (400ed8 <pio_handler_set+0x64>)
  400e78:	6826      	ldr	r6, [r4, #0]
  400e7a:	2e06      	cmp	r6, #6
  400e7c:	d82a      	bhi.n	400ed4 <pio_handler_set+0x60>
  400e7e:	f04f 0c00 	mov.w	ip, #0
  400e82:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e84:	4f15      	ldr	r7, [pc, #84]	; (400edc <pio_handler_set+0x68>)
  400e86:	e004      	b.n	400e92 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400e88:	3401      	adds	r4, #1
  400e8a:	b2e4      	uxtb	r4, r4
  400e8c:	46a4      	mov	ip, r4
  400e8e:	42a6      	cmp	r6, r4
  400e90:	d309      	bcc.n	400ea6 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400e92:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e94:	0125      	lsls	r5, r4, #4
  400e96:	597d      	ldr	r5, [r7, r5]
  400e98:	428d      	cmp	r5, r1
  400e9a:	d1f5      	bne.n	400e88 <pio_handler_set+0x14>
  400e9c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400ea0:	686d      	ldr	r5, [r5, #4]
  400ea2:	4295      	cmp	r5, r2
  400ea4:	d1f0      	bne.n	400e88 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400ea6:	4d0d      	ldr	r5, [pc, #52]	; (400edc <pio_handler_set+0x68>)
  400ea8:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400eac:	eb05 040e 	add.w	r4, r5, lr
  400eb0:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400eb4:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400eb6:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400eb8:	9906      	ldr	r1, [sp, #24]
  400eba:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400ebc:	3601      	adds	r6, #1
  400ebe:	4566      	cmp	r6, ip
  400ec0:	d005      	beq.n	400ece <pio_handler_set+0x5a>
  400ec2:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400ec4:	461a      	mov	r2, r3
  400ec6:	4b06      	ldr	r3, [pc, #24]	; (400ee0 <pio_handler_set+0x6c>)
  400ec8:	4798      	blx	r3

	return 0;
  400eca:	2000      	movs	r0, #0
  400ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400ece:	4902      	ldr	r1, [pc, #8]	; (400ed8 <pio_handler_set+0x64>)
  400ed0:	600e      	str	r6, [r1, #0]
  400ed2:	e7f6      	b.n	400ec2 <pio_handler_set+0x4e>
		return 1;
  400ed4:	2001      	movs	r0, #1
}
  400ed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ed8:	20400c68 	.word	0x20400c68
  400edc:	20400bf8 	.word	0x20400bf8
  400ee0:	00400de5 	.word	0x00400de5

00400ee4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400ee4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400ee6:	210a      	movs	r1, #10
  400ee8:	4801      	ldr	r0, [pc, #4]	; (400ef0 <PIOA_Handler+0xc>)
  400eea:	4b02      	ldr	r3, [pc, #8]	; (400ef4 <PIOA_Handler+0x10>)
  400eec:	4798      	blx	r3
  400eee:	bd08      	pop	{r3, pc}
  400ef0:	400e0e00 	.word	0x400e0e00
  400ef4:	00400e25 	.word	0x00400e25

00400ef8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ef8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400efa:	210b      	movs	r1, #11
  400efc:	4801      	ldr	r0, [pc, #4]	; (400f04 <PIOB_Handler+0xc>)
  400efe:	4b02      	ldr	r3, [pc, #8]	; (400f08 <PIOB_Handler+0x10>)
  400f00:	4798      	blx	r3
  400f02:	bd08      	pop	{r3, pc}
  400f04:	400e1000 	.word	0x400e1000
  400f08:	00400e25 	.word	0x00400e25

00400f0c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f0c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400f0e:	210c      	movs	r1, #12
  400f10:	4801      	ldr	r0, [pc, #4]	; (400f18 <PIOC_Handler+0xc>)
  400f12:	4b02      	ldr	r3, [pc, #8]	; (400f1c <PIOC_Handler+0x10>)
  400f14:	4798      	blx	r3
  400f16:	bd08      	pop	{r3, pc}
  400f18:	400e1200 	.word	0x400e1200
  400f1c:	00400e25 	.word	0x00400e25

00400f20 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400f20:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400f22:	2110      	movs	r1, #16
  400f24:	4801      	ldr	r0, [pc, #4]	; (400f2c <PIOD_Handler+0xc>)
  400f26:	4b02      	ldr	r3, [pc, #8]	; (400f30 <PIOD_Handler+0x10>)
  400f28:	4798      	blx	r3
  400f2a:	bd08      	pop	{r3, pc}
  400f2c:	400e1400 	.word	0x400e1400
  400f30:	00400e25 	.word	0x00400e25

00400f34 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400f34:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400f36:	2111      	movs	r1, #17
  400f38:	4801      	ldr	r0, [pc, #4]	; (400f40 <PIOE_Handler+0xc>)
  400f3a:	4b02      	ldr	r3, [pc, #8]	; (400f44 <PIOE_Handler+0x10>)
  400f3c:	4798      	blx	r3
  400f3e:	bd08      	pop	{r3, pc}
  400f40:	400e1600 	.word	0x400e1600
  400f44:	00400e25 	.word	0x00400e25

00400f48 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400f48:	2803      	cmp	r0, #3
  400f4a:	d011      	beq.n	400f70 <pmc_mck_set_division+0x28>
  400f4c:	2804      	cmp	r0, #4
  400f4e:	d012      	beq.n	400f76 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400f50:	2802      	cmp	r0, #2
  400f52:	bf0c      	ite	eq
  400f54:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400f58:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400f5a:	4a08      	ldr	r2, [pc, #32]	; (400f7c <pmc_mck_set_division+0x34>)
  400f5c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400f62:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400f64:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f66:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f68:	f013 0f08 	tst.w	r3, #8
  400f6c:	d0fb      	beq.n	400f66 <pmc_mck_set_division+0x1e>
}
  400f6e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400f70:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400f74:	e7f1      	b.n	400f5a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400f76:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400f7a:	e7ee      	b.n	400f5a <pmc_mck_set_division+0x12>
  400f7c:	400e0600 	.word	0x400e0600

00400f80 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400f80:	4a17      	ldr	r2, [pc, #92]	; (400fe0 <pmc_switch_mck_to_pllack+0x60>)
  400f82:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400f88:	4318      	orrs	r0, r3
  400f8a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f8c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f8e:	f013 0f08 	tst.w	r3, #8
  400f92:	d10a      	bne.n	400faa <pmc_switch_mck_to_pllack+0x2a>
  400f94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f98:	4911      	ldr	r1, [pc, #68]	; (400fe0 <pmc_switch_mck_to_pllack+0x60>)
  400f9a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f9c:	f012 0f08 	tst.w	r2, #8
  400fa0:	d103      	bne.n	400faa <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fa2:	3b01      	subs	r3, #1
  400fa4:	d1f9      	bne.n	400f9a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400fa6:	2001      	movs	r0, #1
  400fa8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400faa:	4a0d      	ldr	r2, [pc, #52]	; (400fe0 <pmc_switch_mck_to_pllack+0x60>)
  400fac:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fae:	f023 0303 	bic.w	r3, r3, #3
  400fb2:	f043 0302 	orr.w	r3, r3, #2
  400fb6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fb8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fba:	f013 0f08 	tst.w	r3, #8
  400fbe:	d10a      	bne.n	400fd6 <pmc_switch_mck_to_pllack+0x56>
  400fc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400fc4:	4906      	ldr	r1, [pc, #24]	; (400fe0 <pmc_switch_mck_to_pllack+0x60>)
  400fc6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400fc8:	f012 0f08 	tst.w	r2, #8
  400fcc:	d105      	bne.n	400fda <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fce:	3b01      	subs	r3, #1
  400fd0:	d1f9      	bne.n	400fc6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400fd2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400fd4:	4770      	bx	lr
	return 0;
  400fd6:	2000      	movs	r0, #0
  400fd8:	4770      	bx	lr
  400fda:	2000      	movs	r0, #0
  400fdc:	4770      	bx	lr
  400fde:	bf00      	nop
  400fe0:	400e0600 	.word	0x400e0600

00400fe4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400fe4:	b9a0      	cbnz	r0, 401010 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400fe6:	480e      	ldr	r0, [pc, #56]	; (401020 <pmc_switch_mainck_to_xtal+0x3c>)
  400fe8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400fea:	0209      	lsls	r1, r1, #8
  400fec:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400fee:	4a0d      	ldr	r2, [pc, #52]	; (401024 <pmc_switch_mainck_to_xtal+0x40>)
  400ff0:	401a      	ands	r2, r3
  400ff2:	4b0d      	ldr	r3, [pc, #52]	; (401028 <pmc_switch_mainck_to_xtal+0x44>)
  400ff4:	4313      	orrs	r3, r2
  400ff6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ff8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400ffa:	4602      	mov	r2, r0
  400ffc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ffe:	f013 0f01 	tst.w	r3, #1
  401002:	d0fb      	beq.n	400ffc <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401004:	4a06      	ldr	r2, [pc, #24]	; (401020 <pmc_switch_mainck_to_xtal+0x3c>)
  401006:	6a11      	ldr	r1, [r2, #32]
  401008:	4b08      	ldr	r3, [pc, #32]	; (40102c <pmc_switch_mainck_to_xtal+0x48>)
  40100a:	430b      	orrs	r3, r1
  40100c:	6213      	str	r3, [r2, #32]
  40100e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401010:	4903      	ldr	r1, [pc, #12]	; (401020 <pmc_switch_mainck_to_xtal+0x3c>)
  401012:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401014:	4a06      	ldr	r2, [pc, #24]	; (401030 <pmc_switch_mainck_to_xtal+0x4c>)
  401016:	401a      	ands	r2, r3
  401018:	4b06      	ldr	r3, [pc, #24]	; (401034 <pmc_switch_mainck_to_xtal+0x50>)
  40101a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40101c:	620b      	str	r3, [r1, #32]
  40101e:	4770      	bx	lr
  401020:	400e0600 	.word	0x400e0600
  401024:	ffc8fffc 	.word	0xffc8fffc
  401028:	00370001 	.word	0x00370001
  40102c:	01370000 	.word	0x01370000
  401030:	fec8fffc 	.word	0xfec8fffc
  401034:	01370002 	.word	0x01370002

00401038 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401038:	4b02      	ldr	r3, [pc, #8]	; (401044 <pmc_osc_is_ready_mainck+0xc>)
  40103a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40103c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401040:	4770      	bx	lr
  401042:	bf00      	nop
  401044:	400e0600 	.word	0x400e0600

00401048 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401048:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40104c:	4b01      	ldr	r3, [pc, #4]	; (401054 <pmc_disable_pllack+0xc>)
  40104e:	629a      	str	r2, [r3, #40]	; 0x28
  401050:	4770      	bx	lr
  401052:	bf00      	nop
  401054:	400e0600 	.word	0x400e0600

00401058 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401058:	4b02      	ldr	r3, [pc, #8]	; (401064 <pmc_is_locked_pllack+0xc>)
  40105a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40105c:	f000 0002 	and.w	r0, r0, #2
  401060:	4770      	bx	lr
  401062:	bf00      	nop
  401064:	400e0600 	.word	0x400e0600

00401068 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401068:	283f      	cmp	r0, #63	; 0x3f
  40106a:	d81e      	bhi.n	4010aa <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40106c:	281f      	cmp	r0, #31
  40106e:	d80c      	bhi.n	40108a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401070:	4b11      	ldr	r3, [pc, #68]	; (4010b8 <pmc_enable_periph_clk+0x50>)
  401072:	699a      	ldr	r2, [r3, #24]
  401074:	2301      	movs	r3, #1
  401076:	4083      	lsls	r3, r0
  401078:	4393      	bics	r3, r2
  40107a:	d018      	beq.n	4010ae <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40107c:	2301      	movs	r3, #1
  40107e:	fa03 f000 	lsl.w	r0, r3, r0
  401082:	4b0d      	ldr	r3, [pc, #52]	; (4010b8 <pmc_enable_periph_clk+0x50>)
  401084:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401086:	2000      	movs	r0, #0
  401088:	4770      	bx	lr
		ul_id -= 32;
  40108a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40108c:	4b0a      	ldr	r3, [pc, #40]	; (4010b8 <pmc_enable_periph_clk+0x50>)
  40108e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401092:	2301      	movs	r3, #1
  401094:	4083      	lsls	r3, r0
  401096:	4393      	bics	r3, r2
  401098:	d00b      	beq.n	4010b2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40109a:	2301      	movs	r3, #1
  40109c:	fa03 f000 	lsl.w	r0, r3, r0
  4010a0:	4b05      	ldr	r3, [pc, #20]	; (4010b8 <pmc_enable_periph_clk+0x50>)
  4010a2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4010a6:	2000      	movs	r0, #0
  4010a8:	4770      	bx	lr
		return 1;
  4010aa:	2001      	movs	r0, #1
  4010ac:	4770      	bx	lr
	return 0;
  4010ae:	2000      	movs	r0, #0
  4010b0:	4770      	bx	lr
  4010b2:	2000      	movs	r0, #0
}
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop
  4010b8:	400e0600 	.word	0x400e0600

004010bc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4010bc:	e7fe      	b.n	4010bc <Dummy_Handler>
	...

004010c0 <Reset_Handler>:
{
  4010c0:	b500      	push	{lr}
  4010c2:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4010c4:	4b25      	ldr	r3, [pc, #148]	; (40115c <Reset_Handler+0x9c>)
  4010c6:	4a26      	ldr	r2, [pc, #152]	; (401160 <Reset_Handler+0xa0>)
  4010c8:	429a      	cmp	r2, r3
  4010ca:	d010      	beq.n	4010ee <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4010cc:	4b25      	ldr	r3, [pc, #148]	; (401164 <Reset_Handler+0xa4>)
  4010ce:	4a23      	ldr	r2, [pc, #140]	; (40115c <Reset_Handler+0x9c>)
  4010d0:	429a      	cmp	r2, r3
  4010d2:	d20c      	bcs.n	4010ee <Reset_Handler+0x2e>
  4010d4:	3b01      	subs	r3, #1
  4010d6:	1a9b      	subs	r3, r3, r2
  4010d8:	f023 0303 	bic.w	r3, r3, #3
  4010dc:	3304      	adds	r3, #4
  4010de:	4413      	add	r3, r2
  4010e0:	491f      	ldr	r1, [pc, #124]	; (401160 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4010e2:	f851 0b04 	ldr.w	r0, [r1], #4
  4010e6:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4010ea:	429a      	cmp	r2, r3
  4010ec:	d1f9      	bne.n	4010e2 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4010ee:	4b1e      	ldr	r3, [pc, #120]	; (401168 <Reset_Handler+0xa8>)
  4010f0:	4a1e      	ldr	r2, [pc, #120]	; (40116c <Reset_Handler+0xac>)
  4010f2:	429a      	cmp	r2, r3
  4010f4:	d20a      	bcs.n	40110c <Reset_Handler+0x4c>
  4010f6:	3b01      	subs	r3, #1
  4010f8:	1a9b      	subs	r3, r3, r2
  4010fa:	f023 0303 	bic.w	r3, r3, #3
  4010fe:	3304      	adds	r3, #4
  401100:	4413      	add	r3, r2
                *pDest++ = 0;
  401102:	2100      	movs	r1, #0
  401104:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401108:	4293      	cmp	r3, r2
  40110a:	d1fb      	bne.n	401104 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40110c:	4a18      	ldr	r2, [pc, #96]	; (401170 <Reset_Handler+0xb0>)
  40110e:	4b19      	ldr	r3, [pc, #100]	; (401174 <Reset_Handler+0xb4>)
  401110:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401114:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401116:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40111a:	fab3 f383 	clz	r3, r3
  40111e:	095b      	lsrs	r3, r3, #5
  401120:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401122:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401124:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401128:	2200      	movs	r2, #0
  40112a:	4b13      	ldr	r3, [pc, #76]	; (401178 <Reset_Handler+0xb8>)
  40112c:	701a      	strb	r2, [r3, #0]
	return flags;
  40112e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401130:	4a12      	ldr	r2, [pc, #72]	; (40117c <Reset_Handler+0xbc>)
  401132:	6813      	ldr	r3, [r2, #0]
  401134:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401138:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40113a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40113e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401142:	b129      	cbz	r1, 401150 <Reset_Handler+0x90>
		cpu_irq_enable();
  401144:	2201      	movs	r2, #1
  401146:	4b0c      	ldr	r3, [pc, #48]	; (401178 <Reset_Handler+0xb8>)
  401148:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40114a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40114e:	b662      	cpsie	i
        __libc_init_array();
  401150:	4b0b      	ldr	r3, [pc, #44]	; (401180 <Reset_Handler+0xc0>)
  401152:	4798      	blx	r3
        main();
  401154:	4b0b      	ldr	r3, [pc, #44]	; (401184 <Reset_Handler+0xc4>)
  401156:	4798      	blx	r3
  401158:	e7fe      	b.n	401158 <Reset_Handler+0x98>
  40115a:	bf00      	nop
  40115c:	20400000 	.word	0x20400000
  401160:	00406de4 	.word	0x00406de4
  401164:	204009d8 	.word	0x204009d8
  401168:	20400ce0 	.word	0x20400ce0
  40116c:	204009d8 	.word	0x204009d8
  401170:	e000ed00 	.word	0xe000ed00
  401174:	00400000 	.word	0x00400000
  401178:	20400018 	.word	0x20400018
  40117c:	e000ed88 	.word	0xe000ed88
  401180:	00401ae9 	.word	0x00401ae9
  401184:	004015d1 	.word	0x004015d1

00401188 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401188:	4b3b      	ldr	r3, [pc, #236]	; (401278 <SystemCoreClockUpdate+0xf0>)
  40118a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40118c:	f003 0303 	and.w	r3, r3, #3
  401190:	2b01      	cmp	r3, #1
  401192:	d01d      	beq.n	4011d0 <SystemCoreClockUpdate+0x48>
  401194:	b183      	cbz	r3, 4011b8 <SystemCoreClockUpdate+0x30>
  401196:	2b02      	cmp	r3, #2
  401198:	d036      	beq.n	401208 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40119a:	4b37      	ldr	r3, [pc, #220]	; (401278 <SystemCoreClockUpdate+0xf0>)
  40119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40119e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011a2:	2b70      	cmp	r3, #112	; 0x70
  4011a4:	d05f      	beq.n	401266 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4011a6:	4b34      	ldr	r3, [pc, #208]	; (401278 <SystemCoreClockUpdate+0xf0>)
  4011a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4011aa:	4934      	ldr	r1, [pc, #208]	; (40127c <SystemCoreClockUpdate+0xf4>)
  4011ac:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4011b0:	680b      	ldr	r3, [r1, #0]
  4011b2:	40d3      	lsrs	r3, r2
  4011b4:	600b      	str	r3, [r1, #0]
  4011b6:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4011b8:	4b31      	ldr	r3, [pc, #196]	; (401280 <SystemCoreClockUpdate+0xf8>)
  4011ba:	695b      	ldr	r3, [r3, #20]
  4011bc:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4011c0:	bf14      	ite	ne
  4011c2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4011c6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4011ca:	4b2c      	ldr	r3, [pc, #176]	; (40127c <SystemCoreClockUpdate+0xf4>)
  4011cc:	601a      	str	r2, [r3, #0]
  4011ce:	e7e4      	b.n	40119a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4011d0:	4b29      	ldr	r3, [pc, #164]	; (401278 <SystemCoreClockUpdate+0xf0>)
  4011d2:	6a1b      	ldr	r3, [r3, #32]
  4011d4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4011d8:	d003      	beq.n	4011e2 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4011da:	4a2a      	ldr	r2, [pc, #168]	; (401284 <SystemCoreClockUpdate+0xfc>)
  4011dc:	4b27      	ldr	r3, [pc, #156]	; (40127c <SystemCoreClockUpdate+0xf4>)
  4011de:	601a      	str	r2, [r3, #0]
  4011e0:	e7db      	b.n	40119a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4011e2:	4a29      	ldr	r2, [pc, #164]	; (401288 <SystemCoreClockUpdate+0x100>)
  4011e4:	4b25      	ldr	r3, [pc, #148]	; (40127c <SystemCoreClockUpdate+0xf4>)
  4011e6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4011e8:	4b23      	ldr	r3, [pc, #140]	; (401278 <SystemCoreClockUpdate+0xf0>)
  4011ea:	6a1b      	ldr	r3, [r3, #32]
  4011ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011f0:	2b10      	cmp	r3, #16
  4011f2:	d005      	beq.n	401200 <SystemCoreClockUpdate+0x78>
  4011f4:	2b20      	cmp	r3, #32
  4011f6:	d1d0      	bne.n	40119a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4011f8:	4a22      	ldr	r2, [pc, #136]	; (401284 <SystemCoreClockUpdate+0xfc>)
  4011fa:	4b20      	ldr	r3, [pc, #128]	; (40127c <SystemCoreClockUpdate+0xf4>)
  4011fc:	601a      	str	r2, [r3, #0]
          break;
  4011fe:	e7cc      	b.n	40119a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401200:	4a22      	ldr	r2, [pc, #136]	; (40128c <SystemCoreClockUpdate+0x104>)
  401202:	4b1e      	ldr	r3, [pc, #120]	; (40127c <SystemCoreClockUpdate+0xf4>)
  401204:	601a      	str	r2, [r3, #0]
          break;
  401206:	e7c8      	b.n	40119a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401208:	4b1b      	ldr	r3, [pc, #108]	; (401278 <SystemCoreClockUpdate+0xf0>)
  40120a:	6a1b      	ldr	r3, [r3, #32]
  40120c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401210:	d016      	beq.n	401240 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401212:	4a1c      	ldr	r2, [pc, #112]	; (401284 <SystemCoreClockUpdate+0xfc>)
  401214:	4b19      	ldr	r3, [pc, #100]	; (40127c <SystemCoreClockUpdate+0xf4>)
  401216:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401218:	4b17      	ldr	r3, [pc, #92]	; (401278 <SystemCoreClockUpdate+0xf0>)
  40121a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40121c:	f003 0303 	and.w	r3, r3, #3
  401220:	2b02      	cmp	r3, #2
  401222:	d1ba      	bne.n	40119a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401224:	4a14      	ldr	r2, [pc, #80]	; (401278 <SystemCoreClockUpdate+0xf0>)
  401226:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401228:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40122a:	4814      	ldr	r0, [pc, #80]	; (40127c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40122c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401230:	6803      	ldr	r3, [r0, #0]
  401232:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401236:	b2d2      	uxtb	r2, r2
  401238:	fbb3 f3f2 	udiv	r3, r3, r2
  40123c:	6003      	str	r3, [r0, #0]
  40123e:	e7ac      	b.n	40119a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401240:	4a11      	ldr	r2, [pc, #68]	; (401288 <SystemCoreClockUpdate+0x100>)
  401242:	4b0e      	ldr	r3, [pc, #56]	; (40127c <SystemCoreClockUpdate+0xf4>)
  401244:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401246:	4b0c      	ldr	r3, [pc, #48]	; (401278 <SystemCoreClockUpdate+0xf0>)
  401248:	6a1b      	ldr	r3, [r3, #32]
  40124a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40124e:	2b10      	cmp	r3, #16
  401250:	d005      	beq.n	40125e <SystemCoreClockUpdate+0xd6>
  401252:	2b20      	cmp	r3, #32
  401254:	d1e0      	bne.n	401218 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401256:	4a0b      	ldr	r2, [pc, #44]	; (401284 <SystemCoreClockUpdate+0xfc>)
  401258:	4b08      	ldr	r3, [pc, #32]	; (40127c <SystemCoreClockUpdate+0xf4>)
  40125a:	601a      	str	r2, [r3, #0]
          break;
  40125c:	e7dc      	b.n	401218 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40125e:	4a0b      	ldr	r2, [pc, #44]	; (40128c <SystemCoreClockUpdate+0x104>)
  401260:	4b06      	ldr	r3, [pc, #24]	; (40127c <SystemCoreClockUpdate+0xf4>)
  401262:	601a      	str	r2, [r3, #0]
          break;
  401264:	e7d8      	b.n	401218 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401266:	4a05      	ldr	r2, [pc, #20]	; (40127c <SystemCoreClockUpdate+0xf4>)
  401268:	6813      	ldr	r3, [r2, #0]
  40126a:	4909      	ldr	r1, [pc, #36]	; (401290 <SystemCoreClockUpdate+0x108>)
  40126c:	fba1 1303 	umull	r1, r3, r1, r3
  401270:	085b      	lsrs	r3, r3, #1
  401272:	6013      	str	r3, [r2, #0]
  401274:	4770      	bx	lr
  401276:	bf00      	nop
  401278:	400e0600 	.word	0x400e0600
  40127c:	2040001c 	.word	0x2040001c
  401280:	400e1810 	.word	0x400e1810
  401284:	00b71b00 	.word	0x00b71b00
  401288:	003d0900 	.word	0x003d0900
  40128c:	007a1200 	.word	0x007a1200
  401290:	aaaaaaab 	.word	0xaaaaaaab

00401294 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401294:	4b16      	ldr	r3, [pc, #88]	; (4012f0 <system_init_flash+0x5c>)
  401296:	4298      	cmp	r0, r3
  401298:	d913      	bls.n	4012c2 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40129a:	4b16      	ldr	r3, [pc, #88]	; (4012f4 <system_init_flash+0x60>)
  40129c:	4298      	cmp	r0, r3
  40129e:	d915      	bls.n	4012cc <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4012a0:	4b15      	ldr	r3, [pc, #84]	; (4012f8 <system_init_flash+0x64>)
  4012a2:	4298      	cmp	r0, r3
  4012a4:	d916      	bls.n	4012d4 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4012a6:	4b15      	ldr	r3, [pc, #84]	; (4012fc <system_init_flash+0x68>)
  4012a8:	4298      	cmp	r0, r3
  4012aa:	d917      	bls.n	4012dc <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4012ac:	4b14      	ldr	r3, [pc, #80]	; (401300 <system_init_flash+0x6c>)
  4012ae:	4298      	cmp	r0, r3
  4012b0:	d918      	bls.n	4012e4 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4012b2:	4b14      	ldr	r3, [pc, #80]	; (401304 <system_init_flash+0x70>)
  4012b4:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4012b6:	bf94      	ite	ls
  4012b8:	4a13      	ldrls	r2, [pc, #76]	; (401308 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4012ba:	4a14      	ldrhi	r2, [pc, #80]	; (40130c <system_init_flash+0x78>)
  4012bc:	4b14      	ldr	r3, [pc, #80]	; (401310 <system_init_flash+0x7c>)
  4012be:	601a      	str	r2, [r3, #0]
  4012c0:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4012c2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4012c6:	4b12      	ldr	r3, [pc, #72]	; (401310 <system_init_flash+0x7c>)
  4012c8:	601a      	str	r2, [r3, #0]
  4012ca:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4012cc:	4a11      	ldr	r2, [pc, #68]	; (401314 <system_init_flash+0x80>)
  4012ce:	4b10      	ldr	r3, [pc, #64]	; (401310 <system_init_flash+0x7c>)
  4012d0:	601a      	str	r2, [r3, #0]
  4012d2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4012d4:	4a10      	ldr	r2, [pc, #64]	; (401318 <system_init_flash+0x84>)
  4012d6:	4b0e      	ldr	r3, [pc, #56]	; (401310 <system_init_flash+0x7c>)
  4012d8:	601a      	str	r2, [r3, #0]
  4012da:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4012dc:	4a0f      	ldr	r2, [pc, #60]	; (40131c <system_init_flash+0x88>)
  4012de:	4b0c      	ldr	r3, [pc, #48]	; (401310 <system_init_flash+0x7c>)
  4012e0:	601a      	str	r2, [r3, #0]
  4012e2:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4012e4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4012e8:	4b09      	ldr	r3, [pc, #36]	; (401310 <system_init_flash+0x7c>)
  4012ea:	601a      	str	r2, [r3, #0]
  4012ec:	4770      	bx	lr
  4012ee:	bf00      	nop
  4012f0:	015ef3bf 	.word	0x015ef3bf
  4012f4:	02bde77f 	.word	0x02bde77f
  4012f8:	041cdb3f 	.word	0x041cdb3f
  4012fc:	057bceff 	.word	0x057bceff
  401300:	06dac2bf 	.word	0x06dac2bf
  401304:	0839b67f 	.word	0x0839b67f
  401308:	04000500 	.word	0x04000500
  40130c:	04000600 	.word	0x04000600
  401310:	400e0c00 	.word	0x400e0c00
  401314:	04000100 	.word	0x04000100
  401318:	04000200 	.word	0x04000200
  40131c:	04000300 	.word	0x04000300

00401320 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401320:	4b0a      	ldr	r3, [pc, #40]	; (40134c <_sbrk+0x2c>)
  401322:	681b      	ldr	r3, [r3, #0]
  401324:	b153      	cbz	r3, 40133c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401326:	4b09      	ldr	r3, [pc, #36]	; (40134c <_sbrk+0x2c>)
  401328:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40132a:	181a      	adds	r2, r3, r0
  40132c:	4908      	ldr	r1, [pc, #32]	; (401350 <_sbrk+0x30>)
  40132e:	4291      	cmp	r1, r2
  401330:	db08      	blt.n	401344 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401332:	4610      	mov	r0, r2
  401334:	4a05      	ldr	r2, [pc, #20]	; (40134c <_sbrk+0x2c>)
  401336:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401338:	4618      	mov	r0, r3
  40133a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40133c:	4a05      	ldr	r2, [pc, #20]	; (401354 <_sbrk+0x34>)
  40133e:	4b03      	ldr	r3, [pc, #12]	; (40134c <_sbrk+0x2c>)
  401340:	601a      	str	r2, [r3, #0]
  401342:	e7f0      	b.n	401326 <_sbrk+0x6>
		return (caddr_t) -1;	
  401344:	f04f 30ff 	mov.w	r0, #4294967295
}
  401348:	4770      	bx	lr
  40134a:	bf00      	nop
  40134c:	20400c6c 	.word	0x20400c6c
  401350:	2045fffc 	.word	0x2045fffc
  401354:	20402ee0 	.word	0x20402ee0

00401358 <callback_sw1>:
	sprintf(frequencia_str, "%d", frequencia);
	strcat(frequencia_str, end_str);
	gfx_mono_draw_string(frequencia_str, 50,16, &sysfont);
}

void callback_sw1() {
  401358:	b508      	push	{r3, lr}
	if (pio_get(OLED_SW1_PIO, PIO_INPUT, OLED_SW1_IDX_MASK)) {
  40135a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40135e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401362:	480d      	ldr	r0, [pc, #52]	; (401398 <callback_sw1+0x40>)
  401364:	4b0d      	ldr	r3, [pc, #52]	; (40139c <callback_sw1+0x44>)
  401366:	4798      	blx	r3
  401368:	b188      	cbz	r0, 40138e <callback_sw1+0x36>
		SW1 = 0;
  40136a:	2200      	movs	r2, #0
  40136c:	4b0c      	ldr	r3, [pc, #48]	; (4013a0 <callback_sw1+0x48>)
  40136e:	701a      	strb	r2, [r3, #0]
		if (contagem_SW1 < contagem_reducao_SW1) {
  401370:	4b0c      	ldr	r3, [pc, #48]	; (4013a4 <callback_sw1+0x4c>)
  401372:	681a      	ldr	r2, [r3, #0]
  401374:	4b0c      	ldr	r3, [pc, #48]	; (4013a8 <callback_sw1+0x50>)
  401376:	681b      	ldr	r3, [r3, #0]
  401378:	429a      	cmp	r2, r3
  40137a:	da0b      	bge.n	401394 <callback_sw1+0x3c>
			if (frequencia <= frequencia_maxima - variacao_por_clique) {
  40137c:	4b0b      	ldr	r3, [pc, #44]	; (4013ac <callback_sw1+0x54>)
  40137e:	681b      	ldr	r3, [r3, #0]
  401380:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  401384:	da06      	bge.n	401394 <callback_sw1+0x3c>
				frequencia += variacao_por_clique;
  401386:	3301      	adds	r3, #1
  401388:	4a08      	ldr	r2, [pc, #32]	; (4013ac <callback_sw1+0x54>)
  40138a:	6013      	str	r3, [r2, #0]
  40138c:	bd08      	pop	{r3, pc}
			}
		}
	} else {
		SW1 = 1;
  40138e:	2201      	movs	r2, #1
  401390:	4b03      	ldr	r3, [pc, #12]	; (4013a0 <callback_sw1+0x48>)
  401392:	701a      	strb	r2, [r3, #0]
  401394:	bd08      	pop	{r3, pc}
  401396:	bf00      	nop
  401398:	400e1400 	.word	0x400e1400
  40139c:	00400c49 	.word	0x00400c49
  4013a0:	20400c70 	.word	0x20400c70
  4013a4:	20400c74 	.word	0x20400c74
  4013a8:	20400cb0 	.word	0x20400cb0
  4013ac:	20400020 	.word	0x20400020

004013b0 <callback_sw2>:
	}
}

void callback_sw2() {
  4013b0:	b508      	push	{r3, lr}
	if (pio_get(OLED_SW2_PIO, PIO_INPUT, OLED_SW2_IDX_MASK)) {
  4013b2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4013b6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4013ba:	4809      	ldr	r0, [pc, #36]	; (4013e0 <callback_sw2+0x30>)
  4013bc:	4b09      	ldr	r3, [pc, #36]	; (4013e4 <callback_sw2+0x34>)
  4013be:	4798      	blx	r3
  4013c0:	b918      	cbnz	r0, 4013ca <callback_sw2+0x1a>
		SW2 = 0;
		piscando = !piscando;
	} else {
		SW2 = 1;
  4013c2:	2201      	movs	r2, #1
  4013c4:	4b08      	ldr	r3, [pc, #32]	; (4013e8 <callback_sw2+0x38>)
  4013c6:	701a      	strb	r2, [r3, #0]
  4013c8:	bd08      	pop	{r3, pc}
		SW2 = 0;
  4013ca:	2200      	movs	r2, #0
  4013cc:	4b06      	ldr	r3, [pc, #24]	; (4013e8 <callback_sw2+0x38>)
  4013ce:	701a      	strb	r2, [r3, #0]
		piscando = !piscando;
  4013d0:	4a06      	ldr	r2, [pc, #24]	; (4013ec <callback_sw2+0x3c>)
  4013d2:	7813      	ldrb	r3, [r2, #0]
  4013d4:	fab3 f383 	clz	r3, r3
  4013d8:	095b      	lsrs	r3, r3, #5
  4013da:	7013      	strb	r3, [r2, #0]
  4013dc:	bd08      	pop	{r3, pc}
  4013de:	bf00      	nop
  4013e0:	400e1200 	.word	0x400e1200
  4013e4:	00400c49 	.word	0x00400c49
  4013e8:	20400c71 	.word	0x20400c71
  4013ec:	20400024 	.word	0x20400024

004013f0 <callback_sw3>:
	}
}

void callback_sw3() {
  4013f0:	b508      	push	{r3, lr}
	if (pio_get(OLED_SW3_PIO, PIO_INPUT, OLED_SW3_IDX_MASK)) {
  4013f2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4013f6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4013fa:	4809      	ldr	r0, [pc, #36]	; (401420 <callback_sw3+0x30>)
  4013fc:	4b09      	ldr	r3, [pc, #36]	; (401424 <callback_sw3+0x34>)
  4013fe:	4798      	blx	r3
  401400:	b950      	cbnz	r0, 401418 <callback_sw3+0x28>
		SW3 = 0;
	} else {
		SW3 = 1;
  401402:	2201      	movs	r2, #1
  401404:	4b08      	ldr	r3, [pc, #32]	; (401428 <callback_sw3+0x38>)
  401406:	701a      	strb	r2, [r3, #0]
		if (frequencia >= frequencia_minima + variacao_por_clique) {
  401408:	4b08      	ldr	r3, [pc, #32]	; (40142c <callback_sw3+0x3c>)
  40140a:	681b      	ldr	r3, [r3, #0]
  40140c:	4293      	cmp	r3, r2
  40140e:	dd02      	ble.n	401416 <callback_sw3+0x26>
			frequencia -= variacao_por_clique;
  401410:	3b01      	subs	r3, #1
  401412:	4a06      	ldr	r2, [pc, #24]	; (40142c <callback_sw3+0x3c>)
  401414:	6013      	str	r3, [r2, #0]
  401416:	bd08      	pop	{r3, pc}
		SW3 = 0;
  401418:	2200      	movs	r2, #0
  40141a:	4b03      	ldr	r3, [pc, #12]	; (401428 <callback_sw3+0x38>)
  40141c:	701a      	strb	r2, [r3, #0]
  40141e:	bd08      	pop	{r3, pc}
  401420:	400e0e00 	.word	0x400e0e00
  401424:	00400c49 	.word	0x00400c49
  401428:	20400c72 	.word	0x20400c72
  40142c:	20400020 	.word	0x20400020

00401430 <update_oled>:
void update_oled() {
  401430:	b510      	push	{r4, lr}
  401432:	b082      	sub	sp, #8
	sprintf(frequencia_str, "%d", frequencia);
  401434:	4b0c      	ldr	r3, [pc, #48]	; (401468 <update_oled+0x38>)
  401436:	681a      	ldr	r2, [r3, #0]
  401438:	490c      	ldr	r1, [pc, #48]	; (40146c <update_oled+0x3c>)
  40143a:	4668      	mov	r0, sp
  40143c:	4b0c      	ldr	r3, [pc, #48]	; (401470 <update_oled+0x40>)
  40143e:	4798      	blx	r3
	strcat(frequencia_str, end_str);
  401440:	4668      	mov	r0, sp
  401442:	4b0c      	ldr	r3, [pc, #48]	; (401474 <update_oled+0x44>)
  401444:	4798      	blx	r3
  401446:	ab02      	add	r3, sp, #8
  401448:	4403      	add	r3, r0
  40144a:	4a0b      	ldr	r2, [pc, #44]	; (401478 <update_oled+0x48>)
  40144c:	6810      	ldr	r0, [r2, #0]
  40144e:	f843 0c08 	str.w	r0, [r3, #-8]
  401452:	8892      	ldrh	r2, [r2, #4]
  401454:	f823 2c04 	strh.w	r2, [r3, #-4]
	gfx_mono_draw_string(frequencia_str, 50,16, &sysfont);
  401458:	4b08      	ldr	r3, [pc, #32]	; (40147c <update_oled+0x4c>)
  40145a:	2210      	movs	r2, #16
  40145c:	2132      	movs	r1, #50	; 0x32
  40145e:	4668      	mov	r0, sp
  401460:	4c07      	ldr	r4, [pc, #28]	; (401480 <update_oled+0x50>)
  401462:	47a0      	blx	r4
}
  401464:	b002      	add	sp, #8
  401466:	bd10      	pop	{r4, pc}
  401468:	20400020 	.word	0x20400020
  40146c:	00406b24 	.word	0x00406b24
  401470:	00401bd5 	.word	0x00401bd5
  401474:	00401c41 	.word	0x00401c41
  401478:	00406b28 	.word	0x00406b28
  40147c:	2040000c 	.word	0x2040000c
  401480:	00400695 	.word	0x00400695

00401484 <pio_init>:
		}
	}
}


void pio_init() {
  401484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401488:	b082      	sub	sp, #8
	
	// habilita os PIOs que usaremos
	pmc_enable_periph_clk(ID_PIOA);
  40148a:	200a      	movs	r0, #10
  40148c:	4c31      	ldr	r4, [pc, #196]	; (401554 <pio_init+0xd0>)
  40148e:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOC);
  401490:	200c      	movs	r0, #12
  401492:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOD);
  401494:	2010      	movs	r0, #16
  401496:	47a0      	blx	r4
	
	// define os pinos dos switches como input com pullup e debounce
	pio_configure(PIOA, PIO_INPUT, OLED_SW3_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401498:	4e2f      	ldr	r6, [pc, #188]	; (401558 <pio_init+0xd4>)
  40149a:	2309      	movs	r3, #9
  40149c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4014a0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4014a4:	4630      	mov	r0, r6
  4014a6:	4f2d      	ldr	r7, [pc, #180]	; (40155c <pio_init+0xd8>)
  4014a8:	47b8      	blx	r7
	pio_set_input(PIOC, OLED_SW2_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4014aa:	4c2d      	ldr	r4, [pc, #180]	; (401560 <pio_init+0xdc>)
  4014ac:	2209      	movs	r2, #9
  4014ae:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4014b2:	4620      	mov	r0, r4
  4014b4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 401588 <pio_init+0x104>
  4014b8:	47c0      	blx	r8
	pio_set_input(PIOD, OLED_SW1_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4014ba:	4d2a      	ldr	r5, [pc, #168]	; (401564 <pio_init+0xe0>)
  4014bc:	2209      	movs	r2, #9
  4014be:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4014c2:	4628      	mov	r0, r5
  4014c4:	47c0      	blx	r8
	
	// define o LED como output
	pio_configure(PIOC, PIO_OUTPUT_0, LED_IDX_MASK | BUZZ_IDX_MASK, PIO_DEFAULT);
  4014c6:	2300      	movs	r3, #0
  4014c8:	4a27      	ldr	r2, [pc, #156]	; (401568 <pio_init+0xe4>)
  4014ca:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4014ce:	4620      	mov	r0, r4
  4014d0:	47b8      	blx	r7
	
	// define interrupcoes e associa a uma funcao de callback
	pio_handler_set(PIOA, ID_PIOA, OLED_SW3_IDX_MASK, PIO_IT_EDGE, callback_sw3);
  4014d2:	4b26      	ldr	r3, [pc, #152]	; (40156c <pio_init+0xe8>)
  4014d4:	9300      	str	r3, [sp, #0]
  4014d6:	2340      	movs	r3, #64	; 0x40
  4014d8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4014dc:	210a      	movs	r1, #10
  4014de:	4630      	mov	r0, r6
  4014e0:	4f23      	ldr	r7, [pc, #140]	; (401570 <pio_init+0xec>)
  4014e2:	47b8      	blx	r7
	pio_handler_set(PIOC, ID_PIOC, OLED_SW2_IDX_MASK, PIO_IT_EDGE, callback_sw2);
  4014e4:	4b23      	ldr	r3, [pc, #140]	; (401574 <pio_init+0xf0>)
  4014e6:	9300      	str	r3, [sp, #0]
  4014e8:	2340      	movs	r3, #64	; 0x40
  4014ea:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4014ee:	210c      	movs	r1, #12
  4014f0:	4620      	mov	r0, r4
  4014f2:	47b8      	blx	r7
	pio_handler_set(PIOD, ID_PIOD, OLED_SW1_IDX_MASK, PIO_IT_EDGE, callback_sw1);
  4014f4:	4b20      	ldr	r3, [pc, #128]	; (401578 <pio_init+0xf4>)
  4014f6:	9300      	str	r3, [sp, #0]
  4014f8:	2340      	movs	r3, #64	; 0x40
  4014fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4014fe:	2110      	movs	r1, #16
  401500:	4628      	mov	r0, r5
  401502:	47b8      	blx	r7
	
	// ativa interrupo e limpa primeira IRQ gerada na ativacao
	pio_enable_interrupt(PIOA, OLED_SW3_IDX_MASK);
  401504:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401508:	4630      	mov	r0, r6
  40150a:	4f1c      	ldr	r7, [pc, #112]	; (40157c <pio_init+0xf8>)
  40150c:	47b8      	blx	r7
	pio_enable_interrupt(PIOC, OLED_SW2_IDX_MASK);
  40150e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401512:	4620      	mov	r0, r4
  401514:	47b8      	blx	r7
	pio_enable_interrupt(PIOD, OLED_SW1_IDX_MASK);
  401516:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40151a:	4628      	mov	r0, r5
  40151c:	47b8      	blx	r7
	pio_get_interrupt_status(PIOA);
  40151e:	4630      	mov	r0, r6
  401520:	4e17      	ldr	r6, [pc, #92]	; (401580 <pio_init+0xfc>)
  401522:	47b0      	blx	r6
	pio_get_interrupt_status(PIOC);
  401524:	4620      	mov	r0, r4
  401526:	47b0      	blx	r6
	pio_get_interrupt_status(PIOD);
  401528:	4628      	mov	r0, r5
  40152a:	47b0      	blx	r6
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40152c:	4b15      	ldr	r3, [pc, #84]	; (401584 <pio_init+0x100>)
  40152e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401532:	601a      	str	r2, [r3, #0]
  401534:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401538:	601a      	str	r2, [r3, #0]
  40153a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  40153e:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401540:	2280      	movs	r2, #128	; 0x80
  401542:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
  401546:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  40154a:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	NVIC_EnableIRQ(ID_PIOD);
	NVIC_SetPriority(ID_PIOA, 4);
	NVIC_SetPriority(ID_PIOC, 4);
	NVIC_SetPriority(ID_PIOD, 4);
	
}
  40154e:	b002      	add	sp, #8
  401550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401554:	00401069 	.word	0x00401069
  401558:	400e0e00 	.word	0x400e0e00
  40155c:	00400d55 	.word	0x00400d55
  401560:	400e1200 	.word	0x400e1200
  401564:	400e1400 	.word	0x400e1400
  401568:	00080100 	.word	0x00080100
  40156c:	004013f1 	.word	0x004013f1
  401570:	00400e75 	.word	0x00400e75
  401574:	004013b1 	.word	0x004013b1
  401578:	00401359 	.word	0x00401359
  40157c:	00400e17 	.word	0x00400e17
  401580:	00400e1b 	.word	0x00400e1b
  401584:	e000e100 	.word	0xe000e100
  401588:	00400cf5 	.word	0x00400cf5

0040158c <init>:


void init() {
  40158c:	b510      	push	{r4, lr}
  40158e:	b082      	sub	sp, #8
	
	board_init();
  401590:	4b09      	ldr	r3, [pc, #36]	; (4015b8 <init+0x2c>)
  401592:	4798      	blx	r3
	sysclk_init();
  401594:	4b09      	ldr	r3, [pc, #36]	; (4015bc <init+0x30>)
  401596:	4798      	blx	r3
	delay_init();
	
	pio_init();
  401598:	4b09      	ldr	r3, [pc, #36]	; (4015c0 <init+0x34>)
  40159a:	4798      	blx	r3

	// Init OLED
	gfx_mono_ssd1306_init();
  40159c:	4b09      	ldr	r3, [pc, #36]	; (4015c4 <init+0x38>)
  40159e:	4798      	blx	r3
	
	// desenhos estaticos no OLED
	gfx_mono_draw_filled_circle(20, 16, 16, GFX_PIXEL_SET, GFX_WHOLE);
  4015a0:	23ff      	movs	r3, #255	; 0xff
  4015a2:	9300      	str	r3, [sp, #0]
  4015a4:	2301      	movs	r3, #1
  4015a6:	2210      	movs	r2, #16
  4015a8:	4611      	mov	r1, r2
  4015aa:	2014      	movs	r0, #20
  4015ac:	4c06      	ldr	r4, [pc, #24]	; (4015c8 <init+0x3c>)
  4015ae:	47a0      	blx	r4
	update_oled();
  4015b0:	4b06      	ldr	r3, [pc, #24]	; (4015cc <init+0x40>)
  4015b2:	4798      	blx	r3
}
  4015b4:	b002      	add	sp, #8
  4015b6:	bd10      	pop	{r4, pc}
  4015b8:	00400b01 	.word	0x00400b01
  4015bc:	00400a91 	.word	0x00400a91
  4015c0:	00401485 	.word	0x00401485
  4015c4:	0040072d 	.word	0x0040072d
  4015c8:	004004cd 	.word	0x004004cd
  4015cc:	00401431 	.word	0x00401431

004015d0 <main>:



int main (void) {
  4015d0:	b580      	push	{r7, lr}
	
	init();
  4015d2:	4b70      	ldr	r3, [pc, #448]	; (401794 <main+0x1c4>)
  4015d4:	4798      	blx	r3
  
	while(1) {
		
		contagem_reducao_SW1 = 2 * frequencia / 3;
  4015d6:	4e70      	ldr	r6, [pc, #448]	; (401798 <main+0x1c8>)
			pio_clear(PIOC, LED_IDX_MASK | BUZZ_IDX_MASK);
			delay_ms(meio_periodo_ms / 2);
			update_oled();
			delay_ms(meio_periodo_ms / 2);
		} else {
			pio_set(PIOC, LED_IDX_MASK | BUZZ_IDX_MASK);
  4015d8:	4d70      	ldr	r5, [pc, #448]	; (40179c <main+0x1cc>)
			delay_ms(meio_periodo_ms / 2);
  4015da:	4c71      	ldr	r4, [pc, #452]	; (4017a0 <main+0x1d0>)
  4015dc:	e0b2      	b.n	401744 <main+0x174>
			contagem_reducao_SW1 = 1;
  4015de:	2201      	movs	r2, #1
  4015e0:	4b70      	ldr	r3, [pc, #448]	; (4017a4 <main+0x1d4>)
  4015e2:	601a      	str	r2, [r3, #0]
  4015e4:	e0b9      	b.n	40175a <main+0x18a>
			reduziu = 0;
  4015e6:	2300      	movs	r3, #0
  4015e8:	4a6f      	ldr	r2, [pc, #444]	; (4017a8 <main+0x1d8>)
  4015ea:	7013      	strb	r3, [r2, #0]
			contagem_SW1 = 0;
  4015ec:	4a6f      	ldr	r2, [pc, #444]	; (4017ac <main+0x1dc>)
  4015ee:	6013      	str	r3, [r2, #0]
		if (piscando) {
  4015f0:	4b6f      	ldr	r3, [pc, #444]	; (4017b0 <main+0x1e0>)
  4015f2:	781b      	ldrb	r3, [r3, #0]
  4015f4:	2b00      	cmp	r3, #0
  4015f6:	f000 80a1 	beq.w	40173c <main+0x16c>
			update_oled();
  4015fa:	4b6e      	ldr	r3, [pc, #440]	; (4017b4 <main+0x1e4>)
  4015fc:	4798      	blx	r3
			meio_periodo_ms = 1000 / (2 * frequencia);
  4015fe:	4f6e      	ldr	r7, [pc, #440]	; (4017b8 <main+0x1e8>)
  401600:	4b6e      	ldr	r3, [pc, #440]	; (4017bc <main+0x1ec>)
  401602:	681a      	ldr	r2, [r3, #0]
  401604:	0052      	lsls	r2, r2, #1
  401606:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  40160a:	fb93 f3f2 	sdiv	r3, r3, r2
  40160e:	603b      	str	r3, [r7, #0]
			pio_set(PIOC, LED_IDX_MASK | BUZZ_IDX_MASK);
  401610:	496b      	ldr	r1, [pc, #428]	; (4017c0 <main+0x1f0>)
  401612:	4628      	mov	r0, r5
  401614:	4b6b      	ldr	r3, [pc, #428]	; (4017c4 <main+0x1f4>)
  401616:	4798      	blx	r3
			delay_ms(meio_periodo_ms / 2);
  401618:	683b      	ldr	r3, [r7, #0]
  40161a:	1c5a      	adds	r2, r3, #1
  40161c:	2a02      	cmp	r2, #2
  40161e:	d97d      	bls.n	40171c <main+0x14c>
  401620:	4618      	mov	r0, r3
  401622:	2b00      	cmp	r3, #0
  401624:	bfb8      	it	lt
  401626:	4610      	movlt	r0, r2
  401628:	1040      	asrs	r0, r0, #1
  40162a:	17c3      	asrs	r3, r0, #31
  40162c:	fba0 0104 	umull	r0, r1, r0, r4
  401630:	fb04 1103 	mla	r1, r4, r3, r1
  401634:	f241 722c 	movw	r2, #5932	; 0x172c
  401638:	2300      	movs	r3, #0
  40163a:	f241 782b 	movw	r8, #5931	; 0x172b
  40163e:	f04f 0900 	mov.w	r9, #0
  401642:	eb10 0008 	adds.w	r0, r0, r8
  401646:	eb41 0109 	adc.w	r1, r1, r9
  40164a:	4f5f      	ldr	r7, [pc, #380]	; (4017c8 <main+0x1f8>)
  40164c:	47b8      	blx	r7
  40164e:	4b5f      	ldr	r3, [pc, #380]	; (4017cc <main+0x1fc>)
  401650:	4798      	blx	r3
			update_oled();
  401652:	4b58      	ldr	r3, [pc, #352]	; (4017b4 <main+0x1e4>)
  401654:	4798      	blx	r3
			delay_ms(meio_periodo_ms / 2);
  401656:	4b58      	ldr	r3, [pc, #352]	; (4017b8 <main+0x1e8>)
  401658:	681b      	ldr	r3, [r3, #0]
  40165a:	1c5a      	adds	r2, r3, #1
  40165c:	2a02      	cmp	r2, #2
  40165e:	d961      	bls.n	401724 <main+0x154>
  401660:	4618      	mov	r0, r3
  401662:	2b00      	cmp	r3, #0
  401664:	bfb8      	it	lt
  401666:	4610      	movlt	r0, r2
  401668:	1040      	asrs	r0, r0, #1
  40166a:	17c3      	asrs	r3, r0, #31
  40166c:	fba0 0104 	umull	r0, r1, r0, r4
  401670:	fb04 1103 	mla	r1, r4, r3, r1
  401674:	f241 722c 	movw	r2, #5932	; 0x172c
  401678:	2300      	movs	r3, #0
  40167a:	f241 782b 	movw	r8, #5931	; 0x172b
  40167e:	f04f 0900 	mov.w	r9, #0
  401682:	eb10 0008 	adds.w	r0, r0, r8
  401686:	eb41 0109 	adc.w	r1, r1, r9
  40168a:	4f4f      	ldr	r7, [pc, #316]	; (4017c8 <main+0x1f8>)
  40168c:	47b8      	blx	r7
  40168e:	4b4f      	ldr	r3, [pc, #316]	; (4017cc <main+0x1fc>)
  401690:	4798      	blx	r3
			update_oled();
  401692:	4b48      	ldr	r3, [pc, #288]	; (4017b4 <main+0x1e4>)
  401694:	4798      	blx	r3
			pio_clear(PIOC, LED_IDX_MASK | BUZZ_IDX_MASK);
  401696:	494a      	ldr	r1, [pc, #296]	; (4017c0 <main+0x1f0>)
  401698:	4628      	mov	r0, r5
  40169a:	4b4d      	ldr	r3, [pc, #308]	; (4017d0 <main+0x200>)
  40169c:	4798      	blx	r3
			delay_ms(meio_periodo_ms / 2);
  40169e:	4b46      	ldr	r3, [pc, #280]	; (4017b8 <main+0x1e8>)
  4016a0:	681b      	ldr	r3, [r3, #0]
  4016a2:	1c5a      	adds	r2, r3, #1
  4016a4:	2a02      	cmp	r2, #2
  4016a6:	d941      	bls.n	40172c <main+0x15c>
  4016a8:	4618      	mov	r0, r3
  4016aa:	2b00      	cmp	r3, #0
  4016ac:	bfb8      	it	lt
  4016ae:	4610      	movlt	r0, r2
  4016b0:	1040      	asrs	r0, r0, #1
  4016b2:	17c3      	asrs	r3, r0, #31
  4016b4:	fba0 0104 	umull	r0, r1, r0, r4
  4016b8:	fb04 1103 	mla	r1, r4, r3, r1
  4016bc:	f241 722c 	movw	r2, #5932	; 0x172c
  4016c0:	2300      	movs	r3, #0
  4016c2:	f241 782b 	movw	r8, #5931	; 0x172b
  4016c6:	f04f 0900 	mov.w	r9, #0
  4016ca:	eb10 0008 	adds.w	r0, r0, r8
  4016ce:	eb41 0109 	adc.w	r1, r1, r9
  4016d2:	4f3d      	ldr	r7, [pc, #244]	; (4017c8 <main+0x1f8>)
  4016d4:	47b8      	blx	r7
  4016d6:	4b3d      	ldr	r3, [pc, #244]	; (4017cc <main+0x1fc>)
  4016d8:	4798      	blx	r3
			update_oled();
  4016da:	4b36      	ldr	r3, [pc, #216]	; (4017b4 <main+0x1e4>)
  4016dc:	4798      	blx	r3
			delay_ms(meio_periodo_ms / 2);
  4016de:	4b36      	ldr	r3, [pc, #216]	; (4017b8 <main+0x1e8>)
  4016e0:	681b      	ldr	r3, [r3, #0]
  4016e2:	1c5a      	adds	r2, r3, #1
  4016e4:	2a02      	cmp	r2, #2
  4016e6:	d925      	bls.n	401734 <main+0x164>
  4016e8:	4618      	mov	r0, r3
  4016ea:	2b00      	cmp	r3, #0
  4016ec:	bfb8      	it	lt
  4016ee:	4610      	movlt	r0, r2
  4016f0:	1040      	asrs	r0, r0, #1
  4016f2:	17c3      	asrs	r3, r0, #31
  4016f4:	fba0 0104 	umull	r0, r1, r0, r4
  4016f8:	fb04 1103 	mla	r1, r4, r3, r1
  4016fc:	f241 722c 	movw	r2, #5932	; 0x172c
  401700:	2300      	movs	r3, #0
  401702:	f241 782b 	movw	r8, #5931	; 0x172b
  401706:	f04f 0900 	mov.w	r9, #0
  40170a:	eb10 0008 	adds.w	r0, r0, r8
  40170e:	eb41 0109 	adc.w	r1, r1, r9
  401712:	4f2d      	ldr	r7, [pc, #180]	; (4017c8 <main+0x1f8>)
  401714:	47b8      	blx	r7
  401716:	4b2d      	ldr	r3, [pc, #180]	; (4017cc <main+0x1fc>)
  401718:	4798      	blx	r3
  40171a:	e013      	b.n	401744 <main+0x174>
			delay_ms(meio_periodo_ms / 2);
  40171c:	2033      	movs	r0, #51	; 0x33
  40171e:	4b2b      	ldr	r3, [pc, #172]	; (4017cc <main+0x1fc>)
  401720:	4798      	blx	r3
  401722:	e796      	b.n	401652 <main+0x82>
			delay_ms(meio_periodo_ms / 2);
  401724:	2033      	movs	r0, #51	; 0x33
  401726:	4b29      	ldr	r3, [pc, #164]	; (4017cc <main+0x1fc>)
  401728:	4798      	blx	r3
  40172a:	e7b2      	b.n	401692 <main+0xc2>
			delay_ms(meio_periodo_ms / 2);
  40172c:	2033      	movs	r0, #51	; 0x33
  40172e:	4b27      	ldr	r3, [pc, #156]	; (4017cc <main+0x1fc>)
  401730:	4798      	blx	r3
  401732:	e7d2      	b.n	4016da <main+0x10a>
			delay_ms(meio_periodo_ms / 2);
  401734:	2033      	movs	r0, #51	; 0x33
  401736:	4b25      	ldr	r3, [pc, #148]	; (4017cc <main+0x1fc>)
  401738:	4798      	blx	r3
  40173a:	e003      	b.n	401744 <main+0x174>
			pio_set(PIOC, LED_IDX_MASK | BUZZ_IDX_MASK);
  40173c:	4920      	ldr	r1, [pc, #128]	; (4017c0 <main+0x1f0>)
  40173e:	4628      	mov	r0, r5
  401740:	4b20      	ldr	r3, [pc, #128]	; (4017c4 <main+0x1f4>)
  401742:	4798      	blx	r3
		contagem_reducao_SW1 = 2 * frequencia / 3;
  401744:	4b1d      	ldr	r3, [pc, #116]	; (4017bc <main+0x1ec>)
  401746:	6819      	ldr	r1, [r3, #0]
  401748:	004a      	lsls	r2, r1, #1
  40174a:	fb86 0302 	smull	r0, r3, r6, r2
		if (contagem_reducao_SW1 == 0) {
  40174e:	ebb3 73e2 	subs.w	r3, r3, r2, asr #31
  401752:	f43f af44 	beq.w	4015de <main+0xe>
		contagem_reducao_SW1 = 2 * frequencia / 3;
  401756:	4a13      	ldr	r2, [pc, #76]	; (4017a4 <main+0x1d4>)
  401758:	6013      	str	r3, [r2, #0]
		if (SW1) {
  40175a:	4b1e      	ldr	r3, [pc, #120]	; (4017d4 <main+0x204>)
  40175c:	781b      	ldrb	r3, [r3, #0]
  40175e:	2b00      	cmp	r3, #0
  401760:	f43f af41 	beq.w	4015e6 <main+0x16>
			contagem_SW1++;
  401764:	4a11      	ldr	r2, [pc, #68]	; (4017ac <main+0x1dc>)
  401766:	6813      	ldr	r3, [r2, #0]
  401768:	3301      	adds	r3, #1
  40176a:	6013      	str	r3, [r2, #0]
			if (contagem_SW1 >= contagem_reducao_SW1 && frequencia >= frequencia_minima + variacao_por_clique && !reduziu) {
  40176c:	4a0d      	ldr	r2, [pc, #52]	; (4017a4 <main+0x1d4>)
  40176e:	6812      	ldr	r2, [r2, #0]
  401770:	4293      	cmp	r3, r2
  401772:	f6ff af3d 	blt.w	4015f0 <main+0x20>
  401776:	2901      	cmp	r1, #1
  401778:	f77f af3a 	ble.w	4015f0 <main+0x20>
  40177c:	4b0a      	ldr	r3, [pc, #40]	; (4017a8 <main+0x1d8>)
  40177e:	781b      	ldrb	r3, [r3, #0]
  401780:	2b00      	cmp	r3, #0
  401782:	f47f af35 	bne.w	4015f0 <main+0x20>
				frequencia -= variacao_por_clique;
  401786:	3901      	subs	r1, #1
  401788:	4b0c      	ldr	r3, [pc, #48]	; (4017bc <main+0x1ec>)
  40178a:	6019      	str	r1, [r3, #0]
				reduziu = 1;
  40178c:	2201      	movs	r2, #1
  40178e:	4b06      	ldr	r3, [pc, #24]	; (4017a8 <main+0x1d8>)
  401790:	701a      	strb	r2, [r3, #0]
  401792:	e72d      	b.n	4015f0 <main+0x20>
  401794:	0040158d 	.word	0x0040158d
  401798:	55555556 	.word	0x55555556
  40179c:	400e1200 	.word	0x400e1200
  4017a0:	11e1a300 	.word	0x11e1a300
  4017a4:	20400cb0 	.word	0x20400cb0
  4017a8:	20400c78 	.word	0x20400c78
  4017ac:	20400c74 	.word	0x20400c74
  4017b0:	20400024 	.word	0x20400024
  4017b4:	00401431 	.word	0x00401431
  4017b8:	20400cb4 	.word	0x20400cb4
  4017bc:	20400020 	.word	0x20400020
  4017c0:	00080100 	.word	0x00080100
  4017c4:	00400c41 	.word	0x00400c41
  4017c8:	004017d9 	.word	0x004017d9
  4017cc:	20400001 	.word	0x20400001
  4017d0:	00400c45 	.word	0x00400c45
  4017d4:	20400c70 	.word	0x20400c70

004017d8 <__aeabi_uldivmod>:
  4017d8:	b953      	cbnz	r3, 4017f0 <__aeabi_uldivmod+0x18>
  4017da:	b94a      	cbnz	r2, 4017f0 <__aeabi_uldivmod+0x18>
  4017dc:	2900      	cmp	r1, #0
  4017de:	bf08      	it	eq
  4017e0:	2800      	cmpeq	r0, #0
  4017e2:	bf1c      	itt	ne
  4017e4:	f04f 31ff 	movne.w	r1, #4294967295
  4017e8:	f04f 30ff 	movne.w	r0, #4294967295
  4017ec:	f000 b97a 	b.w	401ae4 <__aeabi_idiv0>
  4017f0:	f1ad 0c08 	sub.w	ip, sp, #8
  4017f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4017f8:	f000 f806 	bl	401808 <__udivmoddi4>
  4017fc:	f8dd e004 	ldr.w	lr, [sp, #4]
  401800:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401804:	b004      	add	sp, #16
  401806:	4770      	bx	lr

00401808 <__udivmoddi4>:
  401808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40180c:	468c      	mov	ip, r1
  40180e:	460d      	mov	r5, r1
  401810:	4604      	mov	r4, r0
  401812:	9e08      	ldr	r6, [sp, #32]
  401814:	2b00      	cmp	r3, #0
  401816:	d151      	bne.n	4018bc <__udivmoddi4+0xb4>
  401818:	428a      	cmp	r2, r1
  40181a:	4617      	mov	r7, r2
  40181c:	d96d      	bls.n	4018fa <__udivmoddi4+0xf2>
  40181e:	fab2 fe82 	clz	lr, r2
  401822:	f1be 0f00 	cmp.w	lr, #0
  401826:	d00b      	beq.n	401840 <__udivmoddi4+0x38>
  401828:	f1ce 0c20 	rsb	ip, lr, #32
  40182c:	fa01 f50e 	lsl.w	r5, r1, lr
  401830:	fa20 fc0c 	lsr.w	ip, r0, ip
  401834:	fa02 f70e 	lsl.w	r7, r2, lr
  401838:	ea4c 0c05 	orr.w	ip, ip, r5
  40183c:	fa00 f40e 	lsl.w	r4, r0, lr
  401840:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401844:	0c25      	lsrs	r5, r4, #16
  401846:	fbbc f8fa 	udiv	r8, ip, sl
  40184a:	fa1f f987 	uxth.w	r9, r7
  40184e:	fb0a cc18 	mls	ip, sl, r8, ip
  401852:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401856:	fb08 f309 	mul.w	r3, r8, r9
  40185a:	42ab      	cmp	r3, r5
  40185c:	d90a      	bls.n	401874 <__udivmoddi4+0x6c>
  40185e:	19ed      	adds	r5, r5, r7
  401860:	f108 32ff 	add.w	r2, r8, #4294967295
  401864:	f080 8123 	bcs.w	401aae <__udivmoddi4+0x2a6>
  401868:	42ab      	cmp	r3, r5
  40186a:	f240 8120 	bls.w	401aae <__udivmoddi4+0x2a6>
  40186e:	f1a8 0802 	sub.w	r8, r8, #2
  401872:	443d      	add	r5, r7
  401874:	1aed      	subs	r5, r5, r3
  401876:	b2a4      	uxth	r4, r4
  401878:	fbb5 f0fa 	udiv	r0, r5, sl
  40187c:	fb0a 5510 	mls	r5, sl, r0, r5
  401880:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401884:	fb00 f909 	mul.w	r9, r0, r9
  401888:	45a1      	cmp	r9, r4
  40188a:	d909      	bls.n	4018a0 <__udivmoddi4+0x98>
  40188c:	19e4      	adds	r4, r4, r7
  40188e:	f100 33ff 	add.w	r3, r0, #4294967295
  401892:	f080 810a 	bcs.w	401aaa <__udivmoddi4+0x2a2>
  401896:	45a1      	cmp	r9, r4
  401898:	f240 8107 	bls.w	401aaa <__udivmoddi4+0x2a2>
  40189c:	3802      	subs	r0, #2
  40189e:	443c      	add	r4, r7
  4018a0:	eba4 0409 	sub.w	r4, r4, r9
  4018a4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4018a8:	2100      	movs	r1, #0
  4018aa:	2e00      	cmp	r6, #0
  4018ac:	d061      	beq.n	401972 <__udivmoddi4+0x16a>
  4018ae:	fa24 f40e 	lsr.w	r4, r4, lr
  4018b2:	2300      	movs	r3, #0
  4018b4:	6034      	str	r4, [r6, #0]
  4018b6:	6073      	str	r3, [r6, #4]
  4018b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4018bc:	428b      	cmp	r3, r1
  4018be:	d907      	bls.n	4018d0 <__udivmoddi4+0xc8>
  4018c0:	2e00      	cmp	r6, #0
  4018c2:	d054      	beq.n	40196e <__udivmoddi4+0x166>
  4018c4:	2100      	movs	r1, #0
  4018c6:	e886 0021 	stmia.w	r6, {r0, r5}
  4018ca:	4608      	mov	r0, r1
  4018cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4018d0:	fab3 f183 	clz	r1, r3
  4018d4:	2900      	cmp	r1, #0
  4018d6:	f040 808e 	bne.w	4019f6 <__udivmoddi4+0x1ee>
  4018da:	42ab      	cmp	r3, r5
  4018dc:	d302      	bcc.n	4018e4 <__udivmoddi4+0xdc>
  4018de:	4282      	cmp	r2, r0
  4018e0:	f200 80fa 	bhi.w	401ad8 <__udivmoddi4+0x2d0>
  4018e4:	1a84      	subs	r4, r0, r2
  4018e6:	eb65 0503 	sbc.w	r5, r5, r3
  4018ea:	2001      	movs	r0, #1
  4018ec:	46ac      	mov	ip, r5
  4018ee:	2e00      	cmp	r6, #0
  4018f0:	d03f      	beq.n	401972 <__udivmoddi4+0x16a>
  4018f2:	e886 1010 	stmia.w	r6, {r4, ip}
  4018f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4018fa:	b912      	cbnz	r2, 401902 <__udivmoddi4+0xfa>
  4018fc:	2701      	movs	r7, #1
  4018fe:	fbb7 f7f2 	udiv	r7, r7, r2
  401902:	fab7 fe87 	clz	lr, r7
  401906:	f1be 0f00 	cmp.w	lr, #0
  40190a:	d134      	bne.n	401976 <__udivmoddi4+0x16e>
  40190c:	1beb      	subs	r3, r5, r7
  40190e:	0c3a      	lsrs	r2, r7, #16
  401910:	fa1f fc87 	uxth.w	ip, r7
  401914:	2101      	movs	r1, #1
  401916:	fbb3 f8f2 	udiv	r8, r3, r2
  40191a:	0c25      	lsrs	r5, r4, #16
  40191c:	fb02 3318 	mls	r3, r2, r8, r3
  401920:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401924:	fb0c f308 	mul.w	r3, ip, r8
  401928:	42ab      	cmp	r3, r5
  40192a:	d907      	bls.n	40193c <__udivmoddi4+0x134>
  40192c:	19ed      	adds	r5, r5, r7
  40192e:	f108 30ff 	add.w	r0, r8, #4294967295
  401932:	d202      	bcs.n	40193a <__udivmoddi4+0x132>
  401934:	42ab      	cmp	r3, r5
  401936:	f200 80d1 	bhi.w	401adc <__udivmoddi4+0x2d4>
  40193a:	4680      	mov	r8, r0
  40193c:	1aed      	subs	r5, r5, r3
  40193e:	b2a3      	uxth	r3, r4
  401940:	fbb5 f0f2 	udiv	r0, r5, r2
  401944:	fb02 5510 	mls	r5, r2, r0, r5
  401948:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40194c:	fb0c fc00 	mul.w	ip, ip, r0
  401950:	45a4      	cmp	ip, r4
  401952:	d907      	bls.n	401964 <__udivmoddi4+0x15c>
  401954:	19e4      	adds	r4, r4, r7
  401956:	f100 33ff 	add.w	r3, r0, #4294967295
  40195a:	d202      	bcs.n	401962 <__udivmoddi4+0x15a>
  40195c:	45a4      	cmp	ip, r4
  40195e:	f200 80b8 	bhi.w	401ad2 <__udivmoddi4+0x2ca>
  401962:	4618      	mov	r0, r3
  401964:	eba4 040c 	sub.w	r4, r4, ip
  401968:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40196c:	e79d      	b.n	4018aa <__udivmoddi4+0xa2>
  40196e:	4631      	mov	r1, r6
  401970:	4630      	mov	r0, r6
  401972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401976:	f1ce 0420 	rsb	r4, lr, #32
  40197a:	fa05 f30e 	lsl.w	r3, r5, lr
  40197e:	fa07 f70e 	lsl.w	r7, r7, lr
  401982:	fa20 f804 	lsr.w	r8, r0, r4
  401986:	0c3a      	lsrs	r2, r7, #16
  401988:	fa25 f404 	lsr.w	r4, r5, r4
  40198c:	ea48 0803 	orr.w	r8, r8, r3
  401990:	fbb4 f1f2 	udiv	r1, r4, r2
  401994:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401998:	fb02 4411 	mls	r4, r2, r1, r4
  40199c:	fa1f fc87 	uxth.w	ip, r7
  4019a0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4019a4:	fb01 f30c 	mul.w	r3, r1, ip
  4019a8:	42ab      	cmp	r3, r5
  4019aa:	fa00 f40e 	lsl.w	r4, r0, lr
  4019ae:	d909      	bls.n	4019c4 <__udivmoddi4+0x1bc>
  4019b0:	19ed      	adds	r5, r5, r7
  4019b2:	f101 30ff 	add.w	r0, r1, #4294967295
  4019b6:	f080 808a 	bcs.w	401ace <__udivmoddi4+0x2c6>
  4019ba:	42ab      	cmp	r3, r5
  4019bc:	f240 8087 	bls.w	401ace <__udivmoddi4+0x2c6>
  4019c0:	3902      	subs	r1, #2
  4019c2:	443d      	add	r5, r7
  4019c4:	1aeb      	subs	r3, r5, r3
  4019c6:	fa1f f588 	uxth.w	r5, r8
  4019ca:	fbb3 f0f2 	udiv	r0, r3, r2
  4019ce:	fb02 3310 	mls	r3, r2, r0, r3
  4019d2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4019d6:	fb00 f30c 	mul.w	r3, r0, ip
  4019da:	42ab      	cmp	r3, r5
  4019dc:	d907      	bls.n	4019ee <__udivmoddi4+0x1e6>
  4019de:	19ed      	adds	r5, r5, r7
  4019e0:	f100 38ff 	add.w	r8, r0, #4294967295
  4019e4:	d26f      	bcs.n	401ac6 <__udivmoddi4+0x2be>
  4019e6:	42ab      	cmp	r3, r5
  4019e8:	d96d      	bls.n	401ac6 <__udivmoddi4+0x2be>
  4019ea:	3802      	subs	r0, #2
  4019ec:	443d      	add	r5, r7
  4019ee:	1aeb      	subs	r3, r5, r3
  4019f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4019f4:	e78f      	b.n	401916 <__udivmoddi4+0x10e>
  4019f6:	f1c1 0720 	rsb	r7, r1, #32
  4019fa:	fa22 f807 	lsr.w	r8, r2, r7
  4019fe:	408b      	lsls	r3, r1
  401a00:	fa05 f401 	lsl.w	r4, r5, r1
  401a04:	ea48 0303 	orr.w	r3, r8, r3
  401a08:	fa20 fe07 	lsr.w	lr, r0, r7
  401a0c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401a10:	40fd      	lsrs	r5, r7
  401a12:	ea4e 0e04 	orr.w	lr, lr, r4
  401a16:	fbb5 f9fc 	udiv	r9, r5, ip
  401a1a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401a1e:	fb0c 5519 	mls	r5, ip, r9, r5
  401a22:	fa1f f883 	uxth.w	r8, r3
  401a26:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401a2a:	fb09 f408 	mul.w	r4, r9, r8
  401a2e:	42ac      	cmp	r4, r5
  401a30:	fa02 f201 	lsl.w	r2, r2, r1
  401a34:	fa00 fa01 	lsl.w	sl, r0, r1
  401a38:	d908      	bls.n	401a4c <__udivmoddi4+0x244>
  401a3a:	18ed      	adds	r5, r5, r3
  401a3c:	f109 30ff 	add.w	r0, r9, #4294967295
  401a40:	d243      	bcs.n	401aca <__udivmoddi4+0x2c2>
  401a42:	42ac      	cmp	r4, r5
  401a44:	d941      	bls.n	401aca <__udivmoddi4+0x2c2>
  401a46:	f1a9 0902 	sub.w	r9, r9, #2
  401a4a:	441d      	add	r5, r3
  401a4c:	1b2d      	subs	r5, r5, r4
  401a4e:	fa1f fe8e 	uxth.w	lr, lr
  401a52:	fbb5 f0fc 	udiv	r0, r5, ip
  401a56:	fb0c 5510 	mls	r5, ip, r0, r5
  401a5a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401a5e:	fb00 f808 	mul.w	r8, r0, r8
  401a62:	45a0      	cmp	r8, r4
  401a64:	d907      	bls.n	401a76 <__udivmoddi4+0x26e>
  401a66:	18e4      	adds	r4, r4, r3
  401a68:	f100 35ff 	add.w	r5, r0, #4294967295
  401a6c:	d229      	bcs.n	401ac2 <__udivmoddi4+0x2ba>
  401a6e:	45a0      	cmp	r8, r4
  401a70:	d927      	bls.n	401ac2 <__udivmoddi4+0x2ba>
  401a72:	3802      	subs	r0, #2
  401a74:	441c      	add	r4, r3
  401a76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401a7a:	eba4 0408 	sub.w	r4, r4, r8
  401a7e:	fba0 8902 	umull	r8, r9, r0, r2
  401a82:	454c      	cmp	r4, r9
  401a84:	46c6      	mov	lr, r8
  401a86:	464d      	mov	r5, r9
  401a88:	d315      	bcc.n	401ab6 <__udivmoddi4+0x2ae>
  401a8a:	d012      	beq.n	401ab2 <__udivmoddi4+0x2aa>
  401a8c:	b156      	cbz	r6, 401aa4 <__udivmoddi4+0x29c>
  401a8e:	ebba 030e 	subs.w	r3, sl, lr
  401a92:	eb64 0405 	sbc.w	r4, r4, r5
  401a96:	fa04 f707 	lsl.w	r7, r4, r7
  401a9a:	40cb      	lsrs	r3, r1
  401a9c:	431f      	orrs	r7, r3
  401a9e:	40cc      	lsrs	r4, r1
  401aa0:	6037      	str	r7, [r6, #0]
  401aa2:	6074      	str	r4, [r6, #4]
  401aa4:	2100      	movs	r1, #0
  401aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401aaa:	4618      	mov	r0, r3
  401aac:	e6f8      	b.n	4018a0 <__udivmoddi4+0x98>
  401aae:	4690      	mov	r8, r2
  401ab0:	e6e0      	b.n	401874 <__udivmoddi4+0x6c>
  401ab2:	45c2      	cmp	sl, r8
  401ab4:	d2ea      	bcs.n	401a8c <__udivmoddi4+0x284>
  401ab6:	ebb8 0e02 	subs.w	lr, r8, r2
  401aba:	eb69 0503 	sbc.w	r5, r9, r3
  401abe:	3801      	subs	r0, #1
  401ac0:	e7e4      	b.n	401a8c <__udivmoddi4+0x284>
  401ac2:	4628      	mov	r0, r5
  401ac4:	e7d7      	b.n	401a76 <__udivmoddi4+0x26e>
  401ac6:	4640      	mov	r0, r8
  401ac8:	e791      	b.n	4019ee <__udivmoddi4+0x1e6>
  401aca:	4681      	mov	r9, r0
  401acc:	e7be      	b.n	401a4c <__udivmoddi4+0x244>
  401ace:	4601      	mov	r1, r0
  401ad0:	e778      	b.n	4019c4 <__udivmoddi4+0x1bc>
  401ad2:	3802      	subs	r0, #2
  401ad4:	443c      	add	r4, r7
  401ad6:	e745      	b.n	401964 <__udivmoddi4+0x15c>
  401ad8:	4608      	mov	r0, r1
  401ada:	e708      	b.n	4018ee <__udivmoddi4+0xe6>
  401adc:	f1a8 0802 	sub.w	r8, r8, #2
  401ae0:	443d      	add	r5, r7
  401ae2:	e72b      	b.n	40193c <__udivmoddi4+0x134>

00401ae4 <__aeabi_idiv0>:
  401ae4:	4770      	bx	lr
  401ae6:	bf00      	nop

00401ae8 <__libc_init_array>:
  401ae8:	b570      	push	{r4, r5, r6, lr}
  401aea:	4e0f      	ldr	r6, [pc, #60]	; (401b28 <__libc_init_array+0x40>)
  401aec:	4d0f      	ldr	r5, [pc, #60]	; (401b2c <__libc_init_array+0x44>)
  401aee:	1b76      	subs	r6, r6, r5
  401af0:	10b6      	asrs	r6, r6, #2
  401af2:	bf18      	it	ne
  401af4:	2400      	movne	r4, #0
  401af6:	d005      	beq.n	401b04 <__libc_init_array+0x1c>
  401af8:	3401      	adds	r4, #1
  401afa:	f855 3b04 	ldr.w	r3, [r5], #4
  401afe:	4798      	blx	r3
  401b00:	42a6      	cmp	r6, r4
  401b02:	d1f9      	bne.n	401af8 <__libc_init_array+0x10>
  401b04:	4e0a      	ldr	r6, [pc, #40]	; (401b30 <__libc_init_array+0x48>)
  401b06:	4d0b      	ldr	r5, [pc, #44]	; (401b34 <__libc_init_array+0x4c>)
  401b08:	1b76      	subs	r6, r6, r5
  401b0a:	f005 f955 	bl	406db8 <_init>
  401b0e:	10b6      	asrs	r6, r6, #2
  401b10:	bf18      	it	ne
  401b12:	2400      	movne	r4, #0
  401b14:	d006      	beq.n	401b24 <__libc_init_array+0x3c>
  401b16:	3401      	adds	r4, #1
  401b18:	f855 3b04 	ldr.w	r3, [r5], #4
  401b1c:	4798      	blx	r3
  401b1e:	42a6      	cmp	r6, r4
  401b20:	d1f9      	bne.n	401b16 <__libc_init_array+0x2e>
  401b22:	bd70      	pop	{r4, r5, r6, pc}
  401b24:	bd70      	pop	{r4, r5, r6, pc}
  401b26:	bf00      	nop
  401b28:	00406dc4 	.word	0x00406dc4
  401b2c:	00406dc4 	.word	0x00406dc4
  401b30:	00406dcc 	.word	0x00406dcc
  401b34:	00406dc4 	.word	0x00406dc4

00401b38 <memset>:
  401b38:	b470      	push	{r4, r5, r6}
  401b3a:	0786      	lsls	r6, r0, #30
  401b3c:	d046      	beq.n	401bcc <memset+0x94>
  401b3e:	1e54      	subs	r4, r2, #1
  401b40:	2a00      	cmp	r2, #0
  401b42:	d041      	beq.n	401bc8 <memset+0x90>
  401b44:	b2ca      	uxtb	r2, r1
  401b46:	4603      	mov	r3, r0
  401b48:	e002      	b.n	401b50 <memset+0x18>
  401b4a:	f114 34ff 	adds.w	r4, r4, #4294967295
  401b4e:	d33b      	bcc.n	401bc8 <memset+0x90>
  401b50:	f803 2b01 	strb.w	r2, [r3], #1
  401b54:	079d      	lsls	r5, r3, #30
  401b56:	d1f8      	bne.n	401b4a <memset+0x12>
  401b58:	2c03      	cmp	r4, #3
  401b5a:	d92e      	bls.n	401bba <memset+0x82>
  401b5c:	b2cd      	uxtb	r5, r1
  401b5e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401b62:	2c0f      	cmp	r4, #15
  401b64:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401b68:	d919      	bls.n	401b9e <memset+0x66>
  401b6a:	f103 0210 	add.w	r2, r3, #16
  401b6e:	4626      	mov	r6, r4
  401b70:	3e10      	subs	r6, #16
  401b72:	2e0f      	cmp	r6, #15
  401b74:	f842 5c10 	str.w	r5, [r2, #-16]
  401b78:	f842 5c0c 	str.w	r5, [r2, #-12]
  401b7c:	f842 5c08 	str.w	r5, [r2, #-8]
  401b80:	f842 5c04 	str.w	r5, [r2, #-4]
  401b84:	f102 0210 	add.w	r2, r2, #16
  401b88:	d8f2      	bhi.n	401b70 <memset+0x38>
  401b8a:	f1a4 0210 	sub.w	r2, r4, #16
  401b8e:	f022 020f 	bic.w	r2, r2, #15
  401b92:	f004 040f 	and.w	r4, r4, #15
  401b96:	3210      	adds	r2, #16
  401b98:	2c03      	cmp	r4, #3
  401b9a:	4413      	add	r3, r2
  401b9c:	d90d      	bls.n	401bba <memset+0x82>
  401b9e:	461e      	mov	r6, r3
  401ba0:	4622      	mov	r2, r4
  401ba2:	3a04      	subs	r2, #4
  401ba4:	2a03      	cmp	r2, #3
  401ba6:	f846 5b04 	str.w	r5, [r6], #4
  401baa:	d8fa      	bhi.n	401ba2 <memset+0x6a>
  401bac:	1f22      	subs	r2, r4, #4
  401bae:	f022 0203 	bic.w	r2, r2, #3
  401bb2:	3204      	adds	r2, #4
  401bb4:	4413      	add	r3, r2
  401bb6:	f004 0403 	and.w	r4, r4, #3
  401bba:	b12c      	cbz	r4, 401bc8 <memset+0x90>
  401bbc:	b2c9      	uxtb	r1, r1
  401bbe:	441c      	add	r4, r3
  401bc0:	f803 1b01 	strb.w	r1, [r3], #1
  401bc4:	429c      	cmp	r4, r3
  401bc6:	d1fb      	bne.n	401bc0 <memset+0x88>
  401bc8:	bc70      	pop	{r4, r5, r6}
  401bca:	4770      	bx	lr
  401bcc:	4614      	mov	r4, r2
  401bce:	4603      	mov	r3, r0
  401bd0:	e7c2      	b.n	401b58 <memset+0x20>
  401bd2:	bf00      	nop

00401bd4 <sprintf>:
  401bd4:	b40e      	push	{r1, r2, r3}
  401bd6:	b5f0      	push	{r4, r5, r6, r7, lr}
  401bd8:	b09c      	sub	sp, #112	; 0x70
  401bda:	ab21      	add	r3, sp, #132	; 0x84
  401bdc:	490f      	ldr	r1, [pc, #60]	; (401c1c <sprintf+0x48>)
  401bde:	f853 2b04 	ldr.w	r2, [r3], #4
  401be2:	9301      	str	r3, [sp, #4]
  401be4:	4605      	mov	r5, r0
  401be6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401bea:	6808      	ldr	r0, [r1, #0]
  401bec:	9502      	str	r5, [sp, #8]
  401bee:	f44f 7702 	mov.w	r7, #520	; 0x208
  401bf2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401bf6:	a902      	add	r1, sp, #8
  401bf8:	9506      	str	r5, [sp, #24]
  401bfa:	f8ad 7014 	strh.w	r7, [sp, #20]
  401bfe:	9404      	str	r4, [sp, #16]
  401c00:	9407      	str	r4, [sp, #28]
  401c02:	f8ad 6016 	strh.w	r6, [sp, #22]
  401c06:	f000 f889 	bl	401d1c <_svfprintf_r>
  401c0a:	9b02      	ldr	r3, [sp, #8]
  401c0c:	2200      	movs	r2, #0
  401c0e:	701a      	strb	r2, [r3, #0]
  401c10:	b01c      	add	sp, #112	; 0x70
  401c12:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401c16:	b003      	add	sp, #12
  401c18:	4770      	bx	lr
  401c1a:	bf00      	nop
  401c1c:	20400028 	.word	0x20400028
	...

00401c40 <strlen>:
  401c40:	f890 f000 	pld	[r0]
  401c44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401c48:	f020 0107 	bic.w	r1, r0, #7
  401c4c:	f06f 0c00 	mvn.w	ip, #0
  401c50:	f010 0407 	ands.w	r4, r0, #7
  401c54:	f891 f020 	pld	[r1, #32]
  401c58:	f040 8049 	bne.w	401cee <strlen+0xae>
  401c5c:	f04f 0400 	mov.w	r4, #0
  401c60:	f06f 0007 	mvn.w	r0, #7
  401c64:	e9d1 2300 	ldrd	r2, r3, [r1]
  401c68:	f891 f040 	pld	[r1, #64]	; 0x40
  401c6c:	f100 0008 	add.w	r0, r0, #8
  401c70:	fa82 f24c 	uadd8	r2, r2, ip
  401c74:	faa4 f28c 	sel	r2, r4, ip
  401c78:	fa83 f34c 	uadd8	r3, r3, ip
  401c7c:	faa2 f38c 	sel	r3, r2, ip
  401c80:	bb4b      	cbnz	r3, 401cd6 <strlen+0x96>
  401c82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401c86:	fa82 f24c 	uadd8	r2, r2, ip
  401c8a:	f100 0008 	add.w	r0, r0, #8
  401c8e:	faa4 f28c 	sel	r2, r4, ip
  401c92:	fa83 f34c 	uadd8	r3, r3, ip
  401c96:	faa2 f38c 	sel	r3, r2, ip
  401c9a:	b9e3      	cbnz	r3, 401cd6 <strlen+0x96>
  401c9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401ca0:	fa82 f24c 	uadd8	r2, r2, ip
  401ca4:	f100 0008 	add.w	r0, r0, #8
  401ca8:	faa4 f28c 	sel	r2, r4, ip
  401cac:	fa83 f34c 	uadd8	r3, r3, ip
  401cb0:	faa2 f38c 	sel	r3, r2, ip
  401cb4:	b97b      	cbnz	r3, 401cd6 <strlen+0x96>
  401cb6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  401cba:	f101 0120 	add.w	r1, r1, #32
  401cbe:	fa82 f24c 	uadd8	r2, r2, ip
  401cc2:	f100 0008 	add.w	r0, r0, #8
  401cc6:	faa4 f28c 	sel	r2, r4, ip
  401cca:	fa83 f34c 	uadd8	r3, r3, ip
  401cce:	faa2 f38c 	sel	r3, r2, ip
  401cd2:	2b00      	cmp	r3, #0
  401cd4:	d0c6      	beq.n	401c64 <strlen+0x24>
  401cd6:	2a00      	cmp	r2, #0
  401cd8:	bf04      	itt	eq
  401cda:	3004      	addeq	r0, #4
  401cdc:	461a      	moveq	r2, r3
  401cde:	ba12      	rev	r2, r2
  401ce0:	fab2 f282 	clz	r2, r2
  401ce4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401ce8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401cec:	4770      	bx	lr
  401cee:	e9d1 2300 	ldrd	r2, r3, [r1]
  401cf2:	f004 0503 	and.w	r5, r4, #3
  401cf6:	f1c4 0000 	rsb	r0, r4, #0
  401cfa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  401cfe:	f014 0f04 	tst.w	r4, #4
  401d02:	f891 f040 	pld	[r1, #64]	; 0x40
  401d06:	fa0c f505 	lsl.w	r5, ip, r5
  401d0a:	ea62 0205 	orn	r2, r2, r5
  401d0e:	bf1c      	itt	ne
  401d10:	ea63 0305 	ornne	r3, r3, r5
  401d14:	4662      	movne	r2, ip
  401d16:	f04f 0400 	mov.w	r4, #0
  401d1a:	e7a9      	b.n	401c70 <strlen+0x30>

00401d1c <_svfprintf_r>:
  401d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401d20:	b0c3      	sub	sp, #268	; 0x10c
  401d22:	460c      	mov	r4, r1
  401d24:	910b      	str	r1, [sp, #44]	; 0x2c
  401d26:	4692      	mov	sl, r2
  401d28:	930f      	str	r3, [sp, #60]	; 0x3c
  401d2a:	900c      	str	r0, [sp, #48]	; 0x30
  401d2c:	f002 fa0c 	bl	404148 <_localeconv_r>
  401d30:	6803      	ldr	r3, [r0, #0]
  401d32:	931a      	str	r3, [sp, #104]	; 0x68
  401d34:	4618      	mov	r0, r3
  401d36:	f7ff ff83 	bl	401c40 <strlen>
  401d3a:	89a3      	ldrh	r3, [r4, #12]
  401d3c:	9019      	str	r0, [sp, #100]	; 0x64
  401d3e:	0619      	lsls	r1, r3, #24
  401d40:	d503      	bpl.n	401d4a <_svfprintf_r+0x2e>
  401d42:	6923      	ldr	r3, [r4, #16]
  401d44:	2b00      	cmp	r3, #0
  401d46:	f001 8003 	beq.w	402d50 <_svfprintf_r+0x1034>
  401d4a:	2300      	movs	r3, #0
  401d4c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401d50:	9313      	str	r3, [sp, #76]	; 0x4c
  401d52:	9315      	str	r3, [sp, #84]	; 0x54
  401d54:	9314      	str	r3, [sp, #80]	; 0x50
  401d56:	9327      	str	r3, [sp, #156]	; 0x9c
  401d58:	9326      	str	r3, [sp, #152]	; 0x98
  401d5a:	9318      	str	r3, [sp, #96]	; 0x60
  401d5c:	931b      	str	r3, [sp, #108]	; 0x6c
  401d5e:	9309      	str	r3, [sp, #36]	; 0x24
  401d60:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401d64:	46c8      	mov	r8, r9
  401d66:	9316      	str	r3, [sp, #88]	; 0x58
  401d68:	9317      	str	r3, [sp, #92]	; 0x5c
  401d6a:	f89a 3000 	ldrb.w	r3, [sl]
  401d6e:	4654      	mov	r4, sl
  401d70:	b1e3      	cbz	r3, 401dac <_svfprintf_r+0x90>
  401d72:	2b25      	cmp	r3, #37	; 0x25
  401d74:	d102      	bne.n	401d7c <_svfprintf_r+0x60>
  401d76:	e019      	b.n	401dac <_svfprintf_r+0x90>
  401d78:	2b25      	cmp	r3, #37	; 0x25
  401d7a:	d003      	beq.n	401d84 <_svfprintf_r+0x68>
  401d7c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401d80:	2b00      	cmp	r3, #0
  401d82:	d1f9      	bne.n	401d78 <_svfprintf_r+0x5c>
  401d84:	eba4 050a 	sub.w	r5, r4, sl
  401d88:	b185      	cbz	r5, 401dac <_svfprintf_r+0x90>
  401d8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d8c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401d8e:	f8c8 a000 	str.w	sl, [r8]
  401d92:	3301      	adds	r3, #1
  401d94:	442a      	add	r2, r5
  401d96:	2b07      	cmp	r3, #7
  401d98:	f8c8 5004 	str.w	r5, [r8, #4]
  401d9c:	9227      	str	r2, [sp, #156]	; 0x9c
  401d9e:	9326      	str	r3, [sp, #152]	; 0x98
  401da0:	dc7f      	bgt.n	401ea2 <_svfprintf_r+0x186>
  401da2:	f108 0808 	add.w	r8, r8, #8
  401da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401da8:	442b      	add	r3, r5
  401daa:	9309      	str	r3, [sp, #36]	; 0x24
  401dac:	7823      	ldrb	r3, [r4, #0]
  401dae:	2b00      	cmp	r3, #0
  401db0:	d07f      	beq.n	401eb2 <_svfprintf_r+0x196>
  401db2:	2300      	movs	r3, #0
  401db4:	461a      	mov	r2, r3
  401db6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401dba:	4619      	mov	r1, r3
  401dbc:	930d      	str	r3, [sp, #52]	; 0x34
  401dbe:	469b      	mov	fp, r3
  401dc0:	f04f 30ff 	mov.w	r0, #4294967295
  401dc4:	7863      	ldrb	r3, [r4, #1]
  401dc6:	900a      	str	r0, [sp, #40]	; 0x28
  401dc8:	f104 0a01 	add.w	sl, r4, #1
  401dcc:	f10a 0a01 	add.w	sl, sl, #1
  401dd0:	f1a3 0020 	sub.w	r0, r3, #32
  401dd4:	2858      	cmp	r0, #88	; 0x58
  401dd6:	f200 83c1 	bhi.w	40255c <_svfprintf_r+0x840>
  401dda:	e8df f010 	tbh	[pc, r0, lsl #1]
  401dde:	0238      	.short	0x0238
  401de0:	03bf03bf 	.word	0x03bf03bf
  401de4:	03bf0240 	.word	0x03bf0240
  401de8:	03bf03bf 	.word	0x03bf03bf
  401dec:	03bf03bf 	.word	0x03bf03bf
  401df0:	024503bf 	.word	0x024503bf
  401df4:	03bf0203 	.word	0x03bf0203
  401df8:	026b005d 	.word	0x026b005d
  401dfc:	028603bf 	.word	0x028603bf
  401e00:	039d039d 	.word	0x039d039d
  401e04:	039d039d 	.word	0x039d039d
  401e08:	039d039d 	.word	0x039d039d
  401e0c:	039d039d 	.word	0x039d039d
  401e10:	03bf039d 	.word	0x03bf039d
  401e14:	03bf03bf 	.word	0x03bf03bf
  401e18:	03bf03bf 	.word	0x03bf03bf
  401e1c:	03bf03bf 	.word	0x03bf03bf
  401e20:	03bf03bf 	.word	0x03bf03bf
  401e24:	033703bf 	.word	0x033703bf
  401e28:	03bf0357 	.word	0x03bf0357
  401e2c:	03bf0357 	.word	0x03bf0357
  401e30:	03bf03bf 	.word	0x03bf03bf
  401e34:	039803bf 	.word	0x039803bf
  401e38:	03bf03bf 	.word	0x03bf03bf
  401e3c:	03bf03ad 	.word	0x03bf03ad
  401e40:	03bf03bf 	.word	0x03bf03bf
  401e44:	03bf03bf 	.word	0x03bf03bf
  401e48:	03bf0259 	.word	0x03bf0259
  401e4c:	031e03bf 	.word	0x031e03bf
  401e50:	03bf03bf 	.word	0x03bf03bf
  401e54:	03bf03bf 	.word	0x03bf03bf
  401e58:	03bf03bf 	.word	0x03bf03bf
  401e5c:	03bf03bf 	.word	0x03bf03bf
  401e60:	03bf03bf 	.word	0x03bf03bf
  401e64:	02db02c6 	.word	0x02db02c6
  401e68:	03570357 	.word	0x03570357
  401e6c:	028b0357 	.word	0x028b0357
  401e70:	03bf02db 	.word	0x03bf02db
  401e74:	029003bf 	.word	0x029003bf
  401e78:	029d03bf 	.word	0x029d03bf
  401e7c:	02b401cc 	.word	0x02b401cc
  401e80:	03bf0208 	.word	0x03bf0208
  401e84:	03bf01e1 	.word	0x03bf01e1
  401e88:	03bf007e 	.word	0x03bf007e
  401e8c:	020d03bf 	.word	0x020d03bf
  401e90:	980d      	ldr	r0, [sp, #52]	; 0x34
  401e92:	930f      	str	r3, [sp, #60]	; 0x3c
  401e94:	4240      	negs	r0, r0
  401e96:	900d      	str	r0, [sp, #52]	; 0x34
  401e98:	f04b 0b04 	orr.w	fp, fp, #4
  401e9c:	f89a 3000 	ldrb.w	r3, [sl]
  401ea0:	e794      	b.n	401dcc <_svfprintf_r+0xb0>
  401ea2:	aa25      	add	r2, sp, #148	; 0x94
  401ea4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401ea6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401ea8:	f003 f814 	bl	404ed4 <__ssprint_r>
  401eac:	b940      	cbnz	r0, 401ec0 <_svfprintf_r+0x1a4>
  401eae:	46c8      	mov	r8, r9
  401eb0:	e779      	b.n	401da6 <_svfprintf_r+0x8a>
  401eb2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401eb4:	b123      	cbz	r3, 401ec0 <_svfprintf_r+0x1a4>
  401eb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401eb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401eba:	aa25      	add	r2, sp, #148	; 0x94
  401ebc:	f003 f80a 	bl	404ed4 <__ssprint_r>
  401ec0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401ec2:	899b      	ldrh	r3, [r3, #12]
  401ec4:	f013 0f40 	tst.w	r3, #64	; 0x40
  401ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401eca:	bf18      	it	ne
  401ecc:	f04f 33ff 	movne.w	r3, #4294967295
  401ed0:	9309      	str	r3, [sp, #36]	; 0x24
  401ed2:	9809      	ldr	r0, [sp, #36]	; 0x24
  401ed4:	b043      	add	sp, #268	; 0x10c
  401ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401eda:	f01b 0f20 	tst.w	fp, #32
  401ede:	9311      	str	r3, [sp, #68]	; 0x44
  401ee0:	f040 81dd 	bne.w	40229e <_svfprintf_r+0x582>
  401ee4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ee6:	f01b 0f10 	tst.w	fp, #16
  401eea:	4613      	mov	r3, r2
  401eec:	f040 856e 	bne.w	4029cc <_svfprintf_r+0xcb0>
  401ef0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401ef4:	f000 856a 	beq.w	4029cc <_svfprintf_r+0xcb0>
  401ef8:	8814      	ldrh	r4, [r2, #0]
  401efa:	3204      	adds	r2, #4
  401efc:	2500      	movs	r5, #0
  401efe:	2301      	movs	r3, #1
  401f00:	920f      	str	r2, [sp, #60]	; 0x3c
  401f02:	2700      	movs	r7, #0
  401f04:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401f08:	990a      	ldr	r1, [sp, #40]	; 0x28
  401f0a:	1c4a      	adds	r2, r1, #1
  401f0c:	f000 8265 	beq.w	4023da <_svfprintf_r+0x6be>
  401f10:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401f14:	9207      	str	r2, [sp, #28]
  401f16:	ea54 0205 	orrs.w	r2, r4, r5
  401f1a:	f040 8264 	bne.w	4023e6 <_svfprintf_r+0x6ca>
  401f1e:	2900      	cmp	r1, #0
  401f20:	f040 843c 	bne.w	40279c <_svfprintf_r+0xa80>
  401f24:	2b00      	cmp	r3, #0
  401f26:	f040 84d7 	bne.w	4028d8 <_svfprintf_r+0xbbc>
  401f2a:	f01b 0301 	ands.w	r3, fp, #1
  401f2e:	930e      	str	r3, [sp, #56]	; 0x38
  401f30:	f000 8604 	beq.w	402b3c <_svfprintf_r+0xe20>
  401f34:	ae42      	add	r6, sp, #264	; 0x108
  401f36:	2330      	movs	r3, #48	; 0x30
  401f38:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401f3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401f3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401f40:	4293      	cmp	r3, r2
  401f42:	bfb8      	it	lt
  401f44:	4613      	movlt	r3, r2
  401f46:	9308      	str	r3, [sp, #32]
  401f48:	2300      	movs	r3, #0
  401f4a:	9312      	str	r3, [sp, #72]	; 0x48
  401f4c:	b117      	cbz	r7, 401f54 <_svfprintf_r+0x238>
  401f4e:	9b08      	ldr	r3, [sp, #32]
  401f50:	3301      	adds	r3, #1
  401f52:	9308      	str	r3, [sp, #32]
  401f54:	9b07      	ldr	r3, [sp, #28]
  401f56:	f013 0302 	ands.w	r3, r3, #2
  401f5a:	9310      	str	r3, [sp, #64]	; 0x40
  401f5c:	d002      	beq.n	401f64 <_svfprintf_r+0x248>
  401f5e:	9b08      	ldr	r3, [sp, #32]
  401f60:	3302      	adds	r3, #2
  401f62:	9308      	str	r3, [sp, #32]
  401f64:	9b07      	ldr	r3, [sp, #28]
  401f66:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  401f6a:	f040 830e 	bne.w	40258a <_svfprintf_r+0x86e>
  401f6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401f70:	9a08      	ldr	r2, [sp, #32]
  401f72:	eba3 0b02 	sub.w	fp, r3, r2
  401f76:	f1bb 0f00 	cmp.w	fp, #0
  401f7a:	f340 8306 	ble.w	40258a <_svfprintf_r+0x86e>
  401f7e:	f1bb 0f10 	cmp.w	fp, #16
  401f82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401f84:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401f86:	dd29      	ble.n	401fdc <_svfprintf_r+0x2c0>
  401f88:	4643      	mov	r3, r8
  401f8a:	4621      	mov	r1, r4
  401f8c:	46a8      	mov	r8, r5
  401f8e:	2710      	movs	r7, #16
  401f90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401f92:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401f94:	e006      	b.n	401fa4 <_svfprintf_r+0x288>
  401f96:	f1ab 0b10 	sub.w	fp, fp, #16
  401f9a:	f1bb 0f10 	cmp.w	fp, #16
  401f9e:	f103 0308 	add.w	r3, r3, #8
  401fa2:	dd18      	ble.n	401fd6 <_svfprintf_r+0x2ba>
  401fa4:	3201      	adds	r2, #1
  401fa6:	48b7      	ldr	r0, [pc, #732]	; (402284 <_svfprintf_r+0x568>)
  401fa8:	9226      	str	r2, [sp, #152]	; 0x98
  401faa:	3110      	adds	r1, #16
  401fac:	2a07      	cmp	r2, #7
  401fae:	9127      	str	r1, [sp, #156]	; 0x9c
  401fb0:	e883 0081 	stmia.w	r3, {r0, r7}
  401fb4:	ddef      	ble.n	401f96 <_svfprintf_r+0x27a>
  401fb6:	aa25      	add	r2, sp, #148	; 0x94
  401fb8:	4629      	mov	r1, r5
  401fba:	4620      	mov	r0, r4
  401fbc:	f002 ff8a 	bl	404ed4 <__ssprint_r>
  401fc0:	2800      	cmp	r0, #0
  401fc2:	f47f af7d 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  401fc6:	f1ab 0b10 	sub.w	fp, fp, #16
  401fca:	f1bb 0f10 	cmp.w	fp, #16
  401fce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401fd0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401fd2:	464b      	mov	r3, r9
  401fd4:	dce6      	bgt.n	401fa4 <_svfprintf_r+0x288>
  401fd6:	4645      	mov	r5, r8
  401fd8:	460c      	mov	r4, r1
  401fda:	4698      	mov	r8, r3
  401fdc:	3201      	adds	r2, #1
  401fde:	4ba9      	ldr	r3, [pc, #676]	; (402284 <_svfprintf_r+0x568>)
  401fe0:	9226      	str	r2, [sp, #152]	; 0x98
  401fe2:	445c      	add	r4, fp
  401fe4:	2a07      	cmp	r2, #7
  401fe6:	9427      	str	r4, [sp, #156]	; 0x9c
  401fe8:	e888 0808 	stmia.w	r8, {r3, fp}
  401fec:	f300 8498 	bgt.w	402920 <_svfprintf_r+0xc04>
  401ff0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401ff4:	f108 0808 	add.w	r8, r8, #8
  401ff8:	b177      	cbz	r7, 402018 <_svfprintf_r+0x2fc>
  401ffa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ffc:	3301      	adds	r3, #1
  401ffe:	3401      	adds	r4, #1
  402000:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402004:	2201      	movs	r2, #1
  402006:	2b07      	cmp	r3, #7
  402008:	9427      	str	r4, [sp, #156]	; 0x9c
  40200a:	9326      	str	r3, [sp, #152]	; 0x98
  40200c:	e888 0006 	stmia.w	r8, {r1, r2}
  402010:	f300 83db 	bgt.w	4027ca <_svfprintf_r+0xaae>
  402014:	f108 0808 	add.w	r8, r8, #8
  402018:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40201a:	b16b      	cbz	r3, 402038 <_svfprintf_r+0x31c>
  40201c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40201e:	3301      	adds	r3, #1
  402020:	3402      	adds	r4, #2
  402022:	a91e      	add	r1, sp, #120	; 0x78
  402024:	2202      	movs	r2, #2
  402026:	2b07      	cmp	r3, #7
  402028:	9427      	str	r4, [sp, #156]	; 0x9c
  40202a:	9326      	str	r3, [sp, #152]	; 0x98
  40202c:	e888 0006 	stmia.w	r8, {r1, r2}
  402030:	f300 83d6 	bgt.w	4027e0 <_svfprintf_r+0xac4>
  402034:	f108 0808 	add.w	r8, r8, #8
  402038:	2d80      	cmp	r5, #128	; 0x80
  40203a:	f000 8315 	beq.w	402668 <_svfprintf_r+0x94c>
  40203e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402040:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402042:	1a9f      	subs	r7, r3, r2
  402044:	2f00      	cmp	r7, #0
  402046:	dd36      	ble.n	4020b6 <_svfprintf_r+0x39a>
  402048:	2f10      	cmp	r7, #16
  40204a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40204c:	4d8e      	ldr	r5, [pc, #568]	; (402288 <_svfprintf_r+0x56c>)
  40204e:	dd27      	ble.n	4020a0 <_svfprintf_r+0x384>
  402050:	4642      	mov	r2, r8
  402052:	4621      	mov	r1, r4
  402054:	46b0      	mov	r8, r6
  402056:	f04f 0b10 	mov.w	fp, #16
  40205a:	462e      	mov	r6, r5
  40205c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40205e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402060:	e004      	b.n	40206c <_svfprintf_r+0x350>
  402062:	3f10      	subs	r7, #16
  402064:	2f10      	cmp	r7, #16
  402066:	f102 0208 	add.w	r2, r2, #8
  40206a:	dd15      	ble.n	402098 <_svfprintf_r+0x37c>
  40206c:	3301      	adds	r3, #1
  40206e:	3110      	adds	r1, #16
  402070:	2b07      	cmp	r3, #7
  402072:	9127      	str	r1, [sp, #156]	; 0x9c
  402074:	9326      	str	r3, [sp, #152]	; 0x98
  402076:	e882 0840 	stmia.w	r2, {r6, fp}
  40207a:	ddf2      	ble.n	402062 <_svfprintf_r+0x346>
  40207c:	aa25      	add	r2, sp, #148	; 0x94
  40207e:	4629      	mov	r1, r5
  402080:	4620      	mov	r0, r4
  402082:	f002 ff27 	bl	404ed4 <__ssprint_r>
  402086:	2800      	cmp	r0, #0
  402088:	f47f af1a 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  40208c:	3f10      	subs	r7, #16
  40208e:	2f10      	cmp	r7, #16
  402090:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402092:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402094:	464a      	mov	r2, r9
  402096:	dce9      	bgt.n	40206c <_svfprintf_r+0x350>
  402098:	4635      	mov	r5, r6
  40209a:	460c      	mov	r4, r1
  40209c:	4646      	mov	r6, r8
  40209e:	4690      	mov	r8, r2
  4020a0:	3301      	adds	r3, #1
  4020a2:	443c      	add	r4, r7
  4020a4:	2b07      	cmp	r3, #7
  4020a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4020a8:	9326      	str	r3, [sp, #152]	; 0x98
  4020aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4020ae:	f300 8381 	bgt.w	4027b4 <_svfprintf_r+0xa98>
  4020b2:	f108 0808 	add.w	r8, r8, #8
  4020b6:	9b07      	ldr	r3, [sp, #28]
  4020b8:	05df      	lsls	r7, r3, #23
  4020ba:	f100 8268 	bmi.w	40258e <_svfprintf_r+0x872>
  4020be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4020c2:	f8c8 6000 	str.w	r6, [r8]
  4020c6:	3301      	adds	r3, #1
  4020c8:	440c      	add	r4, r1
  4020ca:	2b07      	cmp	r3, #7
  4020cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4020ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4020d2:	9326      	str	r3, [sp, #152]	; 0x98
  4020d4:	f300 834d 	bgt.w	402772 <_svfprintf_r+0xa56>
  4020d8:	f108 0808 	add.w	r8, r8, #8
  4020dc:	9b07      	ldr	r3, [sp, #28]
  4020de:	075b      	lsls	r3, r3, #29
  4020e0:	d53a      	bpl.n	402158 <_svfprintf_r+0x43c>
  4020e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4020e4:	9a08      	ldr	r2, [sp, #32]
  4020e6:	1a9d      	subs	r5, r3, r2
  4020e8:	2d00      	cmp	r5, #0
  4020ea:	dd35      	ble.n	402158 <_svfprintf_r+0x43c>
  4020ec:	2d10      	cmp	r5, #16
  4020ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020f0:	dd20      	ble.n	402134 <_svfprintf_r+0x418>
  4020f2:	2610      	movs	r6, #16
  4020f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4020f6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4020fa:	e004      	b.n	402106 <_svfprintf_r+0x3ea>
  4020fc:	3d10      	subs	r5, #16
  4020fe:	2d10      	cmp	r5, #16
  402100:	f108 0808 	add.w	r8, r8, #8
  402104:	dd16      	ble.n	402134 <_svfprintf_r+0x418>
  402106:	3301      	adds	r3, #1
  402108:	4a5e      	ldr	r2, [pc, #376]	; (402284 <_svfprintf_r+0x568>)
  40210a:	9326      	str	r3, [sp, #152]	; 0x98
  40210c:	3410      	adds	r4, #16
  40210e:	2b07      	cmp	r3, #7
  402110:	9427      	str	r4, [sp, #156]	; 0x9c
  402112:	e888 0044 	stmia.w	r8, {r2, r6}
  402116:	ddf1      	ble.n	4020fc <_svfprintf_r+0x3e0>
  402118:	aa25      	add	r2, sp, #148	; 0x94
  40211a:	4659      	mov	r1, fp
  40211c:	4638      	mov	r0, r7
  40211e:	f002 fed9 	bl	404ed4 <__ssprint_r>
  402122:	2800      	cmp	r0, #0
  402124:	f47f aecc 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402128:	3d10      	subs	r5, #16
  40212a:	2d10      	cmp	r5, #16
  40212c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40212e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402130:	46c8      	mov	r8, r9
  402132:	dce8      	bgt.n	402106 <_svfprintf_r+0x3ea>
  402134:	3301      	adds	r3, #1
  402136:	4a53      	ldr	r2, [pc, #332]	; (402284 <_svfprintf_r+0x568>)
  402138:	9326      	str	r3, [sp, #152]	; 0x98
  40213a:	442c      	add	r4, r5
  40213c:	2b07      	cmp	r3, #7
  40213e:	9427      	str	r4, [sp, #156]	; 0x9c
  402140:	e888 0024 	stmia.w	r8, {r2, r5}
  402144:	dd08      	ble.n	402158 <_svfprintf_r+0x43c>
  402146:	aa25      	add	r2, sp, #148	; 0x94
  402148:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40214a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40214c:	f002 fec2 	bl	404ed4 <__ssprint_r>
  402150:	2800      	cmp	r0, #0
  402152:	f47f aeb5 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402156:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402158:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40215a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40215c:	9908      	ldr	r1, [sp, #32]
  40215e:	428a      	cmp	r2, r1
  402160:	bfac      	ite	ge
  402162:	189b      	addge	r3, r3, r2
  402164:	185b      	addlt	r3, r3, r1
  402166:	9309      	str	r3, [sp, #36]	; 0x24
  402168:	2c00      	cmp	r4, #0
  40216a:	f040 830d 	bne.w	402788 <_svfprintf_r+0xa6c>
  40216e:	2300      	movs	r3, #0
  402170:	9326      	str	r3, [sp, #152]	; 0x98
  402172:	46c8      	mov	r8, r9
  402174:	e5f9      	b.n	401d6a <_svfprintf_r+0x4e>
  402176:	9311      	str	r3, [sp, #68]	; 0x44
  402178:	f01b 0320 	ands.w	r3, fp, #32
  40217c:	f040 81e3 	bne.w	402546 <_svfprintf_r+0x82a>
  402180:	f01b 0210 	ands.w	r2, fp, #16
  402184:	f040 842e 	bne.w	4029e4 <_svfprintf_r+0xcc8>
  402188:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40218c:	f000 842a 	beq.w	4029e4 <_svfprintf_r+0xcc8>
  402190:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402192:	4613      	mov	r3, r2
  402194:	460a      	mov	r2, r1
  402196:	3204      	adds	r2, #4
  402198:	880c      	ldrh	r4, [r1, #0]
  40219a:	920f      	str	r2, [sp, #60]	; 0x3c
  40219c:	2500      	movs	r5, #0
  40219e:	e6b0      	b.n	401f02 <_svfprintf_r+0x1e6>
  4021a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4021a2:	9311      	str	r3, [sp, #68]	; 0x44
  4021a4:	6816      	ldr	r6, [r2, #0]
  4021a6:	2400      	movs	r4, #0
  4021a8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4021ac:	1d15      	adds	r5, r2, #4
  4021ae:	2e00      	cmp	r6, #0
  4021b0:	f000 86a7 	beq.w	402f02 <_svfprintf_r+0x11e6>
  4021b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4021b6:	1c53      	adds	r3, r2, #1
  4021b8:	f000 8609 	beq.w	402dce <_svfprintf_r+0x10b2>
  4021bc:	4621      	mov	r1, r4
  4021be:	4630      	mov	r0, r6
  4021c0:	f002 fa86 	bl	4046d0 <memchr>
  4021c4:	2800      	cmp	r0, #0
  4021c6:	f000 86e1 	beq.w	402f8c <_svfprintf_r+0x1270>
  4021ca:	1b83      	subs	r3, r0, r6
  4021cc:	930e      	str	r3, [sp, #56]	; 0x38
  4021ce:	940a      	str	r4, [sp, #40]	; 0x28
  4021d0:	950f      	str	r5, [sp, #60]	; 0x3c
  4021d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4021d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4021da:	9308      	str	r3, [sp, #32]
  4021dc:	9412      	str	r4, [sp, #72]	; 0x48
  4021de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4021e2:	e6b3      	b.n	401f4c <_svfprintf_r+0x230>
  4021e4:	f89a 3000 	ldrb.w	r3, [sl]
  4021e8:	2201      	movs	r2, #1
  4021ea:	212b      	movs	r1, #43	; 0x2b
  4021ec:	e5ee      	b.n	401dcc <_svfprintf_r+0xb0>
  4021ee:	f04b 0b20 	orr.w	fp, fp, #32
  4021f2:	f89a 3000 	ldrb.w	r3, [sl]
  4021f6:	e5e9      	b.n	401dcc <_svfprintf_r+0xb0>
  4021f8:	9311      	str	r3, [sp, #68]	; 0x44
  4021fa:	2a00      	cmp	r2, #0
  4021fc:	f040 8795 	bne.w	40312a <_svfprintf_r+0x140e>
  402200:	4b22      	ldr	r3, [pc, #136]	; (40228c <_svfprintf_r+0x570>)
  402202:	9318      	str	r3, [sp, #96]	; 0x60
  402204:	f01b 0f20 	tst.w	fp, #32
  402208:	f040 8111 	bne.w	40242e <_svfprintf_r+0x712>
  40220c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40220e:	f01b 0f10 	tst.w	fp, #16
  402212:	4613      	mov	r3, r2
  402214:	f040 83e1 	bne.w	4029da <_svfprintf_r+0xcbe>
  402218:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40221c:	f000 83dd 	beq.w	4029da <_svfprintf_r+0xcbe>
  402220:	3304      	adds	r3, #4
  402222:	8814      	ldrh	r4, [r2, #0]
  402224:	930f      	str	r3, [sp, #60]	; 0x3c
  402226:	2500      	movs	r5, #0
  402228:	f01b 0f01 	tst.w	fp, #1
  40222c:	f000 810c 	beq.w	402448 <_svfprintf_r+0x72c>
  402230:	ea54 0305 	orrs.w	r3, r4, r5
  402234:	f000 8108 	beq.w	402448 <_svfprintf_r+0x72c>
  402238:	2330      	movs	r3, #48	; 0x30
  40223a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40223e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402242:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402246:	f04b 0b02 	orr.w	fp, fp, #2
  40224a:	2302      	movs	r3, #2
  40224c:	e659      	b.n	401f02 <_svfprintf_r+0x1e6>
  40224e:	f89a 3000 	ldrb.w	r3, [sl]
  402252:	2900      	cmp	r1, #0
  402254:	f47f adba 	bne.w	401dcc <_svfprintf_r+0xb0>
  402258:	2201      	movs	r2, #1
  40225a:	2120      	movs	r1, #32
  40225c:	e5b6      	b.n	401dcc <_svfprintf_r+0xb0>
  40225e:	f04b 0b01 	orr.w	fp, fp, #1
  402262:	f89a 3000 	ldrb.w	r3, [sl]
  402266:	e5b1      	b.n	401dcc <_svfprintf_r+0xb0>
  402268:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40226a:	6823      	ldr	r3, [r4, #0]
  40226c:	930d      	str	r3, [sp, #52]	; 0x34
  40226e:	4618      	mov	r0, r3
  402270:	2800      	cmp	r0, #0
  402272:	4623      	mov	r3, r4
  402274:	f103 0304 	add.w	r3, r3, #4
  402278:	f6ff ae0a 	blt.w	401e90 <_svfprintf_r+0x174>
  40227c:	930f      	str	r3, [sp, #60]	; 0x3c
  40227e:	f89a 3000 	ldrb.w	r3, [sl]
  402282:	e5a3      	b.n	401dcc <_svfprintf_r+0xb0>
  402284:	00406b78 	.word	0x00406b78
  402288:	00406b88 	.word	0x00406b88
  40228c:	00406b58 	.word	0x00406b58
  402290:	f04b 0b10 	orr.w	fp, fp, #16
  402294:	f01b 0f20 	tst.w	fp, #32
  402298:	9311      	str	r3, [sp, #68]	; 0x44
  40229a:	f43f ae23 	beq.w	401ee4 <_svfprintf_r+0x1c8>
  40229e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4022a0:	3507      	adds	r5, #7
  4022a2:	f025 0307 	bic.w	r3, r5, #7
  4022a6:	f103 0208 	add.w	r2, r3, #8
  4022aa:	e9d3 4500 	ldrd	r4, r5, [r3]
  4022ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4022b0:	2301      	movs	r3, #1
  4022b2:	e626      	b.n	401f02 <_svfprintf_r+0x1e6>
  4022b4:	f89a 3000 	ldrb.w	r3, [sl]
  4022b8:	2b2a      	cmp	r3, #42	; 0x2a
  4022ba:	f10a 0401 	add.w	r4, sl, #1
  4022be:	f000 8727 	beq.w	403110 <_svfprintf_r+0x13f4>
  4022c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4022c6:	2809      	cmp	r0, #9
  4022c8:	46a2      	mov	sl, r4
  4022ca:	f200 86ad 	bhi.w	403028 <_svfprintf_r+0x130c>
  4022ce:	2300      	movs	r3, #0
  4022d0:	461c      	mov	r4, r3
  4022d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4022d6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4022da:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4022de:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4022e2:	2809      	cmp	r0, #9
  4022e4:	d9f5      	bls.n	4022d2 <_svfprintf_r+0x5b6>
  4022e6:	940a      	str	r4, [sp, #40]	; 0x28
  4022e8:	e572      	b.n	401dd0 <_svfprintf_r+0xb4>
  4022ea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4022ee:	f89a 3000 	ldrb.w	r3, [sl]
  4022f2:	e56b      	b.n	401dcc <_svfprintf_r+0xb0>
  4022f4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4022f8:	f89a 3000 	ldrb.w	r3, [sl]
  4022fc:	e566      	b.n	401dcc <_svfprintf_r+0xb0>
  4022fe:	f89a 3000 	ldrb.w	r3, [sl]
  402302:	2b6c      	cmp	r3, #108	; 0x6c
  402304:	bf03      	ittte	eq
  402306:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40230a:	f04b 0b20 	orreq.w	fp, fp, #32
  40230e:	f10a 0a01 	addeq.w	sl, sl, #1
  402312:	f04b 0b10 	orrne.w	fp, fp, #16
  402316:	e559      	b.n	401dcc <_svfprintf_r+0xb0>
  402318:	2a00      	cmp	r2, #0
  40231a:	f040 8711 	bne.w	403140 <_svfprintf_r+0x1424>
  40231e:	f01b 0f20 	tst.w	fp, #32
  402322:	f040 84f9 	bne.w	402d18 <_svfprintf_r+0xffc>
  402326:	f01b 0f10 	tst.w	fp, #16
  40232a:	f040 84ac 	bne.w	402c86 <_svfprintf_r+0xf6a>
  40232e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402332:	f000 84a8 	beq.w	402c86 <_svfprintf_r+0xf6a>
  402336:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402338:	6813      	ldr	r3, [r2, #0]
  40233a:	3204      	adds	r2, #4
  40233c:	920f      	str	r2, [sp, #60]	; 0x3c
  40233e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402342:	801a      	strh	r2, [r3, #0]
  402344:	e511      	b.n	401d6a <_svfprintf_r+0x4e>
  402346:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402348:	4bb3      	ldr	r3, [pc, #716]	; (402618 <_svfprintf_r+0x8fc>)
  40234a:	680c      	ldr	r4, [r1, #0]
  40234c:	9318      	str	r3, [sp, #96]	; 0x60
  40234e:	2230      	movs	r2, #48	; 0x30
  402350:	2378      	movs	r3, #120	; 0x78
  402352:	3104      	adds	r1, #4
  402354:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402358:	9311      	str	r3, [sp, #68]	; 0x44
  40235a:	f04b 0b02 	orr.w	fp, fp, #2
  40235e:	910f      	str	r1, [sp, #60]	; 0x3c
  402360:	2500      	movs	r5, #0
  402362:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402366:	2302      	movs	r3, #2
  402368:	e5cb      	b.n	401f02 <_svfprintf_r+0x1e6>
  40236a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40236c:	9311      	str	r3, [sp, #68]	; 0x44
  40236e:	680a      	ldr	r2, [r1, #0]
  402370:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402374:	2300      	movs	r3, #0
  402376:	460a      	mov	r2, r1
  402378:	461f      	mov	r7, r3
  40237a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40237e:	3204      	adds	r2, #4
  402380:	2301      	movs	r3, #1
  402382:	9308      	str	r3, [sp, #32]
  402384:	f8cd b01c 	str.w	fp, [sp, #28]
  402388:	970a      	str	r7, [sp, #40]	; 0x28
  40238a:	9712      	str	r7, [sp, #72]	; 0x48
  40238c:	920f      	str	r2, [sp, #60]	; 0x3c
  40238e:	930e      	str	r3, [sp, #56]	; 0x38
  402390:	ae28      	add	r6, sp, #160	; 0xa0
  402392:	e5df      	b.n	401f54 <_svfprintf_r+0x238>
  402394:	9311      	str	r3, [sp, #68]	; 0x44
  402396:	2a00      	cmp	r2, #0
  402398:	f040 86ea 	bne.w	403170 <_svfprintf_r+0x1454>
  40239c:	f01b 0f20 	tst.w	fp, #32
  4023a0:	d15d      	bne.n	40245e <_svfprintf_r+0x742>
  4023a2:	f01b 0f10 	tst.w	fp, #16
  4023a6:	f040 8308 	bne.w	4029ba <_svfprintf_r+0xc9e>
  4023aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4023ae:	f000 8304 	beq.w	4029ba <_svfprintf_r+0xc9e>
  4023b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4023b4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4023b8:	3104      	adds	r1, #4
  4023ba:	17e5      	asrs	r5, r4, #31
  4023bc:	4622      	mov	r2, r4
  4023be:	462b      	mov	r3, r5
  4023c0:	910f      	str	r1, [sp, #60]	; 0x3c
  4023c2:	2a00      	cmp	r2, #0
  4023c4:	f173 0300 	sbcs.w	r3, r3, #0
  4023c8:	db58      	blt.n	40247c <_svfprintf_r+0x760>
  4023ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  4023cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4023d0:	1c4a      	adds	r2, r1, #1
  4023d2:	f04f 0301 	mov.w	r3, #1
  4023d6:	f47f ad9b 	bne.w	401f10 <_svfprintf_r+0x1f4>
  4023da:	ea54 0205 	orrs.w	r2, r4, r5
  4023de:	f000 81df 	beq.w	4027a0 <_svfprintf_r+0xa84>
  4023e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4023e6:	2b01      	cmp	r3, #1
  4023e8:	f000 827b 	beq.w	4028e2 <_svfprintf_r+0xbc6>
  4023ec:	2b02      	cmp	r3, #2
  4023ee:	f040 8206 	bne.w	4027fe <_svfprintf_r+0xae2>
  4023f2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4023f4:	464e      	mov	r6, r9
  4023f6:	0923      	lsrs	r3, r4, #4
  4023f8:	f004 010f 	and.w	r1, r4, #15
  4023fc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402400:	092a      	lsrs	r2, r5, #4
  402402:	461c      	mov	r4, r3
  402404:	4615      	mov	r5, r2
  402406:	5c43      	ldrb	r3, [r0, r1]
  402408:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40240c:	ea54 0305 	orrs.w	r3, r4, r5
  402410:	d1f1      	bne.n	4023f6 <_svfprintf_r+0x6da>
  402412:	eba9 0306 	sub.w	r3, r9, r6
  402416:	930e      	str	r3, [sp, #56]	; 0x38
  402418:	e590      	b.n	401f3c <_svfprintf_r+0x220>
  40241a:	9311      	str	r3, [sp, #68]	; 0x44
  40241c:	2a00      	cmp	r2, #0
  40241e:	f040 86a3 	bne.w	403168 <_svfprintf_r+0x144c>
  402422:	4b7e      	ldr	r3, [pc, #504]	; (40261c <_svfprintf_r+0x900>)
  402424:	9318      	str	r3, [sp, #96]	; 0x60
  402426:	f01b 0f20 	tst.w	fp, #32
  40242a:	f43f aeef 	beq.w	40220c <_svfprintf_r+0x4f0>
  40242e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402430:	3507      	adds	r5, #7
  402432:	f025 0307 	bic.w	r3, r5, #7
  402436:	f103 0208 	add.w	r2, r3, #8
  40243a:	f01b 0f01 	tst.w	fp, #1
  40243e:	920f      	str	r2, [sp, #60]	; 0x3c
  402440:	e9d3 4500 	ldrd	r4, r5, [r3]
  402444:	f47f aef4 	bne.w	402230 <_svfprintf_r+0x514>
  402448:	2302      	movs	r3, #2
  40244a:	e55a      	b.n	401f02 <_svfprintf_r+0x1e6>
  40244c:	9311      	str	r3, [sp, #68]	; 0x44
  40244e:	2a00      	cmp	r2, #0
  402450:	f040 8686 	bne.w	403160 <_svfprintf_r+0x1444>
  402454:	f04b 0b10 	orr.w	fp, fp, #16
  402458:	f01b 0f20 	tst.w	fp, #32
  40245c:	d0a1      	beq.n	4023a2 <_svfprintf_r+0x686>
  40245e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402460:	3507      	adds	r5, #7
  402462:	f025 0507 	bic.w	r5, r5, #7
  402466:	e9d5 2300 	ldrd	r2, r3, [r5]
  40246a:	2a00      	cmp	r2, #0
  40246c:	f105 0108 	add.w	r1, r5, #8
  402470:	461d      	mov	r5, r3
  402472:	f173 0300 	sbcs.w	r3, r3, #0
  402476:	910f      	str	r1, [sp, #60]	; 0x3c
  402478:	4614      	mov	r4, r2
  40247a:	daa6      	bge.n	4023ca <_svfprintf_r+0x6ae>
  40247c:	272d      	movs	r7, #45	; 0x2d
  40247e:	4264      	negs	r4, r4
  402480:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402484:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402488:	2301      	movs	r3, #1
  40248a:	e53d      	b.n	401f08 <_svfprintf_r+0x1ec>
  40248c:	9311      	str	r3, [sp, #68]	; 0x44
  40248e:	2a00      	cmp	r2, #0
  402490:	f040 8662 	bne.w	403158 <_svfprintf_r+0x143c>
  402494:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402496:	3507      	adds	r5, #7
  402498:	f025 0307 	bic.w	r3, r5, #7
  40249c:	f103 0208 	add.w	r2, r3, #8
  4024a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4024a2:	681a      	ldr	r2, [r3, #0]
  4024a4:	9215      	str	r2, [sp, #84]	; 0x54
  4024a6:	685b      	ldr	r3, [r3, #4]
  4024a8:	9314      	str	r3, [sp, #80]	; 0x50
  4024aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4024ac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4024ae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4024b2:	4628      	mov	r0, r5
  4024b4:	4621      	mov	r1, r4
  4024b6:	f04f 32ff 	mov.w	r2, #4294967295
  4024ba:	4b59      	ldr	r3, [pc, #356]	; (402620 <_svfprintf_r+0x904>)
  4024bc:	f003 fdd0 	bl	406060 <__aeabi_dcmpun>
  4024c0:	2800      	cmp	r0, #0
  4024c2:	f040 834a 	bne.w	402b5a <_svfprintf_r+0xe3e>
  4024c6:	4628      	mov	r0, r5
  4024c8:	4621      	mov	r1, r4
  4024ca:	f04f 32ff 	mov.w	r2, #4294967295
  4024ce:	4b54      	ldr	r3, [pc, #336]	; (402620 <_svfprintf_r+0x904>)
  4024d0:	f003 fda8 	bl	406024 <__aeabi_dcmple>
  4024d4:	2800      	cmp	r0, #0
  4024d6:	f040 8340 	bne.w	402b5a <_svfprintf_r+0xe3e>
  4024da:	a815      	add	r0, sp, #84	; 0x54
  4024dc:	c80d      	ldmia	r0, {r0, r2, r3}
  4024de:	9914      	ldr	r1, [sp, #80]	; 0x50
  4024e0:	f003 fd96 	bl	406010 <__aeabi_dcmplt>
  4024e4:	2800      	cmp	r0, #0
  4024e6:	f040 8530 	bne.w	402f4a <_svfprintf_r+0x122e>
  4024ea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4024ee:	4e4d      	ldr	r6, [pc, #308]	; (402624 <_svfprintf_r+0x908>)
  4024f0:	4b4d      	ldr	r3, [pc, #308]	; (402628 <_svfprintf_r+0x90c>)
  4024f2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4024f6:	9007      	str	r0, [sp, #28]
  4024f8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4024fa:	2203      	movs	r2, #3
  4024fc:	2100      	movs	r1, #0
  4024fe:	9208      	str	r2, [sp, #32]
  402500:	910a      	str	r1, [sp, #40]	; 0x28
  402502:	2847      	cmp	r0, #71	; 0x47
  402504:	bfd8      	it	le
  402506:	461e      	movle	r6, r3
  402508:	920e      	str	r2, [sp, #56]	; 0x38
  40250a:	9112      	str	r1, [sp, #72]	; 0x48
  40250c:	e51e      	b.n	401f4c <_svfprintf_r+0x230>
  40250e:	f04b 0b08 	orr.w	fp, fp, #8
  402512:	f89a 3000 	ldrb.w	r3, [sl]
  402516:	e459      	b.n	401dcc <_svfprintf_r+0xb0>
  402518:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40251c:	2300      	movs	r3, #0
  40251e:	461c      	mov	r4, r3
  402520:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402524:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402528:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40252c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402530:	2809      	cmp	r0, #9
  402532:	d9f5      	bls.n	402520 <_svfprintf_r+0x804>
  402534:	940d      	str	r4, [sp, #52]	; 0x34
  402536:	e44b      	b.n	401dd0 <_svfprintf_r+0xb4>
  402538:	f04b 0b10 	orr.w	fp, fp, #16
  40253c:	9311      	str	r3, [sp, #68]	; 0x44
  40253e:	f01b 0320 	ands.w	r3, fp, #32
  402542:	f43f ae1d 	beq.w	402180 <_svfprintf_r+0x464>
  402546:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402548:	3507      	adds	r5, #7
  40254a:	f025 0307 	bic.w	r3, r5, #7
  40254e:	f103 0208 	add.w	r2, r3, #8
  402552:	e9d3 4500 	ldrd	r4, r5, [r3]
  402556:	920f      	str	r2, [sp, #60]	; 0x3c
  402558:	2300      	movs	r3, #0
  40255a:	e4d2      	b.n	401f02 <_svfprintf_r+0x1e6>
  40255c:	9311      	str	r3, [sp, #68]	; 0x44
  40255e:	2a00      	cmp	r2, #0
  402560:	f040 85e7 	bne.w	403132 <_svfprintf_r+0x1416>
  402564:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402566:	2a00      	cmp	r2, #0
  402568:	f43f aca3 	beq.w	401eb2 <_svfprintf_r+0x196>
  40256c:	2300      	movs	r3, #0
  40256e:	2101      	movs	r1, #1
  402570:	461f      	mov	r7, r3
  402572:	9108      	str	r1, [sp, #32]
  402574:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402578:	f8cd b01c 	str.w	fp, [sp, #28]
  40257c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402580:	930a      	str	r3, [sp, #40]	; 0x28
  402582:	9312      	str	r3, [sp, #72]	; 0x48
  402584:	910e      	str	r1, [sp, #56]	; 0x38
  402586:	ae28      	add	r6, sp, #160	; 0xa0
  402588:	e4e4      	b.n	401f54 <_svfprintf_r+0x238>
  40258a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40258c:	e534      	b.n	401ff8 <_svfprintf_r+0x2dc>
  40258e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402590:	2b65      	cmp	r3, #101	; 0x65
  402592:	f340 80a7 	ble.w	4026e4 <_svfprintf_r+0x9c8>
  402596:	a815      	add	r0, sp, #84	; 0x54
  402598:	c80d      	ldmia	r0, {r0, r2, r3}
  40259a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40259c:	f003 fd2e 	bl	405ffc <__aeabi_dcmpeq>
  4025a0:	2800      	cmp	r0, #0
  4025a2:	f000 8150 	beq.w	402846 <_svfprintf_r+0xb2a>
  4025a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025a8:	4a20      	ldr	r2, [pc, #128]	; (40262c <_svfprintf_r+0x910>)
  4025aa:	f8c8 2000 	str.w	r2, [r8]
  4025ae:	3301      	adds	r3, #1
  4025b0:	3401      	adds	r4, #1
  4025b2:	2201      	movs	r2, #1
  4025b4:	2b07      	cmp	r3, #7
  4025b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4025b8:	9326      	str	r3, [sp, #152]	; 0x98
  4025ba:	f8c8 2004 	str.w	r2, [r8, #4]
  4025be:	f300 836a 	bgt.w	402c96 <_svfprintf_r+0xf7a>
  4025c2:	f108 0808 	add.w	r8, r8, #8
  4025c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4025c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4025ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4025cc:	4293      	cmp	r3, r2
  4025ce:	db03      	blt.n	4025d8 <_svfprintf_r+0x8bc>
  4025d0:	9b07      	ldr	r3, [sp, #28]
  4025d2:	07dd      	lsls	r5, r3, #31
  4025d4:	f57f ad82 	bpl.w	4020dc <_svfprintf_r+0x3c0>
  4025d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025da:	9919      	ldr	r1, [sp, #100]	; 0x64
  4025dc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4025de:	f8c8 2000 	str.w	r2, [r8]
  4025e2:	3301      	adds	r3, #1
  4025e4:	440c      	add	r4, r1
  4025e6:	2b07      	cmp	r3, #7
  4025e8:	f8c8 1004 	str.w	r1, [r8, #4]
  4025ec:	9427      	str	r4, [sp, #156]	; 0x9c
  4025ee:	9326      	str	r3, [sp, #152]	; 0x98
  4025f0:	f300 839e 	bgt.w	402d30 <_svfprintf_r+0x1014>
  4025f4:	f108 0808 	add.w	r8, r8, #8
  4025f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4025fa:	1e5e      	subs	r6, r3, #1
  4025fc:	2e00      	cmp	r6, #0
  4025fe:	f77f ad6d 	ble.w	4020dc <_svfprintf_r+0x3c0>
  402602:	2e10      	cmp	r6, #16
  402604:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402606:	4d0a      	ldr	r5, [pc, #40]	; (402630 <_svfprintf_r+0x914>)
  402608:	f340 81f5 	ble.w	4029f6 <_svfprintf_r+0xcda>
  40260c:	4622      	mov	r2, r4
  40260e:	2710      	movs	r7, #16
  402610:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402614:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402616:	e013      	b.n	402640 <_svfprintf_r+0x924>
  402618:	00406b58 	.word	0x00406b58
  40261c:	00406b44 	.word	0x00406b44
  402620:	7fefffff 	.word	0x7fefffff
  402624:	00406b38 	.word	0x00406b38
  402628:	00406b34 	.word	0x00406b34
  40262c:	00406b74 	.word	0x00406b74
  402630:	00406b88 	.word	0x00406b88
  402634:	f108 0808 	add.w	r8, r8, #8
  402638:	3e10      	subs	r6, #16
  40263a:	2e10      	cmp	r6, #16
  40263c:	f340 81da 	ble.w	4029f4 <_svfprintf_r+0xcd8>
  402640:	3301      	adds	r3, #1
  402642:	3210      	adds	r2, #16
  402644:	2b07      	cmp	r3, #7
  402646:	9227      	str	r2, [sp, #156]	; 0x9c
  402648:	9326      	str	r3, [sp, #152]	; 0x98
  40264a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40264e:	ddf1      	ble.n	402634 <_svfprintf_r+0x918>
  402650:	aa25      	add	r2, sp, #148	; 0x94
  402652:	4621      	mov	r1, r4
  402654:	4658      	mov	r0, fp
  402656:	f002 fc3d 	bl	404ed4 <__ssprint_r>
  40265a:	2800      	cmp	r0, #0
  40265c:	f47f ac30 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402660:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402662:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402664:	46c8      	mov	r8, r9
  402666:	e7e7      	b.n	402638 <_svfprintf_r+0x91c>
  402668:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40266a:	9a08      	ldr	r2, [sp, #32]
  40266c:	1a9f      	subs	r7, r3, r2
  40266e:	2f00      	cmp	r7, #0
  402670:	f77f ace5 	ble.w	40203e <_svfprintf_r+0x322>
  402674:	2f10      	cmp	r7, #16
  402676:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402678:	4db6      	ldr	r5, [pc, #728]	; (402954 <_svfprintf_r+0xc38>)
  40267a:	dd27      	ble.n	4026cc <_svfprintf_r+0x9b0>
  40267c:	4642      	mov	r2, r8
  40267e:	4621      	mov	r1, r4
  402680:	46b0      	mov	r8, r6
  402682:	f04f 0b10 	mov.w	fp, #16
  402686:	462e      	mov	r6, r5
  402688:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40268a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40268c:	e004      	b.n	402698 <_svfprintf_r+0x97c>
  40268e:	3f10      	subs	r7, #16
  402690:	2f10      	cmp	r7, #16
  402692:	f102 0208 	add.w	r2, r2, #8
  402696:	dd15      	ble.n	4026c4 <_svfprintf_r+0x9a8>
  402698:	3301      	adds	r3, #1
  40269a:	3110      	adds	r1, #16
  40269c:	2b07      	cmp	r3, #7
  40269e:	9127      	str	r1, [sp, #156]	; 0x9c
  4026a0:	9326      	str	r3, [sp, #152]	; 0x98
  4026a2:	e882 0840 	stmia.w	r2, {r6, fp}
  4026a6:	ddf2      	ble.n	40268e <_svfprintf_r+0x972>
  4026a8:	aa25      	add	r2, sp, #148	; 0x94
  4026aa:	4629      	mov	r1, r5
  4026ac:	4620      	mov	r0, r4
  4026ae:	f002 fc11 	bl	404ed4 <__ssprint_r>
  4026b2:	2800      	cmp	r0, #0
  4026b4:	f47f ac04 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  4026b8:	3f10      	subs	r7, #16
  4026ba:	2f10      	cmp	r7, #16
  4026bc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4026be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026c0:	464a      	mov	r2, r9
  4026c2:	dce9      	bgt.n	402698 <_svfprintf_r+0x97c>
  4026c4:	4635      	mov	r5, r6
  4026c6:	460c      	mov	r4, r1
  4026c8:	4646      	mov	r6, r8
  4026ca:	4690      	mov	r8, r2
  4026cc:	3301      	adds	r3, #1
  4026ce:	443c      	add	r4, r7
  4026d0:	2b07      	cmp	r3, #7
  4026d2:	9427      	str	r4, [sp, #156]	; 0x9c
  4026d4:	9326      	str	r3, [sp, #152]	; 0x98
  4026d6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4026da:	f300 8232 	bgt.w	402b42 <_svfprintf_r+0xe26>
  4026de:	f108 0808 	add.w	r8, r8, #8
  4026e2:	e4ac      	b.n	40203e <_svfprintf_r+0x322>
  4026e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4026e6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4026e8:	2b01      	cmp	r3, #1
  4026ea:	f340 81fe 	ble.w	402aea <_svfprintf_r+0xdce>
  4026ee:	3701      	adds	r7, #1
  4026f0:	3401      	adds	r4, #1
  4026f2:	2301      	movs	r3, #1
  4026f4:	2f07      	cmp	r7, #7
  4026f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4026f8:	9726      	str	r7, [sp, #152]	; 0x98
  4026fa:	f8c8 6000 	str.w	r6, [r8]
  4026fe:	f8c8 3004 	str.w	r3, [r8, #4]
  402702:	f300 8203 	bgt.w	402b0c <_svfprintf_r+0xdf0>
  402706:	f108 0808 	add.w	r8, r8, #8
  40270a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40270c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40270e:	f8c8 3000 	str.w	r3, [r8]
  402712:	3701      	adds	r7, #1
  402714:	4414      	add	r4, r2
  402716:	2f07      	cmp	r7, #7
  402718:	9427      	str	r4, [sp, #156]	; 0x9c
  40271a:	9726      	str	r7, [sp, #152]	; 0x98
  40271c:	f8c8 2004 	str.w	r2, [r8, #4]
  402720:	f300 8200 	bgt.w	402b24 <_svfprintf_r+0xe08>
  402724:	f108 0808 	add.w	r8, r8, #8
  402728:	a815      	add	r0, sp, #84	; 0x54
  40272a:	c80d      	ldmia	r0, {r0, r2, r3}
  40272c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40272e:	f003 fc65 	bl	405ffc <__aeabi_dcmpeq>
  402732:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402734:	2800      	cmp	r0, #0
  402736:	f040 8101 	bne.w	40293c <_svfprintf_r+0xc20>
  40273a:	3b01      	subs	r3, #1
  40273c:	3701      	adds	r7, #1
  40273e:	3601      	adds	r6, #1
  402740:	441c      	add	r4, r3
  402742:	2f07      	cmp	r7, #7
  402744:	9726      	str	r7, [sp, #152]	; 0x98
  402746:	9427      	str	r4, [sp, #156]	; 0x9c
  402748:	f8c8 6000 	str.w	r6, [r8]
  40274c:	f8c8 3004 	str.w	r3, [r8, #4]
  402750:	f300 8127 	bgt.w	4029a2 <_svfprintf_r+0xc86>
  402754:	f108 0808 	add.w	r8, r8, #8
  402758:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40275a:	f8c8 2004 	str.w	r2, [r8, #4]
  40275e:	3701      	adds	r7, #1
  402760:	4414      	add	r4, r2
  402762:	ab21      	add	r3, sp, #132	; 0x84
  402764:	2f07      	cmp	r7, #7
  402766:	9427      	str	r4, [sp, #156]	; 0x9c
  402768:	9726      	str	r7, [sp, #152]	; 0x98
  40276a:	f8c8 3000 	str.w	r3, [r8]
  40276e:	f77f acb3 	ble.w	4020d8 <_svfprintf_r+0x3bc>
  402772:	aa25      	add	r2, sp, #148	; 0x94
  402774:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402776:	980c      	ldr	r0, [sp, #48]	; 0x30
  402778:	f002 fbac 	bl	404ed4 <__ssprint_r>
  40277c:	2800      	cmp	r0, #0
  40277e:	f47f ab9f 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402782:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402784:	46c8      	mov	r8, r9
  402786:	e4a9      	b.n	4020dc <_svfprintf_r+0x3c0>
  402788:	aa25      	add	r2, sp, #148	; 0x94
  40278a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40278c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40278e:	f002 fba1 	bl	404ed4 <__ssprint_r>
  402792:	2800      	cmp	r0, #0
  402794:	f43f aceb 	beq.w	40216e <_svfprintf_r+0x452>
  402798:	f7ff bb92 	b.w	401ec0 <_svfprintf_r+0x1a4>
  40279c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4027a0:	2b01      	cmp	r3, #1
  4027a2:	f000 8134 	beq.w	402a0e <_svfprintf_r+0xcf2>
  4027a6:	2b02      	cmp	r3, #2
  4027a8:	d125      	bne.n	4027f6 <_svfprintf_r+0xada>
  4027aa:	f8cd b01c 	str.w	fp, [sp, #28]
  4027ae:	2400      	movs	r4, #0
  4027b0:	2500      	movs	r5, #0
  4027b2:	e61e      	b.n	4023f2 <_svfprintf_r+0x6d6>
  4027b4:	aa25      	add	r2, sp, #148	; 0x94
  4027b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027ba:	f002 fb8b 	bl	404ed4 <__ssprint_r>
  4027be:	2800      	cmp	r0, #0
  4027c0:	f47f ab7e 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  4027c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027c6:	46c8      	mov	r8, r9
  4027c8:	e475      	b.n	4020b6 <_svfprintf_r+0x39a>
  4027ca:	aa25      	add	r2, sp, #148	; 0x94
  4027cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027d0:	f002 fb80 	bl	404ed4 <__ssprint_r>
  4027d4:	2800      	cmp	r0, #0
  4027d6:	f47f ab73 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  4027da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027dc:	46c8      	mov	r8, r9
  4027de:	e41b      	b.n	402018 <_svfprintf_r+0x2fc>
  4027e0:	aa25      	add	r2, sp, #148	; 0x94
  4027e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027e4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027e6:	f002 fb75 	bl	404ed4 <__ssprint_r>
  4027ea:	2800      	cmp	r0, #0
  4027ec:	f47f ab68 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  4027f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027f2:	46c8      	mov	r8, r9
  4027f4:	e420      	b.n	402038 <_svfprintf_r+0x31c>
  4027f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4027fa:	2400      	movs	r4, #0
  4027fc:	2500      	movs	r5, #0
  4027fe:	4649      	mov	r1, r9
  402800:	e000      	b.n	402804 <_svfprintf_r+0xae8>
  402802:	4631      	mov	r1, r6
  402804:	08e2      	lsrs	r2, r4, #3
  402806:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40280a:	08e8      	lsrs	r0, r5, #3
  40280c:	f004 0307 	and.w	r3, r4, #7
  402810:	4605      	mov	r5, r0
  402812:	4614      	mov	r4, r2
  402814:	3330      	adds	r3, #48	; 0x30
  402816:	ea54 0205 	orrs.w	r2, r4, r5
  40281a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40281e:	f101 36ff 	add.w	r6, r1, #4294967295
  402822:	d1ee      	bne.n	402802 <_svfprintf_r+0xae6>
  402824:	9a07      	ldr	r2, [sp, #28]
  402826:	07d2      	lsls	r2, r2, #31
  402828:	f57f adf3 	bpl.w	402412 <_svfprintf_r+0x6f6>
  40282c:	2b30      	cmp	r3, #48	; 0x30
  40282e:	f43f adf0 	beq.w	402412 <_svfprintf_r+0x6f6>
  402832:	3902      	subs	r1, #2
  402834:	2330      	movs	r3, #48	; 0x30
  402836:	f806 3c01 	strb.w	r3, [r6, #-1]
  40283a:	eba9 0301 	sub.w	r3, r9, r1
  40283e:	930e      	str	r3, [sp, #56]	; 0x38
  402840:	460e      	mov	r6, r1
  402842:	f7ff bb7b 	b.w	401f3c <_svfprintf_r+0x220>
  402846:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402848:	2900      	cmp	r1, #0
  40284a:	f340 822e 	ble.w	402caa <_svfprintf_r+0xf8e>
  40284e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402850:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402852:	4293      	cmp	r3, r2
  402854:	bfa8      	it	ge
  402856:	4613      	movge	r3, r2
  402858:	2b00      	cmp	r3, #0
  40285a:	461f      	mov	r7, r3
  40285c:	dd0d      	ble.n	40287a <_svfprintf_r+0xb5e>
  40285e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402860:	f8c8 6000 	str.w	r6, [r8]
  402864:	3301      	adds	r3, #1
  402866:	443c      	add	r4, r7
  402868:	2b07      	cmp	r3, #7
  40286a:	9427      	str	r4, [sp, #156]	; 0x9c
  40286c:	f8c8 7004 	str.w	r7, [r8, #4]
  402870:	9326      	str	r3, [sp, #152]	; 0x98
  402872:	f300 831f 	bgt.w	402eb4 <_svfprintf_r+0x1198>
  402876:	f108 0808 	add.w	r8, r8, #8
  40287a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40287c:	2f00      	cmp	r7, #0
  40287e:	bfa8      	it	ge
  402880:	1bdb      	subge	r3, r3, r7
  402882:	2b00      	cmp	r3, #0
  402884:	461f      	mov	r7, r3
  402886:	f340 80d6 	ble.w	402a36 <_svfprintf_r+0xd1a>
  40288a:	2f10      	cmp	r7, #16
  40288c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40288e:	4d31      	ldr	r5, [pc, #196]	; (402954 <_svfprintf_r+0xc38>)
  402890:	f340 81ed 	ble.w	402c6e <_svfprintf_r+0xf52>
  402894:	4642      	mov	r2, r8
  402896:	4621      	mov	r1, r4
  402898:	46b0      	mov	r8, r6
  40289a:	f04f 0b10 	mov.w	fp, #16
  40289e:	462e      	mov	r6, r5
  4028a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4028a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4028a4:	e004      	b.n	4028b0 <_svfprintf_r+0xb94>
  4028a6:	3208      	adds	r2, #8
  4028a8:	3f10      	subs	r7, #16
  4028aa:	2f10      	cmp	r7, #16
  4028ac:	f340 81db 	ble.w	402c66 <_svfprintf_r+0xf4a>
  4028b0:	3301      	adds	r3, #1
  4028b2:	3110      	adds	r1, #16
  4028b4:	2b07      	cmp	r3, #7
  4028b6:	9127      	str	r1, [sp, #156]	; 0x9c
  4028b8:	9326      	str	r3, [sp, #152]	; 0x98
  4028ba:	e882 0840 	stmia.w	r2, {r6, fp}
  4028be:	ddf2      	ble.n	4028a6 <_svfprintf_r+0xb8a>
  4028c0:	aa25      	add	r2, sp, #148	; 0x94
  4028c2:	4629      	mov	r1, r5
  4028c4:	4620      	mov	r0, r4
  4028c6:	f002 fb05 	bl	404ed4 <__ssprint_r>
  4028ca:	2800      	cmp	r0, #0
  4028cc:	f47f aaf8 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  4028d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4028d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028d4:	464a      	mov	r2, r9
  4028d6:	e7e7      	b.n	4028a8 <_svfprintf_r+0xb8c>
  4028d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4028da:	930e      	str	r3, [sp, #56]	; 0x38
  4028dc:	464e      	mov	r6, r9
  4028de:	f7ff bb2d 	b.w	401f3c <_svfprintf_r+0x220>
  4028e2:	2d00      	cmp	r5, #0
  4028e4:	bf08      	it	eq
  4028e6:	2c0a      	cmpeq	r4, #10
  4028e8:	f0c0 808f 	bcc.w	402a0a <_svfprintf_r+0xcee>
  4028ec:	464e      	mov	r6, r9
  4028ee:	4620      	mov	r0, r4
  4028f0:	4629      	mov	r1, r5
  4028f2:	220a      	movs	r2, #10
  4028f4:	2300      	movs	r3, #0
  4028f6:	f7fe ff6f 	bl	4017d8 <__aeabi_uldivmod>
  4028fa:	3230      	adds	r2, #48	; 0x30
  4028fc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402900:	4620      	mov	r0, r4
  402902:	4629      	mov	r1, r5
  402904:	2300      	movs	r3, #0
  402906:	220a      	movs	r2, #10
  402908:	f7fe ff66 	bl	4017d8 <__aeabi_uldivmod>
  40290c:	4604      	mov	r4, r0
  40290e:	460d      	mov	r5, r1
  402910:	ea54 0305 	orrs.w	r3, r4, r5
  402914:	d1eb      	bne.n	4028ee <_svfprintf_r+0xbd2>
  402916:	eba9 0306 	sub.w	r3, r9, r6
  40291a:	930e      	str	r3, [sp, #56]	; 0x38
  40291c:	f7ff bb0e 	b.w	401f3c <_svfprintf_r+0x220>
  402920:	aa25      	add	r2, sp, #148	; 0x94
  402922:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402924:	980c      	ldr	r0, [sp, #48]	; 0x30
  402926:	f002 fad5 	bl	404ed4 <__ssprint_r>
  40292a:	2800      	cmp	r0, #0
  40292c:	f47f aac8 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402930:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402934:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402936:	46c8      	mov	r8, r9
  402938:	f7ff bb5e 	b.w	401ff8 <_svfprintf_r+0x2dc>
  40293c:	1e5e      	subs	r6, r3, #1
  40293e:	2e00      	cmp	r6, #0
  402940:	f77f af0a 	ble.w	402758 <_svfprintf_r+0xa3c>
  402944:	2e10      	cmp	r6, #16
  402946:	4d03      	ldr	r5, [pc, #12]	; (402954 <_svfprintf_r+0xc38>)
  402948:	dd22      	ble.n	402990 <_svfprintf_r+0xc74>
  40294a:	4622      	mov	r2, r4
  40294c:	f04f 0b10 	mov.w	fp, #16
  402950:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402952:	e006      	b.n	402962 <_svfprintf_r+0xc46>
  402954:	00406b88 	.word	0x00406b88
  402958:	3e10      	subs	r6, #16
  40295a:	2e10      	cmp	r6, #16
  40295c:	f108 0808 	add.w	r8, r8, #8
  402960:	dd15      	ble.n	40298e <_svfprintf_r+0xc72>
  402962:	3701      	adds	r7, #1
  402964:	3210      	adds	r2, #16
  402966:	2f07      	cmp	r7, #7
  402968:	9227      	str	r2, [sp, #156]	; 0x9c
  40296a:	9726      	str	r7, [sp, #152]	; 0x98
  40296c:	e888 0820 	stmia.w	r8, {r5, fp}
  402970:	ddf2      	ble.n	402958 <_svfprintf_r+0xc3c>
  402972:	aa25      	add	r2, sp, #148	; 0x94
  402974:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402976:	4620      	mov	r0, r4
  402978:	f002 faac 	bl	404ed4 <__ssprint_r>
  40297c:	2800      	cmp	r0, #0
  40297e:	f47f aa9f 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402982:	3e10      	subs	r6, #16
  402984:	2e10      	cmp	r6, #16
  402986:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402988:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40298a:	46c8      	mov	r8, r9
  40298c:	dce9      	bgt.n	402962 <_svfprintf_r+0xc46>
  40298e:	4614      	mov	r4, r2
  402990:	3701      	adds	r7, #1
  402992:	4434      	add	r4, r6
  402994:	2f07      	cmp	r7, #7
  402996:	9427      	str	r4, [sp, #156]	; 0x9c
  402998:	9726      	str	r7, [sp, #152]	; 0x98
  40299a:	e888 0060 	stmia.w	r8, {r5, r6}
  40299e:	f77f aed9 	ble.w	402754 <_svfprintf_r+0xa38>
  4029a2:	aa25      	add	r2, sp, #148	; 0x94
  4029a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029a8:	f002 fa94 	bl	404ed4 <__ssprint_r>
  4029ac:	2800      	cmp	r0, #0
  4029ae:	f47f aa87 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  4029b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029b4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4029b6:	46c8      	mov	r8, r9
  4029b8:	e6ce      	b.n	402758 <_svfprintf_r+0xa3c>
  4029ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4029bc:	6814      	ldr	r4, [r2, #0]
  4029be:	4613      	mov	r3, r2
  4029c0:	3304      	adds	r3, #4
  4029c2:	17e5      	asrs	r5, r4, #31
  4029c4:	930f      	str	r3, [sp, #60]	; 0x3c
  4029c6:	4622      	mov	r2, r4
  4029c8:	462b      	mov	r3, r5
  4029ca:	e4fa      	b.n	4023c2 <_svfprintf_r+0x6a6>
  4029cc:	3204      	adds	r2, #4
  4029ce:	681c      	ldr	r4, [r3, #0]
  4029d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4029d2:	2301      	movs	r3, #1
  4029d4:	2500      	movs	r5, #0
  4029d6:	f7ff ba94 	b.w	401f02 <_svfprintf_r+0x1e6>
  4029da:	681c      	ldr	r4, [r3, #0]
  4029dc:	3304      	adds	r3, #4
  4029de:	930f      	str	r3, [sp, #60]	; 0x3c
  4029e0:	2500      	movs	r5, #0
  4029e2:	e421      	b.n	402228 <_svfprintf_r+0x50c>
  4029e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4029e6:	460a      	mov	r2, r1
  4029e8:	3204      	adds	r2, #4
  4029ea:	680c      	ldr	r4, [r1, #0]
  4029ec:	920f      	str	r2, [sp, #60]	; 0x3c
  4029ee:	2500      	movs	r5, #0
  4029f0:	f7ff ba87 	b.w	401f02 <_svfprintf_r+0x1e6>
  4029f4:	4614      	mov	r4, r2
  4029f6:	3301      	adds	r3, #1
  4029f8:	4434      	add	r4, r6
  4029fa:	2b07      	cmp	r3, #7
  4029fc:	9427      	str	r4, [sp, #156]	; 0x9c
  4029fe:	9326      	str	r3, [sp, #152]	; 0x98
  402a00:	e888 0060 	stmia.w	r8, {r5, r6}
  402a04:	f77f ab68 	ble.w	4020d8 <_svfprintf_r+0x3bc>
  402a08:	e6b3      	b.n	402772 <_svfprintf_r+0xa56>
  402a0a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402a0e:	f8cd b01c 	str.w	fp, [sp, #28]
  402a12:	ae42      	add	r6, sp, #264	; 0x108
  402a14:	3430      	adds	r4, #48	; 0x30
  402a16:	2301      	movs	r3, #1
  402a18:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402a1c:	930e      	str	r3, [sp, #56]	; 0x38
  402a1e:	f7ff ba8d 	b.w	401f3c <_svfprintf_r+0x220>
  402a22:	aa25      	add	r2, sp, #148	; 0x94
  402a24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a26:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a28:	f002 fa54 	bl	404ed4 <__ssprint_r>
  402a2c:	2800      	cmp	r0, #0
  402a2e:	f47f aa47 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402a32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a34:	46c8      	mov	r8, r9
  402a36:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402a38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a3a:	429a      	cmp	r2, r3
  402a3c:	db44      	blt.n	402ac8 <_svfprintf_r+0xdac>
  402a3e:	9b07      	ldr	r3, [sp, #28]
  402a40:	07d9      	lsls	r1, r3, #31
  402a42:	d441      	bmi.n	402ac8 <_svfprintf_r+0xdac>
  402a44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a46:	9812      	ldr	r0, [sp, #72]	; 0x48
  402a48:	1a9a      	subs	r2, r3, r2
  402a4a:	1a1d      	subs	r5, r3, r0
  402a4c:	4295      	cmp	r5, r2
  402a4e:	bfa8      	it	ge
  402a50:	4615      	movge	r5, r2
  402a52:	2d00      	cmp	r5, #0
  402a54:	dd0e      	ble.n	402a74 <_svfprintf_r+0xd58>
  402a56:	9926      	ldr	r1, [sp, #152]	; 0x98
  402a58:	f8c8 5004 	str.w	r5, [r8, #4]
  402a5c:	3101      	adds	r1, #1
  402a5e:	4406      	add	r6, r0
  402a60:	442c      	add	r4, r5
  402a62:	2907      	cmp	r1, #7
  402a64:	f8c8 6000 	str.w	r6, [r8]
  402a68:	9427      	str	r4, [sp, #156]	; 0x9c
  402a6a:	9126      	str	r1, [sp, #152]	; 0x98
  402a6c:	f300 823b 	bgt.w	402ee6 <_svfprintf_r+0x11ca>
  402a70:	f108 0808 	add.w	r8, r8, #8
  402a74:	2d00      	cmp	r5, #0
  402a76:	bfac      	ite	ge
  402a78:	1b56      	subge	r6, r2, r5
  402a7a:	4616      	movlt	r6, r2
  402a7c:	2e00      	cmp	r6, #0
  402a7e:	f77f ab2d 	ble.w	4020dc <_svfprintf_r+0x3c0>
  402a82:	2e10      	cmp	r6, #16
  402a84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a86:	4db0      	ldr	r5, [pc, #704]	; (402d48 <_svfprintf_r+0x102c>)
  402a88:	ddb5      	ble.n	4029f6 <_svfprintf_r+0xcda>
  402a8a:	4622      	mov	r2, r4
  402a8c:	2710      	movs	r7, #16
  402a8e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402a92:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402a94:	e004      	b.n	402aa0 <_svfprintf_r+0xd84>
  402a96:	f108 0808 	add.w	r8, r8, #8
  402a9a:	3e10      	subs	r6, #16
  402a9c:	2e10      	cmp	r6, #16
  402a9e:	dda9      	ble.n	4029f4 <_svfprintf_r+0xcd8>
  402aa0:	3301      	adds	r3, #1
  402aa2:	3210      	adds	r2, #16
  402aa4:	2b07      	cmp	r3, #7
  402aa6:	9227      	str	r2, [sp, #156]	; 0x9c
  402aa8:	9326      	str	r3, [sp, #152]	; 0x98
  402aaa:	e888 00a0 	stmia.w	r8, {r5, r7}
  402aae:	ddf2      	ble.n	402a96 <_svfprintf_r+0xd7a>
  402ab0:	aa25      	add	r2, sp, #148	; 0x94
  402ab2:	4621      	mov	r1, r4
  402ab4:	4658      	mov	r0, fp
  402ab6:	f002 fa0d 	bl	404ed4 <__ssprint_r>
  402aba:	2800      	cmp	r0, #0
  402abc:	f47f aa00 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402ac0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402ac2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ac4:	46c8      	mov	r8, r9
  402ac6:	e7e8      	b.n	402a9a <_svfprintf_r+0xd7e>
  402ac8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402aca:	9819      	ldr	r0, [sp, #100]	; 0x64
  402acc:	991a      	ldr	r1, [sp, #104]	; 0x68
  402ace:	f8c8 1000 	str.w	r1, [r8]
  402ad2:	3301      	adds	r3, #1
  402ad4:	4404      	add	r4, r0
  402ad6:	2b07      	cmp	r3, #7
  402ad8:	9427      	str	r4, [sp, #156]	; 0x9c
  402ada:	f8c8 0004 	str.w	r0, [r8, #4]
  402ade:	9326      	str	r3, [sp, #152]	; 0x98
  402ae0:	f300 81f5 	bgt.w	402ece <_svfprintf_r+0x11b2>
  402ae4:	f108 0808 	add.w	r8, r8, #8
  402ae8:	e7ac      	b.n	402a44 <_svfprintf_r+0xd28>
  402aea:	9b07      	ldr	r3, [sp, #28]
  402aec:	07da      	lsls	r2, r3, #31
  402aee:	f53f adfe 	bmi.w	4026ee <_svfprintf_r+0x9d2>
  402af2:	3701      	adds	r7, #1
  402af4:	3401      	adds	r4, #1
  402af6:	2301      	movs	r3, #1
  402af8:	2f07      	cmp	r7, #7
  402afa:	9427      	str	r4, [sp, #156]	; 0x9c
  402afc:	9726      	str	r7, [sp, #152]	; 0x98
  402afe:	f8c8 6000 	str.w	r6, [r8]
  402b02:	f8c8 3004 	str.w	r3, [r8, #4]
  402b06:	f77f ae25 	ble.w	402754 <_svfprintf_r+0xa38>
  402b0a:	e74a      	b.n	4029a2 <_svfprintf_r+0xc86>
  402b0c:	aa25      	add	r2, sp, #148	; 0x94
  402b0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b10:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b12:	f002 f9df 	bl	404ed4 <__ssprint_r>
  402b16:	2800      	cmp	r0, #0
  402b18:	f47f a9d2 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402b1c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b1e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402b20:	46c8      	mov	r8, r9
  402b22:	e5f2      	b.n	40270a <_svfprintf_r+0x9ee>
  402b24:	aa25      	add	r2, sp, #148	; 0x94
  402b26:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b28:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b2a:	f002 f9d3 	bl	404ed4 <__ssprint_r>
  402b2e:	2800      	cmp	r0, #0
  402b30:	f47f a9c6 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402b34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b36:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402b38:	46c8      	mov	r8, r9
  402b3a:	e5f5      	b.n	402728 <_svfprintf_r+0xa0c>
  402b3c:	464e      	mov	r6, r9
  402b3e:	f7ff b9fd 	b.w	401f3c <_svfprintf_r+0x220>
  402b42:	aa25      	add	r2, sp, #148	; 0x94
  402b44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b46:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b48:	f002 f9c4 	bl	404ed4 <__ssprint_r>
  402b4c:	2800      	cmp	r0, #0
  402b4e:	f47f a9b7 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402b52:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b54:	46c8      	mov	r8, r9
  402b56:	f7ff ba72 	b.w	40203e <_svfprintf_r+0x322>
  402b5a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402b5c:	4622      	mov	r2, r4
  402b5e:	4620      	mov	r0, r4
  402b60:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402b62:	4623      	mov	r3, r4
  402b64:	4621      	mov	r1, r4
  402b66:	f003 fa7b 	bl	406060 <__aeabi_dcmpun>
  402b6a:	2800      	cmp	r0, #0
  402b6c:	f040 8286 	bne.w	40307c <_svfprintf_r+0x1360>
  402b70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b72:	3301      	adds	r3, #1
  402b74:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b76:	f023 0320 	bic.w	r3, r3, #32
  402b7a:	930e      	str	r3, [sp, #56]	; 0x38
  402b7c:	f000 81e2 	beq.w	402f44 <_svfprintf_r+0x1228>
  402b80:	2b47      	cmp	r3, #71	; 0x47
  402b82:	f000 811e 	beq.w	402dc2 <_svfprintf_r+0x10a6>
  402b86:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402b8a:	9307      	str	r3, [sp, #28]
  402b8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402b8e:	1e1f      	subs	r7, r3, #0
  402b90:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402b92:	9308      	str	r3, [sp, #32]
  402b94:	bfbb      	ittet	lt
  402b96:	463b      	movlt	r3, r7
  402b98:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402b9c:	2300      	movge	r3, #0
  402b9e:	232d      	movlt	r3, #45	; 0x2d
  402ba0:	9310      	str	r3, [sp, #64]	; 0x40
  402ba2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ba4:	2b66      	cmp	r3, #102	; 0x66
  402ba6:	f000 81bb 	beq.w	402f20 <_svfprintf_r+0x1204>
  402baa:	2b46      	cmp	r3, #70	; 0x46
  402bac:	f000 80df 	beq.w	402d6e <_svfprintf_r+0x1052>
  402bb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402bb2:	9a08      	ldr	r2, [sp, #32]
  402bb4:	2b45      	cmp	r3, #69	; 0x45
  402bb6:	bf0c      	ite	eq
  402bb8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402bba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402bbc:	a823      	add	r0, sp, #140	; 0x8c
  402bbe:	a920      	add	r1, sp, #128	; 0x80
  402bc0:	bf08      	it	eq
  402bc2:	1c5d      	addeq	r5, r3, #1
  402bc4:	9004      	str	r0, [sp, #16]
  402bc6:	9103      	str	r1, [sp, #12]
  402bc8:	a81f      	add	r0, sp, #124	; 0x7c
  402bca:	2102      	movs	r1, #2
  402bcc:	463b      	mov	r3, r7
  402bce:	9002      	str	r0, [sp, #8]
  402bd0:	9501      	str	r5, [sp, #4]
  402bd2:	9100      	str	r1, [sp, #0]
  402bd4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bd6:	f000 fb73 	bl	4032c0 <_dtoa_r>
  402bda:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402bdc:	2b67      	cmp	r3, #103	; 0x67
  402bde:	4606      	mov	r6, r0
  402be0:	f040 81e0 	bne.w	402fa4 <_svfprintf_r+0x1288>
  402be4:	f01b 0f01 	tst.w	fp, #1
  402be8:	f000 8246 	beq.w	403078 <_svfprintf_r+0x135c>
  402bec:	1974      	adds	r4, r6, r5
  402bee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402bf0:	9808      	ldr	r0, [sp, #32]
  402bf2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402bf4:	4639      	mov	r1, r7
  402bf6:	f003 fa01 	bl	405ffc <__aeabi_dcmpeq>
  402bfa:	2800      	cmp	r0, #0
  402bfc:	f040 8165 	bne.w	402eca <_svfprintf_r+0x11ae>
  402c00:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402c02:	42a3      	cmp	r3, r4
  402c04:	d206      	bcs.n	402c14 <_svfprintf_r+0xef8>
  402c06:	2130      	movs	r1, #48	; 0x30
  402c08:	1c5a      	adds	r2, r3, #1
  402c0a:	9223      	str	r2, [sp, #140]	; 0x8c
  402c0c:	7019      	strb	r1, [r3, #0]
  402c0e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402c10:	429c      	cmp	r4, r3
  402c12:	d8f9      	bhi.n	402c08 <_svfprintf_r+0xeec>
  402c14:	1b9b      	subs	r3, r3, r6
  402c16:	9313      	str	r3, [sp, #76]	; 0x4c
  402c18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402c1a:	2b47      	cmp	r3, #71	; 0x47
  402c1c:	f000 80e9 	beq.w	402df2 <_svfprintf_r+0x10d6>
  402c20:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c22:	2b65      	cmp	r3, #101	; 0x65
  402c24:	f340 81cd 	ble.w	402fc2 <_svfprintf_r+0x12a6>
  402c28:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c2a:	2b66      	cmp	r3, #102	; 0x66
  402c2c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402c2e:	9312      	str	r3, [sp, #72]	; 0x48
  402c30:	f000 819e 	beq.w	402f70 <_svfprintf_r+0x1254>
  402c34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c36:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402c38:	4619      	mov	r1, r3
  402c3a:	4291      	cmp	r1, r2
  402c3c:	f300 818a 	bgt.w	402f54 <_svfprintf_r+0x1238>
  402c40:	f01b 0f01 	tst.w	fp, #1
  402c44:	f040 8213 	bne.w	40306e <_svfprintf_r+0x1352>
  402c48:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402c4c:	9308      	str	r3, [sp, #32]
  402c4e:	2367      	movs	r3, #103	; 0x67
  402c50:	920e      	str	r2, [sp, #56]	; 0x38
  402c52:	9311      	str	r3, [sp, #68]	; 0x44
  402c54:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402c56:	2b00      	cmp	r3, #0
  402c58:	f040 80c4 	bne.w	402de4 <_svfprintf_r+0x10c8>
  402c5c:	930a      	str	r3, [sp, #40]	; 0x28
  402c5e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402c62:	f7ff b973 	b.w	401f4c <_svfprintf_r+0x230>
  402c66:	4635      	mov	r5, r6
  402c68:	460c      	mov	r4, r1
  402c6a:	4646      	mov	r6, r8
  402c6c:	4690      	mov	r8, r2
  402c6e:	3301      	adds	r3, #1
  402c70:	443c      	add	r4, r7
  402c72:	2b07      	cmp	r3, #7
  402c74:	9427      	str	r4, [sp, #156]	; 0x9c
  402c76:	9326      	str	r3, [sp, #152]	; 0x98
  402c78:	e888 00a0 	stmia.w	r8, {r5, r7}
  402c7c:	f73f aed1 	bgt.w	402a22 <_svfprintf_r+0xd06>
  402c80:	f108 0808 	add.w	r8, r8, #8
  402c84:	e6d7      	b.n	402a36 <_svfprintf_r+0xd1a>
  402c86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402c88:	6813      	ldr	r3, [r2, #0]
  402c8a:	3204      	adds	r2, #4
  402c8c:	920f      	str	r2, [sp, #60]	; 0x3c
  402c8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402c90:	601a      	str	r2, [r3, #0]
  402c92:	f7ff b86a 	b.w	401d6a <_svfprintf_r+0x4e>
  402c96:	aa25      	add	r2, sp, #148	; 0x94
  402c98:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c9a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c9c:	f002 f91a 	bl	404ed4 <__ssprint_r>
  402ca0:	2800      	cmp	r0, #0
  402ca2:	f47f a90d 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402ca6:	46c8      	mov	r8, r9
  402ca8:	e48d      	b.n	4025c6 <_svfprintf_r+0x8aa>
  402caa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cac:	4a27      	ldr	r2, [pc, #156]	; (402d4c <_svfprintf_r+0x1030>)
  402cae:	f8c8 2000 	str.w	r2, [r8]
  402cb2:	3301      	adds	r3, #1
  402cb4:	3401      	adds	r4, #1
  402cb6:	2201      	movs	r2, #1
  402cb8:	2b07      	cmp	r3, #7
  402cba:	9427      	str	r4, [sp, #156]	; 0x9c
  402cbc:	9326      	str	r3, [sp, #152]	; 0x98
  402cbe:	f8c8 2004 	str.w	r2, [r8, #4]
  402cc2:	dc72      	bgt.n	402daa <_svfprintf_r+0x108e>
  402cc4:	f108 0808 	add.w	r8, r8, #8
  402cc8:	b929      	cbnz	r1, 402cd6 <_svfprintf_r+0xfba>
  402cca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ccc:	b91b      	cbnz	r3, 402cd6 <_svfprintf_r+0xfba>
  402cce:	9b07      	ldr	r3, [sp, #28]
  402cd0:	07d8      	lsls	r0, r3, #31
  402cd2:	f57f aa03 	bpl.w	4020dc <_svfprintf_r+0x3c0>
  402cd6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cd8:	9819      	ldr	r0, [sp, #100]	; 0x64
  402cda:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402cdc:	f8c8 2000 	str.w	r2, [r8]
  402ce0:	3301      	adds	r3, #1
  402ce2:	4602      	mov	r2, r0
  402ce4:	4422      	add	r2, r4
  402ce6:	2b07      	cmp	r3, #7
  402ce8:	9227      	str	r2, [sp, #156]	; 0x9c
  402cea:	f8c8 0004 	str.w	r0, [r8, #4]
  402cee:	9326      	str	r3, [sp, #152]	; 0x98
  402cf0:	f300 818d 	bgt.w	40300e <_svfprintf_r+0x12f2>
  402cf4:	f108 0808 	add.w	r8, r8, #8
  402cf8:	2900      	cmp	r1, #0
  402cfa:	f2c0 8165 	blt.w	402fc8 <_svfprintf_r+0x12ac>
  402cfe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402d00:	f8c8 6000 	str.w	r6, [r8]
  402d04:	3301      	adds	r3, #1
  402d06:	188c      	adds	r4, r1, r2
  402d08:	2b07      	cmp	r3, #7
  402d0a:	9427      	str	r4, [sp, #156]	; 0x9c
  402d0c:	9326      	str	r3, [sp, #152]	; 0x98
  402d0e:	f8c8 1004 	str.w	r1, [r8, #4]
  402d12:	f77f a9e1 	ble.w	4020d8 <_svfprintf_r+0x3bc>
  402d16:	e52c      	b.n	402772 <_svfprintf_r+0xa56>
  402d18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d1a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402d1c:	6813      	ldr	r3, [r2, #0]
  402d1e:	17cd      	asrs	r5, r1, #31
  402d20:	4608      	mov	r0, r1
  402d22:	3204      	adds	r2, #4
  402d24:	4629      	mov	r1, r5
  402d26:	920f      	str	r2, [sp, #60]	; 0x3c
  402d28:	e9c3 0100 	strd	r0, r1, [r3]
  402d2c:	f7ff b81d 	b.w	401d6a <_svfprintf_r+0x4e>
  402d30:	aa25      	add	r2, sp, #148	; 0x94
  402d32:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d34:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d36:	f002 f8cd 	bl	404ed4 <__ssprint_r>
  402d3a:	2800      	cmp	r0, #0
  402d3c:	f47f a8c0 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402d40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d42:	46c8      	mov	r8, r9
  402d44:	e458      	b.n	4025f8 <_svfprintf_r+0x8dc>
  402d46:	bf00      	nop
  402d48:	00406b88 	.word	0x00406b88
  402d4c:	00406b74 	.word	0x00406b74
  402d50:	2140      	movs	r1, #64	; 0x40
  402d52:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d54:	f001 fa0a 	bl	40416c <_malloc_r>
  402d58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402d5a:	6010      	str	r0, [r2, #0]
  402d5c:	6110      	str	r0, [r2, #16]
  402d5e:	2800      	cmp	r0, #0
  402d60:	f000 81f2 	beq.w	403148 <_svfprintf_r+0x142c>
  402d64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402d66:	2340      	movs	r3, #64	; 0x40
  402d68:	6153      	str	r3, [r2, #20]
  402d6a:	f7fe bfee 	b.w	401d4a <_svfprintf_r+0x2e>
  402d6e:	a823      	add	r0, sp, #140	; 0x8c
  402d70:	a920      	add	r1, sp, #128	; 0x80
  402d72:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402d74:	9004      	str	r0, [sp, #16]
  402d76:	9103      	str	r1, [sp, #12]
  402d78:	a81f      	add	r0, sp, #124	; 0x7c
  402d7a:	2103      	movs	r1, #3
  402d7c:	9002      	str	r0, [sp, #8]
  402d7e:	9a08      	ldr	r2, [sp, #32]
  402d80:	9401      	str	r4, [sp, #4]
  402d82:	463b      	mov	r3, r7
  402d84:	9100      	str	r1, [sp, #0]
  402d86:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d88:	f000 fa9a 	bl	4032c0 <_dtoa_r>
  402d8c:	4625      	mov	r5, r4
  402d8e:	4606      	mov	r6, r0
  402d90:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d92:	2b46      	cmp	r3, #70	; 0x46
  402d94:	eb06 0405 	add.w	r4, r6, r5
  402d98:	f47f af29 	bne.w	402bee <_svfprintf_r+0xed2>
  402d9c:	7833      	ldrb	r3, [r6, #0]
  402d9e:	2b30      	cmp	r3, #48	; 0x30
  402da0:	f000 8178 	beq.w	403094 <_svfprintf_r+0x1378>
  402da4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402da6:	442c      	add	r4, r5
  402da8:	e721      	b.n	402bee <_svfprintf_r+0xed2>
  402daa:	aa25      	add	r2, sp, #148	; 0x94
  402dac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402dae:	980c      	ldr	r0, [sp, #48]	; 0x30
  402db0:	f002 f890 	bl	404ed4 <__ssprint_r>
  402db4:	2800      	cmp	r0, #0
  402db6:	f47f a883 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402dba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402dbc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402dbe:	46c8      	mov	r8, r9
  402dc0:	e782      	b.n	402cc8 <_svfprintf_r+0xfac>
  402dc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402dc4:	2b00      	cmp	r3, #0
  402dc6:	bf08      	it	eq
  402dc8:	2301      	moveq	r3, #1
  402dca:	930a      	str	r3, [sp, #40]	; 0x28
  402dcc:	e6db      	b.n	402b86 <_svfprintf_r+0xe6a>
  402dce:	4630      	mov	r0, r6
  402dd0:	940a      	str	r4, [sp, #40]	; 0x28
  402dd2:	f7fe ff35 	bl	401c40 <strlen>
  402dd6:	950f      	str	r5, [sp, #60]	; 0x3c
  402dd8:	900e      	str	r0, [sp, #56]	; 0x38
  402dda:	f8cd b01c 	str.w	fp, [sp, #28]
  402dde:	4603      	mov	r3, r0
  402de0:	f7ff b9f9 	b.w	4021d6 <_svfprintf_r+0x4ba>
  402de4:	272d      	movs	r7, #45	; 0x2d
  402de6:	2300      	movs	r3, #0
  402de8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402dec:	930a      	str	r3, [sp, #40]	; 0x28
  402dee:	f7ff b8ae 	b.w	401f4e <_svfprintf_r+0x232>
  402df2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402df4:	9312      	str	r3, [sp, #72]	; 0x48
  402df6:	461a      	mov	r2, r3
  402df8:	3303      	adds	r3, #3
  402dfa:	db04      	blt.n	402e06 <_svfprintf_r+0x10ea>
  402dfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402dfe:	4619      	mov	r1, r3
  402e00:	4291      	cmp	r1, r2
  402e02:	f6bf af17 	bge.w	402c34 <_svfprintf_r+0xf18>
  402e06:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e08:	3b02      	subs	r3, #2
  402e0a:	9311      	str	r3, [sp, #68]	; 0x44
  402e0c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402e10:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402e14:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e16:	3b01      	subs	r3, #1
  402e18:	2b00      	cmp	r3, #0
  402e1a:	931f      	str	r3, [sp, #124]	; 0x7c
  402e1c:	bfbd      	ittte	lt
  402e1e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402e20:	f1c3 0301 	rsblt	r3, r3, #1
  402e24:	222d      	movlt	r2, #45	; 0x2d
  402e26:	222b      	movge	r2, #43	; 0x2b
  402e28:	2b09      	cmp	r3, #9
  402e2a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402e2e:	f340 8116 	ble.w	40305e <_svfprintf_r+0x1342>
  402e32:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402e36:	4620      	mov	r0, r4
  402e38:	4dab      	ldr	r5, [pc, #684]	; (4030e8 <_svfprintf_r+0x13cc>)
  402e3a:	e000      	b.n	402e3e <_svfprintf_r+0x1122>
  402e3c:	4610      	mov	r0, r2
  402e3e:	fb85 1203 	smull	r1, r2, r5, r3
  402e42:	17d9      	asrs	r1, r3, #31
  402e44:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402e48:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402e4c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402e50:	3230      	adds	r2, #48	; 0x30
  402e52:	2909      	cmp	r1, #9
  402e54:	f800 2c01 	strb.w	r2, [r0, #-1]
  402e58:	460b      	mov	r3, r1
  402e5a:	f100 32ff 	add.w	r2, r0, #4294967295
  402e5e:	dced      	bgt.n	402e3c <_svfprintf_r+0x1120>
  402e60:	3330      	adds	r3, #48	; 0x30
  402e62:	3802      	subs	r0, #2
  402e64:	b2d9      	uxtb	r1, r3
  402e66:	4284      	cmp	r4, r0
  402e68:	f802 1c01 	strb.w	r1, [r2, #-1]
  402e6c:	f240 8165 	bls.w	40313a <_svfprintf_r+0x141e>
  402e70:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402e74:	4613      	mov	r3, r2
  402e76:	e001      	b.n	402e7c <_svfprintf_r+0x1160>
  402e78:	f813 1b01 	ldrb.w	r1, [r3], #1
  402e7c:	f800 1b01 	strb.w	r1, [r0], #1
  402e80:	42a3      	cmp	r3, r4
  402e82:	d1f9      	bne.n	402e78 <_svfprintf_r+0x115c>
  402e84:	3301      	adds	r3, #1
  402e86:	1a9b      	subs	r3, r3, r2
  402e88:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402e8c:	4413      	add	r3, r2
  402e8e:	aa21      	add	r2, sp, #132	; 0x84
  402e90:	1a9b      	subs	r3, r3, r2
  402e92:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402e94:	931b      	str	r3, [sp, #108]	; 0x6c
  402e96:	2a01      	cmp	r2, #1
  402e98:	4413      	add	r3, r2
  402e9a:	930e      	str	r3, [sp, #56]	; 0x38
  402e9c:	f340 8119 	ble.w	4030d2 <_svfprintf_r+0x13b6>
  402ea0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402ea2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402ea4:	4413      	add	r3, r2
  402ea6:	930e      	str	r3, [sp, #56]	; 0x38
  402ea8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402eac:	9308      	str	r3, [sp, #32]
  402eae:	2300      	movs	r3, #0
  402eb0:	9312      	str	r3, [sp, #72]	; 0x48
  402eb2:	e6cf      	b.n	402c54 <_svfprintf_r+0xf38>
  402eb4:	aa25      	add	r2, sp, #148	; 0x94
  402eb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402eb8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402eba:	f002 f80b 	bl	404ed4 <__ssprint_r>
  402ebe:	2800      	cmp	r0, #0
  402ec0:	f47e affe 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402ec4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ec6:	46c8      	mov	r8, r9
  402ec8:	e4d7      	b.n	40287a <_svfprintf_r+0xb5e>
  402eca:	4623      	mov	r3, r4
  402ecc:	e6a2      	b.n	402c14 <_svfprintf_r+0xef8>
  402ece:	aa25      	add	r2, sp, #148	; 0x94
  402ed0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ed2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ed4:	f001 fffe 	bl	404ed4 <__ssprint_r>
  402ed8:	2800      	cmp	r0, #0
  402eda:	f47e aff1 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402ede:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402ee0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ee2:	46c8      	mov	r8, r9
  402ee4:	e5ae      	b.n	402a44 <_svfprintf_r+0xd28>
  402ee6:	aa25      	add	r2, sp, #148	; 0x94
  402ee8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402eea:	980c      	ldr	r0, [sp, #48]	; 0x30
  402eec:	f001 fff2 	bl	404ed4 <__ssprint_r>
  402ef0:	2800      	cmp	r0, #0
  402ef2:	f47e afe5 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  402ef6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402ef8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402efa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402efc:	1a9a      	subs	r2, r3, r2
  402efe:	46c8      	mov	r8, r9
  402f00:	e5b8      	b.n	402a74 <_svfprintf_r+0xd58>
  402f02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f04:	9612      	str	r6, [sp, #72]	; 0x48
  402f06:	2b06      	cmp	r3, #6
  402f08:	bf28      	it	cs
  402f0a:	2306      	movcs	r3, #6
  402f0c:	960a      	str	r6, [sp, #40]	; 0x28
  402f0e:	4637      	mov	r7, r6
  402f10:	9308      	str	r3, [sp, #32]
  402f12:	950f      	str	r5, [sp, #60]	; 0x3c
  402f14:	f8cd b01c 	str.w	fp, [sp, #28]
  402f18:	930e      	str	r3, [sp, #56]	; 0x38
  402f1a:	4e74      	ldr	r6, [pc, #464]	; (4030ec <_svfprintf_r+0x13d0>)
  402f1c:	f7ff b816 	b.w	401f4c <_svfprintf_r+0x230>
  402f20:	a823      	add	r0, sp, #140	; 0x8c
  402f22:	a920      	add	r1, sp, #128	; 0x80
  402f24:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402f26:	9004      	str	r0, [sp, #16]
  402f28:	9103      	str	r1, [sp, #12]
  402f2a:	a81f      	add	r0, sp, #124	; 0x7c
  402f2c:	2103      	movs	r1, #3
  402f2e:	9002      	str	r0, [sp, #8]
  402f30:	9a08      	ldr	r2, [sp, #32]
  402f32:	9501      	str	r5, [sp, #4]
  402f34:	463b      	mov	r3, r7
  402f36:	9100      	str	r1, [sp, #0]
  402f38:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f3a:	f000 f9c1 	bl	4032c0 <_dtoa_r>
  402f3e:	4606      	mov	r6, r0
  402f40:	1944      	adds	r4, r0, r5
  402f42:	e72b      	b.n	402d9c <_svfprintf_r+0x1080>
  402f44:	2306      	movs	r3, #6
  402f46:	930a      	str	r3, [sp, #40]	; 0x28
  402f48:	e61d      	b.n	402b86 <_svfprintf_r+0xe6a>
  402f4a:	272d      	movs	r7, #45	; 0x2d
  402f4c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402f50:	f7ff bacd 	b.w	4024ee <_svfprintf_r+0x7d2>
  402f54:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402f56:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f58:	4413      	add	r3, r2
  402f5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402f5c:	930e      	str	r3, [sp, #56]	; 0x38
  402f5e:	2a00      	cmp	r2, #0
  402f60:	f340 80b0 	ble.w	4030c4 <_svfprintf_r+0x13a8>
  402f64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402f68:	9308      	str	r3, [sp, #32]
  402f6a:	2367      	movs	r3, #103	; 0x67
  402f6c:	9311      	str	r3, [sp, #68]	; 0x44
  402f6e:	e671      	b.n	402c54 <_svfprintf_r+0xf38>
  402f70:	2b00      	cmp	r3, #0
  402f72:	f340 80c3 	ble.w	4030fc <_svfprintf_r+0x13e0>
  402f76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402f78:	2a00      	cmp	r2, #0
  402f7a:	f040 8099 	bne.w	4030b0 <_svfprintf_r+0x1394>
  402f7e:	f01b 0f01 	tst.w	fp, #1
  402f82:	f040 8095 	bne.w	4030b0 <_svfprintf_r+0x1394>
  402f86:	9308      	str	r3, [sp, #32]
  402f88:	930e      	str	r3, [sp, #56]	; 0x38
  402f8a:	e663      	b.n	402c54 <_svfprintf_r+0xf38>
  402f8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f8e:	9308      	str	r3, [sp, #32]
  402f90:	930e      	str	r3, [sp, #56]	; 0x38
  402f92:	900a      	str	r0, [sp, #40]	; 0x28
  402f94:	950f      	str	r5, [sp, #60]	; 0x3c
  402f96:	f8cd b01c 	str.w	fp, [sp, #28]
  402f9a:	9012      	str	r0, [sp, #72]	; 0x48
  402f9c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402fa0:	f7fe bfd4 	b.w	401f4c <_svfprintf_r+0x230>
  402fa4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fa6:	2b47      	cmp	r3, #71	; 0x47
  402fa8:	f47f ae20 	bne.w	402bec <_svfprintf_r+0xed0>
  402fac:	f01b 0f01 	tst.w	fp, #1
  402fb0:	f47f aeee 	bne.w	402d90 <_svfprintf_r+0x1074>
  402fb4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402fb6:	1b9b      	subs	r3, r3, r6
  402fb8:	9313      	str	r3, [sp, #76]	; 0x4c
  402fba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402fbc:	2b47      	cmp	r3, #71	; 0x47
  402fbe:	f43f af18 	beq.w	402df2 <_svfprintf_r+0x10d6>
  402fc2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402fc4:	9312      	str	r3, [sp, #72]	; 0x48
  402fc6:	e721      	b.n	402e0c <_svfprintf_r+0x10f0>
  402fc8:	424f      	negs	r7, r1
  402fca:	3110      	adds	r1, #16
  402fcc:	4d48      	ldr	r5, [pc, #288]	; (4030f0 <_svfprintf_r+0x13d4>)
  402fce:	da2f      	bge.n	403030 <_svfprintf_r+0x1314>
  402fd0:	2410      	movs	r4, #16
  402fd2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402fd6:	e004      	b.n	402fe2 <_svfprintf_r+0x12c6>
  402fd8:	f108 0808 	add.w	r8, r8, #8
  402fdc:	3f10      	subs	r7, #16
  402fde:	2f10      	cmp	r7, #16
  402fe0:	dd26      	ble.n	403030 <_svfprintf_r+0x1314>
  402fe2:	3301      	adds	r3, #1
  402fe4:	3210      	adds	r2, #16
  402fe6:	2b07      	cmp	r3, #7
  402fe8:	9227      	str	r2, [sp, #156]	; 0x9c
  402fea:	9326      	str	r3, [sp, #152]	; 0x98
  402fec:	f8c8 5000 	str.w	r5, [r8]
  402ff0:	f8c8 4004 	str.w	r4, [r8, #4]
  402ff4:	ddf0      	ble.n	402fd8 <_svfprintf_r+0x12bc>
  402ff6:	aa25      	add	r2, sp, #148	; 0x94
  402ff8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ffa:	4658      	mov	r0, fp
  402ffc:	f001 ff6a 	bl	404ed4 <__ssprint_r>
  403000:	2800      	cmp	r0, #0
  403002:	f47e af5d 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  403006:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403008:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40300a:	46c8      	mov	r8, r9
  40300c:	e7e6      	b.n	402fdc <_svfprintf_r+0x12c0>
  40300e:	aa25      	add	r2, sp, #148	; 0x94
  403010:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403012:	980c      	ldr	r0, [sp, #48]	; 0x30
  403014:	f001 ff5e 	bl	404ed4 <__ssprint_r>
  403018:	2800      	cmp	r0, #0
  40301a:	f47e af51 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  40301e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403020:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403022:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403024:	46c8      	mov	r8, r9
  403026:	e667      	b.n	402cf8 <_svfprintf_r+0xfdc>
  403028:	2000      	movs	r0, #0
  40302a:	900a      	str	r0, [sp, #40]	; 0x28
  40302c:	f7fe bed0 	b.w	401dd0 <_svfprintf_r+0xb4>
  403030:	3301      	adds	r3, #1
  403032:	443a      	add	r2, r7
  403034:	2b07      	cmp	r3, #7
  403036:	e888 00a0 	stmia.w	r8, {r5, r7}
  40303a:	9227      	str	r2, [sp, #156]	; 0x9c
  40303c:	9326      	str	r3, [sp, #152]	; 0x98
  40303e:	f108 0808 	add.w	r8, r8, #8
  403042:	f77f ae5c 	ble.w	402cfe <_svfprintf_r+0xfe2>
  403046:	aa25      	add	r2, sp, #148	; 0x94
  403048:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40304a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40304c:	f001 ff42 	bl	404ed4 <__ssprint_r>
  403050:	2800      	cmp	r0, #0
  403052:	f47e af35 	bne.w	401ec0 <_svfprintf_r+0x1a4>
  403056:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403058:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40305a:	46c8      	mov	r8, r9
  40305c:	e64f      	b.n	402cfe <_svfprintf_r+0xfe2>
  40305e:	3330      	adds	r3, #48	; 0x30
  403060:	2230      	movs	r2, #48	; 0x30
  403062:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403066:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40306a:	ab22      	add	r3, sp, #136	; 0x88
  40306c:	e70f      	b.n	402e8e <_svfprintf_r+0x1172>
  40306e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403070:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403072:	4413      	add	r3, r2
  403074:	930e      	str	r3, [sp, #56]	; 0x38
  403076:	e775      	b.n	402f64 <_svfprintf_r+0x1248>
  403078:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40307a:	e5cb      	b.n	402c14 <_svfprintf_r+0xef8>
  40307c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40307e:	4e1d      	ldr	r6, [pc, #116]	; (4030f4 <_svfprintf_r+0x13d8>)
  403080:	2b00      	cmp	r3, #0
  403082:	bfb6      	itet	lt
  403084:	272d      	movlt	r7, #45	; 0x2d
  403086:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40308a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40308e:	4b1a      	ldr	r3, [pc, #104]	; (4030f8 <_svfprintf_r+0x13dc>)
  403090:	f7ff ba2f 	b.w	4024f2 <_svfprintf_r+0x7d6>
  403094:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403096:	9808      	ldr	r0, [sp, #32]
  403098:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40309a:	4639      	mov	r1, r7
  40309c:	f002 ffae 	bl	405ffc <__aeabi_dcmpeq>
  4030a0:	2800      	cmp	r0, #0
  4030a2:	f47f ae7f 	bne.w	402da4 <_svfprintf_r+0x1088>
  4030a6:	f1c5 0501 	rsb	r5, r5, #1
  4030aa:	951f      	str	r5, [sp, #124]	; 0x7c
  4030ac:	442c      	add	r4, r5
  4030ae:	e59e      	b.n	402bee <_svfprintf_r+0xed2>
  4030b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4030b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4030b4:	4413      	add	r3, r2
  4030b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4030b8:	441a      	add	r2, r3
  4030ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4030be:	920e      	str	r2, [sp, #56]	; 0x38
  4030c0:	9308      	str	r3, [sp, #32]
  4030c2:	e5c7      	b.n	402c54 <_svfprintf_r+0xf38>
  4030c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4030c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4030c8:	f1c3 0301 	rsb	r3, r3, #1
  4030cc:	441a      	add	r2, r3
  4030ce:	4613      	mov	r3, r2
  4030d0:	e7d0      	b.n	403074 <_svfprintf_r+0x1358>
  4030d2:	f01b 0301 	ands.w	r3, fp, #1
  4030d6:	9312      	str	r3, [sp, #72]	; 0x48
  4030d8:	f47f aee2 	bne.w	402ea0 <_svfprintf_r+0x1184>
  4030dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4030de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4030e2:	9308      	str	r3, [sp, #32]
  4030e4:	e5b6      	b.n	402c54 <_svfprintf_r+0xf38>
  4030e6:	bf00      	nop
  4030e8:	66666667 	.word	0x66666667
  4030ec:	00406b6c 	.word	0x00406b6c
  4030f0:	00406b88 	.word	0x00406b88
  4030f4:	00406b40 	.word	0x00406b40
  4030f8:	00406b3c 	.word	0x00406b3c
  4030fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4030fe:	b913      	cbnz	r3, 403106 <_svfprintf_r+0x13ea>
  403100:	f01b 0f01 	tst.w	fp, #1
  403104:	d002      	beq.n	40310c <_svfprintf_r+0x13f0>
  403106:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403108:	3301      	adds	r3, #1
  40310a:	e7d4      	b.n	4030b6 <_svfprintf_r+0x139a>
  40310c:	2301      	movs	r3, #1
  40310e:	e73a      	b.n	402f86 <_svfprintf_r+0x126a>
  403110:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403112:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403116:	6828      	ldr	r0, [r5, #0]
  403118:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40311c:	900a      	str	r0, [sp, #40]	; 0x28
  40311e:	4628      	mov	r0, r5
  403120:	3004      	adds	r0, #4
  403122:	46a2      	mov	sl, r4
  403124:	900f      	str	r0, [sp, #60]	; 0x3c
  403126:	f7fe be51 	b.w	401dcc <_svfprintf_r+0xb0>
  40312a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40312e:	f7ff b867 	b.w	402200 <_svfprintf_r+0x4e4>
  403132:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403136:	f7ff ba15 	b.w	402564 <_svfprintf_r+0x848>
  40313a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40313e:	e6a6      	b.n	402e8e <_svfprintf_r+0x1172>
  403140:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403144:	f7ff b8eb 	b.w	40231e <_svfprintf_r+0x602>
  403148:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40314a:	230c      	movs	r3, #12
  40314c:	6013      	str	r3, [r2, #0]
  40314e:	f04f 33ff 	mov.w	r3, #4294967295
  403152:	9309      	str	r3, [sp, #36]	; 0x24
  403154:	f7fe bebd 	b.w	401ed2 <_svfprintf_r+0x1b6>
  403158:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40315c:	f7ff b99a 	b.w	402494 <_svfprintf_r+0x778>
  403160:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403164:	f7ff b976 	b.w	402454 <_svfprintf_r+0x738>
  403168:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40316c:	f7ff b959 	b.w	402422 <_svfprintf_r+0x706>
  403170:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403174:	f7ff b912 	b.w	40239c <_svfprintf_r+0x680>

00403178 <register_fini>:
  403178:	4b02      	ldr	r3, [pc, #8]	; (403184 <register_fini+0xc>)
  40317a:	b113      	cbz	r3, 403182 <register_fini+0xa>
  40317c:	4802      	ldr	r0, [pc, #8]	; (403188 <register_fini+0x10>)
  40317e:	f000 b805 	b.w	40318c <atexit>
  403182:	4770      	bx	lr
  403184:	00000000 	.word	0x00000000
  403188:	00404115 	.word	0x00404115

0040318c <atexit>:
  40318c:	2300      	movs	r3, #0
  40318e:	4601      	mov	r1, r0
  403190:	461a      	mov	r2, r3
  403192:	4618      	mov	r0, r3
  403194:	f001 bf1c 	b.w	404fd0 <__register_exitproc>

00403198 <quorem>:
  403198:	6902      	ldr	r2, [r0, #16]
  40319a:	690b      	ldr	r3, [r1, #16]
  40319c:	4293      	cmp	r3, r2
  40319e:	f300 808d 	bgt.w	4032bc <quorem+0x124>
  4031a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4031a6:	f103 38ff 	add.w	r8, r3, #4294967295
  4031aa:	f101 0714 	add.w	r7, r1, #20
  4031ae:	f100 0b14 	add.w	fp, r0, #20
  4031b2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4031b6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4031ba:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4031be:	b083      	sub	sp, #12
  4031c0:	3201      	adds	r2, #1
  4031c2:	fbb3 f9f2 	udiv	r9, r3, r2
  4031c6:	eb0b 0304 	add.w	r3, fp, r4
  4031ca:	9400      	str	r4, [sp, #0]
  4031cc:	eb07 0a04 	add.w	sl, r7, r4
  4031d0:	9301      	str	r3, [sp, #4]
  4031d2:	f1b9 0f00 	cmp.w	r9, #0
  4031d6:	d039      	beq.n	40324c <quorem+0xb4>
  4031d8:	2500      	movs	r5, #0
  4031da:	462e      	mov	r6, r5
  4031dc:	46bc      	mov	ip, r7
  4031de:	46de      	mov	lr, fp
  4031e0:	f85c 4b04 	ldr.w	r4, [ip], #4
  4031e4:	f8de 3000 	ldr.w	r3, [lr]
  4031e8:	b2a2      	uxth	r2, r4
  4031ea:	fb09 5502 	mla	r5, r9, r2, r5
  4031ee:	0c22      	lsrs	r2, r4, #16
  4031f0:	0c2c      	lsrs	r4, r5, #16
  4031f2:	fb09 4202 	mla	r2, r9, r2, r4
  4031f6:	b2ad      	uxth	r5, r5
  4031f8:	1b75      	subs	r5, r6, r5
  4031fa:	b296      	uxth	r6, r2
  4031fc:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403200:	fa15 f383 	uxtah	r3, r5, r3
  403204:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403208:	b29b      	uxth	r3, r3
  40320a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40320e:	45e2      	cmp	sl, ip
  403210:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403214:	f84e 3b04 	str.w	r3, [lr], #4
  403218:	ea4f 4626 	mov.w	r6, r6, asr #16
  40321c:	d2e0      	bcs.n	4031e0 <quorem+0x48>
  40321e:	9b00      	ldr	r3, [sp, #0]
  403220:	f85b 3003 	ldr.w	r3, [fp, r3]
  403224:	b993      	cbnz	r3, 40324c <quorem+0xb4>
  403226:	9c01      	ldr	r4, [sp, #4]
  403228:	1f23      	subs	r3, r4, #4
  40322a:	459b      	cmp	fp, r3
  40322c:	d20c      	bcs.n	403248 <quorem+0xb0>
  40322e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403232:	b94b      	cbnz	r3, 403248 <quorem+0xb0>
  403234:	f1a4 0308 	sub.w	r3, r4, #8
  403238:	e002      	b.n	403240 <quorem+0xa8>
  40323a:	681a      	ldr	r2, [r3, #0]
  40323c:	3b04      	subs	r3, #4
  40323e:	b91a      	cbnz	r2, 403248 <quorem+0xb0>
  403240:	459b      	cmp	fp, r3
  403242:	f108 38ff 	add.w	r8, r8, #4294967295
  403246:	d3f8      	bcc.n	40323a <quorem+0xa2>
  403248:	f8c0 8010 	str.w	r8, [r0, #16]
  40324c:	4604      	mov	r4, r0
  40324e:	f001 fd33 	bl	404cb8 <__mcmp>
  403252:	2800      	cmp	r0, #0
  403254:	db2e      	blt.n	4032b4 <quorem+0x11c>
  403256:	f109 0901 	add.w	r9, r9, #1
  40325a:	465d      	mov	r5, fp
  40325c:	2300      	movs	r3, #0
  40325e:	f857 1b04 	ldr.w	r1, [r7], #4
  403262:	6828      	ldr	r0, [r5, #0]
  403264:	b28a      	uxth	r2, r1
  403266:	1a9a      	subs	r2, r3, r2
  403268:	0c0b      	lsrs	r3, r1, #16
  40326a:	fa12 f280 	uxtah	r2, r2, r0
  40326e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403272:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403276:	b292      	uxth	r2, r2
  403278:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40327c:	45ba      	cmp	sl, r7
  40327e:	f845 2b04 	str.w	r2, [r5], #4
  403282:	ea4f 4323 	mov.w	r3, r3, asr #16
  403286:	d2ea      	bcs.n	40325e <quorem+0xc6>
  403288:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40328c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403290:	b982      	cbnz	r2, 4032b4 <quorem+0x11c>
  403292:	1f1a      	subs	r2, r3, #4
  403294:	4593      	cmp	fp, r2
  403296:	d20b      	bcs.n	4032b0 <quorem+0x118>
  403298:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40329c:	b942      	cbnz	r2, 4032b0 <quorem+0x118>
  40329e:	3b08      	subs	r3, #8
  4032a0:	e002      	b.n	4032a8 <quorem+0x110>
  4032a2:	681a      	ldr	r2, [r3, #0]
  4032a4:	3b04      	subs	r3, #4
  4032a6:	b91a      	cbnz	r2, 4032b0 <quorem+0x118>
  4032a8:	459b      	cmp	fp, r3
  4032aa:	f108 38ff 	add.w	r8, r8, #4294967295
  4032ae:	d3f8      	bcc.n	4032a2 <quorem+0x10a>
  4032b0:	f8c4 8010 	str.w	r8, [r4, #16]
  4032b4:	4648      	mov	r0, r9
  4032b6:	b003      	add	sp, #12
  4032b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032bc:	2000      	movs	r0, #0
  4032be:	4770      	bx	lr

004032c0 <_dtoa_r>:
  4032c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032c4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4032c6:	b09b      	sub	sp, #108	; 0x6c
  4032c8:	4604      	mov	r4, r0
  4032ca:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4032cc:	4692      	mov	sl, r2
  4032ce:	469b      	mov	fp, r3
  4032d0:	b141      	cbz	r1, 4032e4 <_dtoa_r+0x24>
  4032d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4032d4:	604a      	str	r2, [r1, #4]
  4032d6:	2301      	movs	r3, #1
  4032d8:	4093      	lsls	r3, r2
  4032da:	608b      	str	r3, [r1, #8]
  4032dc:	f001 fb14 	bl	404908 <_Bfree>
  4032e0:	2300      	movs	r3, #0
  4032e2:	6423      	str	r3, [r4, #64]	; 0x40
  4032e4:	f1bb 0f00 	cmp.w	fp, #0
  4032e8:	465d      	mov	r5, fp
  4032ea:	db35      	blt.n	403358 <_dtoa_r+0x98>
  4032ec:	2300      	movs	r3, #0
  4032ee:	6033      	str	r3, [r6, #0]
  4032f0:	4b9d      	ldr	r3, [pc, #628]	; (403568 <_dtoa_r+0x2a8>)
  4032f2:	43ab      	bics	r3, r5
  4032f4:	d015      	beq.n	403322 <_dtoa_r+0x62>
  4032f6:	4650      	mov	r0, sl
  4032f8:	4659      	mov	r1, fp
  4032fa:	2200      	movs	r2, #0
  4032fc:	2300      	movs	r3, #0
  4032fe:	f002 fe7d 	bl	405ffc <__aeabi_dcmpeq>
  403302:	4680      	mov	r8, r0
  403304:	2800      	cmp	r0, #0
  403306:	d02d      	beq.n	403364 <_dtoa_r+0xa4>
  403308:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40330a:	2301      	movs	r3, #1
  40330c:	6013      	str	r3, [r2, #0]
  40330e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403310:	2b00      	cmp	r3, #0
  403312:	f000 80bd 	beq.w	403490 <_dtoa_r+0x1d0>
  403316:	4895      	ldr	r0, [pc, #596]	; (40356c <_dtoa_r+0x2ac>)
  403318:	6018      	str	r0, [r3, #0]
  40331a:	3801      	subs	r0, #1
  40331c:	b01b      	add	sp, #108	; 0x6c
  40331e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403322:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403324:	f242 730f 	movw	r3, #9999	; 0x270f
  403328:	6013      	str	r3, [r2, #0]
  40332a:	f1ba 0f00 	cmp.w	sl, #0
  40332e:	d10d      	bne.n	40334c <_dtoa_r+0x8c>
  403330:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403334:	b955      	cbnz	r5, 40334c <_dtoa_r+0x8c>
  403336:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403338:	488d      	ldr	r0, [pc, #564]	; (403570 <_dtoa_r+0x2b0>)
  40333a:	2b00      	cmp	r3, #0
  40333c:	d0ee      	beq.n	40331c <_dtoa_r+0x5c>
  40333e:	f100 0308 	add.w	r3, r0, #8
  403342:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403344:	6013      	str	r3, [r2, #0]
  403346:	b01b      	add	sp, #108	; 0x6c
  403348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40334c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40334e:	4889      	ldr	r0, [pc, #548]	; (403574 <_dtoa_r+0x2b4>)
  403350:	2b00      	cmp	r3, #0
  403352:	d0e3      	beq.n	40331c <_dtoa_r+0x5c>
  403354:	1cc3      	adds	r3, r0, #3
  403356:	e7f4      	b.n	403342 <_dtoa_r+0x82>
  403358:	2301      	movs	r3, #1
  40335a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40335e:	6033      	str	r3, [r6, #0]
  403360:	46ab      	mov	fp, r5
  403362:	e7c5      	b.n	4032f0 <_dtoa_r+0x30>
  403364:	aa18      	add	r2, sp, #96	; 0x60
  403366:	ab19      	add	r3, sp, #100	; 0x64
  403368:	9201      	str	r2, [sp, #4]
  40336a:	9300      	str	r3, [sp, #0]
  40336c:	4652      	mov	r2, sl
  40336e:	465b      	mov	r3, fp
  403370:	4620      	mov	r0, r4
  403372:	f001 fd41 	bl	404df8 <__d2b>
  403376:	0d2b      	lsrs	r3, r5, #20
  403378:	4681      	mov	r9, r0
  40337a:	d071      	beq.n	403460 <_dtoa_r+0x1a0>
  40337c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403380:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403384:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403386:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40338a:	4650      	mov	r0, sl
  40338c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403390:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403394:	2200      	movs	r2, #0
  403396:	4b78      	ldr	r3, [pc, #480]	; (403578 <_dtoa_r+0x2b8>)
  403398:	f002 fa14 	bl	4057c4 <__aeabi_dsub>
  40339c:	a36c      	add	r3, pc, #432	; (adr r3, 403550 <_dtoa_r+0x290>)
  40339e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4033a2:	f002 fbc3 	bl	405b2c <__aeabi_dmul>
  4033a6:	a36c      	add	r3, pc, #432	; (adr r3, 403558 <_dtoa_r+0x298>)
  4033a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4033ac:	f002 fa0c 	bl	4057c8 <__adddf3>
  4033b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4033b4:	4630      	mov	r0, r6
  4033b6:	f002 fb53 	bl	405a60 <__aeabi_i2d>
  4033ba:	a369      	add	r3, pc, #420	; (adr r3, 403560 <_dtoa_r+0x2a0>)
  4033bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4033c0:	f002 fbb4 	bl	405b2c <__aeabi_dmul>
  4033c4:	4602      	mov	r2, r0
  4033c6:	460b      	mov	r3, r1
  4033c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4033cc:	f002 f9fc 	bl	4057c8 <__adddf3>
  4033d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4033d4:	f002 fe5a 	bl	40608c <__aeabi_d2iz>
  4033d8:	2200      	movs	r2, #0
  4033da:	9002      	str	r0, [sp, #8]
  4033dc:	2300      	movs	r3, #0
  4033de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4033e2:	f002 fe15 	bl	406010 <__aeabi_dcmplt>
  4033e6:	2800      	cmp	r0, #0
  4033e8:	f040 8173 	bne.w	4036d2 <_dtoa_r+0x412>
  4033ec:	9d02      	ldr	r5, [sp, #8]
  4033ee:	2d16      	cmp	r5, #22
  4033f0:	f200 815d 	bhi.w	4036ae <_dtoa_r+0x3ee>
  4033f4:	4b61      	ldr	r3, [pc, #388]	; (40357c <_dtoa_r+0x2bc>)
  4033f6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4033fa:	e9d3 0100 	ldrd	r0, r1, [r3]
  4033fe:	4652      	mov	r2, sl
  403400:	465b      	mov	r3, fp
  403402:	f002 fe23 	bl	40604c <__aeabi_dcmpgt>
  403406:	2800      	cmp	r0, #0
  403408:	f000 81c5 	beq.w	403796 <_dtoa_r+0x4d6>
  40340c:	1e6b      	subs	r3, r5, #1
  40340e:	9302      	str	r3, [sp, #8]
  403410:	2300      	movs	r3, #0
  403412:	930e      	str	r3, [sp, #56]	; 0x38
  403414:	1bbf      	subs	r7, r7, r6
  403416:	1e7b      	subs	r3, r7, #1
  403418:	9306      	str	r3, [sp, #24]
  40341a:	f100 8154 	bmi.w	4036c6 <_dtoa_r+0x406>
  40341e:	2300      	movs	r3, #0
  403420:	9308      	str	r3, [sp, #32]
  403422:	9b02      	ldr	r3, [sp, #8]
  403424:	2b00      	cmp	r3, #0
  403426:	f2c0 8145 	blt.w	4036b4 <_dtoa_r+0x3f4>
  40342a:	9a06      	ldr	r2, [sp, #24]
  40342c:	930d      	str	r3, [sp, #52]	; 0x34
  40342e:	4611      	mov	r1, r2
  403430:	4419      	add	r1, r3
  403432:	2300      	movs	r3, #0
  403434:	9106      	str	r1, [sp, #24]
  403436:	930c      	str	r3, [sp, #48]	; 0x30
  403438:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40343a:	2b09      	cmp	r3, #9
  40343c:	d82a      	bhi.n	403494 <_dtoa_r+0x1d4>
  40343e:	2b05      	cmp	r3, #5
  403440:	f340 865b 	ble.w	4040fa <_dtoa_r+0xe3a>
  403444:	3b04      	subs	r3, #4
  403446:	9324      	str	r3, [sp, #144]	; 0x90
  403448:	2500      	movs	r5, #0
  40344a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40344c:	3b02      	subs	r3, #2
  40344e:	2b03      	cmp	r3, #3
  403450:	f200 8642 	bhi.w	4040d8 <_dtoa_r+0xe18>
  403454:	e8df f013 	tbh	[pc, r3, lsl #1]
  403458:	02c903d4 	.word	0x02c903d4
  40345c:	046103df 	.word	0x046103df
  403460:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403462:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403464:	443e      	add	r6, r7
  403466:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40346a:	2b20      	cmp	r3, #32
  40346c:	f340 818e 	ble.w	40378c <_dtoa_r+0x4cc>
  403470:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403474:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403478:	409d      	lsls	r5, r3
  40347a:	fa2a f000 	lsr.w	r0, sl, r0
  40347e:	4328      	orrs	r0, r5
  403480:	f002 fade 	bl	405a40 <__aeabi_ui2d>
  403484:	2301      	movs	r3, #1
  403486:	3e01      	subs	r6, #1
  403488:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40348c:	9314      	str	r3, [sp, #80]	; 0x50
  40348e:	e781      	b.n	403394 <_dtoa_r+0xd4>
  403490:	483b      	ldr	r0, [pc, #236]	; (403580 <_dtoa_r+0x2c0>)
  403492:	e743      	b.n	40331c <_dtoa_r+0x5c>
  403494:	2100      	movs	r1, #0
  403496:	6461      	str	r1, [r4, #68]	; 0x44
  403498:	4620      	mov	r0, r4
  40349a:	9125      	str	r1, [sp, #148]	; 0x94
  40349c:	f001 fa0e 	bl	4048bc <_Balloc>
  4034a0:	f04f 33ff 	mov.w	r3, #4294967295
  4034a4:	930a      	str	r3, [sp, #40]	; 0x28
  4034a6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4034a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4034aa:	2301      	movs	r3, #1
  4034ac:	9004      	str	r0, [sp, #16]
  4034ae:	6420      	str	r0, [r4, #64]	; 0x40
  4034b0:	9224      	str	r2, [sp, #144]	; 0x90
  4034b2:	930b      	str	r3, [sp, #44]	; 0x2c
  4034b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4034b6:	2b00      	cmp	r3, #0
  4034b8:	f2c0 80d9 	blt.w	40366e <_dtoa_r+0x3ae>
  4034bc:	9a02      	ldr	r2, [sp, #8]
  4034be:	2a0e      	cmp	r2, #14
  4034c0:	f300 80d5 	bgt.w	40366e <_dtoa_r+0x3ae>
  4034c4:	4b2d      	ldr	r3, [pc, #180]	; (40357c <_dtoa_r+0x2bc>)
  4034c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4034ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4034ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4034d2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4034d4:	2b00      	cmp	r3, #0
  4034d6:	f2c0 83ba 	blt.w	403c4e <_dtoa_r+0x98e>
  4034da:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4034de:	4650      	mov	r0, sl
  4034e0:	462a      	mov	r2, r5
  4034e2:	4633      	mov	r3, r6
  4034e4:	4659      	mov	r1, fp
  4034e6:	f002 fc4b 	bl	405d80 <__aeabi_ddiv>
  4034ea:	f002 fdcf 	bl	40608c <__aeabi_d2iz>
  4034ee:	4680      	mov	r8, r0
  4034f0:	f002 fab6 	bl	405a60 <__aeabi_i2d>
  4034f4:	462a      	mov	r2, r5
  4034f6:	4633      	mov	r3, r6
  4034f8:	f002 fb18 	bl	405b2c <__aeabi_dmul>
  4034fc:	460b      	mov	r3, r1
  4034fe:	4602      	mov	r2, r0
  403500:	4659      	mov	r1, fp
  403502:	4650      	mov	r0, sl
  403504:	f002 f95e 	bl	4057c4 <__aeabi_dsub>
  403508:	9d04      	ldr	r5, [sp, #16]
  40350a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40350e:	702b      	strb	r3, [r5, #0]
  403510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403512:	2b01      	cmp	r3, #1
  403514:	4606      	mov	r6, r0
  403516:	460f      	mov	r7, r1
  403518:	f105 0501 	add.w	r5, r5, #1
  40351c:	d068      	beq.n	4035f0 <_dtoa_r+0x330>
  40351e:	2200      	movs	r2, #0
  403520:	4b18      	ldr	r3, [pc, #96]	; (403584 <_dtoa_r+0x2c4>)
  403522:	f002 fb03 	bl	405b2c <__aeabi_dmul>
  403526:	2200      	movs	r2, #0
  403528:	2300      	movs	r3, #0
  40352a:	4606      	mov	r6, r0
  40352c:	460f      	mov	r7, r1
  40352e:	f002 fd65 	bl	405ffc <__aeabi_dcmpeq>
  403532:	2800      	cmp	r0, #0
  403534:	f040 8088 	bne.w	403648 <_dtoa_r+0x388>
  403538:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40353c:	f04f 0a00 	mov.w	sl, #0
  403540:	f8df b040 	ldr.w	fp, [pc, #64]	; 403584 <_dtoa_r+0x2c4>
  403544:	940c      	str	r4, [sp, #48]	; 0x30
  403546:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40354a:	e028      	b.n	40359e <_dtoa_r+0x2de>
  40354c:	f3af 8000 	nop.w
  403550:	636f4361 	.word	0x636f4361
  403554:	3fd287a7 	.word	0x3fd287a7
  403558:	8b60c8b3 	.word	0x8b60c8b3
  40355c:	3fc68a28 	.word	0x3fc68a28
  403560:	509f79fb 	.word	0x509f79fb
  403564:	3fd34413 	.word	0x3fd34413
  403568:	7ff00000 	.word	0x7ff00000
  40356c:	00406b75 	.word	0x00406b75
  403570:	00406b98 	.word	0x00406b98
  403574:	00406ba4 	.word	0x00406ba4
  403578:	3ff80000 	.word	0x3ff80000
  40357c:	00406bd0 	.word	0x00406bd0
  403580:	00406b74 	.word	0x00406b74
  403584:	40240000 	.word	0x40240000
  403588:	f002 fad0 	bl	405b2c <__aeabi_dmul>
  40358c:	2200      	movs	r2, #0
  40358e:	2300      	movs	r3, #0
  403590:	4606      	mov	r6, r0
  403592:	460f      	mov	r7, r1
  403594:	f002 fd32 	bl	405ffc <__aeabi_dcmpeq>
  403598:	2800      	cmp	r0, #0
  40359a:	f040 83c1 	bne.w	403d20 <_dtoa_r+0xa60>
  40359e:	4642      	mov	r2, r8
  4035a0:	464b      	mov	r3, r9
  4035a2:	4630      	mov	r0, r6
  4035a4:	4639      	mov	r1, r7
  4035a6:	f002 fbeb 	bl	405d80 <__aeabi_ddiv>
  4035aa:	f002 fd6f 	bl	40608c <__aeabi_d2iz>
  4035ae:	4604      	mov	r4, r0
  4035b0:	f002 fa56 	bl	405a60 <__aeabi_i2d>
  4035b4:	4642      	mov	r2, r8
  4035b6:	464b      	mov	r3, r9
  4035b8:	f002 fab8 	bl	405b2c <__aeabi_dmul>
  4035bc:	4602      	mov	r2, r0
  4035be:	460b      	mov	r3, r1
  4035c0:	4630      	mov	r0, r6
  4035c2:	4639      	mov	r1, r7
  4035c4:	f002 f8fe 	bl	4057c4 <__aeabi_dsub>
  4035c8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4035cc:	9e04      	ldr	r6, [sp, #16]
  4035ce:	f805 eb01 	strb.w	lr, [r5], #1
  4035d2:	eba5 0e06 	sub.w	lr, r5, r6
  4035d6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4035d8:	45b6      	cmp	lr, r6
  4035da:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4035de:	4652      	mov	r2, sl
  4035e0:	465b      	mov	r3, fp
  4035e2:	d1d1      	bne.n	403588 <_dtoa_r+0x2c8>
  4035e4:	46a0      	mov	r8, r4
  4035e6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4035ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4035ec:	4606      	mov	r6, r0
  4035ee:	460f      	mov	r7, r1
  4035f0:	4632      	mov	r2, r6
  4035f2:	463b      	mov	r3, r7
  4035f4:	4630      	mov	r0, r6
  4035f6:	4639      	mov	r1, r7
  4035f8:	f002 f8e6 	bl	4057c8 <__adddf3>
  4035fc:	4606      	mov	r6, r0
  4035fe:	460f      	mov	r7, r1
  403600:	4602      	mov	r2, r0
  403602:	460b      	mov	r3, r1
  403604:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403608:	f002 fd02 	bl	406010 <__aeabi_dcmplt>
  40360c:	b948      	cbnz	r0, 403622 <_dtoa_r+0x362>
  40360e:	4632      	mov	r2, r6
  403610:	463b      	mov	r3, r7
  403612:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403616:	f002 fcf1 	bl	405ffc <__aeabi_dcmpeq>
  40361a:	b1a8      	cbz	r0, 403648 <_dtoa_r+0x388>
  40361c:	f018 0f01 	tst.w	r8, #1
  403620:	d012      	beq.n	403648 <_dtoa_r+0x388>
  403622:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403626:	9a04      	ldr	r2, [sp, #16]
  403628:	1e6b      	subs	r3, r5, #1
  40362a:	e004      	b.n	403636 <_dtoa_r+0x376>
  40362c:	429a      	cmp	r2, r3
  40362e:	f000 8401 	beq.w	403e34 <_dtoa_r+0xb74>
  403632:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403636:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40363a:	f103 0501 	add.w	r5, r3, #1
  40363e:	d0f5      	beq.n	40362c <_dtoa_r+0x36c>
  403640:	f108 0801 	add.w	r8, r8, #1
  403644:	f883 8000 	strb.w	r8, [r3]
  403648:	4649      	mov	r1, r9
  40364a:	4620      	mov	r0, r4
  40364c:	f001 f95c 	bl	404908 <_Bfree>
  403650:	2200      	movs	r2, #0
  403652:	9b02      	ldr	r3, [sp, #8]
  403654:	702a      	strb	r2, [r5, #0]
  403656:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403658:	3301      	adds	r3, #1
  40365a:	6013      	str	r3, [r2, #0]
  40365c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40365e:	2b00      	cmp	r3, #0
  403660:	f000 839e 	beq.w	403da0 <_dtoa_r+0xae0>
  403664:	9804      	ldr	r0, [sp, #16]
  403666:	601d      	str	r5, [r3, #0]
  403668:	b01b      	add	sp, #108	; 0x6c
  40366a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40366e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403670:	2a00      	cmp	r2, #0
  403672:	d03e      	beq.n	4036f2 <_dtoa_r+0x432>
  403674:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403676:	2a01      	cmp	r2, #1
  403678:	f340 8311 	ble.w	403c9e <_dtoa_r+0x9de>
  40367c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40367e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403680:	1e5f      	subs	r7, r3, #1
  403682:	42ba      	cmp	r2, r7
  403684:	f2c0 838f 	blt.w	403da6 <_dtoa_r+0xae6>
  403688:	1bd7      	subs	r7, r2, r7
  40368a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40368c:	2b00      	cmp	r3, #0
  40368e:	f2c0 848b 	blt.w	403fa8 <_dtoa_r+0xce8>
  403692:	9d08      	ldr	r5, [sp, #32]
  403694:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403696:	9a08      	ldr	r2, [sp, #32]
  403698:	441a      	add	r2, r3
  40369a:	9208      	str	r2, [sp, #32]
  40369c:	9a06      	ldr	r2, [sp, #24]
  40369e:	2101      	movs	r1, #1
  4036a0:	441a      	add	r2, r3
  4036a2:	4620      	mov	r0, r4
  4036a4:	9206      	str	r2, [sp, #24]
  4036a6:	f001 f9c9 	bl	404a3c <__i2b>
  4036aa:	4606      	mov	r6, r0
  4036ac:	e024      	b.n	4036f8 <_dtoa_r+0x438>
  4036ae:	2301      	movs	r3, #1
  4036b0:	930e      	str	r3, [sp, #56]	; 0x38
  4036b2:	e6af      	b.n	403414 <_dtoa_r+0x154>
  4036b4:	9a08      	ldr	r2, [sp, #32]
  4036b6:	9b02      	ldr	r3, [sp, #8]
  4036b8:	1ad2      	subs	r2, r2, r3
  4036ba:	425b      	negs	r3, r3
  4036bc:	930c      	str	r3, [sp, #48]	; 0x30
  4036be:	2300      	movs	r3, #0
  4036c0:	9208      	str	r2, [sp, #32]
  4036c2:	930d      	str	r3, [sp, #52]	; 0x34
  4036c4:	e6b8      	b.n	403438 <_dtoa_r+0x178>
  4036c6:	f1c7 0301 	rsb	r3, r7, #1
  4036ca:	9308      	str	r3, [sp, #32]
  4036cc:	2300      	movs	r3, #0
  4036ce:	9306      	str	r3, [sp, #24]
  4036d0:	e6a7      	b.n	403422 <_dtoa_r+0x162>
  4036d2:	9d02      	ldr	r5, [sp, #8]
  4036d4:	4628      	mov	r0, r5
  4036d6:	f002 f9c3 	bl	405a60 <__aeabi_i2d>
  4036da:	4602      	mov	r2, r0
  4036dc:	460b      	mov	r3, r1
  4036de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4036e2:	f002 fc8b 	bl	405ffc <__aeabi_dcmpeq>
  4036e6:	2800      	cmp	r0, #0
  4036e8:	f47f ae80 	bne.w	4033ec <_dtoa_r+0x12c>
  4036ec:	1e6b      	subs	r3, r5, #1
  4036ee:	9302      	str	r3, [sp, #8]
  4036f0:	e67c      	b.n	4033ec <_dtoa_r+0x12c>
  4036f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4036f4:	9d08      	ldr	r5, [sp, #32]
  4036f6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4036f8:	2d00      	cmp	r5, #0
  4036fa:	dd0c      	ble.n	403716 <_dtoa_r+0x456>
  4036fc:	9906      	ldr	r1, [sp, #24]
  4036fe:	2900      	cmp	r1, #0
  403700:	460b      	mov	r3, r1
  403702:	dd08      	ble.n	403716 <_dtoa_r+0x456>
  403704:	42a9      	cmp	r1, r5
  403706:	9a08      	ldr	r2, [sp, #32]
  403708:	bfa8      	it	ge
  40370a:	462b      	movge	r3, r5
  40370c:	1ad2      	subs	r2, r2, r3
  40370e:	1aed      	subs	r5, r5, r3
  403710:	1acb      	subs	r3, r1, r3
  403712:	9208      	str	r2, [sp, #32]
  403714:	9306      	str	r3, [sp, #24]
  403716:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403718:	b1d3      	cbz	r3, 403750 <_dtoa_r+0x490>
  40371a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40371c:	2b00      	cmp	r3, #0
  40371e:	f000 82b7 	beq.w	403c90 <_dtoa_r+0x9d0>
  403722:	2f00      	cmp	r7, #0
  403724:	dd10      	ble.n	403748 <_dtoa_r+0x488>
  403726:	4631      	mov	r1, r6
  403728:	463a      	mov	r2, r7
  40372a:	4620      	mov	r0, r4
  40372c:	f001 fa22 	bl	404b74 <__pow5mult>
  403730:	464a      	mov	r2, r9
  403732:	4601      	mov	r1, r0
  403734:	4606      	mov	r6, r0
  403736:	4620      	mov	r0, r4
  403738:	f001 f98a 	bl	404a50 <__multiply>
  40373c:	4649      	mov	r1, r9
  40373e:	4680      	mov	r8, r0
  403740:	4620      	mov	r0, r4
  403742:	f001 f8e1 	bl	404908 <_Bfree>
  403746:	46c1      	mov	r9, r8
  403748:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40374a:	1bda      	subs	r2, r3, r7
  40374c:	f040 82a1 	bne.w	403c92 <_dtoa_r+0x9d2>
  403750:	2101      	movs	r1, #1
  403752:	4620      	mov	r0, r4
  403754:	f001 f972 	bl	404a3c <__i2b>
  403758:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40375a:	2b00      	cmp	r3, #0
  40375c:	4680      	mov	r8, r0
  40375e:	dd1c      	ble.n	40379a <_dtoa_r+0x4da>
  403760:	4601      	mov	r1, r0
  403762:	461a      	mov	r2, r3
  403764:	4620      	mov	r0, r4
  403766:	f001 fa05 	bl	404b74 <__pow5mult>
  40376a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40376c:	2b01      	cmp	r3, #1
  40376e:	4680      	mov	r8, r0
  403770:	f340 8254 	ble.w	403c1c <_dtoa_r+0x95c>
  403774:	2300      	movs	r3, #0
  403776:	930c      	str	r3, [sp, #48]	; 0x30
  403778:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40377c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403780:	6918      	ldr	r0, [r3, #16]
  403782:	f001 f90b 	bl	40499c <__hi0bits>
  403786:	f1c0 0020 	rsb	r0, r0, #32
  40378a:	e010      	b.n	4037ae <_dtoa_r+0x4ee>
  40378c:	f1c3 0520 	rsb	r5, r3, #32
  403790:	fa0a f005 	lsl.w	r0, sl, r5
  403794:	e674      	b.n	403480 <_dtoa_r+0x1c0>
  403796:	900e      	str	r0, [sp, #56]	; 0x38
  403798:	e63c      	b.n	403414 <_dtoa_r+0x154>
  40379a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40379c:	2b01      	cmp	r3, #1
  40379e:	f340 8287 	ble.w	403cb0 <_dtoa_r+0x9f0>
  4037a2:	2300      	movs	r3, #0
  4037a4:	930c      	str	r3, [sp, #48]	; 0x30
  4037a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4037a8:	2001      	movs	r0, #1
  4037aa:	2b00      	cmp	r3, #0
  4037ac:	d1e4      	bne.n	403778 <_dtoa_r+0x4b8>
  4037ae:	9a06      	ldr	r2, [sp, #24]
  4037b0:	4410      	add	r0, r2
  4037b2:	f010 001f 	ands.w	r0, r0, #31
  4037b6:	f000 80a1 	beq.w	4038fc <_dtoa_r+0x63c>
  4037ba:	f1c0 0320 	rsb	r3, r0, #32
  4037be:	2b04      	cmp	r3, #4
  4037c0:	f340 849e 	ble.w	404100 <_dtoa_r+0xe40>
  4037c4:	9b08      	ldr	r3, [sp, #32]
  4037c6:	f1c0 001c 	rsb	r0, r0, #28
  4037ca:	4403      	add	r3, r0
  4037cc:	9308      	str	r3, [sp, #32]
  4037ce:	4613      	mov	r3, r2
  4037d0:	4403      	add	r3, r0
  4037d2:	4405      	add	r5, r0
  4037d4:	9306      	str	r3, [sp, #24]
  4037d6:	9b08      	ldr	r3, [sp, #32]
  4037d8:	2b00      	cmp	r3, #0
  4037da:	dd05      	ble.n	4037e8 <_dtoa_r+0x528>
  4037dc:	4649      	mov	r1, r9
  4037de:	461a      	mov	r2, r3
  4037e0:	4620      	mov	r0, r4
  4037e2:	f001 fa17 	bl	404c14 <__lshift>
  4037e6:	4681      	mov	r9, r0
  4037e8:	9b06      	ldr	r3, [sp, #24]
  4037ea:	2b00      	cmp	r3, #0
  4037ec:	dd05      	ble.n	4037fa <_dtoa_r+0x53a>
  4037ee:	4641      	mov	r1, r8
  4037f0:	461a      	mov	r2, r3
  4037f2:	4620      	mov	r0, r4
  4037f4:	f001 fa0e 	bl	404c14 <__lshift>
  4037f8:	4680      	mov	r8, r0
  4037fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037fc:	2b00      	cmp	r3, #0
  4037fe:	f040 8086 	bne.w	40390e <_dtoa_r+0x64e>
  403802:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403804:	2b00      	cmp	r3, #0
  403806:	f340 8266 	ble.w	403cd6 <_dtoa_r+0xa16>
  40380a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40380c:	2b00      	cmp	r3, #0
  40380e:	f000 8098 	beq.w	403942 <_dtoa_r+0x682>
  403812:	2d00      	cmp	r5, #0
  403814:	dd05      	ble.n	403822 <_dtoa_r+0x562>
  403816:	4631      	mov	r1, r6
  403818:	462a      	mov	r2, r5
  40381a:	4620      	mov	r0, r4
  40381c:	f001 f9fa 	bl	404c14 <__lshift>
  403820:	4606      	mov	r6, r0
  403822:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403824:	2b00      	cmp	r3, #0
  403826:	f040 8337 	bne.w	403e98 <_dtoa_r+0xbd8>
  40382a:	9606      	str	r6, [sp, #24]
  40382c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40382e:	9a04      	ldr	r2, [sp, #16]
  403830:	f8dd b018 	ldr.w	fp, [sp, #24]
  403834:	3b01      	subs	r3, #1
  403836:	18d3      	adds	r3, r2, r3
  403838:	930b      	str	r3, [sp, #44]	; 0x2c
  40383a:	f00a 0301 	and.w	r3, sl, #1
  40383e:	930c      	str	r3, [sp, #48]	; 0x30
  403840:	4617      	mov	r7, r2
  403842:	46c2      	mov	sl, r8
  403844:	4651      	mov	r1, sl
  403846:	4648      	mov	r0, r9
  403848:	f7ff fca6 	bl	403198 <quorem>
  40384c:	4631      	mov	r1, r6
  40384e:	4605      	mov	r5, r0
  403850:	4648      	mov	r0, r9
  403852:	f001 fa31 	bl	404cb8 <__mcmp>
  403856:	465a      	mov	r2, fp
  403858:	900a      	str	r0, [sp, #40]	; 0x28
  40385a:	4651      	mov	r1, sl
  40385c:	4620      	mov	r0, r4
  40385e:	f001 fa47 	bl	404cf0 <__mdiff>
  403862:	68c2      	ldr	r2, [r0, #12]
  403864:	4680      	mov	r8, r0
  403866:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40386a:	2a00      	cmp	r2, #0
  40386c:	f040 822b 	bne.w	403cc6 <_dtoa_r+0xa06>
  403870:	4601      	mov	r1, r0
  403872:	4648      	mov	r0, r9
  403874:	9308      	str	r3, [sp, #32]
  403876:	f001 fa1f 	bl	404cb8 <__mcmp>
  40387a:	4641      	mov	r1, r8
  40387c:	9006      	str	r0, [sp, #24]
  40387e:	4620      	mov	r0, r4
  403880:	f001 f842 	bl	404908 <_Bfree>
  403884:	9a06      	ldr	r2, [sp, #24]
  403886:	9b08      	ldr	r3, [sp, #32]
  403888:	b932      	cbnz	r2, 403898 <_dtoa_r+0x5d8>
  40388a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40388c:	b921      	cbnz	r1, 403898 <_dtoa_r+0x5d8>
  40388e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403890:	2a00      	cmp	r2, #0
  403892:	f000 83ef 	beq.w	404074 <_dtoa_r+0xdb4>
  403896:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403898:	990a      	ldr	r1, [sp, #40]	; 0x28
  40389a:	2900      	cmp	r1, #0
  40389c:	f2c0 829f 	blt.w	403dde <_dtoa_r+0xb1e>
  4038a0:	d105      	bne.n	4038ae <_dtoa_r+0x5ee>
  4038a2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4038a4:	b919      	cbnz	r1, 4038ae <_dtoa_r+0x5ee>
  4038a6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4038a8:	2900      	cmp	r1, #0
  4038aa:	f000 8298 	beq.w	403dde <_dtoa_r+0xb1e>
  4038ae:	2a00      	cmp	r2, #0
  4038b0:	f300 8306 	bgt.w	403ec0 <_dtoa_r+0xc00>
  4038b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4038b6:	703b      	strb	r3, [r7, #0]
  4038b8:	f107 0801 	add.w	r8, r7, #1
  4038bc:	4297      	cmp	r7, r2
  4038be:	4645      	mov	r5, r8
  4038c0:	f000 830c 	beq.w	403edc <_dtoa_r+0xc1c>
  4038c4:	4649      	mov	r1, r9
  4038c6:	2300      	movs	r3, #0
  4038c8:	220a      	movs	r2, #10
  4038ca:	4620      	mov	r0, r4
  4038cc:	f001 f826 	bl	40491c <__multadd>
  4038d0:	455e      	cmp	r6, fp
  4038d2:	4681      	mov	r9, r0
  4038d4:	4631      	mov	r1, r6
  4038d6:	f04f 0300 	mov.w	r3, #0
  4038da:	f04f 020a 	mov.w	r2, #10
  4038de:	4620      	mov	r0, r4
  4038e0:	f000 81eb 	beq.w	403cba <_dtoa_r+0x9fa>
  4038e4:	f001 f81a 	bl	40491c <__multadd>
  4038e8:	4659      	mov	r1, fp
  4038ea:	4606      	mov	r6, r0
  4038ec:	2300      	movs	r3, #0
  4038ee:	220a      	movs	r2, #10
  4038f0:	4620      	mov	r0, r4
  4038f2:	f001 f813 	bl	40491c <__multadd>
  4038f6:	4647      	mov	r7, r8
  4038f8:	4683      	mov	fp, r0
  4038fa:	e7a3      	b.n	403844 <_dtoa_r+0x584>
  4038fc:	201c      	movs	r0, #28
  4038fe:	9b08      	ldr	r3, [sp, #32]
  403900:	4403      	add	r3, r0
  403902:	9308      	str	r3, [sp, #32]
  403904:	9b06      	ldr	r3, [sp, #24]
  403906:	4403      	add	r3, r0
  403908:	4405      	add	r5, r0
  40390a:	9306      	str	r3, [sp, #24]
  40390c:	e763      	b.n	4037d6 <_dtoa_r+0x516>
  40390e:	4641      	mov	r1, r8
  403910:	4648      	mov	r0, r9
  403912:	f001 f9d1 	bl	404cb8 <__mcmp>
  403916:	2800      	cmp	r0, #0
  403918:	f6bf af73 	bge.w	403802 <_dtoa_r+0x542>
  40391c:	9f02      	ldr	r7, [sp, #8]
  40391e:	4649      	mov	r1, r9
  403920:	2300      	movs	r3, #0
  403922:	220a      	movs	r2, #10
  403924:	4620      	mov	r0, r4
  403926:	3f01      	subs	r7, #1
  403928:	9702      	str	r7, [sp, #8]
  40392a:	f000 fff7 	bl	40491c <__multadd>
  40392e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403930:	4681      	mov	r9, r0
  403932:	2b00      	cmp	r3, #0
  403934:	f040 83b6 	bne.w	4040a4 <_dtoa_r+0xde4>
  403938:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40393a:	2b00      	cmp	r3, #0
  40393c:	f340 83bf 	ble.w	4040be <_dtoa_r+0xdfe>
  403940:	930a      	str	r3, [sp, #40]	; 0x28
  403942:	f8dd b010 	ldr.w	fp, [sp, #16]
  403946:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403948:	465d      	mov	r5, fp
  40394a:	e002      	b.n	403952 <_dtoa_r+0x692>
  40394c:	f000 ffe6 	bl	40491c <__multadd>
  403950:	4681      	mov	r9, r0
  403952:	4641      	mov	r1, r8
  403954:	4648      	mov	r0, r9
  403956:	f7ff fc1f 	bl	403198 <quorem>
  40395a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40395e:	f805 ab01 	strb.w	sl, [r5], #1
  403962:	eba5 030b 	sub.w	r3, r5, fp
  403966:	42bb      	cmp	r3, r7
  403968:	f04f 020a 	mov.w	r2, #10
  40396c:	f04f 0300 	mov.w	r3, #0
  403970:	4649      	mov	r1, r9
  403972:	4620      	mov	r0, r4
  403974:	dbea      	blt.n	40394c <_dtoa_r+0x68c>
  403976:	9b04      	ldr	r3, [sp, #16]
  403978:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40397a:	2a01      	cmp	r2, #1
  40397c:	bfac      	ite	ge
  40397e:	189b      	addge	r3, r3, r2
  403980:	3301      	addlt	r3, #1
  403982:	461d      	mov	r5, r3
  403984:	f04f 0b00 	mov.w	fp, #0
  403988:	4649      	mov	r1, r9
  40398a:	2201      	movs	r2, #1
  40398c:	4620      	mov	r0, r4
  40398e:	f001 f941 	bl	404c14 <__lshift>
  403992:	4641      	mov	r1, r8
  403994:	4681      	mov	r9, r0
  403996:	f001 f98f 	bl	404cb8 <__mcmp>
  40399a:	2800      	cmp	r0, #0
  40399c:	f340 823d 	ble.w	403e1a <_dtoa_r+0xb5a>
  4039a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4039a4:	9904      	ldr	r1, [sp, #16]
  4039a6:	1e6b      	subs	r3, r5, #1
  4039a8:	e004      	b.n	4039b4 <_dtoa_r+0x6f4>
  4039aa:	428b      	cmp	r3, r1
  4039ac:	f000 81ae 	beq.w	403d0c <_dtoa_r+0xa4c>
  4039b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4039b4:	2a39      	cmp	r2, #57	; 0x39
  4039b6:	f103 0501 	add.w	r5, r3, #1
  4039ba:	d0f6      	beq.n	4039aa <_dtoa_r+0x6ea>
  4039bc:	3201      	adds	r2, #1
  4039be:	701a      	strb	r2, [r3, #0]
  4039c0:	4641      	mov	r1, r8
  4039c2:	4620      	mov	r0, r4
  4039c4:	f000 ffa0 	bl	404908 <_Bfree>
  4039c8:	2e00      	cmp	r6, #0
  4039ca:	f43f ae3d 	beq.w	403648 <_dtoa_r+0x388>
  4039ce:	f1bb 0f00 	cmp.w	fp, #0
  4039d2:	d005      	beq.n	4039e0 <_dtoa_r+0x720>
  4039d4:	45b3      	cmp	fp, r6
  4039d6:	d003      	beq.n	4039e0 <_dtoa_r+0x720>
  4039d8:	4659      	mov	r1, fp
  4039da:	4620      	mov	r0, r4
  4039dc:	f000 ff94 	bl	404908 <_Bfree>
  4039e0:	4631      	mov	r1, r6
  4039e2:	4620      	mov	r0, r4
  4039e4:	f000 ff90 	bl	404908 <_Bfree>
  4039e8:	e62e      	b.n	403648 <_dtoa_r+0x388>
  4039ea:	2300      	movs	r3, #0
  4039ec:	930b      	str	r3, [sp, #44]	; 0x2c
  4039ee:	9b02      	ldr	r3, [sp, #8]
  4039f0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4039f2:	4413      	add	r3, r2
  4039f4:	930f      	str	r3, [sp, #60]	; 0x3c
  4039f6:	3301      	adds	r3, #1
  4039f8:	2b01      	cmp	r3, #1
  4039fa:	461f      	mov	r7, r3
  4039fc:	461e      	mov	r6, r3
  4039fe:	930a      	str	r3, [sp, #40]	; 0x28
  403a00:	bfb8      	it	lt
  403a02:	2701      	movlt	r7, #1
  403a04:	2100      	movs	r1, #0
  403a06:	2f17      	cmp	r7, #23
  403a08:	6461      	str	r1, [r4, #68]	; 0x44
  403a0a:	d90a      	bls.n	403a22 <_dtoa_r+0x762>
  403a0c:	2201      	movs	r2, #1
  403a0e:	2304      	movs	r3, #4
  403a10:	005b      	lsls	r3, r3, #1
  403a12:	f103 0014 	add.w	r0, r3, #20
  403a16:	4287      	cmp	r7, r0
  403a18:	4611      	mov	r1, r2
  403a1a:	f102 0201 	add.w	r2, r2, #1
  403a1e:	d2f7      	bcs.n	403a10 <_dtoa_r+0x750>
  403a20:	6461      	str	r1, [r4, #68]	; 0x44
  403a22:	4620      	mov	r0, r4
  403a24:	f000 ff4a 	bl	4048bc <_Balloc>
  403a28:	2e0e      	cmp	r6, #14
  403a2a:	9004      	str	r0, [sp, #16]
  403a2c:	6420      	str	r0, [r4, #64]	; 0x40
  403a2e:	f63f ad41 	bhi.w	4034b4 <_dtoa_r+0x1f4>
  403a32:	2d00      	cmp	r5, #0
  403a34:	f43f ad3e 	beq.w	4034b4 <_dtoa_r+0x1f4>
  403a38:	9902      	ldr	r1, [sp, #8]
  403a3a:	2900      	cmp	r1, #0
  403a3c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403a40:	f340 8202 	ble.w	403e48 <_dtoa_r+0xb88>
  403a44:	4bb8      	ldr	r3, [pc, #736]	; (403d28 <_dtoa_r+0xa68>)
  403a46:	f001 020f 	and.w	r2, r1, #15
  403a4a:	110d      	asrs	r5, r1, #4
  403a4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403a50:	06e9      	lsls	r1, r5, #27
  403a52:	e9d3 6700 	ldrd	r6, r7, [r3]
  403a56:	f140 81ae 	bpl.w	403db6 <_dtoa_r+0xaf6>
  403a5a:	4bb4      	ldr	r3, [pc, #720]	; (403d2c <_dtoa_r+0xa6c>)
  403a5c:	4650      	mov	r0, sl
  403a5e:	4659      	mov	r1, fp
  403a60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403a64:	f002 f98c 	bl	405d80 <__aeabi_ddiv>
  403a68:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403a6c:	f005 050f 	and.w	r5, r5, #15
  403a70:	f04f 0a03 	mov.w	sl, #3
  403a74:	b18d      	cbz	r5, 403a9a <_dtoa_r+0x7da>
  403a76:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403d2c <_dtoa_r+0xa6c>
  403a7a:	07ea      	lsls	r2, r5, #31
  403a7c:	d509      	bpl.n	403a92 <_dtoa_r+0x7d2>
  403a7e:	4630      	mov	r0, r6
  403a80:	4639      	mov	r1, r7
  403a82:	e9d8 2300 	ldrd	r2, r3, [r8]
  403a86:	f002 f851 	bl	405b2c <__aeabi_dmul>
  403a8a:	f10a 0a01 	add.w	sl, sl, #1
  403a8e:	4606      	mov	r6, r0
  403a90:	460f      	mov	r7, r1
  403a92:	106d      	asrs	r5, r5, #1
  403a94:	f108 0808 	add.w	r8, r8, #8
  403a98:	d1ef      	bne.n	403a7a <_dtoa_r+0x7ba>
  403a9a:	463b      	mov	r3, r7
  403a9c:	4632      	mov	r2, r6
  403a9e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403aa2:	f002 f96d 	bl	405d80 <__aeabi_ddiv>
  403aa6:	4607      	mov	r7, r0
  403aa8:	4688      	mov	r8, r1
  403aaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403aac:	b143      	cbz	r3, 403ac0 <_dtoa_r+0x800>
  403aae:	2200      	movs	r2, #0
  403ab0:	4b9f      	ldr	r3, [pc, #636]	; (403d30 <_dtoa_r+0xa70>)
  403ab2:	4638      	mov	r0, r7
  403ab4:	4641      	mov	r1, r8
  403ab6:	f002 faab 	bl	406010 <__aeabi_dcmplt>
  403aba:	2800      	cmp	r0, #0
  403abc:	f040 8286 	bne.w	403fcc <_dtoa_r+0xd0c>
  403ac0:	4650      	mov	r0, sl
  403ac2:	f001 ffcd 	bl	405a60 <__aeabi_i2d>
  403ac6:	463a      	mov	r2, r7
  403ac8:	4643      	mov	r3, r8
  403aca:	f002 f82f 	bl	405b2c <__aeabi_dmul>
  403ace:	4b99      	ldr	r3, [pc, #612]	; (403d34 <_dtoa_r+0xa74>)
  403ad0:	2200      	movs	r2, #0
  403ad2:	f001 fe79 	bl	4057c8 <__adddf3>
  403ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ad8:	4605      	mov	r5, r0
  403ada:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403ade:	2b00      	cmp	r3, #0
  403ae0:	f000 813e 	beq.w	403d60 <_dtoa_r+0xaa0>
  403ae4:	9b02      	ldr	r3, [sp, #8]
  403ae6:	9315      	str	r3, [sp, #84]	; 0x54
  403ae8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403aea:	9312      	str	r3, [sp, #72]	; 0x48
  403aec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403aee:	2b00      	cmp	r3, #0
  403af0:	f000 81fa 	beq.w	403ee8 <_dtoa_r+0xc28>
  403af4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403af6:	4b8c      	ldr	r3, [pc, #560]	; (403d28 <_dtoa_r+0xa68>)
  403af8:	498f      	ldr	r1, [pc, #572]	; (403d38 <_dtoa_r+0xa78>)
  403afa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403afe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403b02:	2000      	movs	r0, #0
  403b04:	f002 f93c 	bl	405d80 <__aeabi_ddiv>
  403b08:	462a      	mov	r2, r5
  403b0a:	4633      	mov	r3, r6
  403b0c:	f001 fe5a 	bl	4057c4 <__aeabi_dsub>
  403b10:	4682      	mov	sl, r0
  403b12:	468b      	mov	fp, r1
  403b14:	4638      	mov	r0, r7
  403b16:	4641      	mov	r1, r8
  403b18:	f002 fab8 	bl	40608c <__aeabi_d2iz>
  403b1c:	4605      	mov	r5, r0
  403b1e:	f001 ff9f 	bl	405a60 <__aeabi_i2d>
  403b22:	4602      	mov	r2, r0
  403b24:	460b      	mov	r3, r1
  403b26:	4638      	mov	r0, r7
  403b28:	4641      	mov	r1, r8
  403b2a:	f001 fe4b 	bl	4057c4 <__aeabi_dsub>
  403b2e:	3530      	adds	r5, #48	; 0x30
  403b30:	fa5f f885 	uxtb.w	r8, r5
  403b34:	9d04      	ldr	r5, [sp, #16]
  403b36:	4606      	mov	r6, r0
  403b38:	460f      	mov	r7, r1
  403b3a:	f885 8000 	strb.w	r8, [r5]
  403b3e:	4602      	mov	r2, r0
  403b40:	460b      	mov	r3, r1
  403b42:	4650      	mov	r0, sl
  403b44:	4659      	mov	r1, fp
  403b46:	3501      	adds	r5, #1
  403b48:	f002 fa80 	bl	40604c <__aeabi_dcmpgt>
  403b4c:	2800      	cmp	r0, #0
  403b4e:	d154      	bne.n	403bfa <_dtoa_r+0x93a>
  403b50:	4632      	mov	r2, r6
  403b52:	463b      	mov	r3, r7
  403b54:	2000      	movs	r0, #0
  403b56:	4976      	ldr	r1, [pc, #472]	; (403d30 <_dtoa_r+0xa70>)
  403b58:	f001 fe34 	bl	4057c4 <__aeabi_dsub>
  403b5c:	4602      	mov	r2, r0
  403b5e:	460b      	mov	r3, r1
  403b60:	4650      	mov	r0, sl
  403b62:	4659      	mov	r1, fp
  403b64:	f002 fa72 	bl	40604c <__aeabi_dcmpgt>
  403b68:	2800      	cmp	r0, #0
  403b6a:	f040 8270 	bne.w	40404e <_dtoa_r+0xd8e>
  403b6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403b70:	2a01      	cmp	r2, #1
  403b72:	f000 8111 	beq.w	403d98 <_dtoa_r+0xad8>
  403b76:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403b78:	9a04      	ldr	r2, [sp, #16]
  403b7a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403b7e:	4413      	add	r3, r2
  403b80:	4699      	mov	r9, r3
  403b82:	e00d      	b.n	403ba0 <_dtoa_r+0x8e0>
  403b84:	2000      	movs	r0, #0
  403b86:	496a      	ldr	r1, [pc, #424]	; (403d30 <_dtoa_r+0xa70>)
  403b88:	f001 fe1c 	bl	4057c4 <__aeabi_dsub>
  403b8c:	4652      	mov	r2, sl
  403b8e:	465b      	mov	r3, fp
  403b90:	f002 fa3e 	bl	406010 <__aeabi_dcmplt>
  403b94:	2800      	cmp	r0, #0
  403b96:	f040 8258 	bne.w	40404a <_dtoa_r+0xd8a>
  403b9a:	454d      	cmp	r5, r9
  403b9c:	f000 80fa 	beq.w	403d94 <_dtoa_r+0xad4>
  403ba0:	4650      	mov	r0, sl
  403ba2:	4659      	mov	r1, fp
  403ba4:	2200      	movs	r2, #0
  403ba6:	4b65      	ldr	r3, [pc, #404]	; (403d3c <_dtoa_r+0xa7c>)
  403ba8:	f001 ffc0 	bl	405b2c <__aeabi_dmul>
  403bac:	2200      	movs	r2, #0
  403bae:	4b63      	ldr	r3, [pc, #396]	; (403d3c <_dtoa_r+0xa7c>)
  403bb0:	4682      	mov	sl, r0
  403bb2:	468b      	mov	fp, r1
  403bb4:	4630      	mov	r0, r6
  403bb6:	4639      	mov	r1, r7
  403bb8:	f001 ffb8 	bl	405b2c <__aeabi_dmul>
  403bbc:	460f      	mov	r7, r1
  403bbe:	4606      	mov	r6, r0
  403bc0:	f002 fa64 	bl	40608c <__aeabi_d2iz>
  403bc4:	4680      	mov	r8, r0
  403bc6:	f001 ff4b 	bl	405a60 <__aeabi_i2d>
  403bca:	4602      	mov	r2, r0
  403bcc:	460b      	mov	r3, r1
  403bce:	4630      	mov	r0, r6
  403bd0:	4639      	mov	r1, r7
  403bd2:	f001 fdf7 	bl	4057c4 <__aeabi_dsub>
  403bd6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403bda:	fa5f f888 	uxtb.w	r8, r8
  403bde:	4652      	mov	r2, sl
  403be0:	465b      	mov	r3, fp
  403be2:	f805 8b01 	strb.w	r8, [r5], #1
  403be6:	4606      	mov	r6, r0
  403be8:	460f      	mov	r7, r1
  403bea:	f002 fa11 	bl	406010 <__aeabi_dcmplt>
  403bee:	4632      	mov	r2, r6
  403bf0:	463b      	mov	r3, r7
  403bf2:	2800      	cmp	r0, #0
  403bf4:	d0c6      	beq.n	403b84 <_dtoa_r+0x8c4>
  403bf6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403bfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403bfc:	9302      	str	r3, [sp, #8]
  403bfe:	e523      	b.n	403648 <_dtoa_r+0x388>
  403c00:	2300      	movs	r3, #0
  403c02:	930b      	str	r3, [sp, #44]	; 0x2c
  403c04:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403c06:	2b00      	cmp	r3, #0
  403c08:	f340 80dc 	ble.w	403dc4 <_dtoa_r+0xb04>
  403c0c:	461f      	mov	r7, r3
  403c0e:	461e      	mov	r6, r3
  403c10:	930f      	str	r3, [sp, #60]	; 0x3c
  403c12:	930a      	str	r3, [sp, #40]	; 0x28
  403c14:	e6f6      	b.n	403a04 <_dtoa_r+0x744>
  403c16:	2301      	movs	r3, #1
  403c18:	930b      	str	r3, [sp, #44]	; 0x2c
  403c1a:	e7f3      	b.n	403c04 <_dtoa_r+0x944>
  403c1c:	f1ba 0f00 	cmp.w	sl, #0
  403c20:	f47f ada8 	bne.w	403774 <_dtoa_r+0x4b4>
  403c24:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403c28:	2b00      	cmp	r3, #0
  403c2a:	f47f adba 	bne.w	4037a2 <_dtoa_r+0x4e2>
  403c2e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403c32:	0d3f      	lsrs	r7, r7, #20
  403c34:	053f      	lsls	r7, r7, #20
  403c36:	2f00      	cmp	r7, #0
  403c38:	f000 820d 	beq.w	404056 <_dtoa_r+0xd96>
  403c3c:	9b08      	ldr	r3, [sp, #32]
  403c3e:	3301      	adds	r3, #1
  403c40:	9308      	str	r3, [sp, #32]
  403c42:	9b06      	ldr	r3, [sp, #24]
  403c44:	3301      	adds	r3, #1
  403c46:	9306      	str	r3, [sp, #24]
  403c48:	2301      	movs	r3, #1
  403c4a:	930c      	str	r3, [sp, #48]	; 0x30
  403c4c:	e5ab      	b.n	4037a6 <_dtoa_r+0x4e6>
  403c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c50:	2b00      	cmp	r3, #0
  403c52:	f73f ac42 	bgt.w	4034da <_dtoa_r+0x21a>
  403c56:	f040 8221 	bne.w	40409c <_dtoa_r+0xddc>
  403c5a:	2200      	movs	r2, #0
  403c5c:	4b38      	ldr	r3, [pc, #224]	; (403d40 <_dtoa_r+0xa80>)
  403c5e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403c62:	f001 ff63 	bl	405b2c <__aeabi_dmul>
  403c66:	4652      	mov	r2, sl
  403c68:	465b      	mov	r3, fp
  403c6a:	f002 f9e5 	bl	406038 <__aeabi_dcmpge>
  403c6e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403c72:	4646      	mov	r6, r8
  403c74:	2800      	cmp	r0, #0
  403c76:	d041      	beq.n	403cfc <_dtoa_r+0xa3c>
  403c78:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403c7a:	9d04      	ldr	r5, [sp, #16]
  403c7c:	43db      	mvns	r3, r3
  403c7e:	9302      	str	r3, [sp, #8]
  403c80:	4641      	mov	r1, r8
  403c82:	4620      	mov	r0, r4
  403c84:	f000 fe40 	bl	404908 <_Bfree>
  403c88:	2e00      	cmp	r6, #0
  403c8a:	f43f acdd 	beq.w	403648 <_dtoa_r+0x388>
  403c8e:	e6a7      	b.n	4039e0 <_dtoa_r+0x720>
  403c90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403c92:	4649      	mov	r1, r9
  403c94:	4620      	mov	r0, r4
  403c96:	f000 ff6d 	bl	404b74 <__pow5mult>
  403c9a:	4681      	mov	r9, r0
  403c9c:	e558      	b.n	403750 <_dtoa_r+0x490>
  403c9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403ca0:	2a00      	cmp	r2, #0
  403ca2:	f000 8187 	beq.w	403fb4 <_dtoa_r+0xcf4>
  403ca6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403caa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403cac:	9d08      	ldr	r5, [sp, #32]
  403cae:	e4f2      	b.n	403696 <_dtoa_r+0x3d6>
  403cb0:	f1ba 0f00 	cmp.w	sl, #0
  403cb4:	f47f ad75 	bne.w	4037a2 <_dtoa_r+0x4e2>
  403cb8:	e7b4      	b.n	403c24 <_dtoa_r+0x964>
  403cba:	f000 fe2f 	bl	40491c <__multadd>
  403cbe:	4647      	mov	r7, r8
  403cc0:	4606      	mov	r6, r0
  403cc2:	4683      	mov	fp, r0
  403cc4:	e5be      	b.n	403844 <_dtoa_r+0x584>
  403cc6:	4601      	mov	r1, r0
  403cc8:	4620      	mov	r0, r4
  403cca:	9306      	str	r3, [sp, #24]
  403ccc:	f000 fe1c 	bl	404908 <_Bfree>
  403cd0:	2201      	movs	r2, #1
  403cd2:	9b06      	ldr	r3, [sp, #24]
  403cd4:	e5e0      	b.n	403898 <_dtoa_r+0x5d8>
  403cd6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403cd8:	2b02      	cmp	r3, #2
  403cda:	f77f ad96 	ble.w	40380a <_dtoa_r+0x54a>
  403cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ce0:	2b00      	cmp	r3, #0
  403ce2:	d1c9      	bne.n	403c78 <_dtoa_r+0x9b8>
  403ce4:	4641      	mov	r1, r8
  403ce6:	2205      	movs	r2, #5
  403ce8:	4620      	mov	r0, r4
  403cea:	f000 fe17 	bl	40491c <__multadd>
  403cee:	4601      	mov	r1, r0
  403cf0:	4680      	mov	r8, r0
  403cf2:	4648      	mov	r0, r9
  403cf4:	f000 ffe0 	bl	404cb8 <__mcmp>
  403cf8:	2800      	cmp	r0, #0
  403cfa:	ddbd      	ble.n	403c78 <_dtoa_r+0x9b8>
  403cfc:	9a02      	ldr	r2, [sp, #8]
  403cfe:	9904      	ldr	r1, [sp, #16]
  403d00:	2331      	movs	r3, #49	; 0x31
  403d02:	3201      	adds	r2, #1
  403d04:	9202      	str	r2, [sp, #8]
  403d06:	700b      	strb	r3, [r1, #0]
  403d08:	1c4d      	adds	r5, r1, #1
  403d0a:	e7b9      	b.n	403c80 <_dtoa_r+0x9c0>
  403d0c:	9a02      	ldr	r2, [sp, #8]
  403d0e:	3201      	adds	r2, #1
  403d10:	9202      	str	r2, [sp, #8]
  403d12:	9a04      	ldr	r2, [sp, #16]
  403d14:	2331      	movs	r3, #49	; 0x31
  403d16:	7013      	strb	r3, [r2, #0]
  403d18:	e652      	b.n	4039c0 <_dtoa_r+0x700>
  403d1a:	2301      	movs	r3, #1
  403d1c:	930b      	str	r3, [sp, #44]	; 0x2c
  403d1e:	e666      	b.n	4039ee <_dtoa_r+0x72e>
  403d20:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403d24:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403d26:	e48f      	b.n	403648 <_dtoa_r+0x388>
  403d28:	00406bd0 	.word	0x00406bd0
  403d2c:	00406ba8 	.word	0x00406ba8
  403d30:	3ff00000 	.word	0x3ff00000
  403d34:	401c0000 	.word	0x401c0000
  403d38:	3fe00000 	.word	0x3fe00000
  403d3c:	40240000 	.word	0x40240000
  403d40:	40140000 	.word	0x40140000
  403d44:	4650      	mov	r0, sl
  403d46:	f001 fe8b 	bl	405a60 <__aeabi_i2d>
  403d4a:	463a      	mov	r2, r7
  403d4c:	4643      	mov	r3, r8
  403d4e:	f001 feed 	bl	405b2c <__aeabi_dmul>
  403d52:	2200      	movs	r2, #0
  403d54:	4bc1      	ldr	r3, [pc, #772]	; (40405c <_dtoa_r+0xd9c>)
  403d56:	f001 fd37 	bl	4057c8 <__adddf3>
  403d5a:	4605      	mov	r5, r0
  403d5c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403d60:	4641      	mov	r1, r8
  403d62:	2200      	movs	r2, #0
  403d64:	4bbe      	ldr	r3, [pc, #760]	; (404060 <_dtoa_r+0xda0>)
  403d66:	4638      	mov	r0, r7
  403d68:	f001 fd2c 	bl	4057c4 <__aeabi_dsub>
  403d6c:	462a      	mov	r2, r5
  403d6e:	4633      	mov	r3, r6
  403d70:	4682      	mov	sl, r0
  403d72:	468b      	mov	fp, r1
  403d74:	f002 f96a 	bl	40604c <__aeabi_dcmpgt>
  403d78:	4680      	mov	r8, r0
  403d7a:	2800      	cmp	r0, #0
  403d7c:	f040 8110 	bne.w	403fa0 <_dtoa_r+0xce0>
  403d80:	462a      	mov	r2, r5
  403d82:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403d86:	4650      	mov	r0, sl
  403d88:	4659      	mov	r1, fp
  403d8a:	f002 f941 	bl	406010 <__aeabi_dcmplt>
  403d8e:	b118      	cbz	r0, 403d98 <_dtoa_r+0xad8>
  403d90:	4646      	mov	r6, r8
  403d92:	e771      	b.n	403c78 <_dtoa_r+0x9b8>
  403d94:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403d98:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403d9c:	f7ff bb8a 	b.w	4034b4 <_dtoa_r+0x1f4>
  403da0:	9804      	ldr	r0, [sp, #16]
  403da2:	f7ff babb 	b.w	40331c <_dtoa_r+0x5c>
  403da6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403da8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403daa:	970c      	str	r7, [sp, #48]	; 0x30
  403dac:	1afb      	subs	r3, r7, r3
  403dae:	441a      	add	r2, r3
  403db0:	920d      	str	r2, [sp, #52]	; 0x34
  403db2:	2700      	movs	r7, #0
  403db4:	e469      	b.n	40368a <_dtoa_r+0x3ca>
  403db6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403dba:	f04f 0a02 	mov.w	sl, #2
  403dbe:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403dc2:	e657      	b.n	403a74 <_dtoa_r+0x7b4>
  403dc4:	2100      	movs	r1, #0
  403dc6:	2301      	movs	r3, #1
  403dc8:	6461      	str	r1, [r4, #68]	; 0x44
  403dca:	4620      	mov	r0, r4
  403dcc:	9325      	str	r3, [sp, #148]	; 0x94
  403dce:	f000 fd75 	bl	4048bc <_Balloc>
  403dd2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403dd4:	9004      	str	r0, [sp, #16]
  403dd6:	6420      	str	r0, [r4, #64]	; 0x40
  403dd8:	930a      	str	r3, [sp, #40]	; 0x28
  403dda:	930f      	str	r3, [sp, #60]	; 0x3c
  403ddc:	e629      	b.n	403a32 <_dtoa_r+0x772>
  403dde:	2a00      	cmp	r2, #0
  403de0:	46d0      	mov	r8, sl
  403de2:	f8cd b018 	str.w	fp, [sp, #24]
  403de6:	469a      	mov	sl, r3
  403de8:	dd11      	ble.n	403e0e <_dtoa_r+0xb4e>
  403dea:	4649      	mov	r1, r9
  403dec:	2201      	movs	r2, #1
  403dee:	4620      	mov	r0, r4
  403df0:	f000 ff10 	bl	404c14 <__lshift>
  403df4:	4641      	mov	r1, r8
  403df6:	4681      	mov	r9, r0
  403df8:	f000 ff5e 	bl	404cb8 <__mcmp>
  403dfc:	2800      	cmp	r0, #0
  403dfe:	f340 8146 	ble.w	40408e <_dtoa_r+0xdce>
  403e02:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403e06:	f000 8106 	beq.w	404016 <_dtoa_r+0xd56>
  403e0a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403e0e:	46b3      	mov	fp, r6
  403e10:	f887 a000 	strb.w	sl, [r7]
  403e14:	1c7d      	adds	r5, r7, #1
  403e16:	9e06      	ldr	r6, [sp, #24]
  403e18:	e5d2      	b.n	4039c0 <_dtoa_r+0x700>
  403e1a:	d104      	bne.n	403e26 <_dtoa_r+0xb66>
  403e1c:	f01a 0f01 	tst.w	sl, #1
  403e20:	d001      	beq.n	403e26 <_dtoa_r+0xb66>
  403e22:	e5bd      	b.n	4039a0 <_dtoa_r+0x6e0>
  403e24:	4615      	mov	r5, r2
  403e26:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403e2a:	2b30      	cmp	r3, #48	; 0x30
  403e2c:	f105 32ff 	add.w	r2, r5, #4294967295
  403e30:	d0f8      	beq.n	403e24 <_dtoa_r+0xb64>
  403e32:	e5c5      	b.n	4039c0 <_dtoa_r+0x700>
  403e34:	9904      	ldr	r1, [sp, #16]
  403e36:	2230      	movs	r2, #48	; 0x30
  403e38:	700a      	strb	r2, [r1, #0]
  403e3a:	9a02      	ldr	r2, [sp, #8]
  403e3c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403e40:	3201      	adds	r2, #1
  403e42:	9202      	str	r2, [sp, #8]
  403e44:	f7ff bbfc 	b.w	403640 <_dtoa_r+0x380>
  403e48:	f000 80bb 	beq.w	403fc2 <_dtoa_r+0xd02>
  403e4c:	9b02      	ldr	r3, [sp, #8]
  403e4e:	425d      	negs	r5, r3
  403e50:	4b84      	ldr	r3, [pc, #528]	; (404064 <_dtoa_r+0xda4>)
  403e52:	f005 020f 	and.w	r2, r5, #15
  403e56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403e62:	f001 fe63 	bl	405b2c <__aeabi_dmul>
  403e66:	112d      	asrs	r5, r5, #4
  403e68:	4607      	mov	r7, r0
  403e6a:	4688      	mov	r8, r1
  403e6c:	f000 812c 	beq.w	4040c8 <_dtoa_r+0xe08>
  403e70:	4e7d      	ldr	r6, [pc, #500]	; (404068 <_dtoa_r+0xda8>)
  403e72:	f04f 0a02 	mov.w	sl, #2
  403e76:	07eb      	lsls	r3, r5, #31
  403e78:	d509      	bpl.n	403e8e <_dtoa_r+0xbce>
  403e7a:	4638      	mov	r0, r7
  403e7c:	4641      	mov	r1, r8
  403e7e:	e9d6 2300 	ldrd	r2, r3, [r6]
  403e82:	f001 fe53 	bl	405b2c <__aeabi_dmul>
  403e86:	f10a 0a01 	add.w	sl, sl, #1
  403e8a:	4607      	mov	r7, r0
  403e8c:	4688      	mov	r8, r1
  403e8e:	106d      	asrs	r5, r5, #1
  403e90:	f106 0608 	add.w	r6, r6, #8
  403e94:	d1ef      	bne.n	403e76 <_dtoa_r+0xbb6>
  403e96:	e608      	b.n	403aaa <_dtoa_r+0x7ea>
  403e98:	6871      	ldr	r1, [r6, #4]
  403e9a:	4620      	mov	r0, r4
  403e9c:	f000 fd0e 	bl	4048bc <_Balloc>
  403ea0:	6933      	ldr	r3, [r6, #16]
  403ea2:	3302      	adds	r3, #2
  403ea4:	009a      	lsls	r2, r3, #2
  403ea6:	4605      	mov	r5, r0
  403ea8:	f106 010c 	add.w	r1, r6, #12
  403eac:	300c      	adds	r0, #12
  403eae:	f000 fc5f 	bl	404770 <memcpy>
  403eb2:	4629      	mov	r1, r5
  403eb4:	2201      	movs	r2, #1
  403eb6:	4620      	mov	r0, r4
  403eb8:	f000 feac 	bl	404c14 <__lshift>
  403ebc:	9006      	str	r0, [sp, #24]
  403ebe:	e4b5      	b.n	40382c <_dtoa_r+0x56c>
  403ec0:	2b39      	cmp	r3, #57	; 0x39
  403ec2:	f8cd b018 	str.w	fp, [sp, #24]
  403ec6:	46d0      	mov	r8, sl
  403ec8:	f000 80a5 	beq.w	404016 <_dtoa_r+0xd56>
  403ecc:	f103 0a01 	add.w	sl, r3, #1
  403ed0:	46b3      	mov	fp, r6
  403ed2:	f887 a000 	strb.w	sl, [r7]
  403ed6:	1c7d      	adds	r5, r7, #1
  403ed8:	9e06      	ldr	r6, [sp, #24]
  403eda:	e571      	b.n	4039c0 <_dtoa_r+0x700>
  403edc:	465a      	mov	r2, fp
  403ede:	46d0      	mov	r8, sl
  403ee0:	46b3      	mov	fp, r6
  403ee2:	469a      	mov	sl, r3
  403ee4:	4616      	mov	r6, r2
  403ee6:	e54f      	b.n	403988 <_dtoa_r+0x6c8>
  403ee8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403eea:	495e      	ldr	r1, [pc, #376]	; (404064 <_dtoa_r+0xda4>)
  403eec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403ef0:	462a      	mov	r2, r5
  403ef2:	4633      	mov	r3, r6
  403ef4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403ef8:	f001 fe18 	bl	405b2c <__aeabi_dmul>
  403efc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403f00:	4638      	mov	r0, r7
  403f02:	4641      	mov	r1, r8
  403f04:	f002 f8c2 	bl	40608c <__aeabi_d2iz>
  403f08:	4605      	mov	r5, r0
  403f0a:	f001 fda9 	bl	405a60 <__aeabi_i2d>
  403f0e:	460b      	mov	r3, r1
  403f10:	4602      	mov	r2, r0
  403f12:	4641      	mov	r1, r8
  403f14:	4638      	mov	r0, r7
  403f16:	f001 fc55 	bl	4057c4 <__aeabi_dsub>
  403f1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f1c:	460f      	mov	r7, r1
  403f1e:	9904      	ldr	r1, [sp, #16]
  403f20:	3530      	adds	r5, #48	; 0x30
  403f22:	2b01      	cmp	r3, #1
  403f24:	700d      	strb	r5, [r1, #0]
  403f26:	4606      	mov	r6, r0
  403f28:	f101 0501 	add.w	r5, r1, #1
  403f2c:	d026      	beq.n	403f7c <_dtoa_r+0xcbc>
  403f2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f30:	9a04      	ldr	r2, [sp, #16]
  403f32:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404070 <_dtoa_r+0xdb0>
  403f36:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403f3a:	4413      	add	r3, r2
  403f3c:	f04f 0a00 	mov.w	sl, #0
  403f40:	4699      	mov	r9, r3
  403f42:	4652      	mov	r2, sl
  403f44:	465b      	mov	r3, fp
  403f46:	4630      	mov	r0, r6
  403f48:	4639      	mov	r1, r7
  403f4a:	f001 fdef 	bl	405b2c <__aeabi_dmul>
  403f4e:	460f      	mov	r7, r1
  403f50:	4606      	mov	r6, r0
  403f52:	f002 f89b 	bl	40608c <__aeabi_d2iz>
  403f56:	4680      	mov	r8, r0
  403f58:	f001 fd82 	bl	405a60 <__aeabi_i2d>
  403f5c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403f60:	4602      	mov	r2, r0
  403f62:	460b      	mov	r3, r1
  403f64:	4630      	mov	r0, r6
  403f66:	4639      	mov	r1, r7
  403f68:	f001 fc2c 	bl	4057c4 <__aeabi_dsub>
  403f6c:	f805 8b01 	strb.w	r8, [r5], #1
  403f70:	454d      	cmp	r5, r9
  403f72:	4606      	mov	r6, r0
  403f74:	460f      	mov	r7, r1
  403f76:	d1e4      	bne.n	403f42 <_dtoa_r+0xc82>
  403f78:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403f7c:	4b3b      	ldr	r3, [pc, #236]	; (40406c <_dtoa_r+0xdac>)
  403f7e:	2200      	movs	r2, #0
  403f80:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403f84:	f001 fc20 	bl	4057c8 <__adddf3>
  403f88:	4632      	mov	r2, r6
  403f8a:	463b      	mov	r3, r7
  403f8c:	f002 f840 	bl	406010 <__aeabi_dcmplt>
  403f90:	2800      	cmp	r0, #0
  403f92:	d046      	beq.n	404022 <_dtoa_r+0xd62>
  403f94:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403f96:	9302      	str	r3, [sp, #8]
  403f98:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403f9c:	f7ff bb43 	b.w	403626 <_dtoa_r+0x366>
  403fa0:	f04f 0800 	mov.w	r8, #0
  403fa4:	4646      	mov	r6, r8
  403fa6:	e6a9      	b.n	403cfc <_dtoa_r+0xa3c>
  403fa8:	9b08      	ldr	r3, [sp, #32]
  403faa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403fac:	1a9d      	subs	r5, r3, r2
  403fae:	2300      	movs	r3, #0
  403fb0:	f7ff bb71 	b.w	403696 <_dtoa_r+0x3d6>
  403fb4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  403fb6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403fb8:	9d08      	ldr	r5, [sp, #32]
  403fba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  403fbe:	f7ff bb6a 	b.w	403696 <_dtoa_r+0x3d6>
  403fc2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  403fc6:	f04f 0a02 	mov.w	sl, #2
  403fca:	e56e      	b.n	403aaa <_dtoa_r+0x7ea>
  403fcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403fce:	2b00      	cmp	r3, #0
  403fd0:	f43f aeb8 	beq.w	403d44 <_dtoa_r+0xa84>
  403fd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403fd6:	2b00      	cmp	r3, #0
  403fd8:	f77f aede 	ble.w	403d98 <_dtoa_r+0xad8>
  403fdc:	2200      	movs	r2, #0
  403fde:	4b24      	ldr	r3, [pc, #144]	; (404070 <_dtoa_r+0xdb0>)
  403fe0:	4638      	mov	r0, r7
  403fe2:	4641      	mov	r1, r8
  403fe4:	f001 fda2 	bl	405b2c <__aeabi_dmul>
  403fe8:	4607      	mov	r7, r0
  403fea:	4688      	mov	r8, r1
  403fec:	f10a 0001 	add.w	r0, sl, #1
  403ff0:	f001 fd36 	bl	405a60 <__aeabi_i2d>
  403ff4:	463a      	mov	r2, r7
  403ff6:	4643      	mov	r3, r8
  403ff8:	f001 fd98 	bl	405b2c <__aeabi_dmul>
  403ffc:	2200      	movs	r2, #0
  403ffe:	4b17      	ldr	r3, [pc, #92]	; (40405c <_dtoa_r+0xd9c>)
  404000:	f001 fbe2 	bl	4057c8 <__adddf3>
  404004:	9a02      	ldr	r2, [sp, #8]
  404006:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404008:	9312      	str	r3, [sp, #72]	; 0x48
  40400a:	3a01      	subs	r2, #1
  40400c:	4605      	mov	r5, r0
  40400e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404012:	9215      	str	r2, [sp, #84]	; 0x54
  404014:	e56a      	b.n	403aec <_dtoa_r+0x82c>
  404016:	2239      	movs	r2, #57	; 0x39
  404018:	46b3      	mov	fp, r6
  40401a:	703a      	strb	r2, [r7, #0]
  40401c:	9e06      	ldr	r6, [sp, #24]
  40401e:	1c7d      	adds	r5, r7, #1
  404020:	e4c0      	b.n	4039a4 <_dtoa_r+0x6e4>
  404022:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404026:	2000      	movs	r0, #0
  404028:	4910      	ldr	r1, [pc, #64]	; (40406c <_dtoa_r+0xdac>)
  40402a:	f001 fbcb 	bl	4057c4 <__aeabi_dsub>
  40402e:	4632      	mov	r2, r6
  404030:	463b      	mov	r3, r7
  404032:	f002 f80b 	bl	40604c <__aeabi_dcmpgt>
  404036:	b908      	cbnz	r0, 40403c <_dtoa_r+0xd7c>
  404038:	e6ae      	b.n	403d98 <_dtoa_r+0xad8>
  40403a:	4615      	mov	r5, r2
  40403c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404040:	2b30      	cmp	r3, #48	; 0x30
  404042:	f105 32ff 	add.w	r2, r5, #4294967295
  404046:	d0f8      	beq.n	40403a <_dtoa_r+0xd7a>
  404048:	e5d7      	b.n	403bfa <_dtoa_r+0x93a>
  40404a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40404e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404050:	9302      	str	r3, [sp, #8]
  404052:	f7ff bae8 	b.w	403626 <_dtoa_r+0x366>
  404056:	970c      	str	r7, [sp, #48]	; 0x30
  404058:	f7ff bba5 	b.w	4037a6 <_dtoa_r+0x4e6>
  40405c:	401c0000 	.word	0x401c0000
  404060:	40140000 	.word	0x40140000
  404064:	00406bd0 	.word	0x00406bd0
  404068:	00406ba8 	.word	0x00406ba8
  40406c:	3fe00000 	.word	0x3fe00000
  404070:	40240000 	.word	0x40240000
  404074:	2b39      	cmp	r3, #57	; 0x39
  404076:	f8cd b018 	str.w	fp, [sp, #24]
  40407a:	46d0      	mov	r8, sl
  40407c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404080:	469a      	mov	sl, r3
  404082:	d0c8      	beq.n	404016 <_dtoa_r+0xd56>
  404084:	f1bb 0f00 	cmp.w	fp, #0
  404088:	f73f aebf 	bgt.w	403e0a <_dtoa_r+0xb4a>
  40408c:	e6bf      	b.n	403e0e <_dtoa_r+0xb4e>
  40408e:	f47f aebe 	bne.w	403e0e <_dtoa_r+0xb4e>
  404092:	f01a 0f01 	tst.w	sl, #1
  404096:	f43f aeba 	beq.w	403e0e <_dtoa_r+0xb4e>
  40409a:	e6b2      	b.n	403e02 <_dtoa_r+0xb42>
  40409c:	f04f 0800 	mov.w	r8, #0
  4040a0:	4646      	mov	r6, r8
  4040a2:	e5e9      	b.n	403c78 <_dtoa_r+0x9b8>
  4040a4:	4631      	mov	r1, r6
  4040a6:	2300      	movs	r3, #0
  4040a8:	220a      	movs	r2, #10
  4040aa:	4620      	mov	r0, r4
  4040ac:	f000 fc36 	bl	40491c <__multadd>
  4040b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4040b2:	2b00      	cmp	r3, #0
  4040b4:	4606      	mov	r6, r0
  4040b6:	dd0a      	ble.n	4040ce <_dtoa_r+0xe0e>
  4040b8:	930a      	str	r3, [sp, #40]	; 0x28
  4040ba:	f7ff bbaa 	b.w	403812 <_dtoa_r+0x552>
  4040be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4040c0:	2b02      	cmp	r3, #2
  4040c2:	dc23      	bgt.n	40410c <_dtoa_r+0xe4c>
  4040c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4040c6:	e43b      	b.n	403940 <_dtoa_r+0x680>
  4040c8:	f04f 0a02 	mov.w	sl, #2
  4040cc:	e4ed      	b.n	403aaa <_dtoa_r+0x7ea>
  4040ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4040d0:	2b02      	cmp	r3, #2
  4040d2:	dc1b      	bgt.n	40410c <_dtoa_r+0xe4c>
  4040d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4040d6:	e7ef      	b.n	4040b8 <_dtoa_r+0xdf8>
  4040d8:	2500      	movs	r5, #0
  4040da:	6465      	str	r5, [r4, #68]	; 0x44
  4040dc:	4629      	mov	r1, r5
  4040de:	4620      	mov	r0, r4
  4040e0:	f000 fbec 	bl	4048bc <_Balloc>
  4040e4:	f04f 33ff 	mov.w	r3, #4294967295
  4040e8:	930a      	str	r3, [sp, #40]	; 0x28
  4040ea:	930f      	str	r3, [sp, #60]	; 0x3c
  4040ec:	2301      	movs	r3, #1
  4040ee:	9004      	str	r0, [sp, #16]
  4040f0:	9525      	str	r5, [sp, #148]	; 0x94
  4040f2:	6420      	str	r0, [r4, #64]	; 0x40
  4040f4:	930b      	str	r3, [sp, #44]	; 0x2c
  4040f6:	f7ff b9dd 	b.w	4034b4 <_dtoa_r+0x1f4>
  4040fa:	2501      	movs	r5, #1
  4040fc:	f7ff b9a5 	b.w	40344a <_dtoa_r+0x18a>
  404100:	f43f ab69 	beq.w	4037d6 <_dtoa_r+0x516>
  404104:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404108:	f7ff bbf9 	b.w	4038fe <_dtoa_r+0x63e>
  40410c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40410e:	930a      	str	r3, [sp, #40]	; 0x28
  404110:	e5e5      	b.n	403cde <_dtoa_r+0xa1e>
  404112:	bf00      	nop

00404114 <__libc_fini_array>:
  404114:	b538      	push	{r3, r4, r5, lr}
  404116:	4c0a      	ldr	r4, [pc, #40]	; (404140 <__libc_fini_array+0x2c>)
  404118:	4d0a      	ldr	r5, [pc, #40]	; (404144 <__libc_fini_array+0x30>)
  40411a:	1b64      	subs	r4, r4, r5
  40411c:	10a4      	asrs	r4, r4, #2
  40411e:	d00a      	beq.n	404136 <__libc_fini_array+0x22>
  404120:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404124:	3b01      	subs	r3, #1
  404126:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40412a:	3c01      	subs	r4, #1
  40412c:	f855 3904 	ldr.w	r3, [r5], #-4
  404130:	4798      	blx	r3
  404132:	2c00      	cmp	r4, #0
  404134:	d1f9      	bne.n	40412a <__libc_fini_array+0x16>
  404136:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40413a:	f002 be47 	b.w	406dcc <_fini>
  40413e:	bf00      	nop
  404140:	00406ddc 	.word	0x00406ddc
  404144:	00406dd8 	.word	0x00406dd8

00404148 <_localeconv_r>:
  404148:	4a04      	ldr	r2, [pc, #16]	; (40415c <_localeconv_r+0x14>)
  40414a:	4b05      	ldr	r3, [pc, #20]	; (404160 <_localeconv_r+0x18>)
  40414c:	6812      	ldr	r2, [r2, #0]
  40414e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404150:	2800      	cmp	r0, #0
  404152:	bf08      	it	eq
  404154:	4618      	moveq	r0, r3
  404156:	30f0      	adds	r0, #240	; 0xf0
  404158:	4770      	bx	lr
  40415a:	bf00      	nop
  40415c:	20400028 	.word	0x20400028
  404160:	2040086c 	.word	0x2040086c

00404164 <__retarget_lock_acquire_recursive>:
  404164:	4770      	bx	lr
  404166:	bf00      	nop

00404168 <__retarget_lock_release_recursive>:
  404168:	4770      	bx	lr
  40416a:	bf00      	nop

0040416c <_malloc_r>:
  40416c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404170:	f101 060b 	add.w	r6, r1, #11
  404174:	2e16      	cmp	r6, #22
  404176:	b083      	sub	sp, #12
  404178:	4605      	mov	r5, r0
  40417a:	f240 809e 	bls.w	4042ba <_malloc_r+0x14e>
  40417e:	f036 0607 	bics.w	r6, r6, #7
  404182:	f100 80bd 	bmi.w	404300 <_malloc_r+0x194>
  404186:	42b1      	cmp	r1, r6
  404188:	f200 80ba 	bhi.w	404300 <_malloc_r+0x194>
  40418c:	f000 fb8a 	bl	4048a4 <__malloc_lock>
  404190:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404194:	f0c0 8293 	bcc.w	4046be <_malloc_r+0x552>
  404198:	0a73      	lsrs	r3, r6, #9
  40419a:	f000 80b8 	beq.w	40430e <_malloc_r+0x1a2>
  40419e:	2b04      	cmp	r3, #4
  4041a0:	f200 8179 	bhi.w	404496 <_malloc_r+0x32a>
  4041a4:	09b3      	lsrs	r3, r6, #6
  4041a6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4041aa:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4041ae:	00c3      	lsls	r3, r0, #3
  4041b0:	4fbf      	ldr	r7, [pc, #764]	; (4044b0 <_malloc_r+0x344>)
  4041b2:	443b      	add	r3, r7
  4041b4:	f1a3 0108 	sub.w	r1, r3, #8
  4041b8:	685c      	ldr	r4, [r3, #4]
  4041ba:	42a1      	cmp	r1, r4
  4041bc:	d106      	bne.n	4041cc <_malloc_r+0x60>
  4041be:	e00c      	b.n	4041da <_malloc_r+0x6e>
  4041c0:	2a00      	cmp	r2, #0
  4041c2:	f280 80aa 	bge.w	40431a <_malloc_r+0x1ae>
  4041c6:	68e4      	ldr	r4, [r4, #12]
  4041c8:	42a1      	cmp	r1, r4
  4041ca:	d006      	beq.n	4041da <_malloc_r+0x6e>
  4041cc:	6863      	ldr	r3, [r4, #4]
  4041ce:	f023 0303 	bic.w	r3, r3, #3
  4041d2:	1b9a      	subs	r2, r3, r6
  4041d4:	2a0f      	cmp	r2, #15
  4041d6:	ddf3      	ble.n	4041c0 <_malloc_r+0x54>
  4041d8:	4670      	mov	r0, lr
  4041da:	693c      	ldr	r4, [r7, #16]
  4041dc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4044c4 <_malloc_r+0x358>
  4041e0:	4574      	cmp	r4, lr
  4041e2:	f000 81ab 	beq.w	40453c <_malloc_r+0x3d0>
  4041e6:	6863      	ldr	r3, [r4, #4]
  4041e8:	f023 0303 	bic.w	r3, r3, #3
  4041ec:	1b9a      	subs	r2, r3, r6
  4041ee:	2a0f      	cmp	r2, #15
  4041f0:	f300 8190 	bgt.w	404514 <_malloc_r+0x3a8>
  4041f4:	2a00      	cmp	r2, #0
  4041f6:	f8c7 e014 	str.w	lr, [r7, #20]
  4041fa:	f8c7 e010 	str.w	lr, [r7, #16]
  4041fe:	f280 809d 	bge.w	40433c <_malloc_r+0x1d0>
  404202:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404206:	f080 8161 	bcs.w	4044cc <_malloc_r+0x360>
  40420a:	08db      	lsrs	r3, r3, #3
  40420c:	f103 0c01 	add.w	ip, r3, #1
  404210:	1099      	asrs	r1, r3, #2
  404212:	687a      	ldr	r2, [r7, #4]
  404214:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404218:	f8c4 8008 	str.w	r8, [r4, #8]
  40421c:	2301      	movs	r3, #1
  40421e:	408b      	lsls	r3, r1
  404220:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404224:	4313      	orrs	r3, r2
  404226:	3908      	subs	r1, #8
  404228:	60e1      	str	r1, [r4, #12]
  40422a:	607b      	str	r3, [r7, #4]
  40422c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404230:	f8c8 400c 	str.w	r4, [r8, #12]
  404234:	1082      	asrs	r2, r0, #2
  404236:	2401      	movs	r4, #1
  404238:	4094      	lsls	r4, r2
  40423a:	429c      	cmp	r4, r3
  40423c:	f200 808b 	bhi.w	404356 <_malloc_r+0x1ea>
  404240:	421c      	tst	r4, r3
  404242:	d106      	bne.n	404252 <_malloc_r+0xe6>
  404244:	f020 0003 	bic.w	r0, r0, #3
  404248:	0064      	lsls	r4, r4, #1
  40424a:	421c      	tst	r4, r3
  40424c:	f100 0004 	add.w	r0, r0, #4
  404250:	d0fa      	beq.n	404248 <_malloc_r+0xdc>
  404252:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404256:	46cc      	mov	ip, r9
  404258:	4680      	mov	r8, r0
  40425a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40425e:	459c      	cmp	ip, r3
  404260:	d107      	bne.n	404272 <_malloc_r+0x106>
  404262:	e16d      	b.n	404540 <_malloc_r+0x3d4>
  404264:	2a00      	cmp	r2, #0
  404266:	f280 817b 	bge.w	404560 <_malloc_r+0x3f4>
  40426a:	68db      	ldr	r3, [r3, #12]
  40426c:	459c      	cmp	ip, r3
  40426e:	f000 8167 	beq.w	404540 <_malloc_r+0x3d4>
  404272:	6859      	ldr	r1, [r3, #4]
  404274:	f021 0103 	bic.w	r1, r1, #3
  404278:	1b8a      	subs	r2, r1, r6
  40427a:	2a0f      	cmp	r2, #15
  40427c:	ddf2      	ble.n	404264 <_malloc_r+0xf8>
  40427e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404282:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404286:	9300      	str	r3, [sp, #0]
  404288:	199c      	adds	r4, r3, r6
  40428a:	4628      	mov	r0, r5
  40428c:	f046 0601 	orr.w	r6, r6, #1
  404290:	f042 0501 	orr.w	r5, r2, #1
  404294:	605e      	str	r6, [r3, #4]
  404296:	f8c8 c00c 	str.w	ip, [r8, #12]
  40429a:	f8cc 8008 	str.w	r8, [ip, #8]
  40429e:	617c      	str	r4, [r7, #20]
  4042a0:	613c      	str	r4, [r7, #16]
  4042a2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4042a6:	f8c4 e008 	str.w	lr, [r4, #8]
  4042aa:	6065      	str	r5, [r4, #4]
  4042ac:	505a      	str	r2, [r3, r1]
  4042ae:	f000 faff 	bl	4048b0 <__malloc_unlock>
  4042b2:	9b00      	ldr	r3, [sp, #0]
  4042b4:	f103 0408 	add.w	r4, r3, #8
  4042b8:	e01e      	b.n	4042f8 <_malloc_r+0x18c>
  4042ba:	2910      	cmp	r1, #16
  4042bc:	d820      	bhi.n	404300 <_malloc_r+0x194>
  4042be:	f000 faf1 	bl	4048a4 <__malloc_lock>
  4042c2:	2610      	movs	r6, #16
  4042c4:	2318      	movs	r3, #24
  4042c6:	2002      	movs	r0, #2
  4042c8:	4f79      	ldr	r7, [pc, #484]	; (4044b0 <_malloc_r+0x344>)
  4042ca:	443b      	add	r3, r7
  4042cc:	f1a3 0208 	sub.w	r2, r3, #8
  4042d0:	685c      	ldr	r4, [r3, #4]
  4042d2:	4294      	cmp	r4, r2
  4042d4:	f000 813d 	beq.w	404552 <_malloc_r+0x3e6>
  4042d8:	6863      	ldr	r3, [r4, #4]
  4042da:	68e1      	ldr	r1, [r4, #12]
  4042dc:	68a6      	ldr	r6, [r4, #8]
  4042de:	f023 0303 	bic.w	r3, r3, #3
  4042e2:	4423      	add	r3, r4
  4042e4:	4628      	mov	r0, r5
  4042e6:	685a      	ldr	r2, [r3, #4]
  4042e8:	60f1      	str	r1, [r6, #12]
  4042ea:	f042 0201 	orr.w	r2, r2, #1
  4042ee:	608e      	str	r6, [r1, #8]
  4042f0:	605a      	str	r2, [r3, #4]
  4042f2:	f000 fadd 	bl	4048b0 <__malloc_unlock>
  4042f6:	3408      	adds	r4, #8
  4042f8:	4620      	mov	r0, r4
  4042fa:	b003      	add	sp, #12
  4042fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404300:	2400      	movs	r4, #0
  404302:	230c      	movs	r3, #12
  404304:	4620      	mov	r0, r4
  404306:	602b      	str	r3, [r5, #0]
  404308:	b003      	add	sp, #12
  40430a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40430e:	2040      	movs	r0, #64	; 0x40
  404310:	f44f 7300 	mov.w	r3, #512	; 0x200
  404314:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404318:	e74a      	b.n	4041b0 <_malloc_r+0x44>
  40431a:	4423      	add	r3, r4
  40431c:	68e1      	ldr	r1, [r4, #12]
  40431e:	685a      	ldr	r2, [r3, #4]
  404320:	68a6      	ldr	r6, [r4, #8]
  404322:	f042 0201 	orr.w	r2, r2, #1
  404326:	60f1      	str	r1, [r6, #12]
  404328:	4628      	mov	r0, r5
  40432a:	608e      	str	r6, [r1, #8]
  40432c:	605a      	str	r2, [r3, #4]
  40432e:	f000 fabf 	bl	4048b0 <__malloc_unlock>
  404332:	3408      	adds	r4, #8
  404334:	4620      	mov	r0, r4
  404336:	b003      	add	sp, #12
  404338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40433c:	4423      	add	r3, r4
  40433e:	4628      	mov	r0, r5
  404340:	685a      	ldr	r2, [r3, #4]
  404342:	f042 0201 	orr.w	r2, r2, #1
  404346:	605a      	str	r2, [r3, #4]
  404348:	f000 fab2 	bl	4048b0 <__malloc_unlock>
  40434c:	3408      	adds	r4, #8
  40434e:	4620      	mov	r0, r4
  404350:	b003      	add	sp, #12
  404352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404356:	68bc      	ldr	r4, [r7, #8]
  404358:	6863      	ldr	r3, [r4, #4]
  40435a:	f023 0803 	bic.w	r8, r3, #3
  40435e:	45b0      	cmp	r8, r6
  404360:	d304      	bcc.n	40436c <_malloc_r+0x200>
  404362:	eba8 0306 	sub.w	r3, r8, r6
  404366:	2b0f      	cmp	r3, #15
  404368:	f300 8085 	bgt.w	404476 <_malloc_r+0x30a>
  40436c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4044c8 <_malloc_r+0x35c>
  404370:	4b50      	ldr	r3, [pc, #320]	; (4044b4 <_malloc_r+0x348>)
  404372:	f8d9 2000 	ldr.w	r2, [r9]
  404376:	681b      	ldr	r3, [r3, #0]
  404378:	3201      	adds	r2, #1
  40437a:	4433      	add	r3, r6
  40437c:	eb04 0a08 	add.w	sl, r4, r8
  404380:	f000 8155 	beq.w	40462e <_malloc_r+0x4c2>
  404384:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404388:	330f      	adds	r3, #15
  40438a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40438e:	f02b 0b0f 	bic.w	fp, fp, #15
  404392:	4659      	mov	r1, fp
  404394:	4628      	mov	r0, r5
  404396:	f000 fd8b 	bl	404eb0 <_sbrk_r>
  40439a:	1c41      	adds	r1, r0, #1
  40439c:	4602      	mov	r2, r0
  40439e:	f000 80fc 	beq.w	40459a <_malloc_r+0x42e>
  4043a2:	4582      	cmp	sl, r0
  4043a4:	f200 80f7 	bhi.w	404596 <_malloc_r+0x42a>
  4043a8:	4b43      	ldr	r3, [pc, #268]	; (4044b8 <_malloc_r+0x34c>)
  4043aa:	6819      	ldr	r1, [r3, #0]
  4043ac:	4459      	add	r1, fp
  4043ae:	6019      	str	r1, [r3, #0]
  4043b0:	f000 814d 	beq.w	40464e <_malloc_r+0x4e2>
  4043b4:	f8d9 0000 	ldr.w	r0, [r9]
  4043b8:	3001      	adds	r0, #1
  4043ba:	bf1b      	ittet	ne
  4043bc:	eba2 0a0a 	subne.w	sl, r2, sl
  4043c0:	4451      	addne	r1, sl
  4043c2:	f8c9 2000 	streq.w	r2, [r9]
  4043c6:	6019      	strne	r1, [r3, #0]
  4043c8:	f012 0107 	ands.w	r1, r2, #7
  4043cc:	f000 8115 	beq.w	4045fa <_malloc_r+0x48e>
  4043d0:	f1c1 0008 	rsb	r0, r1, #8
  4043d4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4043d8:	4402      	add	r2, r0
  4043da:	3108      	adds	r1, #8
  4043dc:	eb02 090b 	add.w	r9, r2, fp
  4043e0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4043e4:	eba1 0909 	sub.w	r9, r1, r9
  4043e8:	4649      	mov	r1, r9
  4043ea:	4628      	mov	r0, r5
  4043ec:	9301      	str	r3, [sp, #4]
  4043ee:	9200      	str	r2, [sp, #0]
  4043f0:	f000 fd5e 	bl	404eb0 <_sbrk_r>
  4043f4:	1c43      	adds	r3, r0, #1
  4043f6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4043fa:	f000 8143 	beq.w	404684 <_malloc_r+0x518>
  4043fe:	1a80      	subs	r0, r0, r2
  404400:	4448      	add	r0, r9
  404402:	f040 0001 	orr.w	r0, r0, #1
  404406:	6819      	ldr	r1, [r3, #0]
  404408:	60ba      	str	r2, [r7, #8]
  40440a:	4449      	add	r1, r9
  40440c:	42bc      	cmp	r4, r7
  40440e:	6050      	str	r0, [r2, #4]
  404410:	6019      	str	r1, [r3, #0]
  404412:	d017      	beq.n	404444 <_malloc_r+0x2d8>
  404414:	f1b8 0f0f 	cmp.w	r8, #15
  404418:	f240 80fb 	bls.w	404612 <_malloc_r+0x4a6>
  40441c:	6860      	ldr	r0, [r4, #4]
  40441e:	f1a8 020c 	sub.w	r2, r8, #12
  404422:	f022 0207 	bic.w	r2, r2, #7
  404426:	eb04 0e02 	add.w	lr, r4, r2
  40442a:	f000 0001 	and.w	r0, r0, #1
  40442e:	f04f 0c05 	mov.w	ip, #5
  404432:	4310      	orrs	r0, r2
  404434:	2a0f      	cmp	r2, #15
  404436:	6060      	str	r0, [r4, #4]
  404438:	f8ce c004 	str.w	ip, [lr, #4]
  40443c:	f8ce c008 	str.w	ip, [lr, #8]
  404440:	f200 8117 	bhi.w	404672 <_malloc_r+0x506>
  404444:	4b1d      	ldr	r3, [pc, #116]	; (4044bc <_malloc_r+0x350>)
  404446:	68bc      	ldr	r4, [r7, #8]
  404448:	681a      	ldr	r2, [r3, #0]
  40444a:	4291      	cmp	r1, r2
  40444c:	bf88      	it	hi
  40444e:	6019      	strhi	r1, [r3, #0]
  404450:	4b1b      	ldr	r3, [pc, #108]	; (4044c0 <_malloc_r+0x354>)
  404452:	681a      	ldr	r2, [r3, #0]
  404454:	4291      	cmp	r1, r2
  404456:	6862      	ldr	r2, [r4, #4]
  404458:	bf88      	it	hi
  40445a:	6019      	strhi	r1, [r3, #0]
  40445c:	f022 0203 	bic.w	r2, r2, #3
  404460:	4296      	cmp	r6, r2
  404462:	eba2 0306 	sub.w	r3, r2, r6
  404466:	d801      	bhi.n	40446c <_malloc_r+0x300>
  404468:	2b0f      	cmp	r3, #15
  40446a:	dc04      	bgt.n	404476 <_malloc_r+0x30a>
  40446c:	4628      	mov	r0, r5
  40446e:	f000 fa1f 	bl	4048b0 <__malloc_unlock>
  404472:	2400      	movs	r4, #0
  404474:	e740      	b.n	4042f8 <_malloc_r+0x18c>
  404476:	19a2      	adds	r2, r4, r6
  404478:	f043 0301 	orr.w	r3, r3, #1
  40447c:	f046 0601 	orr.w	r6, r6, #1
  404480:	6066      	str	r6, [r4, #4]
  404482:	4628      	mov	r0, r5
  404484:	60ba      	str	r2, [r7, #8]
  404486:	6053      	str	r3, [r2, #4]
  404488:	f000 fa12 	bl	4048b0 <__malloc_unlock>
  40448c:	3408      	adds	r4, #8
  40448e:	4620      	mov	r0, r4
  404490:	b003      	add	sp, #12
  404492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404496:	2b14      	cmp	r3, #20
  404498:	d971      	bls.n	40457e <_malloc_r+0x412>
  40449a:	2b54      	cmp	r3, #84	; 0x54
  40449c:	f200 80a3 	bhi.w	4045e6 <_malloc_r+0x47a>
  4044a0:	0b33      	lsrs	r3, r6, #12
  4044a2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4044a6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4044aa:	00c3      	lsls	r3, r0, #3
  4044ac:	e680      	b.n	4041b0 <_malloc_r+0x44>
  4044ae:	bf00      	nop
  4044b0:	2040045c 	.word	0x2040045c
  4044b4:	20400cac 	.word	0x20400cac
  4044b8:	20400c7c 	.word	0x20400c7c
  4044bc:	20400ca4 	.word	0x20400ca4
  4044c0:	20400ca8 	.word	0x20400ca8
  4044c4:	20400464 	.word	0x20400464
  4044c8:	20400864 	.word	0x20400864
  4044cc:	0a5a      	lsrs	r2, r3, #9
  4044ce:	2a04      	cmp	r2, #4
  4044d0:	d95b      	bls.n	40458a <_malloc_r+0x41e>
  4044d2:	2a14      	cmp	r2, #20
  4044d4:	f200 80ae 	bhi.w	404634 <_malloc_r+0x4c8>
  4044d8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4044dc:	00c9      	lsls	r1, r1, #3
  4044de:	325b      	adds	r2, #91	; 0x5b
  4044e0:	eb07 0c01 	add.w	ip, r7, r1
  4044e4:	5879      	ldr	r1, [r7, r1]
  4044e6:	f1ac 0c08 	sub.w	ip, ip, #8
  4044ea:	458c      	cmp	ip, r1
  4044ec:	f000 8088 	beq.w	404600 <_malloc_r+0x494>
  4044f0:	684a      	ldr	r2, [r1, #4]
  4044f2:	f022 0203 	bic.w	r2, r2, #3
  4044f6:	4293      	cmp	r3, r2
  4044f8:	d273      	bcs.n	4045e2 <_malloc_r+0x476>
  4044fa:	6889      	ldr	r1, [r1, #8]
  4044fc:	458c      	cmp	ip, r1
  4044fe:	d1f7      	bne.n	4044f0 <_malloc_r+0x384>
  404500:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404504:	687b      	ldr	r3, [r7, #4]
  404506:	60e2      	str	r2, [r4, #12]
  404508:	f8c4 c008 	str.w	ip, [r4, #8]
  40450c:	6094      	str	r4, [r2, #8]
  40450e:	f8cc 400c 	str.w	r4, [ip, #12]
  404512:	e68f      	b.n	404234 <_malloc_r+0xc8>
  404514:	19a1      	adds	r1, r4, r6
  404516:	f046 0c01 	orr.w	ip, r6, #1
  40451a:	f042 0601 	orr.w	r6, r2, #1
  40451e:	f8c4 c004 	str.w	ip, [r4, #4]
  404522:	4628      	mov	r0, r5
  404524:	6179      	str	r1, [r7, #20]
  404526:	6139      	str	r1, [r7, #16]
  404528:	f8c1 e00c 	str.w	lr, [r1, #12]
  40452c:	f8c1 e008 	str.w	lr, [r1, #8]
  404530:	604e      	str	r6, [r1, #4]
  404532:	50e2      	str	r2, [r4, r3]
  404534:	f000 f9bc 	bl	4048b0 <__malloc_unlock>
  404538:	3408      	adds	r4, #8
  40453a:	e6dd      	b.n	4042f8 <_malloc_r+0x18c>
  40453c:	687b      	ldr	r3, [r7, #4]
  40453e:	e679      	b.n	404234 <_malloc_r+0xc8>
  404540:	f108 0801 	add.w	r8, r8, #1
  404544:	f018 0f03 	tst.w	r8, #3
  404548:	f10c 0c08 	add.w	ip, ip, #8
  40454c:	f47f ae85 	bne.w	40425a <_malloc_r+0xee>
  404550:	e02d      	b.n	4045ae <_malloc_r+0x442>
  404552:	68dc      	ldr	r4, [r3, #12]
  404554:	42a3      	cmp	r3, r4
  404556:	bf08      	it	eq
  404558:	3002      	addeq	r0, #2
  40455a:	f43f ae3e 	beq.w	4041da <_malloc_r+0x6e>
  40455e:	e6bb      	b.n	4042d8 <_malloc_r+0x16c>
  404560:	4419      	add	r1, r3
  404562:	461c      	mov	r4, r3
  404564:	684a      	ldr	r2, [r1, #4]
  404566:	68db      	ldr	r3, [r3, #12]
  404568:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40456c:	f042 0201 	orr.w	r2, r2, #1
  404570:	604a      	str	r2, [r1, #4]
  404572:	4628      	mov	r0, r5
  404574:	60f3      	str	r3, [r6, #12]
  404576:	609e      	str	r6, [r3, #8]
  404578:	f000 f99a 	bl	4048b0 <__malloc_unlock>
  40457c:	e6bc      	b.n	4042f8 <_malloc_r+0x18c>
  40457e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404582:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404586:	00c3      	lsls	r3, r0, #3
  404588:	e612      	b.n	4041b0 <_malloc_r+0x44>
  40458a:	099a      	lsrs	r2, r3, #6
  40458c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404590:	00c9      	lsls	r1, r1, #3
  404592:	3238      	adds	r2, #56	; 0x38
  404594:	e7a4      	b.n	4044e0 <_malloc_r+0x374>
  404596:	42bc      	cmp	r4, r7
  404598:	d054      	beq.n	404644 <_malloc_r+0x4d8>
  40459a:	68bc      	ldr	r4, [r7, #8]
  40459c:	6862      	ldr	r2, [r4, #4]
  40459e:	f022 0203 	bic.w	r2, r2, #3
  4045a2:	e75d      	b.n	404460 <_malloc_r+0x2f4>
  4045a4:	f859 3908 	ldr.w	r3, [r9], #-8
  4045a8:	4599      	cmp	r9, r3
  4045aa:	f040 8086 	bne.w	4046ba <_malloc_r+0x54e>
  4045ae:	f010 0f03 	tst.w	r0, #3
  4045b2:	f100 30ff 	add.w	r0, r0, #4294967295
  4045b6:	d1f5      	bne.n	4045a4 <_malloc_r+0x438>
  4045b8:	687b      	ldr	r3, [r7, #4]
  4045ba:	ea23 0304 	bic.w	r3, r3, r4
  4045be:	607b      	str	r3, [r7, #4]
  4045c0:	0064      	lsls	r4, r4, #1
  4045c2:	429c      	cmp	r4, r3
  4045c4:	f63f aec7 	bhi.w	404356 <_malloc_r+0x1ea>
  4045c8:	2c00      	cmp	r4, #0
  4045ca:	f43f aec4 	beq.w	404356 <_malloc_r+0x1ea>
  4045ce:	421c      	tst	r4, r3
  4045d0:	4640      	mov	r0, r8
  4045d2:	f47f ae3e 	bne.w	404252 <_malloc_r+0xe6>
  4045d6:	0064      	lsls	r4, r4, #1
  4045d8:	421c      	tst	r4, r3
  4045da:	f100 0004 	add.w	r0, r0, #4
  4045de:	d0fa      	beq.n	4045d6 <_malloc_r+0x46a>
  4045e0:	e637      	b.n	404252 <_malloc_r+0xe6>
  4045e2:	468c      	mov	ip, r1
  4045e4:	e78c      	b.n	404500 <_malloc_r+0x394>
  4045e6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4045ea:	d815      	bhi.n	404618 <_malloc_r+0x4ac>
  4045ec:	0bf3      	lsrs	r3, r6, #15
  4045ee:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4045f2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4045f6:	00c3      	lsls	r3, r0, #3
  4045f8:	e5da      	b.n	4041b0 <_malloc_r+0x44>
  4045fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4045fe:	e6ed      	b.n	4043dc <_malloc_r+0x270>
  404600:	687b      	ldr	r3, [r7, #4]
  404602:	1092      	asrs	r2, r2, #2
  404604:	2101      	movs	r1, #1
  404606:	fa01 f202 	lsl.w	r2, r1, r2
  40460a:	4313      	orrs	r3, r2
  40460c:	607b      	str	r3, [r7, #4]
  40460e:	4662      	mov	r2, ip
  404610:	e779      	b.n	404506 <_malloc_r+0x39a>
  404612:	2301      	movs	r3, #1
  404614:	6053      	str	r3, [r2, #4]
  404616:	e729      	b.n	40446c <_malloc_r+0x300>
  404618:	f240 5254 	movw	r2, #1364	; 0x554
  40461c:	4293      	cmp	r3, r2
  40461e:	d822      	bhi.n	404666 <_malloc_r+0x4fa>
  404620:	0cb3      	lsrs	r3, r6, #18
  404622:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404626:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40462a:	00c3      	lsls	r3, r0, #3
  40462c:	e5c0      	b.n	4041b0 <_malloc_r+0x44>
  40462e:	f103 0b10 	add.w	fp, r3, #16
  404632:	e6ae      	b.n	404392 <_malloc_r+0x226>
  404634:	2a54      	cmp	r2, #84	; 0x54
  404636:	d829      	bhi.n	40468c <_malloc_r+0x520>
  404638:	0b1a      	lsrs	r2, r3, #12
  40463a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40463e:	00c9      	lsls	r1, r1, #3
  404640:	326e      	adds	r2, #110	; 0x6e
  404642:	e74d      	b.n	4044e0 <_malloc_r+0x374>
  404644:	4b20      	ldr	r3, [pc, #128]	; (4046c8 <_malloc_r+0x55c>)
  404646:	6819      	ldr	r1, [r3, #0]
  404648:	4459      	add	r1, fp
  40464a:	6019      	str	r1, [r3, #0]
  40464c:	e6b2      	b.n	4043b4 <_malloc_r+0x248>
  40464e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404652:	2800      	cmp	r0, #0
  404654:	f47f aeae 	bne.w	4043b4 <_malloc_r+0x248>
  404658:	eb08 030b 	add.w	r3, r8, fp
  40465c:	68ba      	ldr	r2, [r7, #8]
  40465e:	f043 0301 	orr.w	r3, r3, #1
  404662:	6053      	str	r3, [r2, #4]
  404664:	e6ee      	b.n	404444 <_malloc_r+0x2d8>
  404666:	207f      	movs	r0, #127	; 0x7f
  404668:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40466c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404670:	e59e      	b.n	4041b0 <_malloc_r+0x44>
  404672:	f104 0108 	add.w	r1, r4, #8
  404676:	4628      	mov	r0, r5
  404678:	9300      	str	r3, [sp, #0]
  40467a:	f000 fd8b 	bl	405194 <_free_r>
  40467e:	9b00      	ldr	r3, [sp, #0]
  404680:	6819      	ldr	r1, [r3, #0]
  404682:	e6df      	b.n	404444 <_malloc_r+0x2d8>
  404684:	2001      	movs	r0, #1
  404686:	f04f 0900 	mov.w	r9, #0
  40468a:	e6bc      	b.n	404406 <_malloc_r+0x29a>
  40468c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404690:	d805      	bhi.n	40469e <_malloc_r+0x532>
  404692:	0bda      	lsrs	r2, r3, #15
  404694:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404698:	00c9      	lsls	r1, r1, #3
  40469a:	3277      	adds	r2, #119	; 0x77
  40469c:	e720      	b.n	4044e0 <_malloc_r+0x374>
  40469e:	f240 5154 	movw	r1, #1364	; 0x554
  4046a2:	428a      	cmp	r2, r1
  4046a4:	d805      	bhi.n	4046b2 <_malloc_r+0x546>
  4046a6:	0c9a      	lsrs	r2, r3, #18
  4046a8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4046ac:	00c9      	lsls	r1, r1, #3
  4046ae:	327c      	adds	r2, #124	; 0x7c
  4046b0:	e716      	b.n	4044e0 <_malloc_r+0x374>
  4046b2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4046b6:	227e      	movs	r2, #126	; 0x7e
  4046b8:	e712      	b.n	4044e0 <_malloc_r+0x374>
  4046ba:	687b      	ldr	r3, [r7, #4]
  4046bc:	e780      	b.n	4045c0 <_malloc_r+0x454>
  4046be:	08f0      	lsrs	r0, r6, #3
  4046c0:	f106 0308 	add.w	r3, r6, #8
  4046c4:	e600      	b.n	4042c8 <_malloc_r+0x15c>
  4046c6:	bf00      	nop
  4046c8:	20400c7c 	.word	0x20400c7c
  4046cc:	00000000 	.word	0x00000000

004046d0 <memchr>:
  4046d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4046d4:	2a10      	cmp	r2, #16
  4046d6:	db2b      	blt.n	404730 <memchr+0x60>
  4046d8:	f010 0f07 	tst.w	r0, #7
  4046dc:	d008      	beq.n	4046f0 <memchr+0x20>
  4046de:	f810 3b01 	ldrb.w	r3, [r0], #1
  4046e2:	3a01      	subs	r2, #1
  4046e4:	428b      	cmp	r3, r1
  4046e6:	d02d      	beq.n	404744 <memchr+0x74>
  4046e8:	f010 0f07 	tst.w	r0, #7
  4046ec:	b342      	cbz	r2, 404740 <memchr+0x70>
  4046ee:	d1f6      	bne.n	4046de <memchr+0xe>
  4046f0:	b4f0      	push	{r4, r5, r6, r7}
  4046f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4046f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4046fa:	f022 0407 	bic.w	r4, r2, #7
  4046fe:	f07f 0700 	mvns.w	r7, #0
  404702:	2300      	movs	r3, #0
  404704:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404708:	3c08      	subs	r4, #8
  40470a:	ea85 0501 	eor.w	r5, r5, r1
  40470e:	ea86 0601 	eor.w	r6, r6, r1
  404712:	fa85 f547 	uadd8	r5, r5, r7
  404716:	faa3 f587 	sel	r5, r3, r7
  40471a:	fa86 f647 	uadd8	r6, r6, r7
  40471e:	faa5 f687 	sel	r6, r5, r7
  404722:	b98e      	cbnz	r6, 404748 <memchr+0x78>
  404724:	d1ee      	bne.n	404704 <memchr+0x34>
  404726:	bcf0      	pop	{r4, r5, r6, r7}
  404728:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40472c:	f002 0207 	and.w	r2, r2, #7
  404730:	b132      	cbz	r2, 404740 <memchr+0x70>
  404732:	f810 3b01 	ldrb.w	r3, [r0], #1
  404736:	3a01      	subs	r2, #1
  404738:	ea83 0301 	eor.w	r3, r3, r1
  40473c:	b113      	cbz	r3, 404744 <memchr+0x74>
  40473e:	d1f8      	bne.n	404732 <memchr+0x62>
  404740:	2000      	movs	r0, #0
  404742:	4770      	bx	lr
  404744:	3801      	subs	r0, #1
  404746:	4770      	bx	lr
  404748:	2d00      	cmp	r5, #0
  40474a:	bf06      	itte	eq
  40474c:	4635      	moveq	r5, r6
  40474e:	3803      	subeq	r0, #3
  404750:	3807      	subne	r0, #7
  404752:	f015 0f01 	tst.w	r5, #1
  404756:	d107      	bne.n	404768 <memchr+0x98>
  404758:	3001      	adds	r0, #1
  40475a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40475e:	bf02      	ittt	eq
  404760:	3001      	addeq	r0, #1
  404762:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404766:	3001      	addeq	r0, #1
  404768:	bcf0      	pop	{r4, r5, r6, r7}
  40476a:	3801      	subs	r0, #1
  40476c:	4770      	bx	lr
  40476e:	bf00      	nop

00404770 <memcpy>:
  404770:	4684      	mov	ip, r0
  404772:	ea41 0300 	orr.w	r3, r1, r0
  404776:	f013 0303 	ands.w	r3, r3, #3
  40477a:	d16d      	bne.n	404858 <memcpy+0xe8>
  40477c:	3a40      	subs	r2, #64	; 0x40
  40477e:	d341      	bcc.n	404804 <memcpy+0x94>
  404780:	f851 3b04 	ldr.w	r3, [r1], #4
  404784:	f840 3b04 	str.w	r3, [r0], #4
  404788:	f851 3b04 	ldr.w	r3, [r1], #4
  40478c:	f840 3b04 	str.w	r3, [r0], #4
  404790:	f851 3b04 	ldr.w	r3, [r1], #4
  404794:	f840 3b04 	str.w	r3, [r0], #4
  404798:	f851 3b04 	ldr.w	r3, [r1], #4
  40479c:	f840 3b04 	str.w	r3, [r0], #4
  4047a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047a4:	f840 3b04 	str.w	r3, [r0], #4
  4047a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047ac:	f840 3b04 	str.w	r3, [r0], #4
  4047b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047b4:	f840 3b04 	str.w	r3, [r0], #4
  4047b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047bc:	f840 3b04 	str.w	r3, [r0], #4
  4047c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047c4:	f840 3b04 	str.w	r3, [r0], #4
  4047c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047cc:	f840 3b04 	str.w	r3, [r0], #4
  4047d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047d4:	f840 3b04 	str.w	r3, [r0], #4
  4047d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047dc:	f840 3b04 	str.w	r3, [r0], #4
  4047e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047e4:	f840 3b04 	str.w	r3, [r0], #4
  4047e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047ec:	f840 3b04 	str.w	r3, [r0], #4
  4047f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047f4:	f840 3b04 	str.w	r3, [r0], #4
  4047f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047fc:	f840 3b04 	str.w	r3, [r0], #4
  404800:	3a40      	subs	r2, #64	; 0x40
  404802:	d2bd      	bcs.n	404780 <memcpy+0x10>
  404804:	3230      	adds	r2, #48	; 0x30
  404806:	d311      	bcc.n	40482c <memcpy+0xbc>
  404808:	f851 3b04 	ldr.w	r3, [r1], #4
  40480c:	f840 3b04 	str.w	r3, [r0], #4
  404810:	f851 3b04 	ldr.w	r3, [r1], #4
  404814:	f840 3b04 	str.w	r3, [r0], #4
  404818:	f851 3b04 	ldr.w	r3, [r1], #4
  40481c:	f840 3b04 	str.w	r3, [r0], #4
  404820:	f851 3b04 	ldr.w	r3, [r1], #4
  404824:	f840 3b04 	str.w	r3, [r0], #4
  404828:	3a10      	subs	r2, #16
  40482a:	d2ed      	bcs.n	404808 <memcpy+0x98>
  40482c:	320c      	adds	r2, #12
  40482e:	d305      	bcc.n	40483c <memcpy+0xcc>
  404830:	f851 3b04 	ldr.w	r3, [r1], #4
  404834:	f840 3b04 	str.w	r3, [r0], #4
  404838:	3a04      	subs	r2, #4
  40483a:	d2f9      	bcs.n	404830 <memcpy+0xc0>
  40483c:	3204      	adds	r2, #4
  40483e:	d008      	beq.n	404852 <memcpy+0xe2>
  404840:	07d2      	lsls	r2, r2, #31
  404842:	bf1c      	itt	ne
  404844:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404848:	f800 3b01 	strbne.w	r3, [r0], #1
  40484c:	d301      	bcc.n	404852 <memcpy+0xe2>
  40484e:	880b      	ldrh	r3, [r1, #0]
  404850:	8003      	strh	r3, [r0, #0]
  404852:	4660      	mov	r0, ip
  404854:	4770      	bx	lr
  404856:	bf00      	nop
  404858:	2a08      	cmp	r2, #8
  40485a:	d313      	bcc.n	404884 <memcpy+0x114>
  40485c:	078b      	lsls	r3, r1, #30
  40485e:	d08d      	beq.n	40477c <memcpy+0xc>
  404860:	f010 0303 	ands.w	r3, r0, #3
  404864:	d08a      	beq.n	40477c <memcpy+0xc>
  404866:	f1c3 0304 	rsb	r3, r3, #4
  40486a:	1ad2      	subs	r2, r2, r3
  40486c:	07db      	lsls	r3, r3, #31
  40486e:	bf1c      	itt	ne
  404870:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404874:	f800 3b01 	strbne.w	r3, [r0], #1
  404878:	d380      	bcc.n	40477c <memcpy+0xc>
  40487a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40487e:	f820 3b02 	strh.w	r3, [r0], #2
  404882:	e77b      	b.n	40477c <memcpy+0xc>
  404884:	3a04      	subs	r2, #4
  404886:	d3d9      	bcc.n	40483c <memcpy+0xcc>
  404888:	3a01      	subs	r2, #1
  40488a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40488e:	f800 3b01 	strb.w	r3, [r0], #1
  404892:	d2f9      	bcs.n	404888 <memcpy+0x118>
  404894:	780b      	ldrb	r3, [r1, #0]
  404896:	7003      	strb	r3, [r0, #0]
  404898:	784b      	ldrb	r3, [r1, #1]
  40489a:	7043      	strb	r3, [r0, #1]
  40489c:	788b      	ldrb	r3, [r1, #2]
  40489e:	7083      	strb	r3, [r0, #2]
  4048a0:	4660      	mov	r0, ip
  4048a2:	4770      	bx	lr

004048a4 <__malloc_lock>:
  4048a4:	4801      	ldr	r0, [pc, #4]	; (4048ac <__malloc_lock+0x8>)
  4048a6:	f7ff bc5d 	b.w	404164 <__retarget_lock_acquire_recursive>
  4048aa:	bf00      	nop
  4048ac:	20400cc8 	.word	0x20400cc8

004048b0 <__malloc_unlock>:
  4048b0:	4801      	ldr	r0, [pc, #4]	; (4048b8 <__malloc_unlock+0x8>)
  4048b2:	f7ff bc59 	b.w	404168 <__retarget_lock_release_recursive>
  4048b6:	bf00      	nop
  4048b8:	20400cc8 	.word	0x20400cc8

004048bc <_Balloc>:
  4048bc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4048be:	b570      	push	{r4, r5, r6, lr}
  4048c0:	4605      	mov	r5, r0
  4048c2:	460c      	mov	r4, r1
  4048c4:	b14b      	cbz	r3, 4048da <_Balloc+0x1e>
  4048c6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4048ca:	b180      	cbz	r0, 4048ee <_Balloc+0x32>
  4048cc:	6802      	ldr	r2, [r0, #0]
  4048ce:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4048d2:	2300      	movs	r3, #0
  4048d4:	6103      	str	r3, [r0, #16]
  4048d6:	60c3      	str	r3, [r0, #12]
  4048d8:	bd70      	pop	{r4, r5, r6, pc}
  4048da:	2221      	movs	r2, #33	; 0x21
  4048dc:	2104      	movs	r1, #4
  4048de:	f000 fbd9 	bl	405094 <_calloc_r>
  4048e2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4048e4:	4603      	mov	r3, r0
  4048e6:	2800      	cmp	r0, #0
  4048e8:	d1ed      	bne.n	4048c6 <_Balloc+0xa>
  4048ea:	2000      	movs	r0, #0
  4048ec:	bd70      	pop	{r4, r5, r6, pc}
  4048ee:	2101      	movs	r1, #1
  4048f0:	fa01 f604 	lsl.w	r6, r1, r4
  4048f4:	1d72      	adds	r2, r6, #5
  4048f6:	4628      	mov	r0, r5
  4048f8:	0092      	lsls	r2, r2, #2
  4048fa:	f000 fbcb 	bl	405094 <_calloc_r>
  4048fe:	2800      	cmp	r0, #0
  404900:	d0f3      	beq.n	4048ea <_Balloc+0x2e>
  404902:	6044      	str	r4, [r0, #4]
  404904:	6086      	str	r6, [r0, #8]
  404906:	e7e4      	b.n	4048d2 <_Balloc+0x16>

00404908 <_Bfree>:
  404908:	b131      	cbz	r1, 404918 <_Bfree+0x10>
  40490a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40490c:	684a      	ldr	r2, [r1, #4]
  40490e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404912:	6008      	str	r0, [r1, #0]
  404914:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404918:	4770      	bx	lr
  40491a:	bf00      	nop

0040491c <__multadd>:
  40491c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40491e:	690c      	ldr	r4, [r1, #16]
  404920:	b083      	sub	sp, #12
  404922:	460d      	mov	r5, r1
  404924:	4606      	mov	r6, r0
  404926:	f101 0e14 	add.w	lr, r1, #20
  40492a:	2700      	movs	r7, #0
  40492c:	f8de 0000 	ldr.w	r0, [lr]
  404930:	b281      	uxth	r1, r0
  404932:	fb02 3301 	mla	r3, r2, r1, r3
  404936:	0c01      	lsrs	r1, r0, #16
  404938:	0c18      	lsrs	r0, r3, #16
  40493a:	fb02 0101 	mla	r1, r2, r1, r0
  40493e:	b29b      	uxth	r3, r3
  404940:	3701      	adds	r7, #1
  404942:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404946:	42bc      	cmp	r4, r7
  404948:	f84e 3b04 	str.w	r3, [lr], #4
  40494c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404950:	dcec      	bgt.n	40492c <__multadd+0x10>
  404952:	b13b      	cbz	r3, 404964 <__multadd+0x48>
  404954:	68aa      	ldr	r2, [r5, #8]
  404956:	4294      	cmp	r4, r2
  404958:	da07      	bge.n	40496a <__multadd+0x4e>
  40495a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40495e:	3401      	adds	r4, #1
  404960:	6153      	str	r3, [r2, #20]
  404962:	612c      	str	r4, [r5, #16]
  404964:	4628      	mov	r0, r5
  404966:	b003      	add	sp, #12
  404968:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40496a:	6869      	ldr	r1, [r5, #4]
  40496c:	9301      	str	r3, [sp, #4]
  40496e:	3101      	adds	r1, #1
  404970:	4630      	mov	r0, r6
  404972:	f7ff ffa3 	bl	4048bc <_Balloc>
  404976:	692a      	ldr	r2, [r5, #16]
  404978:	3202      	adds	r2, #2
  40497a:	f105 010c 	add.w	r1, r5, #12
  40497e:	4607      	mov	r7, r0
  404980:	0092      	lsls	r2, r2, #2
  404982:	300c      	adds	r0, #12
  404984:	f7ff fef4 	bl	404770 <memcpy>
  404988:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40498a:	6869      	ldr	r1, [r5, #4]
  40498c:	9b01      	ldr	r3, [sp, #4]
  40498e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404992:	6028      	str	r0, [r5, #0]
  404994:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404998:	463d      	mov	r5, r7
  40499a:	e7de      	b.n	40495a <__multadd+0x3e>

0040499c <__hi0bits>:
  40499c:	0c02      	lsrs	r2, r0, #16
  40499e:	0412      	lsls	r2, r2, #16
  4049a0:	4603      	mov	r3, r0
  4049a2:	b9b2      	cbnz	r2, 4049d2 <__hi0bits+0x36>
  4049a4:	0403      	lsls	r3, r0, #16
  4049a6:	2010      	movs	r0, #16
  4049a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4049ac:	bf04      	itt	eq
  4049ae:	021b      	lsleq	r3, r3, #8
  4049b0:	3008      	addeq	r0, #8
  4049b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4049b6:	bf04      	itt	eq
  4049b8:	011b      	lsleq	r3, r3, #4
  4049ba:	3004      	addeq	r0, #4
  4049bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4049c0:	bf04      	itt	eq
  4049c2:	009b      	lsleq	r3, r3, #2
  4049c4:	3002      	addeq	r0, #2
  4049c6:	2b00      	cmp	r3, #0
  4049c8:	db02      	blt.n	4049d0 <__hi0bits+0x34>
  4049ca:	005b      	lsls	r3, r3, #1
  4049cc:	d403      	bmi.n	4049d6 <__hi0bits+0x3a>
  4049ce:	2020      	movs	r0, #32
  4049d0:	4770      	bx	lr
  4049d2:	2000      	movs	r0, #0
  4049d4:	e7e8      	b.n	4049a8 <__hi0bits+0xc>
  4049d6:	3001      	adds	r0, #1
  4049d8:	4770      	bx	lr
  4049da:	bf00      	nop

004049dc <__lo0bits>:
  4049dc:	6803      	ldr	r3, [r0, #0]
  4049de:	f013 0207 	ands.w	r2, r3, #7
  4049e2:	4601      	mov	r1, r0
  4049e4:	d007      	beq.n	4049f6 <__lo0bits+0x1a>
  4049e6:	07da      	lsls	r2, r3, #31
  4049e8:	d421      	bmi.n	404a2e <__lo0bits+0x52>
  4049ea:	0798      	lsls	r0, r3, #30
  4049ec:	d421      	bmi.n	404a32 <__lo0bits+0x56>
  4049ee:	089b      	lsrs	r3, r3, #2
  4049f0:	600b      	str	r3, [r1, #0]
  4049f2:	2002      	movs	r0, #2
  4049f4:	4770      	bx	lr
  4049f6:	b298      	uxth	r0, r3
  4049f8:	b198      	cbz	r0, 404a22 <__lo0bits+0x46>
  4049fa:	4610      	mov	r0, r2
  4049fc:	f013 0fff 	tst.w	r3, #255	; 0xff
  404a00:	bf04      	itt	eq
  404a02:	0a1b      	lsreq	r3, r3, #8
  404a04:	3008      	addeq	r0, #8
  404a06:	071a      	lsls	r2, r3, #28
  404a08:	bf04      	itt	eq
  404a0a:	091b      	lsreq	r3, r3, #4
  404a0c:	3004      	addeq	r0, #4
  404a0e:	079a      	lsls	r2, r3, #30
  404a10:	bf04      	itt	eq
  404a12:	089b      	lsreq	r3, r3, #2
  404a14:	3002      	addeq	r0, #2
  404a16:	07da      	lsls	r2, r3, #31
  404a18:	d407      	bmi.n	404a2a <__lo0bits+0x4e>
  404a1a:	085b      	lsrs	r3, r3, #1
  404a1c:	d104      	bne.n	404a28 <__lo0bits+0x4c>
  404a1e:	2020      	movs	r0, #32
  404a20:	4770      	bx	lr
  404a22:	0c1b      	lsrs	r3, r3, #16
  404a24:	2010      	movs	r0, #16
  404a26:	e7e9      	b.n	4049fc <__lo0bits+0x20>
  404a28:	3001      	adds	r0, #1
  404a2a:	600b      	str	r3, [r1, #0]
  404a2c:	4770      	bx	lr
  404a2e:	2000      	movs	r0, #0
  404a30:	4770      	bx	lr
  404a32:	085b      	lsrs	r3, r3, #1
  404a34:	600b      	str	r3, [r1, #0]
  404a36:	2001      	movs	r0, #1
  404a38:	4770      	bx	lr
  404a3a:	bf00      	nop

00404a3c <__i2b>:
  404a3c:	b510      	push	{r4, lr}
  404a3e:	460c      	mov	r4, r1
  404a40:	2101      	movs	r1, #1
  404a42:	f7ff ff3b 	bl	4048bc <_Balloc>
  404a46:	2201      	movs	r2, #1
  404a48:	6144      	str	r4, [r0, #20]
  404a4a:	6102      	str	r2, [r0, #16]
  404a4c:	bd10      	pop	{r4, pc}
  404a4e:	bf00      	nop

00404a50 <__multiply>:
  404a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a54:	690c      	ldr	r4, [r1, #16]
  404a56:	6915      	ldr	r5, [r2, #16]
  404a58:	42ac      	cmp	r4, r5
  404a5a:	b083      	sub	sp, #12
  404a5c:	468b      	mov	fp, r1
  404a5e:	4616      	mov	r6, r2
  404a60:	da04      	bge.n	404a6c <__multiply+0x1c>
  404a62:	4622      	mov	r2, r4
  404a64:	46b3      	mov	fp, r6
  404a66:	462c      	mov	r4, r5
  404a68:	460e      	mov	r6, r1
  404a6a:	4615      	mov	r5, r2
  404a6c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404a70:	f8db 1004 	ldr.w	r1, [fp, #4]
  404a74:	eb04 0805 	add.w	r8, r4, r5
  404a78:	4598      	cmp	r8, r3
  404a7a:	bfc8      	it	gt
  404a7c:	3101      	addgt	r1, #1
  404a7e:	f7ff ff1d 	bl	4048bc <_Balloc>
  404a82:	f100 0914 	add.w	r9, r0, #20
  404a86:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404a8a:	45d1      	cmp	r9, sl
  404a8c:	9000      	str	r0, [sp, #0]
  404a8e:	d205      	bcs.n	404a9c <__multiply+0x4c>
  404a90:	464b      	mov	r3, r9
  404a92:	2100      	movs	r1, #0
  404a94:	f843 1b04 	str.w	r1, [r3], #4
  404a98:	459a      	cmp	sl, r3
  404a9a:	d8fb      	bhi.n	404a94 <__multiply+0x44>
  404a9c:	f106 0c14 	add.w	ip, r6, #20
  404aa0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404aa4:	f10b 0b14 	add.w	fp, fp, #20
  404aa8:	459c      	cmp	ip, r3
  404aaa:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404aae:	d24c      	bcs.n	404b4a <__multiply+0xfa>
  404ab0:	f8cd a004 	str.w	sl, [sp, #4]
  404ab4:	469a      	mov	sl, r3
  404ab6:	f8dc 5000 	ldr.w	r5, [ip]
  404aba:	b2af      	uxth	r7, r5
  404abc:	b1ef      	cbz	r7, 404afa <__multiply+0xaa>
  404abe:	2100      	movs	r1, #0
  404ac0:	464d      	mov	r5, r9
  404ac2:	465e      	mov	r6, fp
  404ac4:	460c      	mov	r4, r1
  404ac6:	f856 2b04 	ldr.w	r2, [r6], #4
  404aca:	6828      	ldr	r0, [r5, #0]
  404acc:	b293      	uxth	r3, r2
  404ace:	b281      	uxth	r1, r0
  404ad0:	fb07 1303 	mla	r3, r7, r3, r1
  404ad4:	0c12      	lsrs	r2, r2, #16
  404ad6:	0c01      	lsrs	r1, r0, #16
  404ad8:	4423      	add	r3, r4
  404ada:	fb07 1102 	mla	r1, r7, r2, r1
  404ade:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404ae2:	b29b      	uxth	r3, r3
  404ae4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404ae8:	45b6      	cmp	lr, r6
  404aea:	f845 3b04 	str.w	r3, [r5], #4
  404aee:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404af2:	d8e8      	bhi.n	404ac6 <__multiply+0x76>
  404af4:	602c      	str	r4, [r5, #0]
  404af6:	f8dc 5000 	ldr.w	r5, [ip]
  404afa:	0c2d      	lsrs	r5, r5, #16
  404afc:	d01d      	beq.n	404b3a <__multiply+0xea>
  404afe:	f8d9 3000 	ldr.w	r3, [r9]
  404b02:	4648      	mov	r0, r9
  404b04:	461c      	mov	r4, r3
  404b06:	4659      	mov	r1, fp
  404b08:	2200      	movs	r2, #0
  404b0a:	880e      	ldrh	r6, [r1, #0]
  404b0c:	0c24      	lsrs	r4, r4, #16
  404b0e:	fb05 4406 	mla	r4, r5, r6, r4
  404b12:	4422      	add	r2, r4
  404b14:	b29b      	uxth	r3, r3
  404b16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404b1a:	f840 3b04 	str.w	r3, [r0], #4
  404b1e:	f851 3b04 	ldr.w	r3, [r1], #4
  404b22:	6804      	ldr	r4, [r0, #0]
  404b24:	0c1b      	lsrs	r3, r3, #16
  404b26:	b2a6      	uxth	r6, r4
  404b28:	fb05 6303 	mla	r3, r5, r3, r6
  404b2c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404b30:	458e      	cmp	lr, r1
  404b32:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404b36:	d8e8      	bhi.n	404b0a <__multiply+0xba>
  404b38:	6003      	str	r3, [r0, #0]
  404b3a:	f10c 0c04 	add.w	ip, ip, #4
  404b3e:	45e2      	cmp	sl, ip
  404b40:	f109 0904 	add.w	r9, r9, #4
  404b44:	d8b7      	bhi.n	404ab6 <__multiply+0x66>
  404b46:	f8dd a004 	ldr.w	sl, [sp, #4]
  404b4a:	f1b8 0f00 	cmp.w	r8, #0
  404b4e:	dd0b      	ble.n	404b68 <__multiply+0x118>
  404b50:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404b54:	f1aa 0a04 	sub.w	sl, sl, #4
  404b58:	b11b      	cbz	r3, 404b62 <__multiply+0x112>
  404b5a:	e005      	b.n	404b68 <__multiply+0x118>
  404b5c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404b60:	b913      	cbnz	r3, 404b68 <__multiply+0x118>
  404b62:	f1b8 0801 	subs.w	r8, r8, #1
  404b66:	d1f9      	bne.n	404b5c <__multiply+0x10c>
  404b68:	9800      	ldr	r0, [sp, #0]
  404b6a:	f8c0 8010 	str.w	r8, [r0, #16]
  404b6e:	b003      	add	sp, #12
  404b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404b74 <__pow5mult>:
  404b74:	f012 0303 	ands.w	r3, r2, #3
  404b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b7c:	4614      	mov	r4, r2
  404b7e:	4607      	mov	r7, r0
  404b80:	d12e      	bne.n	404be0 <__pow5mult+0x6c>
  404b82:	460d      	mov	r5, r1
  404b84:	10a4      	asrs	r4, r4, #2
  404b86:	d01c      	beq.n	404bc2 <__pow5mult+0x4e>
  404b88:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404b8a:	b396      	cbz	r6, 404bf2 <__pow5mult+0x7e>
  404b8c:	07e3      	lsls	r3, r4, #31
  404b8e:	f04f 0800 	mov.w	r8, #0
  404b92:	d406      	bmi.n	404ba2 <__pow5mult+0x2e>
  404b94:	1064      	asrs	r4, r4, #1
  404b96:	d014      	beq.n	404bc2 <__pow5mult+0x4e>
  404b98:	6830      	ldr	r0, [r6, #0]
  404b9a:	b1a8      	cbz	r0, 404bc8 <__pow5mult+0x54>
  404b9c:	4606      	mov	r6, r0
  404b9e:	07e3      	lsls	r3, r4, #31
  404ba0:	d5f8      	bpl.n	404b94 <__pow5mult+0x20>
  404ba2:	4632      	mov	r2, r6
  404ba4:	4629      	mov	r1, r5
  404ba6:	4638      	mov	r0, r7
  404ba8:	f7ff ff52 	bl	404a50 <__multiply>
  404bac:	b1b5      	cbz	r5, 404bdc <__pow5mult+0x68>
  404bae:	686a      	ldr	r2, [r5, #4]
  404bb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404bb2:	1064      	asrs	r4, r4, #1
  404bb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404bb8:	6029      	str	r1, [r5, #0]
  404bba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404bbe:	4605      	mov	r5, r0
  404bc0:	d1ea      	bne.n	404b98 <__pow5mult+0x24>
  404bc2:	4628      	mov	r0, r5
  404bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404bc8:	4632      	mov	r2, r6
  404bca:	4631      	mov	r1, r6
  404bcc:	4638      	mov	r0, r7
  404bce:	f7ff ff3f 	bl	404a50 <__multiply>
  404bd2:	6030      	str	r0, [r6, #0]
  404bd4:	f8c0 8000 	str.w	r8, [r0]
  404bd8:	4606      	mov	r6, r0
  404bda:	e7e0      	b.n	404b9e <__pow5mult+0x2a>
  404bdc:	4605      	mov	r5, r0
  404bde:	e7d9      	b.n	404b94 <__pow5mult+0x20>
  404be0:	1e5a      	subs	r2, r3, #1
  404be2:	4d0b      	ldr	r5, [pc, #44]	; (404c10 <__pow5mult+0x9c>)
  404be4:	2300      	movs	r3, #0
  404be6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404bea:	f7ff fe97 	bl	40491c <__multadd>
  404bee:	4605      	mov	r5, r0
  404bf0:	e7c8      	b.n	404b84 <__pow5mult+0x10>
  404bf2:	2101      	movs	r1, #1
  404bf4:	4638      	mov	r0, r7
  404bf6:	f7ff fe61 	bl	4048bc <_Balloc>
  404bfa:	f240 2171 	movw	r1, #625	; 0x271
  404bfe:	2201      	movs	r2, #1
  404c00:	2300      	movs	r3, #0
  404c02:	6141      	str	r1, [r0, #20]
  404c04:	6102      	str	r2, [r0, #16]
  404c06:	4606      	mov	r6, r0
  404c08:	64b8      	str	r0, [r7, #72]	; 0x48
  404c0a:	6003      	str	r3, [r0, #0]
  404c0c:	e7be      	b.n	404b8c <__pow5mult+0x18>
  404c0e:	bf00      	nop
  404c10:	00406c98 	.word	0x00406c98

00404c14 <__lshift>:
  404c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404c18:	4691      	mov	r9, r2
  404c1a:	690a      	ldr	r2, [r1, #16]
  404c1c:	688b      	ldr	r3, [r1, #8]
  404c1e:	ea4f 1469 	mov.w	r4, r9, asr #5
  404c22:	eb04 0802 	add.w	r8, r4, r2
  404c26:	f108 0501 	add.w	r5, r8, #1
  404c2a:	429d      	cmp	r5, r3
  404c2c:	460e      	mov	r6, r1
  404c2e:	4607      	mov	r7, r0
  404c30:	6849      	ldr	r1, [r1, #4]
  404c32:	dd04      	ble.n	404c3e <__lshift+0x2a>
  404c34:	005b      	lsls	r3, r3, #1
  404c36:	429d      	cmp	r5, r3
  404c38:	f101 0101 	add.w	r1, r1, #1
  404c3c:	dcfa      	bgt.n	404c34 <__lshift+0x20>
  404c3e:	4638      	mov	r0, r7
  404c40:	f7ff fe3c 	bl	4048bc <_Balloc>
  404c44:	2c00      	cmp	r4, #0
  404c46:	f100 0314 	add.w	r3, r0, #20
  404c4a:	dd06      	ble.n	404c5a <__lshift+0x46>
  404c4c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404c50:	2100      	movs	r1, #0
  404c52:	f843 1b04 	str.w	r1, [r3], #4
  404c56:	429a      	cmp	r2, r3
  404c58:	d1fb      	bne.n	404c52 <__lshift+0x3e>
  404c5a:	6934      	ldr	r4, [r6, #16]
  404c5c:	f106 0114 	add.w	r1, r6, #20
  404c60:	f019 091f 	ands.w	r9, r9, #31
  404c64:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404c68:	d01d      	beq.n	404ca6 <__lshift+0x92>
  404c6a:	f1c9 0c20 	rsb	ip, r9, #32
  404c6e:	2200      	movs	r2, #0
  404c70:	680c      	ldr	r4, [r1, #0]
  404c72:	fa04 f409 	lsl.w	r4, r4, r9
  404c76:	4314      	orrs	r4, r2
  404c78:	f843 4b04 	str.w	r4, [r3], #4
  404c7c:	f851 2b04 	ldr.w	r2, [r1], #4
  404c80:	458e      	cmp	lr, r1
  404c82:	fa22 f20c 	lsr.w	r2, r2, ip
  404c86:	d8f3      	bhi.n	404c70 <__lshift+0x5c>
  404c88:	601a      	str	r2, [r3, #0]
  404c8a:	b10a      	cbz	r2, 404c90 <__lshift+0x7c>
  404c8c:	f108 0502 	add.w	r5, r8, #2
  404c90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404c92:	6872      	ldr	r2, [r6, #4]
  404c94:	3d01      	subs	r5, #1
  404c96:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404c9a:	6105      	str	r5, [r0, #16]
  404c9c:	6031      	str	r1, [r6, #0]
  404c9e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404ca6:	3b04      	subs	r3, #4
  404ca8:	f851 2b04 	ldr.w	r2, [r1], #4
  404cac:	f843 2f04 	str.w	r2, [r3, #4]!
  404cb0:	458e      	cmp	lr, r1
  404cb2:	d8f9      	bhi.n	404ca8 <__lshift+0x94>
  404cb4:	e7ec      	b.n	404c90 <__lshift+0x7c>
  404cb6:	bf00      	nop

00404cb8 <__mcmp>:
  404cb8:	b430      	push	{r4, r5}
  404cba:	690b      	ldr	r3, [r1, #16]
  404cbc:	4605      	mov	r5, r0
  404cbe:	6900      	ldr	r0, [r0, #16]
  404cc0:	1ac0      	subs	r0, r0, r3
  404cc2:	d10f      	bne.n	404ce4 <__mcmp+0x2c>
  404cc4:	009b      	lsls	r3, r3, #2
  404cc6:	3514      	adds	r5, #20
  404cc8:	3114      	adds	r1, #20
  404cca:	4419      	add	r1, r3
  404ccc:	442b      	add	r3, r5
  404cce:	e001      	b.n	404cd4 <__mcmp+0x1c>
  404cd0:	429d      	cmp	r5, r3
  404cd2:	d207      	bcs.n	404ce4 <__mcmp+0x2c>
  404cd4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404cd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404cdc:	4294      	cmp	r4, r2
  404cde:	d0f7      	beq.n	404cd0 <__mcmp+0x18>
  404ce0:	d302      	bcc.n	404ce8 <__mcmp+0x30>
  404ce2:	2001      	movs	r0, #1
  404ce4:	bc30      	pop	{r4, r5}
  404ce6:	4770      	bx	lr
  404ce8:	f04f 30ff 	mov.w	r0, #4294967295
  404cec:	e7fa      	b.n	404ce4 <__mcmp+0x2c>
  404cee:	bf00      	nop

00404cf0 <__mdiff>:
  404cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404cf4:	690f      	ldr	r7, [r1, #16]
  404cf6:	460e      	mov	r6, r1
  404cf8:	6911      	ldr	r1, [r2, #16]
  404cfa:	1a7f      	subs	r7, r7, r1
  404cfc:	2f00      	cmp	r7, #0
  404cfe:	4690      	mov	r8, r2
  404d00:	d117      	bne.n	404d32 <__mdiff+0x42>
  404d02:	0089      	lsls	r1, r1, #2
  404d04:	f106 0514 	add.w	r5, r6, #20
  404d08:	f102 0e14 	add.w	lr, r2, #20
  404d0c:	186b      	adds	r3, r5, r1
  404d0e:	4471      	add	r1, lr
  404d10:	e001      	b.n	404d16 <__mdiff+0x26>
  404d12:	429d      	cmp	r5, r3
  404d14:	d25c      	bcs.n	404dd0 <__mdiff+0xe0>
  404d16:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404d1a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404d1e:	42a2      	cmp	r2, r4
  404d20:	d0f7      	beq.n	404d12 <__mdiff+0x22>
  404d22:	d25e      	bcs.n	404de2 <__mdiff+0xf2>
  404d24:	4633      	mov	r3, r6
  404d26:	462c      	mov	r4, r5
  404d28:	4646      	mov	r6, r8
  404d2a:	4675      	mov	r5, lr
  404d2c:	4698      	mov	r8, r3
  404d2e:	2701      	movs	r7, #1
  404d30:	e005      	b.n	404d3e <__mdiff+0x4e>
  404d32:	db58      	blt.n	404de6 <__mdiff+0xf6>
  404d34:	f106 0514 	add.w	r5, r6, #20
  404d38:	f108 0414 	add.w	r4, r8, #20
  404d3c:	2700      	movs	r7, #0
  404d3e:	6871      	ldr	r1, [r6, #4]
  404d40:	f7ff fdbc 	bl	4048bc <_Balloc>
  404d44:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404d48:	6936      	ldr	r6, [r6, #16]
  404d4a:	60c7      	str	r7, [r0, #12]
  404d4c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404d50:	46a6      	mov	lr, r4
  404d52:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404d56:	f100 0414 	add.w	r4, r0, #20
  404d5a:	2300      	movs	r3, #0
  404d5c:	f85e 1b04 	ldr.w	r1, [lr], #4
  404d60:	f855 8b04 	ldr.w	r8, [r5], #4
  404d64:	b28a      	uxth	r2, r1
  404d66:	fa13 f388 	uxtah	r3, r3, r8
  404d6a:	0c09      	lsrs	r1, r1, #16
  404d6c:	1a9a      	subs	r2, r3, r2
  404d6e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404d72:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404d76:	b292      	uxth	r2, r2
  404d78:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404d7c:	45f4      	cmp	ip, lr
  404d7e:	f844 2b04 	str.w	r2, [r4], #4
  404d82:	ea4f 4323 	mov.w	r3, r3, asr #16
  404d86:	d8e9      	bhi.n	404d5c <__mdiff+0x6c>
  404d88:	42af      	cmp	r7, r5
  404d8a:	d917      	bls.n	404dbc <__mdiff+0xcc>
  404d8c:	46a4      	mov	ip, r4
  404d8e:	46ae      	mov	lr, r5
  404d90:	f85e 2b04 	ldr.w	r2, [lr], #4
  404d94:	fa13 f382 	uxtah	r3, r3, r2
  404d98:	1419      	asrs	r1, r3, #16
  404d9a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404d9e:	b29b      	uxth	r3, r3
  404da0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404da4:	4577      	cmp	r7, lr
  404da6:	f84c 2b04 	str.w	r2, [ip], #4
  404daa:	ea4f 4321 	mov.w	r3, r1, asr #16
  404dae:	d8ef      	bhi.n	404d90 <__mdiff+0xa0>
  404db0:	43ed      	mvns	r5, r5
  404db2:	442f      	add	r7, r5
  404db4:	f027 0703 	bic.w	r7, r7, #3
  404db8:	3704      	adds	r7, #4
  404dba:	443c      	add	r4, r7
  404dbc:	3c04      	subs	r4, #4
  404dbe:	b922      	cbnz	r2, 404dca <__mdiff+0xda>
  404dc0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404dc4:	3e01      	subs	r6, #1
  404dc6:	2b00      	cmp	r3, #0
  404dc8:	d0fa      	beq.n	404dc0 <__mdiff+0xd0>
  404dca:	6106      	str	r6, [r0, #16]
  404dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404dd0:	2100      	movs	r1, #0
  404dd2:	f7ff fd73 	bl	4048bc <_Balloc>
  404dd6:	2201      	movs	r2, #1
  404dd8:	2300      	movs	r3, #0
  404dda:	6102      	str	r2, [r0, #16]
  404ddc:	6143      	str	r3, [r0, #20]
  404dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404de2:	4674      	mov	r4, lr
  404de4:	e7ab      	b.n	404d3e <__mdiff+0x4e>
  404de6:	4633      	mov	r3, r6
  404de8:	f106 0414 	add.w	r4, r6, #20
  404dec:	f102 0514 	add.w	r5, r2, #20
  404df0:	4616      	mov	r6, r2
  404df2:	2701      	movs	r7, #1
  404df4:	4698      	mov	r8, r3
  404df6:	e7a2      	b.n	404d3e <__mdiff+0x4e>

00404df8 <__d2b>:
  404df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404dfc:	b082      	sub	sp, #8
  404dfe:	2101      	movs	r1, #1
  404e00:	461c      	mov	r4, r3
  404e02:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404e06:	4615      	mov	r5, r2
  404e08:	9e08      	ldr	r6, [sp, #32]
  404e0a:	f7ff fd57 	bl	4048bc <_Balloc>
  404e0e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404e12:	4680      	mov	r8, r0
  404e14:	b10f      	cbz	r7, 404e1a <__d2b+0x22>
  404e16:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  404e1a:	9401      	str	r4, [sp, #4]
  404e1c:	b31d      	cbz	r5, 404e66 <__d2b+0x6e>
  404e1e:	a802      	add	r0, sp, #8
  404e20:	f840 5d08 	str.w	r5, [r0, #-8]!
  404e24:	f7ff fdda 	bl	4049dc <__lo0bits>
  404e28:	2800      	cmp	r0, #0
  404e2a:	d134      	bne.n	404e96 <__d2b+0x9e>
  404e2c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404e30:	f8c8 2014 	str.w	r2, [r8, #20]
  404e34:	2b00      	cmp	r3, #0
  404e36:	bf0c      	ite	eq
  404e38:	2101      	moveq	r1, #1
  404e3a:	2102      	movne	r1, #2
  404e3c:	f8c8 3018 	str.w	r3, [r8, #24]
  404e40:	f8c8 1010 	str.w	r1, [r8, #16]
  404e44:	b9df      	cbnz	r7, 404e7e <__d2b+0x86>
  404e46:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  404e4a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404e4e:	6030      	str	r0, [r6, #0]
  404e50:	6918      	ldr	r0, [r3, #16]
  404e52:	f7ff fda3 	bl	40499c <__hi0bits>
  404e56:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e58:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  404e5c:	6018      	str	r0, [r3, #0]
  404e5e:	4640      	mov	r0, r8
  404e60:	b002      	add	sp, #8
  404e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e66:	a801      	add	r0, sp, #4
  404e68:	f7ff fdb8 	bl	4049dc <__lo0bits>
  404e6c:	9b01      	ldr	r3, [sp, #4]
  404e6e:	f8c8 3014 	str.w	r3, [r8, #20]
  404e72:	2101      	movs	r1, #1
  404e74:	3020      	adds	r0, #32
  404e76:	f8c8 1010 	str.w	r1, [r8, #16]
  404e7a:	2f00      	cmp	r7, #0
  404e7c:	d0e3      	beq.n	404e46 <__d2b+0x4e>
  404e7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e80:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404e84:	4407      	add	r7, r0
  404e86:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404e8a:	6037      	str	r7, [r6, #0]
  404e8c:	6018      	str	r0, [r3, #0]
  404e8e:	4640      	mov	r0, r8
  404e90:	b002      	add	sp, #8
  404e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e96:	e89d 000a 	ldmia.w	sp, {r1, r3}
  404e9a:	f1c0 0220 	rsb	r2, r0, #32
  404e9e:	fa03 f202 	lsl.w	r2, r3, r2
  404ea2:	430a      	orrs	r2, r1
  404ea4:	40c3      	lsrs	r3, r0
  404ea6:	9301      	str	r3, [sp, #4]
  404ea8:	f8c8 2014 	str.w	r2, [r8, #20]
  404eac:	e7c2      	b.n	404e34 <__d2b+0x3c>
  404eae:	bf00      	nop

00404eb0 <_sbrk_r>:
  404eb0:	b538      	push	{r3, r4, r5, lr}
  404eb2:	4c07      	ldr	r4, [pc, #28]	; (404ed0 <_sbrk_r+0x20>)
  404eb4:	2300      	movs	r3, #0
  404eb6:	4605      	mov	r5, r0
  404eb8:	4608      	mov	r0, r1
  404eba:	6023      	str	r3, [r4, #0]
  404ebc:	f7fc fa30 	bl	401320 <_sbrk>
  404ec0:	1c43      	adds	r3, r0, #1
  404ec2:	d000      	beq.n	404ec6 <_sbrk_r+0x16>
  404ec4:	bd38      	pop	{r3, r4, r5, pc}
  404ec6:	6823      	ldr	r3, [r4, #0]
  404ec8:	2b00      	cmp	r3, #0
  404eca:	d0fb      	beq.n	404ec4 <_sbrk_r+0x14>
  404ecc:	602b      	str	r3, [r5, #0]
  404ece:	bd38      	pop	{r3, r4, r5, pc}
  404ed0:	20400cdc 	.word	0x20400cdc

00404ed4 <__ssprint_r>:
  404ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ed8:	6893      	ldr	r3, [r2, #8]
  404eda:	b083      	sub	sp, #12
  404edc:	4690      	mov	r8, r2
  404ede:	2b00      	cmp	r3, #0
  404ee0:	d070      	beq.n	404fc4 <__ssprint_r+0xf0>
  404ee2:	4682      	mov	sl, r0
  404ee4:	460c      	mov	r4, r1
  404ee6:	6817      	ldr	r7, [r2, #0]
  404ee8:	688d      	ldr	r5, [r1, #8]
  404eea:	6808      	ldr	r0, [r1, #0]
  404eec:	e042      	b.n	404f74 <__ssprint_r+0xa0>
  404eee:	89a3      	ldrh	r3, [r4, #12]
  404ef0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404ef4:	d02e      	beq.n	404f54 <__ssprint_r+0x80>
  404ef6:	6965      	ldr	r5, [r4, #20]
  404ef8:	6921      	ldr	r1, [r4, #16]
  404efa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  404efe:	eba0 0b01 	sub.w	fp, r0, r1
  404f02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  404f06:	f10b 0001 	add.w	r0, fp, #1
  404f0a:	106d      	asrs	r5, r5, #1
  404f0c:	4430      	add	r0, r6
  404f0e:	42a8      	cmp	r0, r5
  404f10:	462a      	mov	r2, r5
  404f12:	bf84      	itt	hi
  404f14:	4605      	movhi	r5, r0
  404f16:	462a      	movhi	r2, r5
  404f18:	055b      	lsls	r3, r3, #21
  404f1a:	d538      	bpl.n	404f8e <__ssprint_r+0xba>
  404f1c:	4611      	mov	r1, r2
  404f1e:	4650      	mov	r0, sl
  404f20:	f7ff f924 	bl	40416c <_malloc_r>
  404f24:	2800      	cmp	r0, #0
  404f26:	d03c      	beq.n	404fa2 <__ssprint_r+0xce>
  404f28:	465a      	mov	r2, fp
  404f2a:	6921      	ldr	r1, [r4, #16]
  404f2c:	9001      	str	r0, [sp, #4]
  404f2e:	f7ff fc1f 	bl	404770 <memcpy>
  404f32:	89a2      	ldrh	r2, [r4, #12]
  404f34:	9b01      	ldr	r3, [sp, #4]
  404f36:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  404f3a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  404f3e:	81a2      	strh	r2, [r4, #12]
  404f40:	eba5 020b 	sub.w	r2, r5, fp
  404f44:	eb03 000b 	add.w	r0, r3, fp
  404f48:	6165      	str	r5, [r4, #20]
  404f4a:	6123      	str	r3, [r4, #16]
  404f4c:	6020      	str	r0, [r4, #0]
  404f4e:	60a2      	str	r2, [r4, #8]
  404f50:	4635      	mov	r5, r6
  404f52:	46b3      	mov	fp, r6
  404f54:	465a      	mov	r2, fp
  404f56:	4649      	mov	r1, r9
  404f58:	f000 fa18 	bl	40538c <memmove>
  404f5c:	f8d8 3008 	ldr.w	r3, [r8, #8]
  404f60:	68a2      	ldr	r2, [r4, #8]
  404f62:	6820      	ldr	r0, [r4, #0]
  404f64:	1b55      	subs	r5, r2, r5
  404f66:	4458      	add	r0, fp
  404f68:	1b9e      	subs	r6, r3, r6
  404f6a:	60a5      	str	r5, [r4, #8]
  404f6c:	6020      	str	r0, [r4, #0]
  404f6e:	f8c8 6008 	str.w	r6, [r8, #8]
  404f72:	b33e      	cbz	r6, 404fc4 <__ssprint_r+0xf0>
  404f74:	687e      	ldr	r6, [r7, #4]
  404f76:	463b      	mov	r3, r7
  404f78:	3708      	adds	r7, #8
  404f7a:	2e00      	cmp	r6, #0
  404f7c:	d0fa      	beq.n	404f74 <__ssprint_r+0xa0>
  404f7e:	42ae      	cmp	r6, r5
  404f80:	f8d3 9000 	ldr.w	r9, [r3]
  404f84:	46ab      	mov	fp, r5
  404f86:	d2b2      	bcs.n	404eee <__ssprint_r+0x1a>
  404f88:	4635      	mov	r5, r6
  404f8a:	46b3      	mov	fp, r6
  404f8c:	e7e2      	b.n	404f54 <__ssprint_r+0x80>
  404f8e:	4650      	mov	r0, sl
  404f90:	f000 fa60 	bl	405454 <_realloc_r>
  404f94:	4603      	mov	r3, r0
  404f96:	2800      	cmp	r0, #0
  404f98:	d1d2      	bne.n	404f40 <__ssprint_r+0x6c>
  404f9a:	6921      	ldr	r1, [r4, #16]
  404f9c:	4650      	mov	r0, sl
  404f9e:	f000 f8f9 	bl	405194 <_free_r>
  404fa2:	230c      	movs	r3, #12
  404fa4:	f8ca 3000 	str.w	r3, [sl]
  404fa8:	89a3      	ldrh	r3, [r4, #12]
  404faa:	2200      	movs	r2, #0
  404fac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404fb0:	f04f 30ff 	mov.w	r0, #4294967295
  404fb4:	81a3      	strh	r3, [r4, #12]
  404fb6:	f8c8 2008 	str.w	r2, [r8, #8]
  404fba:	f8c8 2004 	str.w	r2, [r8, #4]
  404fbe:	b003      	add	sp, #12
  404fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404fc4:	2000      	movs	r0, #0
  404fc6:	f8c8 0004 	str.w	r0, [r8, #4]
  404fca:	b003      	add	sp, #12
  404fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404fd0 <__register_exitproc>:
  404fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404fd4:	4d2c      	ldr	r5, [pc, #176]	; (405088 <__register_exitproc+0xb8>)
  404fd6:	4606      	mov	r6, r0
  404fd8:	6828      	ldr	r0, [r5, #0]
  404fda:	4698      	mov	r8, r3
  404fdc:	460f      	mov	r7, r1
  404fde:	4691      	mov	r9, r2
  404fe0:	f7ff f8c0 	bl	404164 <__retarget_lock_acquire_recursive>
  404fe4:	4b29      	ldr	r3, [pc, #164]	; (40508c <__register_exitproc+0xbc>)
  404fe6:	681c      	ldr	r4, [r3, #0]
  404fe8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  404fec:	2b00      	cmp	r3, #0
  404fee:	d03e      	beq.n	40506e <__register_exitproc+0x9e>
  404ff0:	685a      	ldr	r2, [r3, #4]
  404ff2:	2a1f      	cmp	r2, #31
  404ff4:	dc1c      	bgt.n	405030 <__register_exitproc+0x60>
  404ff6:	f102 0e01 	add.w	lr, r2, #1
  404ffa:	b176      	cbz	r6, 40501a <__register_exitproc+0x4a>
  404ffc:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405000:	2401      	movs	r4, #1
  405002:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  405006:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40500a:	4094      	lsls	r4, r2
  40500c:	4320      	orrs	r0, r4
  40500e:	2e02      	cmp	r6, #2
  405010:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405014:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405018:	d023      	beq.n	405062 <__register_exitproc+0x92>
  40501a:	3202      	adds	r2, #2
  40501c:	f8c3 e004 	str.w	lr, [r3, #4]
  405020:	6828      	ldr	r0, [r5, #0]
  405022:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  405026:	f7ff f89f 	bl	404168 <__retarget_lock_release_recursive>
  40502a:	2000      	movs	r0, #0
  40502c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405030:	4b17      	ldr	r3, [pc, #92]	; (405090 <__register_exitproc+0xc0>)
  405032:	b30b      	cbz	r3, 405078 <__register_exitproc+0xa8>
  405034:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405038:	f3af 8000 	nop.w
  40503c:	4603      	mov	r3, r0
  40503e:	b1d8      	cbz	r0, 405078 <__register_exitproc+0xa8>
  405040:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405044:	6002      	str	r2, [r0, #0]
  405046:	2100      	movs	r1, #0
  405048:	6041      	str	r1, [r0, #4]
  40504a:	460a      	mov	r2, r1
  40504c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405050:	f04f 0e01 	mov.w	lr, #1
  405054:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405058:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40505c:	2e00      	cmp	r6, #0
  40505e:	d0dc      	beq.n	40501a <__register_exitproc+0x4a>
  405060:	e7cc      	b.n	404ffc <__register_exitproc+0x2c>
  405062:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  405066:	430c      	orrs	r4, r1
  405068:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40506c:	e7d5      	b.n	40501a <__register_exitproc+0x4a>
  40506e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405072:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  405076:	e7bb      	b.n	404ff0 <__register_exitproc+0x20>
  405078:	6828      	ldr	r0, [r5, #0]
  40507a:	f7ff f875 	bl	404168 <__retarget_lock_release_recursive>
  40507e:	f04f 30ff 	mov.w	r0, #4294967295
  405082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405086:	bf00      	nop
  405088:	20400458 	.word	0x20400458
  40508c:	00406b30 	.word	0x00406b30
  405090:	00000000 	.word	0x00000000

00405094 <_calloc_r>:
  405094:	b510      	push	{r4, lr}
  405096:	fb02 f101 	mul.w	r1, r2, r1
  40509a:	f7ff f867 	bl	40416c <_malloc_r>
  40509e:	4604      	mov	r4, r0
  4050a0:	b1d8      	cbz	r0, 4050da <_calloc_r+0x46>
  4050a2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4050a6:	f022 0203 	bic.w	r2, r2, #3
  4050aa:	3a04      	subs	r2, #4
  4050ac:	2a24      	cmp	r2, #36	; 0x24
  4050ae:	d818      	bhi.n	4050e2 <_calloc_r+0x4e>
  4050b0:	2a13      	cmp	r2, #19
  4050b2:	d914      	bls.n	4050de <_calloc_r+0x4a>
  4050b4:	2300      	movs	r3, #0
  4050b6:	2a1b      	cmp	r2, #27
  4050b8:	6003      	str	r3, [r0, #0]
  4050ba:	6043      	str	r3, [r0, #4]
  4050bc:	d916      	bls.n	4050ec <_calloc_r+0x58>
  4050be:	2a24      	cmp	r2, #36	; 0x24
  4050c0:	6083      	str	r3, [r0, #8]
  4050c2:	60c3      	str	r3, [r0, #12]
  4050c4:	bf11      	iteee	ne
  4050c6:	f100 0210 	addne.w	r2, r0, #16
  4050ca:	6103      	streq	r3, [r0, #16]
  4050cc:	6143      	streq	r3, [r0, #20]
  4050ce:	f100 0218 	addeq.w	r2, r0, #24
  4050d2:	2300      	movs	r3, #0
  4050d4:	6013      	str	r3, [r2, #0]
  4050d6:	6053      	str	r3, [r2, #4]
  4050d8:	6093      	str	r3, [r2, #8]
  4050da:	4620      	mov	r0, r4
  4050dc:	bd10      	pop	{r4, pc}
  4050de:	4602      	mov	r2, r0
  4050e0:	e7f7      	b.n	4050d2 <_calloc_r+0x3e>
  4050e2:	2100      	movs	r1, #0
  4050e4:	f7fc fd28 	bl	401b38 <memset>
  4050e8:	4620      	mov	r0, r4
  4050ea:	bd10      	pop	{r4, pc}
  4050ec:	f100 0208 	add.w	r2, r0, #8
  4050f0:	e7ef      	b.n	4050d2 <_calloc_r+0x3e>
  4050f2:	bf00      	nop

004050f4 <_malloc_trim_r>:
  4050f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4050f6:	4f24      	ldr	r7, [pc, #144]	; (405188 <_malloc_trim_r+0x94>)
  4050f8:	460c      	mov	r4, r1
  4050fa:	4606      	mov	r6, r0
  4050fc:	f7ff fbd2 	bl	4048a4 <__malloc_lock>
  405100:	68bb      	ldr	r3, [r7, #8]
  405102:	685d      	ldr	r5, [r3, #4]
  405104:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405108:	310f      	adds	r1, #15
  40510a:	f025 0503 	bic.w	r5, r5, #3
  40510e:	4429      	add	r1, r5
  405110:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405114:	f021 010f 	bic.w	r1, r1, #15
  405118:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40511c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405120:	db07      	blt.n	405132 <_malloc_trim_r+0x3e>
  405122:	2100      	movs	r1, #0
  405124:	4630      	mov	r0, r6
  405126:	f7ff fec3 	bl	404eb0 <_sbrk_r>
  40512a:	68bb      	ldr	r3, [r7, #8]
  40512c:	442b      	add	r3, r5
  40512e:	4298      	cmp	r0, r3
  405130:	d004      	beq.n	40513c <_malloc_trim_r+0x48>
  405132:	4630      	mov	r0, r6
  405134:	f7ff fbbc 	bl	4048b0 <__malloc_unlock>
  405138:	2000      	movs	r0, #0
  40513a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40513c:	4261      	negs	r1, r4
  40513e:	4630      	mov	r0, r6
  405140:	f7ff feb6 	bl	404eb0 <_sbrk_r>
  405144:	3001      	adds	r0, #1
  405146:	d00d      	beq.n	405164 <_malloc_trim_r+0x70>
  405148:	4b10      	ldr	r3, [pc, #64]	; (40518c <_malloc_trim_r+0x98>)
  40514a:	68ba      	ldr	r2, [r7, #8]
  40514c:	6819      	ldr	r1, [r3, #0]
  40514e:	1b2d      	subs	r5, r5, r4
  405150:	f045 0501 	orr.w	r5, r5, #1
  405154:	4630      	mov	r0, r6
  405156:	1b09      	subs	r1, r1, r4
  405158:	6055      	str	r5, [r2, #4]
  40515a:	6019      	str	r1, [r3, #0]
  40515c:	f7ff fba8 	bl	4048b0 <__malloc_unlock>
  405160:	2001      	movs	r0, #1
  405162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405164:	2100      	movs	r1, #0
  405166:	4630      	mov	r0, r6
  405168:	f7ff fea2 	bl	404eb0 <_sbrk_r>
  40516c:	68ba      	ldr	r2, [r7, #8]
  40516e:	1a83      	subs	r3, r0, r2
  405170:	2b0f      	cmp	r3, #15
  405172:	ddde      	ble.n	405132 <_malloc_trim_r+0x3e>
  405174:	4c06      	ldr	r4, [pc, #24]	; (405190 <_malloc_trim_r+0x9c>)
  405176:	4905      	ldr	r1, [pc, #20]	; (40518c <_malloc_trim_r+0x98>)
  405178:	6824      	ldr	r4, [r4, #0]
  40517a:	f043 0301 	orr.w	r3, r3, #1
  40517e:	1b00      	subs	r0, r0, r4
  405180:	6053      	str	r3, [r2, #4]
  405182:	6008      	str	r0, [r1, #0]
  405184:	e7d5      	b.n	405132 <_malloc_trim_r+0x3e>
  405186:	bf00      	nop
  405188:	2040045c 	.word	0x2040045c
  40518c:	20400c7c 	.word	0x20400c7c
  405190:	20400864 	.word	0x20400864

00405194 <_free_r>:
  405194:	2900      	cmp	r1, #0
  405196:	d044      	beq.n	405222 <_free_r+0x8e>
  405198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40519c:	460d      	mov	r5, r1
  40519e:	4680      	mov	r8, r0
  4051a0:	f7ff fb80 	bl	4048a4 <__malloc_lock>
  4051a4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4051a8:	4969      	ldr	r1, [pc, #420]	; (405350 <_free_r+0x1bc>)
  4051aa:	f027 0301 	bic.w	r3, r7, #1
  4051ae:	f1a5 0408 	sub.w	r4, r5, #8
  4051b2:	18e2      	adds	r2, r4, r3
  4051b4:	688e      	ldr	r6, [r1, #8]
  4051b6:	6850      	ldr	r0, [r2, #4]
  4051b8:	42b2      	cmp	r2, r6
  4051ba:	f020 0003 	bic.w	r0, r0, #3
  4051be:	d05e      	beq.n	40527e <_free_r+0xea>
  4051c0:	07fe      	lsls	r6, r7, #31
  4051c2:	6050      	str	r0, [r2, #4]
  4051c4:	d40b      	bmi.n	4051de <_free_r+0x4a>
  4051c6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4051ca:	1be4      	subs	r4, r4, r7
  4051cc:	f101 0e08 	add.w	lr, r1, #8
  4051d0:	68a5      	ldr	r5, [r4, #8]
  4051d2:	4575      	cmp	r5, lr
  4051d4:	443b      	add	r3, r7
  4051d6:	d06d      	beq.n	4052b4 <_free_r+0x120>
  4051d8:	68e7      	ldr	r7, [r4, #12]
  4051da:	60ef      	str	r7, [r5, #12]
  4051dc:	60bd      	str	r5, [r7, #8]
  4051de:	1815      	adds	r5, r2, r0
  4051e0:	686d      	ldr	r5, [r5, #4]
  4051e2:	07ed      	lsls	r5, r5, #31
  4051e4:	d53e      	bpl.n	405264 <_free_r+0xd0>
  4051e6:	f043 0201 	orr.w	r2, r3, #1
  4051ea:	6062      	str	r2, [r4, #4]
  4051ec:	50e3      	str	r3, [r4, r3]
  4051ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4051f2:	d217      	bcs.n	405224 <_free_r+0x90>
  4051f4:	08db      	lsrs	r3, r3, #3
  4051f6:	1c58      	adds	r0, r3, #1
  4051f8:	109a      	asrs	r2, r3, #2
  4051fa:	684d      	ldr	r5, [r1, #4]
  4051fc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405200:	60a7      	str	r7, [r4, #8]
  405202:	2301      	movs	r3, #1
  405204:	4093      	lsls	r3, r2
  405206:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40520a:	432b      	orrs	r3, r5
  40520c:	3a08      	subs	r2, #8
  40520e:	60e2      	str	r2, [r4, #12]
  405210:	604b      	str	r3, [r1, #4]
  405212:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405216:	60fc      	str	r4, [r7, #12]
  405218:	4640      	mov	r0, r8
  40521a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40521e:	f7ff bb47 	b.w	4048b0 <__malloc_unlock>
  405222:	4770      	bx	lr
  405224:	0a5a      	lsrs	r2, r3, #9
  405226:	2a04      	cmp	r2, #4
  405228:	d852      	bhi.n	4052d0 <_free_r+0x13c>
  40522a:	099a      	lsrs	r2, r3, #6
  40522c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405230:	00ff      	lsls	r7, r7, #3
  405232:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405236:	19c8      	adds	r0, r1, r7
  405238:	59ca      	ldr	r2, [r1, r7]
  40523a:	3808      	subs	r0, #8
  40523c:	4290      	cmp	r0, r2
  40523e:	d04f      	beq.n	4052e0 <_free_r+0x14c>
  405240:	6851      	ldr	r1, [r2, #4]
  405242:	f021 0103 	bic.w	r1, r1, #3
  405246:	428b      	cmp	r3, r1
  405248:	d232      	bcs.n	4052b0 <_free_r+0x11c>
  40524a:	6892      	ldr	r2, [r2, #8]
  40524c:	4290      	cmp	r0, r2
  40524e:	d1f7      	bne.n	405240 <_free_r+0xac>
  405250:	68c3      	ldr	r3, [r0, #12]
  405252:	60a0      	str	r0, [r4, #8]
  405254:	60e3      	str	r3, [r4, #12]
  405256:	609c      	str	r4, [r3, #8]
  405258:	60c4      	str	r4, [r0, #12]
  40525a:	4640      	mov	r0, r8
  40525c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405260:	f7ff bb26 	b.w	4048b0 <__malloc_unlock>
  405264:	6895      	ldr	r5, [r2, #8]
  405266:	4f3b      	ldr	r7, [pc, #236]	; (405354 <_free_r+0x1c0>)
  405268:	42bd      	cmp	r5, r7
  40526a:	4403      	add	r3, r0
  40526c:	d040      	beq.n	4052f0 <_free_r+0x15c>
  40526e:	68d0      	ldr	r0, [r2, #12]
  405270:	60e8      	str	r0, [r5, #12]
  405272:	f043 0201 	orr.w	r2, r3, #1
  405276:	6085      	str	r5, [r0, #8]
  405278:	6062      	str	r2, [r4, #4]
  40527a:	50e3      	str	r3, [r4, r3]
  40527c:	e7b7      	b.n	4051ee <_free_r+0x5a>
  40527e:	07ff      	lsls	r7, r7, #31
  405280:	4403      	add	r3, r0
  405282:	d407      	bmi.n	405294 <_free_r+0x100>
  405284:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405288:	1aa4      	subs	r4, r4, r2
  40528a:	4413      	add	r3, r2
  40528c:	68a0      	ldr	r0, [r4, #8]
  40528e:	68e2      	ldr	r2, [r4, #12]
  405290:	60c2      	str	r2, [r0, #12]
  405292:	6090      	str	r0, [r2, #8]
  405294:	4a30      	ldr	r2, [pc, #192]	; (405358 <_free_r+0x1c4>)
  405296:	6812      	ldr	r2, [r2, #0]
  405298:	f043 0001 	orr.w	r0, r3, #1
  40529c:	4293      	cmp	r3, r2
  40529e:	6060      	str	r0, [r4, #4]
  4052a0:	608c      	str	r4, [r1, #8]
  4052a2:	d3b9      	bcc.n	405218 <_free_r+0x84>
  4052a4:	4b2d      	ldr	r3, [pc, #180]	; (40535c <_free_r+0x1c8>)
  4052a6:	4640      	mov	r0, r8
  4052a8:	6819      	ldr	r1, [r3, #0]
  4052aa:	f7ff ff23 	bl	4050f4 <_malloc_trim_r>
  4052ae:	e7b3      	b.n	405218 <_free_r+0x84>
  4052b0:	4610      	mov	r0, r2
  4052b2:	e7cd      	b.n	405250 <_free_r+0xbc>
  4052b4:	1811      	adds	r1, r2, r0
  4052b6:	6849      	ldr	r1, [r1, #4]
  4052b8:	07c9      	lsls	r1, r1, #31
  4052ba:	d444      	bmi.n	405346 <_free_r+0x1b2>
  4052bc:	6891      	ldr	r1, [r2, #8]
  4052be:	68d2      	ldr	r2, [r2, #12]
  4052c0:	60ca      	str	r2, [r1, #12]
  4052c2:	4403      	add	r3, r0
  4052c4:	f043 0001 	orr.w	r0, r3, #1
  4052c8:	6091      	str	r1, [r2, #8]
  4052ca:	6060      	str	r0, [r4, #4]
  4052cc:	50e3      	str	r3, [r4, r3]
  4052ce:	e7a3      	b.n	405218 <_free_r+0x84>
  4052d0:	2a14      	cmp	r2, #20
  4052d2:	d816      	bhi.n	405302 <_free_r+0x16e>
  4052d4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4052d8:	00ff      	lsls	r7, r7, #3
  4052da:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4052de:	e7aa      	b.n	405236 <_free_r+0xa2>
  4052e0:	10aa      	asrs	r2, r5, #2
  4052e2:	2301      	movs	r3, #1
  4052e4:	684d      	ldr	r5, [r1, #4]
  4052e6:	4093      	lsls	r3, r2
  4052e8:	432b      	orrs	r3, r5
  4052ea:	604b      	str	r3, [r1, #4]
  4052ec:	4603      	mov	r3, r0
  4052ee:	e7b0      	b.n	405252 <_free_r+0xbe>
  4052f0:	f043 0201 	orr.w	r2, r3, #1
  4052f4:	614c      	str	r4, [r1, #20]
  4052f6:	610c      	str	r4, [r1, #16]
  4052f8:	60e5      	str	r5, [r4, #12]
  4052fa:	60a5      	str	r5, [r4, #8]
  4052fc:	6062      	str	r2, [r4, #4]
  4052fe:	50e3      	str	r3, [r4, r3]
  405300:	e78a      	b.n	405218 <_free_r+0x84>
  405302:	2a54      	cmp	r2, #84	; 0x54
  405304:	d806      	bhi.n	405314 <_free_r+0x180>
  405306:	0b1a      	lsrs	r2, r3, #12
  405308:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40530c:	00ff      	lsls	r7, r7, #3
  40530e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405312:	e790      	b.n	405236 <_free_r+0xa2>
  405314:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405318:	d806      	bhi.n	405328 <_free_r+0x194>
  40531a:	0bda      	lsrs	r2, r3, #15
  40531c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405320:	00ff      	lsls	r7, r7, #3
  405322:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405326:	e786      	b.n	405236 <_free_r+0xa2>
  405328:	f240 5054 	movw	r0, #1364	; 0x554
  40532c:	4282      	cmp	r2, r0
  40532e:	d806      	bhi.n	40533e <_free_r+0x1aa>
  405330:	0c9a      	lsrs	r2, r3, #18
  405332:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405336:	00ff      	lsls	r7, r7, #3
  405338:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40533c:	e77b      	b.n	405236 <_free_r+0xa2>
  40533e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405342:	257e      	movs	r5, #126	; 0x7e
  405344:	e777      	b.n	405236 <_free_r+0xa2>
  405346:	f043 0101 	orr.w	r1, r3, #1
  40534a:	6061      	str	r1, [r4, #4]
  40534c:	6013      	str	r3, [r2, #0]
  40534e:	e763      	b.n	405218 <_free_r+0x84>
  405350:	2040045c 	.word	0x2040045c
  405354:	20400464 	.word	0x20400464
  405358:	20400868 	.word	0x20400868
  40535c:	20400cac 	.word	0x20400cac

00405360 <__ascii_mbtowc>:
  405360:	b082      	sub	sp, #8
  405362:	b149      	cbz	r1, 405378 <__ascii_mbtowc+0x18>
  405364:	b15a      	cbz	r2, 40537e <__ascii_mbtowc+0x1e>
  405366:	b16b      	cbz	r3, 405384 <__ascii_mbtowc+0x24>
  405368:	7813      	ldrb	r3, [r2, #0]
  40536a:	600b      	str	r3, [r1, #0]
  40536c:	7812      	ldrb	r2, [r2, #0]
  40536e:	1c10      	adds	r0, r2, #0
  405370:	bf18      	it	ne
  405372:	2001      	movne	r0, #1
  405374:	b002      	add	sp, #8
  405376:	4770      	bx	lr
  405378:	a901      	add	r1, sp, #4
  40537a:	2a00      	cmp	r2, #0
  40537c:	d1f3      	bne.n	405366 <__ascii_mbtowc+0x6>
  40537e:	4610      	mov	r0, r2
  405380:	b002      	add	sp, #8
  405382:	4770      	bx	lr
  405384:	f06f 0001 	mvn.w	r0, #1
  405388:	e7f4      	b.n	405374 <__ascii_mbtowc+0x14>
  40538a:	bf00      	nop

0040538c <memmove>:
  40538c:	4288      	cmp	r0, r1
  40538e:	b5f0      	push	{r4, r5, r6, r7, lr}
  405390:	d90d      	bls.n	4053ae <memmove+0x22>
  405392:	188b      	adds	r3, r1, r2
  405394:	4298      	cmp	r0, r3
  405396:	d20a      	bcs.n	4053ae <memmove+0x22>
  405398:	1884      	adds	r4, r0, r2
  40539a:	2a00      	cmp	r2, #0
  40539c:	d051      	beq.n	405442 <memmove+0xb6>
  40539e:	4622      	mov	r2, r4
  4053a0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4053a4:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4053a8:	4299      	cmp	r1, r3
  4053aa:	d1f9      	bne.n	4053a0 <memmove+0x14>
  4053ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4053ae:	2a0f      	cmp	r2, #15
  4053b0:	d948      	bls.n	405444 <memmove+0xb8>
  4053b2:	ea41 0300 	orr.w	r3, r1, r0
  4053b6:	079b      	lsls	r3, r3, #30
  4053b8:	d146      	bne.n	405448 <memmove+0xbc>
  4053ba:	f100 0410 	add.w	r4, r0, #16
  4053be:	f101 0310 	add.w	r3, r1, #16
  4053c2:	4615      	mov	r5, r2
  4053c4:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4053c8:	f844 6c10 	str.w	r6, [r4, #-16]
  4053cc:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4053d0:	f844 6c0c 	str.w	r6, [r4, #-12]
  4053d4:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4053d8:	f844 6c08 	str.w	r6, [r4, #-8]
  4053dc:	3d10      	subs	r5, #16
  4053de:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4053e2:	f844 6c04 	str.w	r6, [r4, #-4]
  4053e6:	2d0f      	cmp	r5, #15
  4053e8:	f103 0310 	add.w	r3, r3, #16
  4053ec:	f104 0410 	add.w	r4, r4, #16
  4053f0:	d8e8      	bhi.n	4053c4 <memmove+0x38>
  4053f2:	f1a2 0310 	sub.w	r3, r2, #16
  4053f6:	f023 030f 	bic.w	r3, r3, #15
  4053fa:	f002 0e0f 	and.w	lr, r2, #15
  4053fe:	3310      	adds	r3, #16
  405400:	f1be 0f03 	cmp.w	lr, #3
  405404:	4419      	add	r1, r3
  405406:	4403      	add	r3, r0
  405408:	d921      	bls.n	40544e <memmove+0xc2>
  40540a:	1f1e      	subs	r6, r3, #4
  40540c:	460d      	mov	r5, r1
  40540e:	4674      	mov	r4, lr
  405410:	3c04      	subs	r4, #4
  405412:	f855 7b04 	ldr.w	r7, [r5], #4
  405416:	f846 7f04 	str.w	r7, [r6, #4]!
  40541a:	2c03      	cmp	r4, #3
  40541c:	d8f8      	bhi.n	405410 <memmove+0x84>
  40541e:	f1ae 0404 	sub.w	r4, lr, #4
  405422:	f024 0403 	bic.w	r4, r4, #3
  405426:	3404      	adds	r4, #4
  405428:	4421      	add	r1, r4
  40542a:	4423      	add	r3, r4
  40542c:	f002 0203 	and.w	r2, r2, #3
  405430:	b162      	cbz	r2, 40544c <memmove+0xc0>
  405432:	3b01      	subs	r3, #1
  405434:	440a      	add	r2, r1
  405436:	f811 4b01 	ldrb.w	r4, [r1], #1
  40543a:	f803 4f01 	strb.w	r4, [r3, #1]!
  40543e:	428a      	cmp	r2, r1
  405440:	d1f9      	bne.n	405436 <memmove+0xaa>
  405442:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405444:	4603      	mov	r3, r0
  405446:	e7f3      	b.n	405430 <memmove+0xa4>
  405448:	4603      	mov	r3, r0
  40544a:	e7f2      	b.n	405432 <memmove+0xa6>
  40544c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40544e:	4672      	mov	r2, lr
  405450:	e7ee      	b.n	405430 <memmove+0xa4>
  405452:	bf00      	nop

00405454 <_realloc_r>:
  405454:	2900      	cmp	r1, #0
  405456:	f000 8095 	beq.w	405584 <_realloc_r+0x130>
  40545a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40545e:	460d      	mov	r5, r1
  405460:	4616      	mov	r6, r2
  405462:	b083      	sub	sp, #12
  405464:	4680      	mov	r8, r0
  405466:	f106 070b 	add.w	r7, r6, #11
  40546a:	f7ff fa1b 	bl	4048a4 <__malloc_lock>
  40546e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405472:	2f16      	cmp	r7, #22
  405474:	f02e 0403 	bic.w	r4, lr, #3
  405478:	f1a5 0908 	sub.w	r9, r5, #8
  40547c:	d83c      	bhi.n	4054f8 <_realloc_r+0xa4>
  40547e:	2210      	movs	r2, #16
  405480:	4617      	mov	r7, r2
  405482:	42be      	cmp	r6, r7
  405484:	d83d      	bhi.n	405502 <_realloc_r+0xae>
  405486:	4294      	cmp	r4, r2
  405488:	da43      	bge.n	405512 <_realloc_r+0xbe>
  40548a:	4bc4      	ldr	r3, [pc, #784]	; (40579c <_realloc_r+0x348>)
  40548c:	6899      	ldr	r1, [r3, #8]
  40548e:	eb09 0004 	add.w	r0, r9, r4
  405492:	4288      	cmp	r0, r1
  405494:	f000 80b4 	beq.w	405600 <_realloc_r+0x1ac>
  405498:	6843      	ldr	r3, [r0, #4]
  40549a:	f023 0101 	bic.w	r1, r3, #1
  40549e:	4401      	add	r1, r0
  4054a0:	6849      	ldr	r1, [r1, #4]
  4054a2:	07c9      	lsls	r1, r1, #31
  4054a4:	d54c      	bpl.n	405540 <_realloc_r+0xec>
  4054a6:	f01e 0f01 	tst.w	lr, #1
  4054aa:	f000 809b 	beq.w	4055e4 <_realloc_r+0x190>
  4054ae:	4631      	mov	r1, r6
  4054b0:	4640      	mov	r0, r8
  4054b2:	f7fe fe5b 	bl	40416c <_malloc_r>
  4054b6:	4606      	mov	r6, r0
  4054b8:	2800      	cmp	r0, #0
  4054ba:	d03a      	beq.n	405532 <_realloc_r+0xde>
  4054bc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4054c0:	f023 0301 	bic.w	r3, r3, #1
  4054c4:	444b      	add	r3, r9
  4054c6:	f1a0 0208 	sub.w	r2, r0, #8
  4054ca:	429a      	cmp	r2, r3
  4054cc:	f000 8121 	beq.w	405712 <_realloc_r+0x2be>
  4054d0:	1f22      	subs	r2, r4, #4
  4054d2:	2a24      	cmp	r2, #36	; 0x24
  4054d4:	f200 8107 	bhi.w	4056e6 <_realloc_r+0x292>
  4054d8:	2a13      	cmp	r2, #19
  4054da:	f200 80db 	bhi.w	405694 <_realloc_r+0x240>
  4054de:	4603      	mov	r3, r0
  4054e0:	462a      	mov	r2, r5
  4054e2:	6811      	ldr	r1, [r2, #0]
  4054e4:	6019      	str	r1, [r3, #0]
  4054e6:	6851      	ldr	r1, [r2, #4]
  4054e8:	6059      	str	r1, [r3, #4]
  4054ea:	6892      	ldr	r2, [r2, #8]
  4054ec:	609a      	str	r2, [r3, #8]
  4054ee:	4629      	mov	r1, r5
  4054f0:	4640      	mov	r0, r8
  4054f2:	f7ff fe4f 	bl	405194 <_free_r>
  4054f6:	e01c      	b.n	405532 <_realloc_r+0xde>
  4054f8:	f027 0707 	bic.w	r7, r7, #7
  4054fc:	2f00      	cmp	r7, #0
  4054fe:	463a      	mov	r2, r7
  405500:	dabf      	bge.n	405482 <_realloc_r+0x2e>
  405502:	2600      	movs	r6, #0
  405504:	230c      	movs	r3, #12
  405506:	4630      	mov	r0, r6
  405508:	f8c8 3000 	str.w	r3, [r8]
  40550c:	b003      	add	sp, #12
  40550e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405512:	462e      	mov	r6, r5
  405514:	1be3      	subs	r3, r4, r7
  405516:	2b0f      	cmp	r3, #15
  405518:	d81e      	bhi.n	405558 <_realloc_r+0x104>
  40551a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40551e:	f003 0301 	and.w	r3, r3, #1
  405522:	4323      	orrs	r3, r4
  405524:	444c      	add	r4, r9
  405526:	f8c9 3004 	str.w	r3, [r9, #4]
  40552a:	6863      	ldr	r3, [r4, #4]
  40552c:	f043 0301 	orr.w	r3, r3, #1
  405530:	6063      	str	r3, [r4, #4]
  405532:	4640      	mov	r0, r8
  405534:	f7ff f9bc 	bl	4048b0 <__malloc_unlock>
  405538:	4630      	mov	r0, r6
  40553a:	b003      	add	sp, #12
  40553c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405540:	f023 0303 	bic.w	r3, r3, #3
  405544:	18e1      	adds	r1, r4, r3
  405546:	4291      	cmp	r1, r2
  405548:	db1f      	blt.n	40558a <_realloc_r+0x136>
  40554a:	68c3      	ldr	r3, [r0, #12]
  40554c:	6882      	ldr	r2, [r0, #8]
  40554e:	462e      	mov	r6, r5
  405550:	60d3      	str	r3, [r2, #12]
  405552:	460c      	mov	r4, r1
  405554:	609a      	str	r2, [r3, #8]
  405556:	e7dd      	b.n	405514 <_realloc_r+0xc0>
  405558:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40555c:	eb09 0107 	add.w	r1, r9, r7
  405560:	f002 0201 	and.w	r2, r2, #1
  405564:	444c      	add	r4, r9
  405566:	f043 0301 	orr.w	r3, r3, #1
  40556a:	4317      	orrs	r7, r2
  40556c:	f8c9 7004 	str.w	r7, [r9, #4]
  405570:	604b      	str	r3, [r1, #4]
  405572:	6863      	ldr	r3, [r4, #4]
  405574:	f043 0301 	orr.w	r3, r3, #1
  405578:	3108      	adds	r1, #8
  40557a:	6063      	str	r3, [r4, #4]
  40557c:	4640      	mov	r0, r8
  40557e:	f7ff fe09 	bl	405194 <_free_r>
  405582:	e7d6      	b.n	405532 <_realloc_r+0xde>
  405584:	4611      	mov	r1, r2
  405586:	f7fe bdf1 	b.w	40416c <_malloc_r>
  40558a:	f01e 0f01 	tst.w	lr, #1
  40558e:	d18e      	bne.n	4054ae <_realloc_r+0x5a>
  405590:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405594:	eba9 0a01 	sub.w	sl, r9, r1
  405598:	f8da 1004 	ldr.w	r1, [sl, #4]
  40559c:	f021 0103 	bic.w	r1, r1, #3
  4055a0:	440b      	add	r3, r1
  4055a2:	4423      	add	r3, r4
  4055a4:	4293      	cmp	r3, r2
  4055a6:	db25      	blt.n	4055f4 <_realloc_r+0x1a0>
  4055a8:	68c2      	ldr	r2, [r0, #12]
  4055aa:	6881      	ldr	r1, [r0, #8]
  4055ac:	4656      	mov	r6, sl
  4055ae:	60ca      	str	r2, [r1, #12]
  4055b0:	6091      	str	r1, [r2, #8]
  4055b2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4055b6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4055ba:	1f22      	subs	r2, r4, #4
  4055bc:	2a24      	cmp	r2, #36	; 0x24
  4055be:	60c1      	str	r1, [r0, #12]
  4055c0:	6088      	str	r0, [r1, #8]
  4055c2:	f200 8094 	bhi.w	4056ee <_realloc_r+0x29a>
  4055c6:	2a13      	cmp	r2, #19
  4055c8:	d96f      	bls.n	4056aa <_realloc_r+0x256>
  4055ca:	6829      	ldr	r1, [r5, #0]
  4055cc:	f8ca 1008 	str.w	r1, [sl, #8]
  4055d0:	6869      	ldr	r1, [r5, #4]
  4055d2:	f8ca 100c 	str.w	r1, [sl, #12]
  4055d6:	2a1b      	cmp	r2, #27
  4055d8:	f200 80a2 	bhi.w	405720 <_realloc_r+0x2cc>
  4055dc:	3508      	adds	r5, #8
  4055de:	f10a 0210 	add.w	r2, sl, #16
  4055e2:	e063      	b.n	4056ac <_realloc_r+0x258>
  4055e4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4055e8:	eba9 0a03 	sub.w	sl, r9, r3
  4055ec:	f8da 1004 	ldr.w	r1, [sl, #4]
  4055f0:	f021 0103 	bic.w	r1, r1, #3
  4055f4:	1863      	adds	r3, r4, r1
  4055f6:	4293      	cmp	r3, r2
  4055f8:	f6ff af59 	blt.w	4054ae <_realloc_r+0x5a>
  4055fc:	4656      	mov	r6, sl
  4055fe:	e7d8      	b.n	4055b2 <_realloc_r+0x15e>
  405600:	6841      	ldr	r1, [r0, #4]
  405602:	f021 0b03 	bic.w	fp, r1, #3
  405606:	44a3      	add	fp, r4
  405608:	f107 0010 	add.w	r0, r7, #16
  40560c:	4583      	cmp	fp, r0
  40560e:	da56      	bge.n	4056be <_realloc_r+0x26a>
  405610:	f01e 0f01 	tst.w	lr, #1
  405614:	f47f af4b 	bne.w	4054ae <_realloc_r+0x5a>
  405618:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40561c:	eba9 0a01 	sub.w	sl, r9, r1
  405620:	f8da 1004 	ldr.w	r1, [sl, #4]
  405624:	f021 0103 	bic.w	r1, r1, #3
  405628:	448b      	add	fp, r1
  40562a:	4558      	cmp	r0, fp
  40562c:	dce2      	bgt.n	4055f4 <_realloc_r+0x1a0>
  40562e:	4656      	mov	r6, sl
  405630:	f8da 100c 	ldr.w	r1, [sl, #12]
  405634:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405638:	1f22      	subs	r2, r4, #4
  40563a:	2a24      	cmp	r2, #36	; 0x24
  40563c:	60c1      	str	r1, [r0, #12]
  40563e:	6088      	str	r0, [r1, #8]
  405640:	f200 808f 	bhi.w	405762 <_realloc_r+0x30e>
  405644:	2a13      	cmp	r2, #19
  405646:	f240 808a 	bls.w	40575e <_realloc_r+0x30a>
  40564a:	6829      	ldr	r1, [r5, #0]
  40564c:	f8ca 1008 	str.w	r1, [sl, #8]
  405650:	6869      	ldr	r1, [r5, #4]
  405652:	f8ca 100c 	str.w	r1, [sl, #12]
  405656:	2a1b      	cmp	r2, #27
  405658:	f200 808a 	bhi.w	405770 <_realloc_r+0x31c>
  40565c:	3508      	adds	r5, #8
  40565e:	f10a 0210 	add.w	r2, sl, #16
  405662:	6829      	ldr	r1, [r5, #0]
  405664:	6011      	str	r1, [r2, #0]
  405666:	6869      	ldr	r1, [r5, #4]
  405668:	6051      	str	r1, [r2, #4]
  40566a:	68a9      	ldr	r1, [r5, #8]
  40566c:	6091      	str	r1, [r2, #8]
  40566e:	eb0a 0107 	add.w	r1, sl, r7
  405672:	ebab 0207 	sub.w	r2, fp, r7
  405676:	f042 0201 	orr.w	r2, r2, #1
  40567a:	6099      	str	r1, [r3, #8]
  40567c:	604a      	str	r2, [r1, #4]
  40567e:	f8da 3004 	ldr.w	r3, [sl, #4]
  405682:	f003 0301 	and.w	r3, r3, #1
  405686:	431f      	orrs	r7, r3
  405688:	4640      	mov	r0, r8
  40568a:	f8ca 7004 	str.w	r7, [sl, #4]
  40568e:	f7ff f90f 	bl	4048b0 <__malloc_unlock>
  405692:	e751      	b.n	405538 <_realloc_r+0xe4>
  405694:	682b      	ldr	r3, [r5, #0]
  405696:	6003      	str	r3, [r0, #0]
  405698:	686b      	ldr	r3, [r5, #4]
  40569a:	6043      	str	r3, [r0, #4]
  40569c:	2a1b      	cmp	r2, #27
  40569e:	d82d      	bhi.n	4056fc <_realloc_r+0x2a8>
  4056a0:	f100 0308 	add.w	r3, r0, #8
  4056a4:	f105 0208 	add.w	r2, r5, #8
  4056a8:	e71b      	b.n	4054e2 <_realloc_r+0x8e>
  4056aa:	4632      	mov	r2, r6
  4056ac:	6829      	ldr	r1, [r5, #0]
  4056ae:	6011      	str	r1, [r2, #0]
  4056b0:	6869      	ldr	r1, [r5, #4]
  4056b2:	6051      	str	r1, [r2, #4]
  4056b4:	68a9      	ldr	r1, [r5, #8]
  4056b6:	6091      	str	r1, [r2, #8]
  4056b8:	461c      	mov	r4, r3
  4056ba:	46d1      	mov	r9, sl
  4056bc:	e72a      	b.n	405514 <_realloc_r+0xc0>
  4056be:	eb09 0107 	add.w	r1, r9, r7
  4056c2:	ebab 0b07 	sub.w	fp, fp, r7
  4056c6:	f04b 0201 	orr.w	r2, fp, #1
  4056ca:	6099      	str	r1, [r3, #8]
  4056cc:	604a      	str	r2, [r1, #4]
  4056ce:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4056d2:	f003 0301 	and.w	r3, r3, #1
  4056d6:	431f      	orrs	r7, r3
  4056d8:	4640      	mov	r0, r8
  4056da:	f845 7c04 	str.w	r7, [r5, #-4]
  4056de:	f7ff f8e7 	bl	4048b0 <__malloc_unlock>
  4056e2:	462e      	mov	r6, r5
  4056e4:	e728      	b.n	405538 <_realloc_r+0xe4>
  4056e6:	4629      	mov	r1, r5
  4056e8:	f7ff fe50 	bl	40538c <memmove>
  4056ec:	e6ff      	b.n	4054ee <_realloc_r+0x9a>
  4056ee:	4629      	mov	r1, r5
  4056f0:	4630      	mov	r0, r6
  4056f2:	461c      	mov	r4, r3
  4056f4:	46d1      	mov	r9, sl
  4056f6:	f7ff fe49 	bl	40538c <memmove>
  4056fa:	e70b      	b.n	405514 <_realloc_r+0xc0>
  4056fc:	68ab      	ldr	r3, [r5, #8]
  4056fe:	6083      	str	r3, [r0, #8]
  405700:	68eb      	ldr	r3, [r5, #12]
  405702:	60c3      	str	r3, [r0, #12]
  405704:	2a24      	cmp	r2, #36	; 0x24
  405706:	d017      	beq.n	405738 <_realloc_r+0x2e4>
  405708:	f100 0310 	add.w	r3, r0, #16
  40570c:	f105 0210 	add.w	r2, r5, #16
  405710:	e6e7      	b.n	4054e2 <_realloc_r+0x8e>
  405712:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405716:	f023 0303 	bic.w	r3, r3, #3
  40571a:	441c      	add	r4, r3
  40571c:	462e      	mov	r6, r5
  40571e:	e6f9      	b.n	405514 <_realloc_r+0xc0>
  405720:	68a9      	ldr	r1, [r5, #8]
  405722:	f8ca 1010 	str.w	r1, [sl, #16]
  405726:	68e9      	ldr	r1, [r5, #12]
  405728:	f8ca 1014 	str.w	r1, [sl, #20]
  40572c:	2a24      	cmp	r2, #36	; 0x24
  40572e:	d00c      	beq.n	40574a <_realloc_r+0x2f6>
  405730:	3510      	adds	r5, #16
  405732:	f10a 0218 	add.w	r2, sl, #24
  405736:	e7b9      	b.n	4056ac <_realloc_r+0x258>
  405738:	692b      	ldr	r3, [r5, #16]
  40573a:	6103      	str	r3, [r0, #16]
  40573c:	696b      	ldr	r3, [r5, #20]
  40573e:	6143      	str	r3, [r0, #20]
  405740:	f105 0218 	add.w	r2, r5, #24
  405744:	f100 0318 	add.w	r3, r0, #24
  405748:	e6cb      	b.n	4054e2 <_realloc_r+0x8e>
  40574a:	692a      	ldr	r2, [r5, #16]
  40574c:	f8ca 2018 	str.w	r2, [sl, #24]
  405750:	696a      	ldr	r2, [r5, #20]
  405752:	f8ca 201c 	str.w	r2, [sl, #28]
  405756:	3518      	adds	r5, #24
  405758:	f10a 0220 	add.w	r2, sl, #32
  40575c:	e7a6      	b.n	4056ac <_realloc_r+0x258>
  40575e:	4632      	mov	r2, r6
  405760:	e77f      	b.n	405662 <_realloc_r+0x20e>
  405762:	4629      	mov	r1, r5
  405764:	4630      	mov	r0, r6
  405766:	9301      	str	r3, [sp, #4]
  405768:	f7ff fe10 	bl	40538c <memmove>
  40576c:	9b01      	ldr	r3, [sp, #4]
  40576e:	e77e      	b.n	40566e <_realloc_r+0x21a>
  405770:	68a9      	ldr	r1, [r5, #8]
  405772:	f8ca 1010 	str.w	r1, [sl, #16]
  405776:	68e9      	ldr	r1, [r5, #12]
  405778:	f8ca 1014 	str.w	r1, [sl, #20]
  40577c:	2a24      	cmp	r2, #36	; 0x24
  40577e:	d003      	beq.n	405788 <_realloc_r+0x334>
  405780:	3510      	adds	r5, #16
  405782:	f10a 0218 	add.w	r2, sl, #24
  405786:	e76c      	b.n	405662 <_realloc_r+0x20e>
  405788:	692a      	ldr	r2, [r5, #16]
  40578a:	f8ca 2018 	str.w	r2, [sl, #24]
  40578e:	696a      	ldr	r2, [r5, #20]
  405790:	f8ca 201c 	str.w	r2, [sl, #28]
  405794:	3518      	adds	r5, #24
  405796:	f10a 0220 	add.w	r2, sl, #32
  40579a:	e762      	b.n	405662 <_realloc_r+0x20e>
  40579c:	2040045c 	.word	0x2040045c

004057a0 <__ascii_wctomb>:
  4057a0:	b121      	cbz	r1, 4057ac <__ascii_wctomb+0xc>
  4057a2:	2aff      	cmp	r2, #255	; 0xff
  4057a4:	d804      	bhi.n	4057b0 <__ascii_wctomb+0x10>
  4057a6:	700a      	strb	r2, [r1, #0]
  4057a8:	2001      	movs	r0, #1
  4057aa:	4770      	bx	lr
  4057ac:	4608      	mov	r0, r1
  4057ae:	4770      	bx	lr
  4057b0:	238a      	movs	r3, #138	; 0x8a
  4057b2:	6003      	str	r3, [r0, #0]
  4057b4:	f04f 30ff 	mov.w	r0, #4294967295
  4057b8:	4770      	bx	lr
  4057ba:	bf00      	nop

004057bc <__aeabi_drsub>:
  4057bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4057c0:	e002      	b.n	4057c8 <__adddf3>
  4057c2:	bf00      	nop

004057c4 <__aeabi_dsub>:
  4057c4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004057c8 <__adddf3>:
  4057c8:	b530      	push	{r4, r5, lr}
  4057ca:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4057ce:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4057d2:	ea94 0f05 	teq	r4, r5
  4057d6:	bf08      	it	eq
  4057d8:	ea90 0f02 	teqeq	r0, r2
  4057dc:	bf1f      	itttt	ne
  4057de:	ea54 0c00 	orrsne.w	ip, r4, r0
  4057e2:	ea55 0c02 	orrsne.w	ip, r5, r2
  4057e6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4057ea:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4057ee:	f000 80e2 	beq.w	4059b6 <__adddf3+0x1ee>
  4057f2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4057f6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4057fa:	bfb8      	it	lt
  4057fc:	426d      	neglt	r5, r5
  4057fe:	dd0c      	ble.n	40581a <__adddf3+0x52>
  405800:	442c      	add	r4, r5
  405802:	ea80 0202 	eor.w	r2, r0, r2
  405806:	ea81 0303 	eor.w	r3, r1, r3
  40580a:	ea82 0000 	eor.w	r0, r2, r0
  40580e:	ea83 0101 	eor.w	r1, r3, r1
  405812:	ea80 0202 	eor.w	r2, r0, r2
  405816:	ea81 0303 	eor.w	r3, r1, r3
  40581a:	2d36      	cmp	r5, #54	; 0x36
  40581c:	bf88      	it	hi
  40581e:	bd30      	pophi	{r4, r5, pc}
  405820:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405824:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405828:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40582c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405830:	d002      	beq.n	405838 <__adddf3+0x70>
  405832:	4240      	negs	r0, r0
  405834:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405838:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40583c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405840:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405844:	d002      	beq.n	40584c <__adddf3+0x84>
  405846:	4252      	negs	r2, r2
  405848:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40584c:	ea94 0f05 	teq	r4, r5
  405850:	f000 80a7 	beq.w	4059a2 <__adddf3+0x1da>
  405854:	f1a4 0401 	sub.w	r4, r4, #1
  405858:	f1d5 0e20 	rsbs	lr, r5, #32
  40585c:	db0d      	blt.n	40587a <__adddf3+0xb2>
  40585e:	fa02 fc0e 	lsl.w	ip, r2, lr
  405862:	fa22 f205 	lsr.w	r2, r2, r5
  405866:	1880      	adds	r0, r0, r2
  405868:	f141 0100 	adc.w	r1, r1, #0
  40586c:	fa03 f20e 	lsl.w	r2, r3, lr
  405870:	1880      	adds	r0, r0, r2
  405872:	fa43 f305 	asr.w	r3, r3, r5
  405876:	4159      	adcs	r1, r3
  405878:	e00e      	b.n	405898 <__adddf3+0xd0>
  40587a:	f1a5 0520 	sub.w	r5, r5, #32
  40587e:	f10e 0e20 	add.w	lr, lr, #32
  405882:	2a01      	cmp	r2, #1
  405884:	fa03 fc0e 	lsl.w	ip, r3, lr
  405888:	bf28      	it	cs
  40588a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40588e:	fa43 f305 	asr.w	r3, r3, r5
  405892:	18c0      	adds	r0, r0, r3
  405894:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405898:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40589c:	d507      	bpl.n	4058ae <__adddf3+0xe6>
  40589e:	f04f 0e00 	mov.w	lr, #0
  4058a2:	f1dc 0c00 	rsbs	ip, ip, #0
  4058a6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4058aa:	eb6e 0101 	sbc.w	r1, lr, r1
  4058ae:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4058b2:	d31b      	bcc.n	4058ec <__adddf3+0x124>
  4058b4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4058b8:	d30c      	bcc.n	4058d4 <__adddf3+0x10c>
  4058ba:	0849      	lsrs	r1, r1, #1
  4058bc:	ea5f 0030 	movs.w	r0, r0, rrx
  4058c0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4058c4:	f104 0401 	add.w	r4, r4, #1
  4058c8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4058cc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4058d0:	f080 809a 	bcs.w	405a08 <__adddf3+0x240>
  4058d4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4058d8:	bf08      	it	eq
  4058da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4058de:	f150 0000 	adcs.w	r0, r0, #0
  4058e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4058e6:	ea41 0105 	orr.w	r1, r1, r5
  4058ea:	bd30      	pop	{r4, r5, pc}
  4058ec:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4058f0:	4140      	adcs	r0, r0
  4058f2:	eb41 0101 	adc.w	r1, r1, r1
  4058f6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4058fa:	f1a4 0401 	sub.w	r4, r4, #1
  4058fe:	d1e9      	bne.n	4058d4 <__adddf3+0x10c>
  405900:	f091 0f00 	teq	r1, #0
  405904:	bf04      	itt	eq
  405906:	4601      	moveq	r1, r0
  405908:	2000      	moveq	r0, #0
  40590a:	fab1 f381 	clz	r3, r1
  40590e:	bf08      	it	eq
  405910:	3320      	addeq	r3, #32
  405912:	f1a3 030b 	sub.w	r3, r3, #11
  405916:	f1b3 0220 	subs.w	r2, r3, #32
  40591a:	da0c      	bge.n	405936 <__adddf3+0x16e>
  40591c:	320c      	adds	r2, #12
  40591e:	dd08      	ble.n	405932 <__adddf3+0x16a>
  405920:	f102 0c14 	add.w	ip, r2, #20
  405924:	f1c2 020c 	rsb	r2, r2, #12
  405928:	fa01 f00c 	lsl.w	r0, r1, ip
  40592c:	fa21 f102 	lsr.w	r1, r1, r2
  405930:	e00c      	b.n	40594c <__adddf3+0x184>
  405932:	f102 0214 	add.w	r2, r2, #20
  405936:	bfd8      	it	le
  405938:	f1c2 0c20 	rsble	ip, r2, #32
  40593c:	fa01 f102 	lsl.w	r1, r1, r2
  405940:	fa20 fc0c 	lsr.w	ip, r0, ip
  405944:	bfdc      	itt	le
  405946:	ea41 010c 	orrle.w	r1, r1, ip
  40594a:	4090      	lslle	r0, r2
  40594c:	1ae4      	subs	r4, r4, r3
  40594e:	bfa2      	ittt	ge
  405950:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405954:	4329      	orrge	r1, r5
  405956:	bd30      	popge	{r4, r5, pc}
  405958:	ea6f 0404 	mvn.w	r4, r4
  40595c:	3c1f      	subs	r4, #31
  40595e:	da1c      	bge.n	40599a <__adddf3+0x1d2>
  405960:	340c      	adds	r4, #12
  405962:	dc0e      	bgt.n	405982 <__adddf3+0x1ba>
  405964:	f104 0414 	add.w	r4, r4, #20
  405968:	f1c4 0220 	rsb	r2, r4, #32
  40596c:	fa20 f004 	lsr.w	r0, r0, r4
  405970:	fa01 f302 	lsl.w	r3, r1, r2
  405974:	ea40 0003 	orr.w	r0, r0, r3
  405978:	fa21 f304 	lsr.w	r3, r1, r4
  40597c:	ea45 0103 	orr.w	r1, r5, r3
  405980:	bd30      	pop	{r4, r5, pc}
  405982:	f1c4 040c 	rsb	r4, r4, #12
  405986:	f1c4 0220 	rsb	r2, r4, #32
  40598a:	fa20 f002 	lsr.w	r0, r0, r2
  40598e:	fa01 f304 	lsl.w	r3, r1, r4
  405992:	ea40 0003 	orr.w	r0, r0, r3
  405996:	4629      	mov	r1, r5
  405998:	bd30      	pop	{r4, r5, pc}
  40599a:	fa21 f004 	lsr.w	r0, r1, r4
  40599e:	4629      	mov	r1, r5
  4059a0:	bd30      	pop	{r4, r5, pc}
  4059a2:	f094 0f00 	teq	r4, #0
  4059a6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4059aa:	bf06      	itte	eq
  4059ac:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4059b0:	3401      	addeq	r4, #1
  4059b2:	3d01      	subne	r5, #1
  4059b4:	e74e      	b.n	405854 <__adddf3+0x8c>
  4059b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4059ba:	bf18      	it	ne
  4059bc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4059c0:	d029      	beq.n	405a16 <__adddf3+0x24e>
  4059c2:	ea94 0f05 	teq	r4, r5
  4059c6:	bf08      	it	eq
  4059c8:	ea90 0f02 	teqeq	r0, r2
  4059cc:	d005      	beq.n	4059da <__adddf3+0x212>
  4059ce:	ea54 0c00 	orrs.w	ip, r4, r0
  4059d2:	bf04      	itt	eq
  4059d4:	4619      	moveq	r1, r3
  4059d6:	4610      	moveq	r0, r2
  4059d8:	bd30      	pop	{r4, r5, pc}
  4059da:	ea91 0f03 	teq	r1, r3
  4059de:	bf1e      	ittt	ne
  4059e0:	2100      	movne	r1, #0
  4059e2:	2000      	movne	r0, #0
  4059e4:	bd30      	popne	{r4, r5, pc}
  4059e6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4059ea:	d105      	bne.n	4059f8 <__adddf3+0x230>
  4059ec:	0040      	lsls	r0, r0, #1
  4059ee:	4149      	adcs	r1, r1
  4059f0:	bf28      	it	cs
  4059f2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4059f6:	bd30      	pop	{r4, r5, pc}
  4059f8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4059fc:	bf3c      	itt	cc
  4059fe:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405a02:	bd30      	popcc	{r4, r5, pc}
  405a04:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405a08:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405a0c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405a10:	f04f 0000 	mov.w	r0, #0
  405a14:	bd30      	pop	{r4, r5, pc}
  405a16:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405a1a:	bf1a      	itte	ne
  405a1c:	4619      	movne	r1, r3
  405a1e:	4610      	movne	r0, r2
  405a20:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405a24:	bf1c      	itt	ne
  405a26:	460b      	movne	r3, r1
  405a28:	4602      	movne	r2, r0
  405a2a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405a2e:	bf06      	itte	eq
  405a30:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405a34:	ea91 0f03 	teqeq	r1, r3
  405a38:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405a3c:	bd30      	pop	{r4, r5, pc}
  405a3e:	bf00      	nop

00405a40 <__aeabi_ui2d>:
  405a40:	f090 0f00 	teq	r0, #0
  405a44:	bf04      	itt	eq
  405a46:	2100      	moveq	r1, #0
  405a48:	4770      	bxeq	lr
  405a4a:	b530      	push	{r4, r5, lr}
  405a4c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405a50:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405a54:	f04f 0500 	mov.w	r5, #0
  405a58:	f04f 0100 	mov.w	r1, #0
  405a5c:	e750      	b.n	405900 <__adddf3+0x138>
  405a5e:	bf00      	nop

00405a60 <__aeabi_i2d>:
  405a60:	f090 0f00 	teq	r0, #0
  405a64:	bf04      	itt	eq
  405a66:	2100      	moveq	r1, #0
  405a68:	4770      	bxeq	lr
  405a6a:	b530      	push	{r4, r5, lr}
  405a6c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405a70:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405a74:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405a78:	bf48      	it	mi
  405a7a:	4240      	negmi	r0, r0
  405a7c:	f04f 0100 	mov.w	r1, #0
  405a80:	e73e      	b.n	405900 <__adddf3+0x138>
  405a82:	bf00      	nop

00405a84 <__aeabi_f2d>:
  405a84:	0042      	lsls	r2, r0, #1
  405a86:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405a8a:	ea4f 0131 	mov.w	r1, r1, rrx
  405a8e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405a92:	bf1f      	itttt	ne
  405a94:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405a98:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405a9c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405aa0:	4770      	bxne	lr
  405aa2:	f092 0f00 	teq	r2, #0
  405aa6:	bf14      	ite	ne
  405aa8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405aac:	4770      	bxeq	lr
  405aae:	b530      	push	{r4, r5, lr}
  405ab0:	f44f 7460 	mov.w	r4, #896	; 0x380
  405ab4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405ab8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405abc:	e720      	b.n	405900 <__adddf3+0x138>
  405abe:	bf00      	nop

00405ac0 <__aeabi_ul2d>:
  405ac0:	ea50 0201 	orrs.w	r2, r0, r1
  405ac4:	bf08      	it	eq
  405ac6:	4770      	bxeq	lr
  405ac8:	b530      	push	{r4, r5, lr}
  405aca:	f04f 0500 	mov.w	r5, #0
  405ace:	e00a      	b.n	405ae6 <__aeabi_l2d+0x16>

00405ad0 <__aeabi_l2d>:
  405ad0:	ea50 0201 	orrs.w	r2, r0, r1
  405ad4:	bf08      	it	eq
  405ad6:	4770      	bxeq	lr
  405ad8:	b530      	push	{r4, r5, lr}
  405ada:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405ade:	d502      	bpl.n	405ae6 <__aeabi_l2d+0x16>
  405ae0:	4240      	negs	r0, r0
  405ae2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405ae6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405aea:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405aee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405af2:	f43f aedc 	beq.w	4058ae <__adddf3+0xe6>
  405af6:	f04f 0203 	mov.w	r2, #3
  405afa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405afe:	bf18      	it	ne
  405b00:	3203      	addne	r2, #3
  405b02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405b06:	bf18      	it	ne
  405b08:	3203      	addne	r2, #3
  405b0a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405b0e:	f1c2 0320 	rsb	r3, r2, #32
  405b12:	fa00 fc03 	lsl.w	ip, r0, r3
  405b16:	fa20 f002 	lsr.w	r0, r0, r2
  405b1a:	fa01 fe03 	lsl.w	lr, r1, r3
  405b1e:	ea40 000e 	orr.w	r0, r0, lr
  405b22:	fa21 f102 	lsr.w	r1, r1, r2
  405b26:	4414      	add	r4, r2
  405b28:	e6c1      	b.n	4058ae <__adddf3+0xe6>
  405b2a:	bf00      	nop

00405b2c <__aeabi_dmul>:
  405b2c:	b570      	push	{r4, r5, r6, lr}
  405b2e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405b32:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405b36:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405b3a:	bf1d      	ittte	ne
  405b3c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405b40:	ea94 0f0c 	teqne	r4, ip
  405b44:	ea95 0f0c 	teqne	r5, ip
  405b48:	f000 f8de 	bleq	405d08 <__aeabi_dmul+0x1dc>
  405b4c:	442c      	add	r4, r5
  405b4e:	ea81 0603 	eor.w	r6, r1, r3
  405b52:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405b56:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405b5a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405b5e:	bf18      	it	ne
  405b60:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405b64:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405b68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405b6c:	d038      	beq.n	405be0 <__aeabi_dmul+0xb4>
  405b6e:	fba0 ce02 	umull	ip, lr, r0, r2
  405b72:	f04f 0500 	mov.w	r5, #0
  405b76:	fbe1 e502 	umlal	lr, r5, r1, r2
  405b7a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405b7e:	fbe0 e503 	umlal	lr, r5, r0, r3
  405b82:	f04f 0600 	mov.w	r6, #0
  405b86:	fbe1 5603 	umlal	r5, r6, r1, r3
  405b8a:	f09c 0f00 	teq	ip, #0
  405b8e:	bf18      	it	ne
  405b90:	f04e 0e01 	orrne.w	lr, lr, #1
  405b94:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405b98:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405b9c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405ba0:	d204      	bcs.n	405bac <__aeabi_dmul+0x80>
  405ba2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405ba6:	416d      	adcs	r5, r5
  405ba8:	eb46 0606 	adc.w	r6, r6, r6
  405bac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405bb0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405bb4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405bb8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405bbc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405bc0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405bc4:	bf88      	it	hi
  405bc6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405bca:	d81e      	bhi.n	405c0a <__aeabi_dmul+0xde>
  405bcc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405bd0:	bf08      	it	eq
  405bd2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405bd6:	f150 0000 	adcs.w	r0, r0, #0
  405bda:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405bde:	bd70      	pop	{r4, r5, r6, pc}
  405be0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405be4:	ea46 0101 	orr.w	r1, r6, r1
  405be8:	ea40 0002 	orr.w	r0, r0, r2
  405bec:	ea81 0103 	eor.w	r1, r1, r3
  405bf0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405bf4:	bfc2      	ittt	gt
  405bf6:	ebd4 050c 	rsbsgt	r5, r4, ip
  405bfa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405bfe:	bd70      	popgt	{r4, r5, r6, pc}
  405c00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405c04:	f04f 0e00 	mov.w	lr, #0
  405c08:	3c01      	subs	r4, #1
  405c0a:	f300 80ab 	bgt.w	405d64 <__aeabi_dmul+0x238>
  405c0e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405c12:	bfde      	ittt	le
  405c14:	2000      	movle	r0, #0
  405c16:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405c1a:	bd70      	pople	{r4, r5, r6, pc}
  405c1c:	f1c4 0400 	rsb	r4, r4, #0
  405c20:	3c20      	subs	r4, #32
  405c22:	da35      	bge.n	405c90 <__aeabi_dmul+0x164>
  405c24:	340c      	adds	r4, #12
  405c26:	dc1b      	bgt.n	405c60 <__aeabi_dmul+0x134>
  405c28:	f104 0414 	add.w	r4, r4, #20
  405c2c:	f1c4 0520 	rsb	r5, r4, #32
  405c30:	fa00 f305 	lsl.w	r3, r0, r5
  405c34:	fa20 f004 	lsr.w	r0, r0, r4
  405c38:	fa01 f205 	lsl.w	r2, r1, r5
  405c3c:	ea40 0002 	orr.w	r0, r0, r2
  405c40:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405c44:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405c48:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405c4c:	fa21 f604 	lsr.w	r6, r1, r4
  405c50:	eb42 0106 	adc.w	r1, r2, r6
  405c54:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405c58:	bf08      	it	eq
  405c5a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405c5e:	bd70      	pop	{r4, r5, r6, pc}
  405c60:	f1c4 040c 	rsb	r4, r4, #12
  405c64:	f1c4 0520 	rsb	r5, r4, #32
  405c68:	fa00 f304 	lsl.w	r3, r0, r4
  405c6c:	fa20 f005 	lsr.w	r0, r0, r5
  405c70:	fa01 f204 	lsl.w	r2, r1, r4
  405c74:	ea40 0002 	orr.w	r0, r0, r2
  405c78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405c7c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405c80:	f141 0100 	adc.w	r1, r1, #0
  405c84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405c88:	bf08      	it	eq
  405c8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405c8e:	bd70      	pop	{r4, r5, r6, pc}
  405c90:	f1c4 0520 	rsb	r5, r4, #32
  405c94:	fa00 f205 	lsl.w	r2, r0, r5
  405c98:	ea4e 0e02 	orr.w	lr, lr, r2
  405c9c:	fa20 f304 	lsr.w	r3, r0, r4
  405ca0:	fa01 f205 	lsl.w	r2, r1, r5
  405ca4:	ea43 0302 	orr.w	r3, r3, r2
  405ca8:	fa21 f004 	lsr.w	r0, r1, r4
  405cac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405cb0:	fa21 f204 	lsr.w	r2, r1, r4
  405cb4:	ea20 0002 	bic.w	r0, r0, r2
  405cb8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405cbc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405cc0:	bf08      	it	eq
  405cc2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405cc6:	bd70      	pop	{r4, r5, r6, pc}
  405cc8:	f094 0f00 	teq	r4, #0
  405ccc:	d10f      	bne.n	405cee <__aeabi_dmul+0x1c2>
  405cce:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405cd2:	0040      	lsls	r0, r0, #1
  405cd4:	eb41 0101 	adc.w	r1, r1, r1
  405cd8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405cdc:	bf08      	it	eq
  405cde:	3c01      	subeq	r4, #1
  405ce0:	d0f7      	beq.n	405cd2 <__aeabi_dmul+0x1a6>
  405ce2:	ea41 0106 	orr.w	r1, r1, r6
  405ce6:	f095 0f00 	teq	r5, #0
  405cea:	bf18      	it	ne
  405cec:	4770      	bxne	lr
  405cee:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405cf2:	0052      	lsls	r2, r2, #1
  405cf4:	eb43 0303 	adc.w	r3, r3, r3
  405cf8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405cfc:	bf08      	it	eq
  405cfe:	3d01      	subeq	r5, #1
  405d00:	d0f7      	beq.n	405cf2 <__aeabi_dmul+0x1c6>
  405d02:	ea43 0306 	orr.w	r3, r3, r6
  405d06:	4770      	bx	lr
  405d08:	ea94 0f0c 	teq	r4, ip
  405d0c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405d10:	bf18      	it	ne
  405d12:	ea95 0f0c 	teqne	r5, ip
  405d16:	d00c      	beq.n	405d32 <__aeabi_dmul+0x206>
  405d18:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405d1c:	bf18      	it	ne
  405d1e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405d22:	d1d1      	bne.n	405cc8 <__aeabi_dmul+0x19c>
  405d24:	ea81 0103 	eor.w	r1, r1, r3
  405d28:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405d2c:	f04f 0000 	mov.w	r0, #0
  405d30:	bd70      	pop	{r4, r5, r6, pc}
  405d32:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405d36:	bf06      	itte	eq
  405d38:	4610      	moveq	r0, r2
  405d3a:	4619      	moveq	r1, r3
  405d3c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405d40:	d019      	beq.n	405d76 <__aeabi_dmul+0x24a>
  405d42:	ea94 0f0c 	teq	r4, ip
  405d46:	d102      	bne.n	405d4e <__aeabi_dmul+0x222>
  405d48:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405d4c:	d113      	bne.n	405d76 <__aeabi_dmul+0x24a>
  405d4e:	ea95 0f0c 	teq	r5, ip
  405d52:	d105      	bne.n	405d60 <__aeabi_dmul+0x234>
  405d54:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405d58:	bf1c      	itt	ne
  405d5a:	4610      	movne	r0, r2
  405d5c:	4619      	movne	r1, r3
  405d5e:	d10a      	bne.n	405d76 <__aeabi_dmul+0x24a>
  405d60:	ea81 0103 	eor.w	r1, r1, r3
  405d64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405d68:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405d6c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405d70:	f04f 0000 	mov.w	r0, #0
  405d74:	bd70      	pop	{r4, r5, r6, pc}
  405d76:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405d7a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405d7e:	bd70      	pop	{r4, r5, r6, pc}

00405d80 <__aeabi_ddiv>:
  405d80:	b570      	push	{r4, r5, r6, lr}
  405d82:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405d86:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405d8a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405d8e:	bf1d      	ittte	ne
  405d90:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405d94:	ea94 0f0c 	teqne	r4, ip
  405d98:	ea95 0f0c 	teqne	r5, ip
  405d9c:	f000 f8a7 	bleq	405eee <__aeabi_ddiv+0x16e>
  405da0:	eba4 0405 	sub.w	r4, r4, r5
  405da4:	ea81 0e03 	eor.w	lr, r1, r3
  405da8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405dac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405db0:	f000 8088 	beq.w	405ec4 <__aeabi_ddiv+0x144>
  405db4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405db8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405dbc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405dc0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405dc4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405dc8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405dcc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405dd0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405dd4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405dd8:	429d      	cmp	r5, r3
  405dda:	bf08      	it	eq
  405ddc:	4296      	cmpeq	r6, r2
  405dde:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405de2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405de6:	d202      	bcs.n	405dee <__aeabi_ddiv+0x6e>
  405de8:	085b      	lsrs	r3, r3, #1
  405dea:	ea4f 0232 	mov.w	r2, r2, rrx
  405dee:	1ab6      	subs	r6, r6, r2
  405df0:	eb65 0503 	sbc.w	r5, r5, r3
  405df4:	085b      	lsrs	r3, r3, #1
  405df6:	ea4f 0232 	mov.w	r2, r2, rrx
  405dfa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405dfe:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405e02:	ebb6 0e02 	subs.w	lr, r6, r2
  405e06:	eb75 0e03 	sbcs.w	lr, r5, r3
  405e0a:	bf22      	ittt	cs
  405e0c:	1ab6      	subcs	r6, r6, r2
  405e0e:	4675      	movcs	r5, lr
  405e10:	ea40 000c 	orrcs.w	r0, r0, ip
  405e14:	085b      	lsrs	r3, r3, #1
  405e16:	ea4f 0232 	mov.w	r2, r2, rrx
  405e1a:	ebb6 0e02 	subs.w	lr, r6, r2
  405e1e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405e22:	bf22      	ittt	cs
  405e24:	1ab6      	subcs	r6, r6, r2
  405e26:	4675      	movcs	r5, lr
  405e28:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405e2c:	085b      	lsrs	r3, r3, #1
  405e2e:	ea4f 0232 	mov.w	r2, r2, rrx
  405e32:	ebb6 0e02 	subs.w	lr, r6, r2
  405e36:	eb75 0e03 	sbcs.w	lr, r5, r3
  405e3a:	bf22      	ittt	cs
  405e3c:	1ab6      	subcs	r6, r6, r2
  405e3e:	4675      	movcs	r5, lr
  405e40:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405e44:	085b      	lsrs	r3, r3, #1
  405e46:	ea4f 0232 	mov.w	r2, r2, rrx
  405e4a:	ebb6 0e02 	subs.w	lr, r6, r2
  405e4e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405e52:	bf22      	ittt	cs
  405e54:	1ab6      	subcs	r6, r6, r2
  405e56:	4675      	movcs	r5, lr
  405e58:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405e5c:	ea55 0e06 	orrs.w	lr, r5, r6
  405e60:	d018      	beq.n	405e94 <__aeabi_ddiv+0x114>
  405e62:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405e66:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405e6a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405e6e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405e72:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405e76:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405e7a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405e7e:	d1c0      	bne.n	405e02 <__aeabi_ddiv+0x82>
  405e80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405e84:	d10b      	bne.n	405e9e <__aeabi_ddiv+0x11e>
  405e86:	ea41 0100 	orr.w	r1, r1, r0
  405e8a:	f04f 0000 	mov.w	r0, #0
  405e8e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405e92:	e7b6      	b.n	405e02 <__aeabi_ddiv+0x82>
  405e94:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405e98:	bf04      	itt	eq
  405e9a:	4301      	orreq	r1, r0
  405e9c:	2000      	moveq	r0, #0
  405e9e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405ea2:	bf88      	it	hi
  405ea4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405ea8:	f63f aeaf 	bhi.w	405c0a <__aeabi_dmul+0xde>
  405eac:	ebb5 0c03 	subs.w	ip, r5, r3
  405eb0:	bf04      	itt	eq
  405eb2:	ebb6 0c02 	subseq.w	ip, r6, r2
  405eb6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405eba:	f150 0000 	adcs.w	r0, r0, #0
  405ebe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405ec2:	bd70      	pop	{r4, r5, r6, pc}
  405ec4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405ec8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405ecc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405ed0:	bfc2      	ittt	gt
  405ed2:	ebd4 050c 	rsbsgt	r5, r4, ip
  405ed6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405eda:	bd70      	popgt	{r4, r5, r6, pc}
  405edc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405ee0:	f04f 0e00 	mov.w	lr, #0
  405ee4:	3c01      	subs	r4, #1
  405ee6:	e690      	b.n	405c0a <__aeabi_dmul+0xde>
  405ee8:	ea45 0e06 	orr.w	lr, r5, r6
  405eec:	e68d      	b.n	405c0a <__aeabi_dmul+0xde>
  405eee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405ef2:	ea94 0f0c 	teq	r4, ip
  405ef6:	bf08      	it	eq
  405ef8:	ea95 0f0c 	teqeq	r5, ip
  405efc:	f43f af3b 	beq.w	405d76 <__aeabi_dmul+0x24a>
  405f00:	ea94 0f0c 	teq	r4, ip
  405f04:	d10a      	bne.n	405f1c <__aeabi_ddiv+0x19c>
  405f06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405f0a:	f47f af34 	bne.w	405d76 <__aeabi_dmul+0x24a>
  405f0e:	ea95 0f0c 	teq	r5, ip
  405f12:	f47f af25 	bne.w	405d60 <__aeabi_dmul+0x234>
  405f16:	4610      	mov	r0, r2
  405f18:	4619      	mov	r1, r3
  405f1a:	e72c      	b.n	405d76 <__aeabi_dmul+0x24a>
  405f1c:	ea95 0f0c 	teq	r5, ip
  405f20:	d106      	bne.n	405f30 <__aeabi_ddiv+0x1b0>
  405f22:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405f26:	f43f aefd 	beq.w	405d24 <__aeabi_dmul+0x1f8>
  405f2a:	4610      	mov	r0, r2
  405f2c:	4619      	mov	r1, r3
  405f2e:	e722      	b.n	405d76 <__aeabi_dmul+0x24a>
  405f30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405f34:	bf18      	it	ne
  405f36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405f3a:	f47f aec5 	bne.w	405cc8 <__aeabi_dmul+0x19c>
  405f3e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405f42:	f47f af0d 	bne.w	405d60 <__aeabi_dmul+0x234>
  405f46:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405f4a:	f47f aeeb 	bne.w	405d24 <__aeabi_dmul+0x1f8>
  405f4e:	e712      	b.n	405d76 <__aeabi_dmul+0x24a>

00405f50 <__gedf2>:
  405f50:	f04f 3cff 	mov.w	ip, #4294967295
  405f54:	e006      	b.n	405f64 <__cmpdf2+0x4>
  405f56:	bf00      	nop

00405f58 <__ledf2>:
  405f58:	f04f 0c01 	mov.w	ip, #1
  405f5c:	e002      	b.n	405f64 <__cmpdf2+0x4>
  405f5e:	bf00      	nop

00405f60 <__cmpdf2>:
  405f60:	f04f 0c01 	mov.w	ip, #1
  405f64:	f84d cd04 	str.w	ip, [sp, #-4]!
  405f68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405f6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405f70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405f74:	bf18      	it	ne
  405f76:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405f7a:	d01b      	beq.n	405fb4 <__cmpdf2+0x54>
  405f7c:	b001      	add	sp, #4
  405f7e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405f82:	bf0c      	ite	eq
  405f84:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405f88:	ea91 0f03 	teqne	r1, r3
  405f8c:	bf02      	ittt	eq
  405f8e:	ea90 0f02 	teqeq	r0, r2
  405f92:	2000      	moveq	r0, #0
  405f94:	4770      	bxeq	lr
  405f96:	f110 0f00 	cmn.w	r0, #0
  405f9a:	ea91 0f03 	teq	r1, r3
  405f9e:	bf58      	it	pl
  405fa0:	4299      	cmppl	r1, r3
  405fa2:	bf08      	it	eq
  405fa4:	4290      	cmpeq	r0, r2
  405fa6:	bf2c      	ite	cs
  405fa8:	17d8      	asrcs	r0, r3, #31
  405faa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405fae:	f040 0001 	orr.w	r0, r0, #1
  405fb2:	4770      	bx	lr
  405fb4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405fb8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405fbc:	d102      	bne.n	405fc4 <__cmpdf2+0x64>
  405fbe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405fc2:	d107      	bne.n	405fd4 <__cmpdf2+0x74>
  405fc4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405fc8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405fcc:	d1d6      	bne.n	405f7c <__cmpdf2+0x1c>
  405fce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405fd2:	d0d3      	beq.n	405f7c <__cmpdf2+0x1c>
  405fd4:	f85d 0b04 	ldr.w	r0, [sp], #4
  405fd8:	4770      	bx	lr
  405fda:	bf00      	nop

00405fdc <__aeabi_cdrcmple>:
  405fdc:	4684      	mov	ip, r0
  405fde:	4610      	mov	r0, r2
  405fe0:	4662      	mov	r2, ip
  405fe2:	468c      	mov	ip, r1
  405fe4:	4619      	mov	r1, r3
  405fe6:	4663      	mov	r3, ip
  405fe8:	e000      	b.n	405fec <__aeabi_cdcmpeq>
  405fea:	bf00      	nop

00405fec <__aeabi_cdcmpeq>:
  405fec:	b501      	push	{r0, lr}
  405fee:	f7ff ffb7 	bl	405f60 <__cmpdf2>
  405ff2:	2800      	cmp	r0, #0
  405ff4:	bf48      	it	mi
  405ff6:	f110 0f00 	cmnmi.w	r0, #0
  405ffa:	bd01      	pop	{r0, pc}

00405ffc <__aeabi_dcmpeq>:
  405ffc:	f84d ed08 	str.w	lr, [sp, #-8]!
  406000:	f7ff fff4 	bl	405fec <__aeabi_cdcmpeq>
  406004:	bf0c      	ite	eq
  406006:	2001      	moveq	r0, #1
  406008:	2000      	movne	r0, #0
  40600a:	f85d fb08 	ldr.w	pc, [sp], #8
  40600e:	bf00      	nop

00406010 <__aeabi_dcmplt>:
  406010:	f84d ed08 	str.w	lr, [sp, #-8]!
  406014:	f7ff ffea 	bl	405fec <__aeabi_cdcmpeq>
  406018:	bf34      	ite	cc
  40601a:	2001      	movcc	r0, #1
  40601c:	2000      	movcs	r0, #0
  40601e:	f85d fb08 	ldr.w	pc, [sp], #8
  406022:	bf00      	nop

00406024 <__aeabi_dcmple>:
  406024:	f84d ed08 	str.w	lr, [sp, #-8]!
  406028:	f7ff ffe0 	bl	405fec <__aeabi_cdcmpeq>
  40602c:	bf94      	ite	ls
  40602e:	2001      	movls	r0, #1
  406030:	2000      	movhi	r0, #0
  406032:	f85d fb08 	ldr.w	pc, [sp], #8
  406036:	bf00      	nop

00406038 <__aeabi_dcmpge>:
  406038:	f84d ed08 	str.w	lr, [sp, #-8]!
  40603c:	f7ff ffce 	bl	405fdc <__aeabi_cdrcmple>
  406040:	bf94      	ite	ls
  406042:	2001      	movls	r0, #1
  406044:	2000      	movhi	r0, #0
  406046:	f85d fb08 	ldr.w	pc, [sp], #8
  40604a:	bf00      	nop

0040604c <__aeabi_dcmpgt>:
  40604c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406050:	f7ff ffc4 	bl	405fdc <__aeabi_cdrcmple>
  406054:	bf34      	ite	cc
  406056:	2001      	movcc	r0, #1
  406058:	2000      	movcs	r0, #0
  40605a:	f85d fb08 	ldr.w	pc, [sp], #8
  40605e:	bf00      	nop

00406060 <__aeabi_dcmpun>:
  406060:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406064:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406068:	d102      	bne.n	406070 <__aeabi_dcmpun+0x10>
  40606a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40606e:	d10a      	bne.n	406086 <__aeabi_dcmpun+0x26>
  406070:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406074:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406078:	d102      	bne.n	406080 <__aeabi_dcmpun+0x20>
  40607a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40607e:	d102      	bne.n	406086 <__aeabi_dcmpun+0x26>
  406080:	f04f 0000 	mov.w	r0, #0
  406084:	4770      	bx	lr
  406086:	f04f 0001 	mov.w	r0, #1
  40608a:	4770      	bx	lr

0040608c <__aeabi_d2iz>:
  40608c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406090:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406094:	d215      	bcs.n	4060c2 <__aeabi_d2iz+0x36>
  406096:	d511      	bpl.n	4060bc <__aeabi_d2iz+0x30>
  406098:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40609c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4060a0:	d912      	bls.n	4060c8 <__aeabi_d2iz+0x3c>
  4060a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4060a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4060aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4060ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4060b2:	fa23 f002 	lsr.w	r0, r3, r2
  4060b6:	bf18      	it	ne
  4060b8:	4240      	negne	r0, r0
  4060ba:	4770      	bx	lr
  4060bc:	f04f 0000 	mov.w	r0, #0
  4060c0:	4770      	bx	lr
  4060c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4060c6:	d105      	bne.n	4060d4 <__aeabi_d2iz+0x48>
  4060c8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4060cc:	bf08      	it	eq
  4060ce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4060d2:	4770      	bx	lr
  4060d4:	f04f 0000 	mov.w	r0, #0
  4060d8:	4770      	bx	lr
  4060da:	bf00      	nop

004060dc <sysfont_glyphs>:
	...
  4060fc:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  40610c:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  40611c:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  406134:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  406144:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  406154:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  40616c:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  40617c:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  40618c:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  4061a4:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  4061c0:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4061d0:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  4061e0:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  4061f0:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  406218:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  406240:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  406250:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  406274:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  406284:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  406294:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  4062a4:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  4062bc:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  4062cc:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  4062dc:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  4062f4:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  406304:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  406314:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  40632c:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  40633c:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  40634c:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  406364:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  406374:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406384:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  40639c:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  4063ac:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  4063bc:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  4063d8:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  4063e8:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  4063f8:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406414:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  40642c:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  406444:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406454:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  406464:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  40647c:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  40648c:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  40649c:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  4064b4:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  4064c4:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  4064d4:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  4064ec:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  4064fc:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  40650c:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  406524:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  406534:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  406544:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  40655c:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  40656c:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  40657c:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406594:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  4065a4:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  4065b4:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  4065cc:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  4065dc:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  4065ec:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406604:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406614:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  406624:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  40663c:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  40664c:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  40665c:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406674:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406684:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406694:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  4066ac:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  4066bc:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  4066cc:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  4066e4:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  4066f4:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406704:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  40671c:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  40672c:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  40673c:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406754:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406764:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406774:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  40678c:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  40679c:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  4067ac:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  4067d4:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  4067e4:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406800:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406818:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406828:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406838:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406850:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406860:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406870:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406888:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406898:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  4068a8:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  4068b8:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  4068c8:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  4068d8:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  4068e8:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  4068f8:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406908:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406918:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406930:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406940:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406950:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  40696c:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406988:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  4069a4:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  4069b4:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  4069c4:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  4069dc:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  4069f8:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406a14:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406a30:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406a4c:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406a68:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406a84:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406aa0:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406ab0:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406ac0:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406ad0:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406ae0:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406af0:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406b00:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406b10:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406b20:	0000 0000 6425 0000 4820 207a 0020 0000     ....%d.. Hz  ...

00406b30 <_global_impure_ptr>:
  406b30:	0030 2040 4e49 0046 6e69 0066 414e 004e     0.@ INF.inf.NAN.
  406b40:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406b50:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406b60:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406b70:	296c 0000 0030 0000                         l)..0...

00406b78 <blanks.7223>:
  406b78:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406b88 <zeroes.7224>:
  406b88:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406b98:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00406ba8 <__mprec_bigtens>:
  406ba8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406bb8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406bc8:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406bd0 <__mprec_tens>:
  406bd0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406be0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406bf0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406c00:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406c10:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406c20:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406c30:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406c40:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406c50:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406c60:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406c70:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406c80:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406c90:	9db4 79d9 7843 44ea                         ...yCx.D

00406c98 <p05.6055>:
  406c98:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406ca8:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406cb4 <_ctype_>:
  406cb4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406cc4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406cd4:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406ce4:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406cf4:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406d04:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406d14:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406d24:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406d34:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406db8 <_init>:
  406db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406dba:	bf00      	nop
  406dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406dbe:	bc08      	pop	{r3}
  406dc0:	469e      	mov	lr, r3
  406dc2:	4770      	bx	lr

00406dc4 <__init_array_start>:
  406dc4:	00403179 	.word	0x00403179

00406dc8 <__frame_dummy_init_array_entry>:
  406dc8:	00400165                                e.@.

00406dcc <_fini>:
  406dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406dce:	bf00      	nop
  406dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406dd2:	bc08      	pop	{r3}
  406dd4:	469e      	mov	lr, r3
  406dd6:	4770      	bx	lr

00406dd8 <__fini_array_start>:
  406dd8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 60dc 0040 0e0a 7d20               .....`@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <frequencia>:
20400020:	0005 0000                                   ....

20400024 <piscando>:
20400024:	0001 0000                                   ....

20400028 <_impure_ptr>:
20400028:	0030 2040 0000 0000                         0.@ ....

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	0cb8 2040                                   ..@ 

2040045c <__malloc_av_>:
	...
20400464:	045c 2040 045c 2040 0464 2040 0464 2040     \.@ \.@ d.@ d.@ 
20400474:	046c 2040 046c 2040 0474 2040 0474 2040     l.@ l.@ t.@ t.@ 
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 

20400864 <__malloc_sbrk_base>:
20400864:	ffff ffff                                   ....

20400868 <__malloc_trim_threshold>:
20400868:	0000 0002                                   ....

2040086c <__global_locale>:
2040086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	57a1 0040 5361 0040 0000 0000 6cb4 0040     .W@.aS@......l@.
2040095c:	6cb0 0040 6b54 0040 6b54 0040 6b54 0040     .l@.Tk@.Tk@.Tk@.
2040096c:	6b54 0040 6b54 0040 6b54 0040 6b54 0040     Tk@.Tk@.Tk@.Tk@.
2040097c:	6b54 0040 6b54 0040 ffff ffff ffff ffff     Tk@.Tk@.........
2040098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
