#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Mar 15 13:50:49 2018
# Process ID: 2504
# Current directory: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7376 C:\Users\User\Desktop\CPE233\RAT_MCU-20180311T235217Z-001\RAT_MCU\RAT_MCU.xpr
# Log file: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/vivado.log
# Journal file: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RAT_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
open_wave_config C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/simulation_behav.wcfg
source RAT_wrapper.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top simulation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close [ open C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd w ]
add_files C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sim_1/new/sseg_simTemplate.vhd w ]
add_files -fileset sim_1 C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sim_1/new/sseg_simTemplate.vhd
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sseg [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sseg_simulation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
set_property is_enabled false [get_files  C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/constrs_1/new/Basys3_RAT_constraints.xdc]
set_property is_enabled true [get_files  C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/clk_div_fs.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/clk_div_fs.vhd]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
create_project {Letter Display} {C:/Users/User/Desktop/CPE233/Letter Display} -part xc7a35tcpg236-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
import_files -norecurse C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sim_1/new/sseg_simTemplate.vhd
update_compile_order -fileset sources_1
current_project RAT_MCU
set_property is_enabled false [get_files  C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd]
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new
current_project {Letter Display}
file mkdir {C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new}
close [ open {C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new/clk_div.vhd} w ]
add_files {{C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new/clk_div.vhd}}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
launch_simulation
current_project RAT_MCU
current_project {Letter Display}
launch_simulation
launch_simulation
source sseg_simulation.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_sim
launch_simulation
source sseg_simulation.tcl
close_sim
launch_simulation
source sseg_simulation.tcl
relaunch_sim
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source sseg_simulation.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1
file mkdir {C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new}
close [ open {C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new/Basys3_Constraint.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new/Basys3_Constraint.xdc}}
current_project RAT_MCU
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
refresh_design
close_sim
