INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Tue Jul 23 14:14:22 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 tehb8/data_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux2/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.395ns (13.144%)  route 2.610ns (86.856%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 5.153 - 4.000 ) 
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=864, unset)          1.338     1.338    tehb8/clk
    SLICE_X1Y109         FDCE                                         r  tehb8/data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.223     1.561 f  tehb8/data_reg_reg[8]/Q
                         net (fo=3, routed)           0.560     2.121    tehb8/Q[8]
    SLICE_X1Y110         LUT6 (Prop_lut6_I0_O)        0.043     2.164 r  tehb8/full_reg_i_5__0/O
                         net (fo=8, routed)           0.440     2.603    control_merge2/oehb1/reg_value_reg_19
    SLICE_X4Y111         LUT6 (Prop_lut6_I3_O)        0.043     2.646 r  control_merge2/oehb1/full_reg_i_2__2/O
                         net (fo=26, routed)          0.764     3.410    control_merge2/oehb1/data_reg_reg[0]_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.043     3.453 f  control_merge2/oehb1/data_reg[31]_i_3__1/O
                         net (fo=1, routed)           0.208     3.661    control_merge2/oehb1/data_reg[31]_i_3__1_n_0
    SLICE_X15Y111        LUT2 (Prop_lut2_I0_O)        0.043     3.704 r  control_merge2/oehb1/data_reg[31]_i_1__4/O
                         net (fo=32, routed)          0.639     4.343    mux2/tehb1/E[0]
    SLICE_X21Y103        FDCE                                         r  mux2/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=864, unset)          1.153     5.153    mux2/tehb1/clk
    SLICE_X21Y103        FDCE                                         r  mux2/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.085     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X21Y103        FDCE (Setup_fdce_C_CE)      -0.201     5.002    mux2/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  0.658    




