Analysis & Elaboration report for ALU
Tue Sep 12 06:50:17 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |aluModos
  5. Parameter Settings for User Entity Instance: SumaNBit:dutSum
  6. Parameter Settings for User Entity Instance: RestadorNBit:dutRes
  7. Parameter Settings for User Entity Instance: DivisionNBit:dutDiv
  8. Parameter Settings for User Entity Instance: DivisionNBit:dutMod
  9. Parameter Settings for User Entity Instance: CompuertaAND:dutAND
 10. Parameter Settings for User Entity Instance: CompuertaOR:dutOR
 11. Parameter Settings for User Entity Instance: CompuertaXOR:dutXOR
 12. Parameter Settings for User Entity Instance: shiftLeft:dutLeft
 13. Parameter Settings for User Entity Instance: shiftRight:dutRight
 14. Analysis & Elaboration Settings
 15. Port Connectivity Checks: "decodificador_modos:flagNeg"
 16. Port Connectivity Checks: "decodificador_modos:flagAca"
 17. Port Connectivity Checks: "decodificador_modos:flagCero"
 18. Port Connectivity Checks: "decodificador_modos:flagDes"
 19. Port Connectivity Checks: "decodificador_modos:disp2"
 20. Port Connectivity Checks: "DivisionNBit:dutMod"
 21. Port Connectivity Checks: "DivisionNBit:dutDiv"
 22. Port Connectivity Checks: "RestadorNBit:dutRes|Restador1Bit:loop_01[0].res"
 23. Port Connectivity Checks: "SumaNBit:dutSum|Suma1Bit:loop_01[0].sum"
 24. Analysis & Elaboration Messages
 25. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue Sep 12 06:50:17 2023          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; ALU                                            ;
; Top-level Entity Name         ; aluModos                                       ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |aluModos ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SumaNBit:dutSum ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RestadorNBit:dutRes ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DivisionNBit:dutDiv ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DivisionNBit:dutMod ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CompuertaAND:dutAND ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CompuertaOR:dutOR ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CompuertaXOR:dutXOR ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftLeft:dutLeft ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftRight:dutRight ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; aluModos           ; ALU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "decodificador_modos:flagNeg" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; mode ; Input ; Info     ; Stuck at GND                  ;
; D    ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "decodificador_modos:flagAca" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; mode ; Input ; Info     ; Stuck at GND                  ;
; B    ; Input ; Info     ; Stuck at VCC                  ;
; D    ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "decodificador_modos:flagCero" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; mode ; Input ; Info     ; Stuck at GND                   ;
; A    ; Input ; Info     ; Stuck at VCC                   ;
; B    ; Input ; Info     ; Stuck at VCC                   ;
; C    ; Input ; Info     ; Stuck at VCC                   ;
; D    ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "decodificador_modos:flagDes" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; mode ; Input ; Info     ; Stuck at GND                  ;
; A    ; Input ; Info     ; Stuck at VCC                  ;
; B    ; Input ; Info     ; Stuck at VCC                  ;
; C    ; Input ; Info     ; Stuck at VCC                  ;
; D    ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decodificador_modos:disp2"                                                                                                                                                         ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mode  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; B     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; C     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; C[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; D     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DivisionNBit:dutMod"                                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; i    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DivisionNBit:dutDiv"                                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; res  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "RestadorNBit:dutRes|Restador1Bit:loop_01[0].res" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; Cin  ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "SumaNBit:dutSum|Suma1Bit:loop_01[0].sum" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; Cin  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Tue Sep 12 06:49:59 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file shiftright_tb.sv
    Info (12023): Found entity 1: shiftRight_tb File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/shiftRight_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shiftright.sv
    Info (12023): Found entity 1: shiftRight File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/shiftRight.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft_tb.sv
    Info (12023): Found entity 1: shiftLeft_tb File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/shiftLeft_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft.sv
    Info (12023): Found entity 1: shiftLeft File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/shiftLeft.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file registro_tb.sv
    Info (12023): Found entity 1: Registro_tb File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/Registro_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file registro.sv
    Info (12023): Found entity 1: Registro File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/Registro.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file compuertaxor_tb.sv
    Info (12023): Found entity 1: CompuertaXOR_tb File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/CompuertaXOR_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compuertaxor.sv
    Info (12023): Found entity 1: CompuertaXOR File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/CompuertaXOR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compuertaor_tb.sv
    Info (12023): Found entity 1: CompuertaOR_tb File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/CompuertaOR_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compuertaor.sv
    Info (12023): Found entity 1: CompuertaOR File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/CompuertaOR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compuertaand_tb.sv
    Info (12023): Found entity 1: CompuertaAND_tb File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/CompuertaAND_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compuertaand.sv
    Info (12023): Found entity 1: CompuertaAND File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/CompuertaAND.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file suma1bit.sv
    Info (12023): Found entity 1: Suma1Bit File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/Suma1Bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file suma1bit_tb.sv
    Info (12023): Found entity 1: Suma1Bit_tb File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/Suma1Bit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file restador1bit.sv
    Info (12023): Found entity 1: Restador1Bit File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/Restador1Bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file restador1bit_tb.sv
    Info (12023): Found entity 1: Restador1Bit_tb File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/Restador1Bit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumanbit.sv
    Info (12023): Found entity 1: SumaNBit File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/SumaNBit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumanbit_tb.sv
    Info (12023): Found entity 1: SumaNBit_tb File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/SumaNBit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file restadornbit.sv
    Info (12023): Found entity 1: RestadorNBit File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/RestadorNBit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file restadornbit_tb.sv
    Info (12023): Found entity 1: RestadorNBit_tb File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/RestadorNBit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alumodos.sv
    Info (12023): Found entity 1: aluModos File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodificador.sv
    Info (12023): Found entity 1: decodificador File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/decodificador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alumodos_tb.sv
    Info (12023): Found entity 1: aluModos_tb File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodificador_modos.sv
    Info (12023): Found entity 1: decodificador_modos File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/decodificador_modos.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mulnbit.sv
    Info (12023): Found entity 1: MulNBit File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/MulNBit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mulnbit_tb.sv
    Info (12023): Found entity 1: MulNBit_tb File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/MulNBit_tb.sv Line: 1
Info (12127): Elaborating entity "aluModos" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at aluModos.sv(43): truncated value with size 32 to match size of target (4) File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 43
Warning (10240): Verilog HDL Always Construct warning at aluModos.sv(35): inferring latch(es) for variable "modo", which holds its previous value in one or more paths through the always construct File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 35
Warning (10240): Verilog HDL Always Construct warning at aluModos.sv(56): inferring latch(es) for variable "digitos", which holds its previous value in one or more paths through the always construct File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 56
Info (10041): Inferred latch for "modo[0]" at aluModos.sv(35) File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 35
Info (10041): Inferred latch for "modo[1]" at aluModos.sv(35) File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 35
Info (10041): Inferred latch for "modo[2]" at aluModos.sv(35) File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 35
Info (10041): Inferred latch for "modo[3]" at aluModos.sv(35) File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 35
Info (12128): Elaborating entity "SumaNBit" for hierarchy "SumaNBit:dutSum" File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 149
Info (12128): Elaborating entity "Suma1Bit" for hierarchy "SumaNBit:dutSum|Suma1Bit:loop_01[0].sum" File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/SumaNBit.sv Line: 21
Info (12128): Elaborating entity "RestadorNBit" for hierarchy "RestadorNBit:dutRes" File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 159
Warning (10036): Verilog HDL or VHDL warning at RestadorNBit.sv(11): object "stop" assigned a value but never read File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/RestadorNBit.sv Line: 11
Warning (10240): Verilog HDL Always Construct warning at RestadorNBit.sv(30): inferring latch(es) for variable "flag", which holds its previous value in one or more paths through the always construct File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/RestadorNBit.sv Line: 30
Info (12128): Elaborating entity "Restador1Bit" for hierarchy "RestadorNBit:dutRes|Restador1Bit:loop_01[0].res" File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/RestadorNBit.sv Line: 24
Warning (12125): Using design file divisionnbit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DivisionNBit File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/divisionnbit.sv Line: 1
Info (12128): Elaborating entity "DivisionNBit" for hierarchy "DivisionNBit:dutDiv" File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 167
Warning (10230): Verilog HDL assignment warning at DivisionNBit.sv(21): truncated value with size 33 to match size of target (4) File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/DivisionNBit.sv Line: 21
Info (12128): Elaborating entity "CompuertaAND" for hierarchy "CompuertaAND:dutAND" File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 181
Info (12128): Elaborating entity "CompuertaOR" for hierarchy "CompuertaOR:dutOR" File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 187
Info (12128): Elaborating entity "CompuertaXOR" for hierarchy "CompuertaXOR:dutXOR" File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 193
Info (12128): Elaborating entity "shiftLeft" for hierarchy "shiftLeft:dutLeft" File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 198
Info (12128): Elaborating entity "shiftRight" for hierarchy "shiftRight:dutRight" File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 203
Info (12128): Elaborating entity "decodificador_modos" for hierarchy "decodificador_modos:disp" File: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv Line: 218
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/output_files/ALU.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4780 megabytes
    Info: Processing ended: Tue Sep 12 06:50:17 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:36


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/output_files/ALU.map.smsg.


