{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654758695534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654758695551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 16:11:35 2022 " "Processing started: Thu Jun 09 16:11:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654758695551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758695551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kappa3_light -c kappa3_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off kappa3_light -c kappa3_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758695552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654758696950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654758696950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/decode_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/decode_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7seg " "Found entity 1: decode_7seg" {  } { { "../../hw2019/verilog-src/templates/decode_7seg.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/decode_7seg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758721433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758721432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/keyenc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/keyenc.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyenc " "Found entity 1: keyenc" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758721445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758721445 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keybuf.v(28) " "Verilog HDL information at keybuf.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "../../hw2019/verilog-src/templates/keybuf.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keybuf.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654758721458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/keybuf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/keybuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 keybuf " "Found entity 1: keybuf" {  } { { "../../hw2019/verilog-src/templates/keybuf.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keybuf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758721461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758721461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "../../hw2019/verilog-src/public/syncro.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/syncro.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758721471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758721471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../hw2019/verilog-src/public/regfile.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/regfile.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758721485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758721485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "../../hw2019/verilog-src/public/reg32.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/reg32.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758721501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758721501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../hw2019/verilog-src/public/memory.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/memory.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758721516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758721516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/mem64kd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/mem64kd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem64kd " "Found entity 1: mem64kd" {  } { { "../../hw2019/verilog-src/public/mem64kd.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/mem64kd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758721531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758721531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/led_driver.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758721544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758721544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/kappa3_light_core_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/kappa3_light_core_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 kappa3_light_core " "Found entity 1: kappa3_light_core" {  } { { "../../hw2019/verilog-src/public/kappa3_light_core_dp.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light_core_dp.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758721561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758721561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/debugger.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/debugger.v" { { "Info" "ISGN_ENTITY_NAME" "1 debugger " "Found entity 1: debugger" {  } { { "../../hw2019/verilog-src/public/debugger.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/debugger.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758721578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758721578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/kappa3_light.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/kappa3_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 kappa3_light " "Found entity 1: kappa3_light" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758721598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758721598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kappa3_light " "Elaborating entity \"kappa3_light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654758721887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:led_driver_inst " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:led_driver_inst\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "led_driver_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758721924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro syncro:syncro_a0 " "Elaborating entity \"syncro\" for hierarchy \"syncro:syncro_a0\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "syncro_a0" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758721941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyenc keyenc:keyenc_inst " "Elaborating entity \"keyenc\" for hierarchy \"keyenc:keyenc_inst\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "keyenc_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758722040 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(33) " "Verilog HDL Casex/Casez warning at keyenc.v(33): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 33 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722042 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(34) " "Verilog HDL Casex/Casez warning at keyenc.v(34): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 34 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722042 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(35) " "Verilog HDL Casex/Casez warning at keyenc.v(35): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 35 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722042 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(36) " "Verilog HDL Casex/Casez warning at keyenc.v(36): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 36 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722043 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(37) " "Verilog HDL Casex/Casez warning at keyenc.v(37): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 37 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722043 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(38) " "Verilog HDL Casex/Casez warning at keyenc.v(38): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 38 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722043 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(39) " "Verilog HDL Casex/Casez warning at keyenc.v(39): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 39 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722043 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(40) " "Verilog HDL Casex/Casez warning at keyenc.v(40): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 40 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722043 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(41) " "Verilog HDL Casex/Casez warning at keyenc.v(41): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 41 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722043 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(42) " "Verilog HDL Casex/Casez warning at keyenc.v(42): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 42 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722043 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(43) " "Verilog HDL Casex/Casez warning at keyenc.v(43): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 43 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722043 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(44) " "Verilog HDL Casex/Casez warning at keyenc.v(44): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 44 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722044 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(45) " "Verilog HDL Casex/Casez warning at keyenc.v(45): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 45 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722044 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(46) " "Verilog HDL Casex/Casez warning at keyenc.v(46): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 46 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722044 "|kappa3_light|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(47) " "Verilog HDL Casex/Casez warning at keyenc.v(47): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 47 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654758722044 "|kappa3_light|keyenc:keyenc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keybuf keybuf:keybuf_inst " "Elaborating entity \"keybuf\" for hierarchy \"keybuf:keybuf_inst\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "keybuf_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758722049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7seg decode_7seg:decode_7seg_inst0 " "Elaborating entity \"decode_7seg\" for hierarchy \"decode_7seg:decode_7seg_inst0\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "decode_7seg_inst0" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758722057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kappa3_light_core kappa3_light_core:kapp3_light_core " "Elaborating entity \"kappa3_light_core\" for hierarchy \"kappa3_light_core:kapp3_light_core\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "kapp3_light_core" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758722144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 kappa3_light_core:kapp3_light_core\|reg32:pc_inst " "Elaborating entity \"reg32\" for hierarchy \"kappa3_light_core:kapp3_light_core\|reg32:pc_inst\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light_core_dp.v" "pc_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light_core_dp.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758722161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory kappa3_light_core:kapp3_light_core\|memory:mem_inst " "Elaborating entity \"memory\" for hierarchy \"kappa3_light_core:kapp3_light_core\|memory:mem_inst\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light_core_dp.v" "mem_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light_core_dp.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758722182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem64kd kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem " "Elaborating entity \"mem64kd\" for hierarchy \"kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\"" {  } { { "../../hw2019/verilog-src/public/memory.v" "mem" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/memory.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758722198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component\"" {  } { { "../../hw2019/verilog-src/public/mem64kd.v" "altsyncram_component" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/mem64kd.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758722435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component\"" {  } { { "../../hw2019/verilog-src/public/mem64kd.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/mem64kd.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758722439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654758722440 ""}  } { { "../../hw2019/verilog-src/public/mem64kd.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/mem64kd.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654758722440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p0k2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p0k2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p0k2 " "Found entity 1: altsyncram_p0k2" {  } { { "db/altsyncram_p0k2.tdf" "" { Text "C:/Users/saule/Documents/Quartus/schoolpc/HW2_kappa3_light/db/altsyncram_p0k2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758722652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758722652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p0k2 kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component\|altsyncram_p0k2:auto_generated " "Elaborating entity \"altsyncram_p0k2\" for hierarchy \"kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component\|altsyncram_p0k2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758722654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/saule/Documents/Quartus/schoolpc/HW2_kappa3_light/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758722804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758722804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component\|altsyncram_p0k2:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component\|altsyncram_p0k2:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_p0k2.tdf" "decode2" { Text "C:/Users/saule/Documents/Quartus/schoolpc/HW2_kappa3_light/db/altsyncram_p0k2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758722810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/saule/Documents/Quartus/schoolpc/HW2_kappa3_light/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758722977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758722977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component\|altsyncram_p0k2:auto_generated\|decode_c8a:rden_decode_a " "Elaborating entity \"decode_c8a\" for hierarchy \"kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component\|altsyncram_p0k2:auto_generated\|decode_c8a:rden_decode_a\"" {  } { { "db/altsyncram_p0k2.tdf" "rden_decode_a" { Text "C:/Users/saule/Documents/Quartus/schoolpc/HW2_kappa3_light/db/altsyncram_p0k2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758722982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/saule/Documents/Quartus/schoolpc/HW2_kappa3_light/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654758723164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758723164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component\|altsyncram_p0k2:auto_generated\|mux_gob:mux4 " "Elaborating entity \"mux_gob\" for hierarchy \"kappa3_light_core:kapp3_light_core\|memory:mem_inst\|mem64kd:mem\|altsyncram:altsyncram_component\|altsyncram_p0k2:auto_generated\|mux_gob:mux4\"" {  } { { "db/altsyncram_p0k2.tdf" "mux4" { Text "C:/Users/saule/Documents/Quartus/schoolpc/HW2_kappa3_light/db/altsyncram_p0k2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758723169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile kappa3_light_core:kapp3_light_core\|regfile:regfile_inst " "Elaborating entity \"regfile\" for hierarchy \"kappa3_light_core:kapp3_light_core\|regfile:regfile_inst\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light_core_dp.v" "regfile_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light_core_dp.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758723218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debugger debugger:dbg_inst " "Elaborating entity \"debugger\" for hierarchy \"debugger:dbg_inst\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "dbg_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758723278 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "debugger:dbg_inst\|Ram0 " "RAM logic \"debugger:dbg_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../../hw2019/verilog-src/public/debugger.v" "Ram0" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/debugger.v" 332 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654758726267 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654758726267 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654758731276 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/led_driver.v" 200 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1654758731453 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1654758731453 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[0\] GND " "Pin \"seg_x\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|seg_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[0\] GND " "Pin \"seg_y\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|seg_y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[0\] GND " "Pin \"led_out\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[1\] GND " "Pin \"led_out\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|led_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[2\] GND " "Pin \"led_out\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[3\] GND " "Pin \"led_out\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|led_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[4\] GND " "Pin \"led_out\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|led_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[5\] GND " "Pin \"led_out\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|led_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[6\] GND " "Pin \"led_out\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|led_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[7\] GND " "Pin \"led_out\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|led_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[0\] GND " "Pin \"seg_a\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|seg_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[0\] GND " "Pin \"seg_b\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|seg_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[0\] GND " "Pin \"seg_c\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|seg_c[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[0\] GND " "Pin \"seg_d\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|seg_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[0\] GND " "Pin \"seg_e\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|seg_e[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[0\] GND " "Pin \"seg_f\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|seg_f[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[0\] GND " "Pin \"seg_g\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|seg_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[0\] GND " "Pin \"seg_h\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654758735131 "|kappa3_light|seg_h[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654758735131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654758735624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/saule/Documents/Quartus/schoolpc/HW2_kappa3_light/output_files/kappa3_light.map.smsg " "Generated suppressed messages file C:/Users/saule/Documents/Quartus/schoolpc/HW2_kappa3_light/output_files/kappa3_light.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758741746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654758742482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654758742482 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[1\] " "No output dependent on input pin \"dip_a\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[2\] " "No output dependent on input pin \"dip_a\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[3\] " "No output dependent on input pin \"dip_a\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[4\] " "No output dependent on input pin \"dip_a\[4\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[5\] " "No output dependent on input pin \"dip_a\[5\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[6\] " "No output dependent on input pin \"dip_a\[6\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[7\] " "No output dependent on input pin \"dip_a\[7\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[0\] " "No output dependent on input pin \"dip_b\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[1\] " "No output dependent on input pin \"dip_b\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[2\] " "No output dependent on input pin \"dip_b\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[3\] " "No output dependent on input pin \"dip_b\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[4\] " "No output dependent on input pin \"dip_b\[4\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[5\] " "No output dependent on input pin \"dip_b\[5\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[6\] " "No output dependent on input pin \"dip_b\[6\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[7\] " "No output dependent on input pin \"dip_b\[7\]\"" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654758743258 "|kappa3_light|dip_b[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654758743258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3613 " "Implemented 3613 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654758743262 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654758743262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3397 " "Implemented 3397 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654758743262 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654758743262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654758743262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654758743329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 16:12:23 2022 " "Processing ended: Thu Jun 09 16:12:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654758743329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654758743329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654758743329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654758743329 ""}
