
*** Running vivado
    with args -log sub_BD_xbar_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sub_BD_xbar_2.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sub_BD_xbar_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 360.492 ; gain = 83.898
INFO: [Synth 8-638] synthesizing module 'sub_BD_xbar_2' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_xbar_2/synth/sub_BD_xbar_2.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' (3#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/vivado2017/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (4#1) [C:/Xilinx/vivado2017/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl' (5#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo' (6#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor' (8#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized0' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized0' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized0' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized0' (8#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized0' (8#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (8#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized0' (8#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter' (9#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_router' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized1' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized1' (9#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo' (10#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_router' (11#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized1' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized1' (11#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized2' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized2' (11#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized3' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized3' (11#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_router__parameterized0' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized0' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized0' (11#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_router__parameterized0' (11#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized0' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized0' (11#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized1' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized1' (11#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized1' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized1' (11#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized1' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized1' (11#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (11#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux' (12#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (13#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (14#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (14#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (14#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (14#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (15#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (16#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized2' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized2' (16#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized0' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized2' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized2' (16#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized0' (16#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' (17#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (17#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (17#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter' (18#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar' (19#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' (20#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_xbar_2' (21#1) [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_xbar_2/synth/sub_BD_xbar_2.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 490.734 ; gain = 214.141
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 490.734 ; gain = 214.141
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.144 . Memory (MB): peak = 731.031 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 731.031 ; gain = 454.438
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 731.031 ; gain = 454.438

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     8|
|2     |LUT2    |   415|
|3     |LUT3    |   237|
|4     |LUT4    |   206|
|5     |LUT5    |   115|
|6     |LUT6    |   104|
|7     |SRLC32E |     6|
|8     |FDRE    |   519|
|9     |FDSE    |    16|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 731.031 ; gain = 454.438
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 731.031 ; gain = 458.008
