---
layout: default
title: Publications
---

[Home](/) | [Publications](/publications) | [Talks](/talks) | [CV](/cv)

# Publications

- **S. K. Roy**, and N. Shanbhag, “The Energy-Accuracy-Security Trade-off in Resistive In-memory Architectures”, **IEDM**, 2024  
  [IEEE Link](https://ieeexplore.ieee.org/abstract/document/10873582)  
- **S. K. Roy**, and N. Shanbhag, “On the Security Vulnerabilities of MRAM-based In-Memory Computing Architectures against Model Extraction Attacks”, **ICCAD**, 2024  
  [IEEE Link](https://dl.acm.org/doi/10.1145/3676536.3676685)  
- **S. K. Roy**, H.-M. Ou, M. Ahmed, P. Deaville, B. Zhang, N. Verma, P. Hanumolu, and N. Shanbhag, “Compute SNDR-boosted 22nm MRAM-based In-memory Computing Macro using Statistical Error Compensation”, **JSSC**, 2024  
  [IEEE Link](https://ieeexplore.ieee.org/document/10642976)  
- **S. K. Roy**, and N. Shanbhag, “Energy-Accuracy Trade-offs for Resistive In-Memory Computing Architectures”, **JxCDC**, 2024  
  [IEEE Link](https://ieeexplore.ieee.org/document/10478888)  
- **S. K. Roy**, H.-M. Ou, M. Ahmed, P. Deaville, B. Zhang, N. Verma, P. Hanumolu, and N. Shanbhag, “Compute SNR-boosted 22nm MRAM-based In-memory Computing Macro using Statistical Error Compensation”, **ESSCIRC**, 2023  
  [IEEE Link](https://ieeexplore.ieee.org/document/10268688)  
- N. Shanbhag and **S. K. Roy**, “Benchmarking In-memory Computing Architectures”, **OJ-SSCS**, 2022  
  [IEEE Link](https://ieeexplore.ieee.org/document/9976888)  
- N. Shanbhag and **S. K. Roy**, “Comprehending In-memory Computing Trends via Proper Benchmarking”, **CICC**, 2022  
  [IEEE Link](https://ieeexplore.ieee.org/document/9772817)  
- **S. K. Roy**, A. Patil, and N. Shanbhag, “Fundamental Limits on the Computational Accuracy of Resistive Crossbar-based In-memory Architectures”, **ISCAS**, 2022  
  [IEEE Link](https://ieeexplore.ieee.org/document/9937336)  
