{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.641688",
   "Default View_TopLeft":"-178,-226",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M01_AXIS -pg 1 -lvl 8 -x 2030 -y 290 -defaultsOSRD
preplace port S_AXIS -pg 1 -lvl 0 -x -20 -y 290 -defaultsOSRD
preplace port port-id_dac_clk -pg 1 -lvl 0 -x -20 -y 230 -defaultsOSRD
preplace port port-id_dac_resetn -pg 1 -lvl 0 -x -20 -y 400 -defaultsOSRD
preplace port port-id_ddr4_clk -pg 1 -lvl 0 -x -20 -y 320 -defaultsOSRD
preplace port port-id_ddr4_resetn -pg 1 -lvl 0 -x -20 -y 350 -defaultsOSRD
preplace portBus Din -pg 1 -lvl 0 -x -20 -y 90 -defaultsOSRD
preplace portBus dac_control -pg 1 -lvl 0 -x -20 -y 20 -defaultsOSRD
preplace inst axis_broadcaster_1 -pg 1 -lvl 7 -x 1830 -y 280 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 3 -x 640 -y 210 -defaultsOSRD
preplace inst axis_data_fifo_1 -pg 1 -lvl 3 -x 640 -y 370 -defaultsOSRD
preplace inst axis_data_fifo_2 -pg 1 -lvl 5 -x 1200 -y 240 -defaultsOSRD
preplace inst axis_register_slice_0 -pg 1 -lvl 6 -x 1480 -y 260 -defaultsOSRD
preplace inst control_tready -pg 1 -lvl 7 -x 1830 -y 110 -defaultsOSRD
preplace inst control_tvalid -pg 1 -lvl 6 -x 1480 -y 80 -defaultsOSRD
preplace inst dac_strm_mux -pg 1 -lvl 4 -x 920 -y 220 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 3 -x 640 -y 90 -defaultsOSRD
preplace inst axis_clock_converter_0 -pg 1 -lvl 2 -x 380 -y 350 -defaultsOSRD
preplace inst axis_register_slice_1 -pg 1 -lvl 1 -x 130 -y 310 -defaultsOSRD
preplace netloc Din_1 1 0 3 NJ 90 NJ 90 NJ
preplace netloc Op2_1 1 0 7 NJ 20 NJ 20 500J 10 NJ 10 NJ 10 1320 150 1630J
preplace netloc axis_broadcaster_1_s_axis_tready 1 6 1 1650 100n
preplace netloc axis_register_slice_0_m_axis_tvalid 1 5 2 1330 160 1630
preplace netloc ddr4_clk_1 1 0 2 20 390 250J
preplace netloc m_axis_aclk_1 1 0 7 0J 410 260 450 500 290 770 310 1080 320 1320 340 1640J
preplace netloc util_vector_logic_0_Res 1 0 7 NJ 400 240 250 510 450 NJ 450 1070 330 1330 350 1650J
preplace netloc util_vector_logic_0_Res1 1 6 2 1630 380 2000
preplace netloc util_vector_logic_1_Res 1 0 2 10 230 260J
preplace netloc util_vector_logic_1_Res1 1 6 1 1640 80n
preplace netloc xlslice_0_Dout 1 3 1 770J 90n
preplace netloc S_AXIS_1 1 0 1 NJ 290
preplace netloc axis_broadcaster_1_M00_AXIS 1 2 6 510 20 NJ 20 NJ 20 1330J 10 NJ 10 2010
preplace netloc axis_broadcaster_1_M01_AXIS 1 7 1 N 290
preplace netloc axis_clock_converter_0_M_AXIS 1 2 1 N 350
preplace netloc axis_data_fifo_0_M_AXIS 1 3 1 N 210
preplace netloc axis_data_fifo_1_M_AXIS 1 3 1 760 190n
preplace netloc axis_data_fifo_2_M_AXIS 1 5 1 N 240
preplace netloc axis_register_slice_0_M_AXIS 1 6 1 N 240
preplace netloc axis_register_slice_1_M_AXIS 1 1 1 N 310
preplace netloc dac_strm_mux_m0_axi_stream 1 4 1 N 220
levelinfo -pg 1 -20 130 380 640 920 1200 1480 1830 2030
pagesize -pg 1 -db -bbox -sgen -180 0 2150 460
"
}
0
