# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_7s_23_1_1.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_6s_30_1_1.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_7s_31_1_1.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_8s_32_1_1.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s_w11_V.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w16_d66_A.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d16_A.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d1_A.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d32_A.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d35_A.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d64_A.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d67_A.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d68_A.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/regslice_core.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_s.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_s.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_s.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder.vhd" \
"../../../../project_3.srcs/sources_1/new/onfi_wrapper.vhd" \
"../../../../project_3.srcs/sources_1/imports/new/top_wrapper.vhd" \
"../../../../project_3.srcs/sim_1/new/onfi_tb.vhd" \

# Do not sort compile order
nosort
