Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {D:\Joon Kang\Documents\SUTD\Computation Structures 50.002\1D Project\FPGA\16BitALU\work\project.tcl}
# set projDir "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/vivado"
# set projName "16BitALU"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/verilog/au_top_0.v" "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/verilog/reset_conditioner_1.v" "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/verilog/multi_seven_seg_2.v" "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/verilog/testerfsm_3.v" "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/verilog/alu_4.v" "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/verilog/adder_5.v" "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/verilog/counter_6.v" "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/verilog/seven_seg_7.v" "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/verilog/decoder_8.v" "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/verilog/boolean_9.v" "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/verilog/shifter_10.v" "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/verilog/compare_11.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/constraint/io.xdc" "D:/Joon\ Kang/Documents/SUTD/Computation\ Structures\ 50.002/1D\ Project/FPGA/16BitALU/work/constraint/alchitry.xdc" "D:/Joon\ Kang/Alchitry/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8
[Fri Nov  6 02:37:06 2020] Launched synth_1...
Run output will be captured here: D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Nov  6 02:37:07 2020] Waiting for synth_1 to finish...


*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter START_state bound to: 2'b00 
	Parameter INVALID_state bound to: 2'b01 
	Parameter MANUAL_state bound to: 2'b10 
	Parameter AUTO_state bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_2' [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_6' [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/counter_6.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_6' (2#1) [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/counter_6.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_7' [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/seven_seg_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_7' (3#1) [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/seven_seg_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_8' [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/decoder_8.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_8' (4#1) [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/decoder_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_2' (5#1) [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'testerfsm_3' [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/testerfsm_3.v:7]
	Parameter CLKSPEED bound to: 5'b11010 
	Parameter START_state bound to: 5'b00000 
	Parameter ADD_state bound to: 5'b00001 
	Parameter ADDOVERFLOW_state bound to: 5'b00010 
	Parameter SUB_state bound to: 5'b00011 
	Parameter AND_state bound to: 5'b00100 
	Parameter NAND_state bound to: 5'b00101 
	Parameter OR_state bound to: 5'b00110 
	Parameter NOR_state bound to: 5'b00111 
	Parameter XOR_state bound to: 5'b01000 
	Parameter XNOR_state bound to: 5'b01001 
	Parameter A_state bound to: 5'b01010 
	Parameter NOTA_state bound to: 5'b01011 
	Parameter NOTB_state bound to: 5'b01100 
	Parameter SHL_state bound to: 5'b01101 
	Parameter SHR_state bound to: 5'b01110 
	Parameter SRA_state bound to: 5'b01111 
	Parameter CMPEQ_state bound to: 5'b10000 
	Parameter CMPLT_state bound to: 5'b10001 
	Parameter CMPLE_state bound to: 5'b10010 
	Parameter MULTIPLY_state bound to: 5'b10011 
	Parameter ALUFNERROR_state bound to: 5'b10100 
	Parameter END_state bound to: 5'b10101 
INFO: [Synth 8-6157] synthesizing module 'alu_4' [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_5' [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/adder_5.v:7]
INFO: [Synth 8-226] default block is never used [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/adder_5.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_5' (6#1) [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/adder_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_9' [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/boolean_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_9' (7#1) [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/boolean_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_10' [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/shifter_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_10' (8#1) [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/shifter_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_11' [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/compare_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_11' (9#1) [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/compare_11.v:7]
INFO: [Synth 8-226] default block is never used [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_4.v:101]
INFO: [Synth 8-6155] done synthesizing module 'alu_4' (10#1) [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'testerfsm_3' (11#1) [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/testerfsm_3.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (12#1) [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1016.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1016.141 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1016.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/constraint/io.xdc]
Finished Parsing XDC File [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Joon Kang/Alchitry/library/components/au.xdc]
Finished Parsing XDC File [D:/Joon Kang/Alchitry/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1016.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1016.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1016.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1016.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'testerfsm_3'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                            00000 |                            00000
               ADD_state |                            00001 |                            00001
       ADDOVERFLOW_state |                            00010 |                            00010
               SUB_state |                            00011 |                            00011
               AND_state |                            00100 |                            00100
              NAND_state |                            00101 |                            00101
                OR_state |                            00110 |                            00110
               NOR_state |                            00111 |                            00111
               XOR_state |                            01000 |                            01000
              XNOR_state |                            01001 |                            01001
                 A_state |                            01010 |                            01010
              NOTA_state |                            01011 |                            01011
              NOTB_state |                            01100 |                            01100
               SHL_state |                            01101 |                            01101
               SHR_state |                            01110 |                            01110
               SRA_state |                            01111 |                            01111
             CMPEQ_state |                            10000 |                            10000
             CMPLT_state |                            10001 |                            10001
             CMPLE_state |                            10010 |                            10010
          MULTIPLY_state |                            10011 |                            10011
        ALUFNERROR_state |                            10100 |                            10100
               END_state |                            10101 |                            10101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'testerfsm_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                               00 |                               00
              AUTO_state |                               01 |                               11
            MANUAL_state |                               10 |                               10
           INVALID_state |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1016.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 3     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 13    
	  22 Input   20 Bit        Muxes := 1     
	   4 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 7     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   4 Input   16 Bit        Muxes := 8     
	  22 Input   16 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	  22 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	  22 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	  22 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	  37 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP alu/out0, operation Mode is: A*B.
DSP Report: operator alu/out0 is absorbed into DSP alu/out0.
DSP Report: Generating DSP out0, operation Mode is: A*B.
DSP Report: operator out0 is absorbed into DSP out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1016.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------+--------------+---------------+----------------+
|Module Name       | RTL Object   | Depth x Width | Implemented As | 
+------------------+--------------+---------------+----------------+
|seven_seg_7       | segs         | 32x7          | LUT            | 
|multi_seven_seg_2 | seg_dec/segs | 32x7          | LUT            | 
+------------------+--------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu_4       | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_4       | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1016.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1054.164 ; gain = 38.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1056.000 ; gain = 39.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1062.758 ; gain = 46.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1062.758 ; gain = 46.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1062.758 ; gain = 46.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1062.758 ; gain = 46.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1062.758 ; gain = 46.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1062.758 ; gain = 46.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    24|
|3     |DSP48E1 |     2|
|4     |LUT1    |     4|
|5     |LUT2    |    60|
|6     |LUT3    |    80|
|7     |LUT4    |    38|
|8     |LUT5    |   113|
|9     |LUT6    |   282|
|10    |FDRE    |    89|
|11    |FDSE    |     4|
|12    |IBUF    |    32|
|13    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1062.758 ; gain = 46.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 1062.758 ; gain = 46.617
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1062.758 ; gain = 46.617
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1067.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1067.863 ; gain = 51.723
INFO: [Common 17-1381] The checkpoint 'D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 02:39:08 2020...
[Fri Nov  6 02:39:13 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:06 . Memory (MB): peak = 1016.160 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 02:39:13 2020] Launched impl_1...
Run output will be captured here: D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Nov  6 02:39:13 2020] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1015.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/constraint/io.xdc]
Finished Parsing XDC File [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/constraint/io.xdc]
Parsing XDC File [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/constraint/alchitry.xdc]
Parsing XDC File [D:/Joon Kang/Alchitry/library/components/au.xdc]
Finished Parsing XDC File [D:/Joon Kang/Alchitry/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1015.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.680 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1015.680 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ec24fcd4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1174.418 ; gain = 158.738

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7d2bcf28

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1369.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7d2bcf28

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1369.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c3d74b17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1369.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c3d74b17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1369.176 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c3d74b17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1369.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c3d74b17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1369.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1369.176 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b1f26f83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1369.176 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b1f26f83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1369.176 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b1f26f83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1369.176 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1369.176 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b1f26f83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1369.176 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1369.176 ; gain = 353.496
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1369.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1384.160 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d15b49a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1384.160 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1384.160 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 790bdbfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.258 ; gain = 3.098

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d9d965bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1387.258 ; gain = 3.098

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d9d965bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1387.258 ; gain = 3.098
Phase 1 Placer Initialization | Checksum: d9d965bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1387.258 ; gain = 3.098

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 95f78906

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1387.258 ; gain = 3.098

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 64 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 28 nets or cells. Created 0 new cell, deleted 28 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1387.258 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             28  |                    28  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             28  |                    28  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 6802815b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.258 ; gain = 3.098
Phase 2.2 Global Placement Core | Checksum: ab1a242a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.258 ; gain = 3.098
Phase 2 Global Placement | Checksum: ab1a242a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.258 ; gain = 3.098

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c37e97f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.258 ; gain = 3.098

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fbdcce71

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.258 ; gain = 3.098

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1427a3c1f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.258 ; gain = 3.098

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e418c970

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.258 ; gain = 3.098

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 5452aa45

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1387.258 ; gain = 3.098

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 99173732

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1387.258 ; gain = 3.098

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fb3781c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1387.258 ; gain = 3.098
Phase 3 Detail Placement | Checksum: fb3781c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1387.258 ; gain = 3.098

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 225fc7626

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.106 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2a84d7e20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1402.281 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 216b09530

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1402.281 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 225fc7626

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.281 ; gain = 18.121
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.106. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1385e3f58

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.281 ; gain = 18.121
Phase 4.1 Post Commit Optimization | Checksum: 1385e3f58

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.281 ; gain = 18.121

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1385e3f58

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.281 ; gain = 18.121

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1385e3f58

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.281 ; gain = 18.121

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1402.281 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: cee93520

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.281 ; gain = 18.121
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cee93520

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.281 ; gain = 18.121
Ending Placer Task | Checksum: cca4651e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.281 ; gain = 18.121
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1402.281 ; gain = 18.121
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1402.348 ; gain = 0.066
INFO: [Common 17-1381] The checkpoint 'D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1402.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1402.348 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1410.426 ; gain = 8.078
INFO: [Common 17-1381] The checkpoint 'D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5e461de0 ConstDB: 0 ShapeSum: 6e5e473e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d1b0b955

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1509.777 ; gain = 87.297
Post Restoration Checksum: NetGraph: 48cf5d15 NumContArr: 88e15c40 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d1b0b955

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1509.777 ; gain = 87.297

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d1b0b955

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1515.766 ; gain = 93.285

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d1b0b955

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1515.766 ; gain = 93.285
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1612e6cab

Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 1520.156 ; gain = 97.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.139  | TNS=0.000  | WHS=-0.052 | THS=-0.258 |

Phase 2 Router Initialization | Checksum: df0be8a0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1520.660 ; gain = 98.180

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000318903 %
  Global Horizontal Routing Utilization  = 0.000390422 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 713
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 712
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e4af23b3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1523.703 ; gain = 101.223

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.360  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f404a026

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1523.707 ; gain = 101.227
Phase 4 Rip-up And Reroute | Checksum: 1f404a026

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1523.707 ; gain = 101.227

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f404a026

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1523.707 ; gain = 101.227

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f404a026

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1523.707 ; gain = 101.227
Phase 5 Delay and Skew Optimization | Checksum: 1f404a026

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1523.707 ; gain = 101.227

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18e4c6dfb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1523.707 ; gain = 101.227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.453  | TNS=0.000  | WHS=0.237  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18e4c6dfb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1523.707 ; gain = 101.227
Phase 6 Post Hold Fix | Checksum: 18e4c6dfb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1523.707 ; gain = 101.227

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.256717 %
  Global Horizontal Routing Utilization  = 0.26874 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b53fd163

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1523.707 ; gain = 101.227

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b53fd163

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1525.746 ; gain = 103.266

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d1a70152

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1525.746 ; gain = 103.266

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.453  | TNS=0.000  | WHS=0.237  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d1a70152

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1525.746 ; gain = 103.266
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1525.746 ; gain = 103.266

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:51 . Memory (MB): peak = 1525.746 ; gain = 115.320
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.462 . Memory (MB): peak = 1535.598 ; gain = 9.852
INFO: [Common 17-1381] The checkpoint 'D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Joon Kang/Documents/SUTD/Computation Structures 50.002/1D Project/FPGA/16BitALU/work/vivado/16BitALU/16BitALU.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP alumod/out0 input alumod/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP alumod/out0 input alumod/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP autotest/alu/out0 input autotest/alu/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP autotest/alu/out0 input autotest/alu/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP alumod/out0 output alumod/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP autotest/alu/out0 output autotest/alu/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP alumod/out0 multiplier stage alumod/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP autotest/alu/out0 multiplier stage autotest/alu/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13849888 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1979.746 ; gain = 410.164
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 02:42:16 2020...
[Fri Nov  6 02:42:21 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:08 . Memory (MB): peak = 1016.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 02:42:21 2020...

Finished building project.
