

================================================================
== Vitis HLS Report for 'transMatrix'
================================================================
* Date:           Wed Dec  6 15:21:02 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PROJET_HLS_zynq
* Solution:       trans-inver2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1051|     1051| 10.510 us | 10.510 us |  1051|  1051|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- transMatrix_label1  |       62|       62|         2|          2|          1|    31|    yes   |
        |- transMatrix_label1  |       60|       60|         2|          2|          1|    30|    yes   |
        |- transMatrix_label1  |       58|       58|         2|          2|          1|    29|    yes   |
        |- transMatrix_label1  |       56|       56|         2|          2|          1|    28|    yes   |
        |- transMatrix_label1  |       54|       54|         2|          2|          1|    27|    yes   |
        |- transMatrix_label1  |       52|       52|         2|          2|          1|    26|    yes   |
        |- transMatrix_label1  |       50|       50|         2|          2|          1|    25|    yes   |
        |- transMatrix_label1  |       48|       48|         2|          2|          1|    24|    yes   |
        |- transMatrix_label1  |       46|       46|         2|          2|          1|    23|    yes   |
        |- transMatrix_label1  |       44|       44|         2|          2|          1|    22|    yes   |
        |- transMatrix_label1  |       42|       42|         2|          2|          1|    21|    yes   |
        |- transMatrix_label1  |       40|       40|         2|          2|          1|    20|    yes   |
        |- transMatrix_label1  |       38|       38|         2|          2|          1|    19|    yes   |
        |- transMatrix_label1  |       36|       36|         2|          2|          1|    18|    yes   |
        |- transMatrix_label1  |       34|       34|         2|          2|          1|    17|    yes   |
        |- transMatrix_label1  |       32|       32|         2|          2|          1|    16|    yes   |
        |- transMatrix_label1  |       30|       30|         2|          2|          1|    15|    yes   |
        |- transMatrix_label1  |       28|       28|         2|          2|          1|    14|    yes   |
        |- transMatrix_label1  |       26|       26|         2|          2|          1|    13|    yes   |
        |- transMatrix_label1  |       24|       24|         2|          2|          1|    12|    yes   |
        |- transMatrix_label1  |       22|       22|         2|          2|          1|    11|    yes   |
        |- transMatrix_label1  |       20|       20|         2|          2|          1|    10|    yes   |
        |- transMatrix_label1  |       18|       18|         2|          2|          1|     9|    yes   |
        |- transMatrix_label1  |       16|       16|         2|          2|          1|     8|    yes   |
        |- transMatrix_label1  |       14|       14|         2|          2|          1|     7|    yes   |
        |- transMatrix_label1  |       12|       12|         2|          2|          1|     6|    yes   |
        |- transMatrix_label1  |       10|       10|         2|          2|          1|     5|    yes   |
        |- transMatrix_label1  |        8|        8|         2|          2|          1|     4|    yes   |
        |- transMatrix_label1  |        6|        6|         2|          2|          1|     3|    yes   |
        |- transMatrix_label1  |        4|        4|         2|          2|          1|     2|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 2, depth = 2
  * Pipeline-3: initiation interval (II) = 2, depth = 2
  * Pipeline-4: initiation interval (II) = 2, depth = 2
  * Pipeline-5: initiation interval (II) = 2, depth = 2
  * Pipeline-6: initiation interval (II) = 2, depth = 2
  * Pipeline-7: initiation interval (II) = 2, depth = 2
  * Pipeline-8: initiation interval (II) = 2, depth = 2
  * Pipeline-9: initiation interval (II) = 2, depth = 2
  * Pipeline-10: initiation interval (II) = 2, depth = 2
  * Pipeline-11: initiation interval (II) = 2, depth = 2
  * Pipeline-12: initiation interval (II) = 2, depth = 2
  * Pipeline-13: initiation interval (II) = 2, depth = 2
  * Pipeline-14: initiation interval (II) = 2, depth = 2
  * Pipeline-15: initiation interval (II) = 2, depth = 2
  * Pipeline-16: initiation interval (II) = 2, depth = 2
  * Pipeline-17: initiation interval (II) = 2, depth = 2
  * Pipeline-18: initiation interval (II) = 2, depth = 2
  * Pipeline-19: initiation interval (II) = 2, depth = 2
  * Pipeline-20: initiation interval (II) = 2, depth = 2
  * Pipeline-21: initiation interval (II) = 2, depth = 2
  * Pipeline-22: initiation interval (II) = 2, depth = 2
  * Pipeline-23: initiation interval (II) = 2, depth = 2
  * Pipeline-24: initiation interval (II) = 2, depth = 2
  * Pipeline-25: initiation interval (II) = 2, depth = 2
  * Pipeline-26: initiation interval (II) = 2, depth = 2
  * Pipeline-27: initiation interval (II) = 2, depth = 2
  * Pipeline-28: initiation interval (II) = 2, depth = 2
  * Pipeline-29: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 92
* Pipeline : 30
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
  Pipeline-1 : II = 2, D = 2, States = { 5 6 }
  Pipeline-2 : II = 2, D = 2, States = { 8 9 }
  Pipeline-3 : II = 2, D = 2, States = { 11 12 }
  Pipeline-4 : II = 2, D = 2, States = { 14 15 }
  Pipeline-5 : II = 2, D = 2, States = { 17 18 }
  Pipeline-6 : II = 2, D = 2, States = { 20 21 }
  Pipeline-7 : II = 2, D = 2, States = { 23 24 }
  Pipeline-8 : II = 2, D = 2, States = { 26 27 }
  Pipeline-9 : II = 2, D = 2, States = { 29 30 }
  Pipeline-10 : II = 2, D = 2, States = { 32 33 }
  Pipeline-11 : II = 2, D = 2, States = { 35 36 }
  Pipeline-12 : II = 2, D = 2, States = { 38 39 }
  Pipeline-13 : II = 2, D = 2, States = { 41 42 }
  Pipeline-14 : II = 2, D = 2, States = { 44 45 }
  Pipeline-15 : II = 2, D = 2, States = { 47 48 }
  Pipeline-16 : II = 2, D = 2, States = { 50 51 }
  Pipeline-17 : II = 2, D = 2, States = { 53 54 }
  Pipeline-18 : II = 2, D = 2, States = { 56 57 }
  Pipeline-19 : II = 2, D = 2, States = { 59 60 }
  Pipeline-20 : II = 2, D = 2, States = { 62 63 }
  Pipeline-21 : II = 2, D = 2, States = { 65 66 }
  Pipeline-22 : II = 2, D = 2, States = { 68 69 }
  Pipeline-23 : II = 2, D = 2, States = { 71 72 }
  Pipeline-24 : II = 2, D = 2, States = { 74 75 }
  Pipeline-25 : II = 2, D = 2, States = { 77 78 }
  Pipeline-26 : II = 2, D = 2, States = { 80 81 }
  Pipeline-27 : II = 2, D = 2, States = { 83 84 }
  Pipeline-28 : II = 2, D = 2, States = { 86 87 }
  Pipeline-29 : II = 2, D = 2, States = { 89 90 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 13 12 
12 --> 11 
13 --> 14 
14 --> 16 15 
15 --> 14 
16 --> 17 
17 --> 19 18 
18 --> 17 
19 --> 20 
20 --> 22 21 
21 --> 20 
22 --> 23 
23 --> 25 24 
24 --> 23 
25 --> 26 
26 --> 28 27 
27 --> 26 
28 --> 29 
29 --> 31 30 
30 --> 29 
31 --> 32 
32 --> 34 33 
33 --> 32 
34 --> 35 
35 --> 37 36 
36 --> 35 
37 --> 38 
38 --> 40 39 
39 --> 38 
40 --> 41 
41 --> 43 42 
42 --> 41 
43 --> 44 
44 --> 46 45 
45 --> 44 
46 --> 47 
47 --> 49 48 
48 --> 47 
49 --> 50 
50 --> 52 51 
51 --> 50 
52 --> 53 
53 --> 55 54 
54 --> 53 
55 --> 56 
56 --> 58 57 
57 --> 56 
58 --> 59 
59 --> 61 60 
60 --> 59 
61 --> 62 
62 --> 64 63 
63 --> 62 
64 --> 65 
65 --> 67 66 
66 --> 65 
67 --> 68 
68 --> 70 69 
69 --> 68 
70 --> 71 
71 --> 73 72 
72 --> 71 
73 --> 74 
74 --> 76 75 
75 --> 74 
76 --> 77 
77 --> 79 78 
78 --> 77 
79 --> 80 
80 --> 82 81 
81 --> 80 
82 --> 83 
83 --> 85 84 
84 --> 83 
85 --> 86 
86 --> 88 87 
87 --> 86 
88 --> 89 
89 --> 91 90 
90 --> 89 
91 --> 92 
92 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mat_b_addr_58 = getelementptr i32 %mat_b, i64, i64"   --->   Operation 93 'getelementptr' 'mat_b_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mat_b_addr_59 = getelementptr i32 %mat_b, i64, i64"   --->   Operation 94 'getelementptr' 'mat_b_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.76ns)   --->   "%br_ln95 = br void %bb126" [matrix_ti_mul.cpp:95]   --->   Operation 95 'br' 'br_ln95' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln95, void %bb126.split, i6, void %.lr.ph" [matrix_ti_mul.cpp:95]   --->   Operation 96 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.42ns)   --->   "%icmp_ln95 = icmp_eq  i6 %j, i6" [matrix_ti_mul.cpp:95]   --->   Operation 98 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 99 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %bb126.split, void %bb125.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 100 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %j" [matrix_ti_mul.cpp:95]   --->   Operation 101 'zext' 'j_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%mat_b_addr = getelementptr i32 %mat_b, i64, i64 %j_cast" [matrix_ti_mul.cpp:96]   --->   Operation 102 'getelementptr' 'mat_b_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j, i5" [matrix_ti_mul.cpp:97]   --->   Operation 103 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i11 %tmp" [matrix_ti_mul.cpp:97]   --->   Operation 104 'zext' 'zext_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%mat_b_addr_1 = getelementptr i32 %mat_b, i64, i64 %zext_ln97" [matrix_ti_mul.cpp:97]   --->   Operation 105 'getelementptr' 'mat_b_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%temp = load i10 %mat_b_addr" [matrix_ti_mul.cpp:96]   --->   Operation 106 'load' 'temp' <Predicate = (!icmp_ln95)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%mat_b_load = load i10 %mat_b_addr_1" [matrix_ti_mul.cpp:97]   --->   Operation 107 'load' 'mat_b_load' <Predicate = (!icmp_ln95)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 108 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%temp = load i10 %mat_b_addr" [matrix_ti_mul.cpp:96]   --->   Operation 109 'load' 'temp' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 110 [1/2] (3.25ns)   --->   "%mat_b_load = load i10 %mat_b_addr_1" [matrix_ti_mul.cpp:97]   --->   Operation 110 'load' 'mat_b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load, i10 %mat_b_addr, i32 %temp" [matrix_ti_mul.cpp:97]   --->   Operation 111 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp, i10 %mat_b_addr_1, i32 %mat_b_load" [matrix_ti_mul.cpp:98]   --->   Operation 112 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 113 [1/1] (1.82ns)   --->   "%add_ln95 = add i6 %j, i6" [matrix_ti_mul.cpp:95]   --->   Operation 113 'add' 'add_ln95' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb126"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 115 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb125"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 4.23>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %add_ln95_1, void %bb125.split, i6, void %bb125.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 116 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 117 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.42ns)   --->   "%icmp_ln95_1 = icmp_eq  i6 %j_1, i6" [matrix_ti_mul.cpp:95]   --->   Operation 118 'icmp' 'icmp_ln95_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 119 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_1, void %bb125.split, void %bb124.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 120 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.97ns)   --->   "%xor_ln96 = xor i6 %j_1, i6" [matrix_ti_mul.cpp:96]   --->   Operation 121 'xor' 'xor_ln96' <Predicate = (!icmp_ln95_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i6 %xor_ln96" [matrix_ti_mul.cpp:96]   --->   Operation 122 'zext' 'zext_ln96' <Predicate = (!icmp_ln95_1)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%mat_b_addr_2 = getelementptr i32 %mat_b, i64, i64 %zext_ln96" [matrix_ti_mul.cpp:96]   --->   Operation 123 'getelementptr' 'mat_b_addr_2' <Predicate = (!icmp_ln95_1)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_1, i5" [matrix_ti_mul.cpp:97]   --->   Operation 124 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln95_1)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln97 = or i11 %tmp_1, i11" [matrix_ti_mul.cpp:97]   --->   Operation 125 'or' 'or_ln97' <Predicate = (!icmp_ln95_1)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97" [matrix_ti_mul.cpp:97]   --->   Operation 126 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln95_1)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%mat_b_addr_3 = getelementptr i32 %mat_b, i64, i64 %tmp_2" [matrix_ti_mul.cpp:97]   --->   Operation 127 'getelementptr' 'mat_b_addr_3' <Predicate = (!icmp_ln95_1)> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (3.25ns)   --->   "%temp_1 = load i10 %mat_b_addr_2" [matrix_ti_mul.cpp:96]   --->   Operation 128 'load' 'temp_1' <Predicate = (!icmp_ln95_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 129 [2/2] (3.25ns)   --->   "%mat_b_load_2 = load i10 %mat_b_addr_3" [matrix_ti_mul.cpp:97]   --->   Operation 129 'load' 'mat_b_load_2' <Predicate = (!icmp_ln95_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 4> <Delay = 6.50>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 130 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/2] (3.25ns)   --->   "%temp_1 = load i10 %mat_b_addr_2" [matrix_ti_mul.cpp:96]   --->   Operation 131 'load' 'temp_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 132 [1/2] (3.25ns)   --->   "%mat_b_load_2 = load i10 %mat_b_addr_3" [matrix_ti_mul.cpp:97]   --->   Operation 132 'load' 'mat_b_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_2, i10 %mat_b_addr_2, i32 %temp_1" [matrix_ti_mul.cpp:97]   --->   Operation 133 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_1, i10 %mat_b_addr_3, i32 %mat_b_load_2" [matrix_ti_mul.cpp:98]   --->   Operation 134 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 135 [1/1] (1.82ns)   --->   "%add_ln95_1 = add i6 %j_1, i6" [matrix_ti_mul.cpp:95]   --->   Operation 135 'add' 'add_ln95_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb125"   --->   Operation 136 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 137 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb124"   --->   Operation 137 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 3.25>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%j_2 = phi i6 %add_ln95_2, void %bb124.split, i6, void %bb124.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 138 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 139 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.42ns)   --->   "%icmp_ln95_2 = icmp_eq  i6 %j_2, i6" [matrix_ti_mul.cpp:95]   --->   Operation 140 'icmp' 'icmp_ln95_2' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 141 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_2, void %bb124.split, void %bb123.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 142 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_2" [matrix_ti_mul.cpp:96]   --->   Operation 143 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln95_2)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%mat_b_addr_4 = getelementptr i32 %mat_b, i64, i64 %tmp_3" [matrix_ti_mul.cpp:96]   --->   Operation 144 'getelementptr' 'mat_b_addr_4' <Predicate = (!icmp_ln95_2)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_2, i5" [matrix_ti_mul.cpp:97]   --->   Operation 145 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln95_2)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln97_1 = or i11 %tmp_4, i11" [matrix_ti_mul.cpp:97]   --->   Operation 146 'or' 'or_ln97_1' <Predicate = (!icmp_ln95_2)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_1" [matrix_ti_mul.cpp:97]   --->   Operation 147 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln95_2)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%mat_b_addr_5 = getelementptr i32 %mat_b, i64, i64 %tmp_5" [matrix_ti_mul.cpp:97]   --->   Operation 148 'getelementptr' 'mat_b_addr_5' <Predicate = (!icmp_ln95_2)> <Delay = 0.00>
ST_8 : Operation 149 [2/2] (3.25ns)   --->   "%temp_2 = load i10 %mat_b_addr_4" [matrix_ti_mul.cpp:96]   --->   Operation 149 'load' 'temp_2' <Predicate = (!icmp_ln95_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 150 [2/2] (3.25ns)   --->   "%mat_b_load_4 = load i10 %mat_b_addr_5" [matrix_ti_mul.cpp:97]   --->   Operation 150 'load' 'mat_b_load_4' <Predicate = (!icmp_ln95_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 6> <Delay = 6.50>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 151 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/2] (3.25ns)   --->   "%temp_2 = load i10 %mat_b_addr_4" [matrix_ti_mul.cpp:96]   --->   Operation 152 'load' 'temp_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 153 [1/2] (3.25ns)   --->   "%mat_b_load_4 = load i10 %mat_b_addr_5" [matrix_ti_mul.cpp:97]   --->   Operation 153 'load' 'mat_b_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_4, i10 %mat_b_addr_4, i32 %temp_2" [matrix_ti_mul.cpp:97]   --->   Operation 154 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_2, i10 %mat_b_addr_5, i32 %mat_b_load_4" [matrix_ti_mul.cpp:98]   --->   Operation 155 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 156 [1/1] (1.82ns)   --->   "%add_ln95_2 = add i6 %j_2, i6" [matrix_ti_mul.cpp:95]   --->   Operation 156 'add' 'add_ln95_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb124"   --->   Operation 157 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 1.76>
ST_10 : Operation 158 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb123"   --->   Operation 158 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 11 <SV = 7> <Delay = 4.23>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln95_3, void %bb123.split, i6, void %bb123.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 159 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 160 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (1.42ns)   --->   "%icmp_ln95_3 = icmp_eq  i6 %j_3, i6" [matrix_ti_mul.cpp:95]   --->   Operation 161 'icmp' 'icmp_ln95_3' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 162 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_3, void %bb123.split, void %bb122.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 163 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.97ns)   --->   "%xor_ln96_1 = xor i6 %j_3, i6" [matrix_ti_mul.cpp:96]   --->   Operation 164 'xor' 'xor_ln96_1' <Predicate = (!icmp_ln95_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i6 %xor_ln96_1" [matrix_ti_mul.cpp:96]   --->   Operation 165 'sext' 'sext_ln96' <Predicate = (!icmp_ln95_3)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i7 %sext_ln96" [matrix_ti_mul.cpp:96]   --->   Operation 166 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln95_3)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%mat_b_addr_6 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_1" [matrix_ti_mul.cpp:96]   --->   Operation 167 'getelementptr' 'mat_b_addr_6' <Predicate = (!icmp_ln95_3)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_3, i5" [matrix_ti_mul.cpp:97]   --->   Operation 168 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln95_3)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln97_2 = or i11 %tmp_6, i11" [matrix_ti_mul.cpp:97]   --->   Operation 169 'or' 'or_ln97_2' <Predicate = (!icmp_ln95_3)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_2" [matrix_ti_mul.cpp:97]   --->   Operation 170 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln95_3)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%mat_b_addr_7 = getelementptr i32 %mat_b, i64, i64 %tmp_7" [matrix_ti_mul.cpp:97]   --->   Operation 171 'getelementptr' 'mat_b_addr_7' <Predicate = (!icmp_ln95_3)> <Delay = 0.00>
ST_11 : Operation 172 [2/2] (3.25ns)   --->   "%temp_3 = load i10 %mat_b_addr_6" [matrix_ti_mul.cpp:96]   --->   Operation 172 'load' 'temp_3' <Predicate = (!icmp_ln95_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 173 [2/2] (3.25ns)   --->   "%mat_b_load_6 = load i10 %mat_b_addr_7" [matrix_ti_mul.cpp:97]   --->   Operation 173 'load' 'mat_b_load_6' <Predicate = (!icmp_ln95_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 8> <Delay = 6.50>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 174 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/2] (3.25ns)   --->   "%temp_3 = load i10 %mat_b_addr_6" [matrix_ti_mul.cpp:96]   --->   Operation 175 'load' 'temp_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 176 [1/2] (3.25ns)   --->   "%mat_b_load_6 = load i10 %mat_b_addr_7" [matrix_ti_mul.cpp:97]   --->   Operation 176 'load' 'mat_b_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 177 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_6, i10 %mat_b_addr_6, i32 %temp_3" [matrix_ti_mul.cpp:97]   --->   Operation 177 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_3, i10 %mat_b_addr_7, i32 %mat_b_load_6" [matrix_ti_mul.cpp:98]   --->   Operation 178 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 179 [1/1] (1.82ns)   --->   "%add_ln95_3 = add i6 %j_3, i6" [matrix_ti_mul.cpp:95]   --->   Operation 179 'add' 'add_ln95_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb123"   --->   Operation 180 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 1.76>
ST_13 : Operation 181 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb122"   --->   Operation 181 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 14 <SV = 9> <Delay = 3.25>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%j_4 = phi i6 %add_ln95_4, void %bb122.split, i6, void %bb122.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 182 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (1.42ns)   --->   "%icmp_ln95_4 = icmp_eq  i6 %j_4, i6" [matrix_ti_mul.cpp:95]   --->   Operation 184 'icmp' 'icmp_ln95_4' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 185 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_4, void %bb122.split, void %bb121.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 186 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_4" [matrix_ti_mul.cpp:96]   --->   Operation 187 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln95_4)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%mat_b_addr_8 = getelementptr i32 %mat_b, i64, i64 %tmp_8" [matrix_ti_mul.cpp:96]   --->   Operation 188 'getelementptr' 'mat_b_addr_8' <Predicate = (!icmp_ln95_4)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_4, i5" [matrix_ti_mul.cpp:97]   --->   Operation 189 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln95_4)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln97_3 = or i11 %tmp_9, i11" [matrix_ti_mul.cpp:97]   --->   Operation 190 'or' 'or_ln97_3' <Predicate = (!icmp_ln95_4)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_3" [matrix_ti_mul.cpp:97]   --->   Operation 191 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln95_4)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%mat_b_addr_9 = getelementptr i32 %mat_b, i64, i64 %tmp_s" [matrix_ti_mul.cpp:97]   --->   Operation 192 'getelementptr' 'mat_b_addr_9' <Predicate = (!icmp_ln95_4)> <Delay = 0.00>
ST_14 : Operation 193 [2/2] (3.25ns)   --->   "%temp_4 = load i10 %mat_b_addr_8" [matrix_ti_mul.cpp:96]   --->   Operation 193 'load' 'temp_4' <Predicate = (!icmp_ln95_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 194 [2/2] (3.25ns)   --->   "%mat_b_load_8 = load i10 %mat_b_addr_9" [matrix_ti_mul.cpp:97]   --->   Operation 194 'load' 'mat_b_load_8' <Predicate = (!icmp_ln95_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 10> <Delay = 6.50>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 195 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/2] (3.25ns)   --->   "%temp_4 = load i10 %mat_b_addr_8" [matrix_ti_mul.cpp:96]   --->   Operation 196 'load' 'temp_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 197 [1/2] (3.25ns)   --->   "%mat_b_load_8 = load i10 %mat_b_addr_9" [matrix_ti_mul.cpp:97]   --->   Operation 197 'load' 'mat_b_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_8, i10 %mat_b_addr_8, i32 %temp_4" [matrix_ti_mul.cpp:97]   --->   Operation 198 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_4, i10 %mat_b_addr_9, i32 %mat_b_load_8" [matrix_ti_mul.cpp:98]   --->   Operation 199 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 200 [1/1] (1.82ns)   --->   "%add_ln95_4 = add i6 %j_4, i6" [matrix_ti_mul.cpp:95]   --->   Operation 200 'add' 'add_ln95_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb122"   --->   Operation 201 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 10> <Delay = 1.76>
ST_16 : Operation 202 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb121"   --->   Operation 202 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 17 <SV = 11> <Delay = 5.16>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%j_5 = phi i6 %add_ln95_5, void %bb121.split, i6, void %bb121.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 203 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 204 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (1.42ns)   --->   "%icmp_ln95_5 = icmp_eq  i6 %j_5, i6" [matrix_ti_mul.cpp:95]   --->   Operation 205 'icmp' 'icmp_ln95_5' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 206 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_5, void %bb121.split, void %bb120.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 207 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i6 %j_5" [matrix_ti_mul.cpp:96]   --->   Operation 208 'zext' 'zext_ln96_2' <Predicate = (!icmp_ln95_5)> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (1.91ns)   --->   "%add_ln96 = add i8 %zext_ln96_2, i8" [matrix_ti_mul.cpp:96]   --->   Operation 209 'add' 'add_ln96' <Predicate = (!icmp_ln95_5)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i8 %add_ln96" [matrix_ti_mul.cpp:96]   --->   Operation 210 'zext' 'zext_ln96_3' <Predicate = (!icmp_ln95_5)> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%mat_b_addr_10 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_3" [matrix_ti_mul.cpp:96]   --->   Operation 211 'getelementptr' 'mat_b_addr_10' <Predicate = (!icmp_ln95_5)> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_5, i5" [matrix_ti_mul.cpp:97]   --->   Operation 212 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln95_5)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%or_ln97_4 = or i11 %tmp_10, i11" [matrix_ti_mul.cpp:97]   --->   Operation 213 'or' 'or_ln97_4' <Predicate = (!icmp_ln95_5)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_4" [matrix_ti_mul.cpp:97]   --->   Operation 214 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln95_5)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%mat_b_addr_11 = getelementptr i32 %mat_b, i64, i64 %tmp_11" [matrix_ti_mul.cpp:97]   --->   Operation 215 'getelementptr' 'mat_b_addr_11' <Predicate = (!icmp_ln95_5)> <Delay = 0.00>
ST_17 : Operation 216 [2/2] (3.25ns)   --->   "%temp_5 = load i10 %mat_b_addr_10" [matrix_ti_mul.cpp:96]   --->   Operation 216 'load' 'temp_5' <Predicate = (!icmp_ln95_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 217 [2/2] (3.25ns)   --->   "%mat_b_load_10 = load i10 %mat_b_addr_11" [matrix_ti_mul.cpp:97]   --->   Operation 217 'load' 'mat_b_load_10' <Predicate = (!icmp_ln95_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 12> <Delay = 6.50>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 218 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/2] (3.25ns)   --->   "%temp_5 = load i10 %mat_b_addr_10" [matrix_ti_mul.cpp:96]   --->   Operation 219 'load' 'temp_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 220 [1/2] (3.25ns)   --->   "%mat_b_load_10 = load i10 %mat_b_addr_11" [matrix_ti_mul.cpp:97]   --->   Operation 220 'load' 'mat_b_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_10, i10 %mat_b_addr_10, i32 %temp_5" [matrix_ti_mul.cpp:97]   --->   Operation 221 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_5, i10 %mat_b_addr_11, i32 %mat_b_load_10" [matrix_ti_mul.cpp:98]   --->   Operation 222 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 223 [1/1] (1.82ns)   --->   "%add_ln95_5 = add i6 %j_5, i6" [matrix_ti_mul.cpp:95]   --->   Operation 223 'add' 'add_ln95_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb121"   --->   Operation 224 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 12> <Delay = 1.76>
ST_19 : Operation 225 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb120"   --->   Operation 225 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 20 <SV = 13> <Delay = 3.25>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "%j_6 = phi i6 %add_ln95_6, void %bb120.split, i6, void %bb120.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 226 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 227 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 228 [1/1] (1.42ns)   --->   "%icmp_ln95_6 = icmp_eq  i6 %j_6, i6" [matrix_ti_mul.cpp:95]   --->   Operation 228 'icmp' 'icmp_ln95_6' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 229 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_6, void %bb120.split, void %bb119.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 230 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_6" [matrix_ti_mul.cpp:96]   --->   Operation 231 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln95_6)> <Delay = 0.00>
ST_20 : Operation 232 [1/1] (0.00ns)   --->   "%mat_b_addr_12 = getelementptr i32 %mat_b, i64, i64 %tmp_12" [matrix_ti_mul.cpp:96]   --->   Operation 232 'getelementptr' 'mat_b_addr_12' <Predicate = (!icmp_ln95_6)> <Delay = 0.00>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_6, i5" [matrix_ti_mul.cpp:97]   --->   Operation 233 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln95_6)> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%or_ln97_5 = or i11 %tmp_13, i11" [matrix_ti_mul.cpp:97]   --->   Operation 234 'or' 'or_ln97_5' <Predicate = (!icmp_ln95_6)> <Delay = 0.00>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_5" [matrix_ti_mul.cpp:97]   --->   Operation 235 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln95_6)> <Delay = 0.00>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%mat_b_addr_13 = getelementptr i32 %mat_b, i64, i64 %tmp_14" [matrix_ti_mul.cpp:97]   --->   Operation 236 'getelementptr' 'mat_b_addr_13' <Predicate = (!icmp_ln95_6)> <Delay = 0.00>
ST_20 : Operation 237 [2/2] (3.25ns)   --->   "%temp_6 = load i10 %mat_b_addr_12" [matrix_ti_mul.cpp:96]   --->   Operation 237 'load' 'temp_6' <Predicate = (!icmp_ln95_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 238 [2/2] (3.25ns)   --->   "%mat_b_load_12 = load i10 %mat_b_addr_13" [matrix_ti_mul.cpp:97]   --->   Operation 238 'load' 'mat_b_load_12' <Predicate = (!icmp_ln95_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 14> <Delay = 6.50>
ST_21 : Operation 239 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 239 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 240 [1/2] (3.25ns)   --->   "%temp_6 = load i10 %mat_b_addr_12" [matrix_ti_mul.cpp:96]   --->   Operation 240 'load' 'temp_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 241 [1/2] (3.25ns)   --->   "%mat_b_load_12 = load i10 %mat_b_addr_13" [matrix_ti_mul.cpp:97]   --->   Operation 241 'load' 'mat_b_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 242 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_12, i10 %mat_b_addr_12, i32 %temp_6" [matrix_ti_mul.cpp:97]   --->   Operation 242 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 243 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_6, i10 %mat_b_addr_13, i32 %mat_b_load_12" [matrix_ti_mul.cpp:98]   --->   Operation 243 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 244 [1/1] (1.82ns)   --->   "%add_ln95_6 = add i6 %j_6, i6" [matrix_ti_mul.cpp:95]   --->   Operation 244 'add' 'add_ln95_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb120"   --->   Operation 245 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 22 <SV = 14> <Delay = 1.76>
ST_22 : Operation 246 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb119"   --->   Operation 246 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 23 <SV = 15> <Delay = 4.23>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%j_7 = phi i6 %add_ln95_7, void %bb119.split, i6, void %bb119.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 247 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 248 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (1.42ns)   --->   "%icmp_ln95_7 = icmp_eq  i6 %j_7, i6" [matrix_ti_mul.cpp:95]   --->   Operation 249 'icmp' 'icmp_ln95_7' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 250 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 250 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_7, void %bb119.split, void %bb118.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 251 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.97ns)   --->   "%xor_ln96_2 = xor i6 %j_7, i6" [matrix_ti_mul.cpp:96]   --->   Operation 252 'xor' 'xor_ln96_2' <Predicate = (!icmp_ln95_7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i6 %xor_ln96_2" [matrix_ti_mul.cpp:96]   --->   Operation 253 'sext' 'sext_ln96_1' <Predicate = (!icmp_ln95_7)> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln96_4 = zext i8 %sext_ln96_1" [matrix_ti_mul.cpp:96]   --->   Operation 254 'zext' 'zext_ln96_4' <Predicate = (!icmp_ln95_7)> <Delay = 0.00>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%mat_b_addr_14 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_4" [matrix_ti_mul.cpp:96]   --->   Operation 255 'getelementptr' 'mat_b_addr_14' <Predicate = (!icmp_ln95_7)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_7, i5" [matrix_ti_mul.cpp:97]   --->   Operation 256 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln95_7)> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln97_6 = or i11 %tmp_15, i11" [matrix_ti_mul.cpp:97]   --->   Operation 257 'or' 'or_ln97_6' <Predicate = (!icmp_ln95_7)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_6" [matrix_ti_mul.cpp:97]   --->   Operation 258 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln95_7)> <Delay = 0.00>
ST_23 : Operation 259 [1/1] (0.00ns)   --->   "%mat_b_addr_15 = getelementptr i32 %mat_b, i64, i64 %tmp_16" [matrix_ti_mul.cpp:97]   --->   Operation 259 'getelementptr' 'mat_b_addr_15' <Predicate = (!icmp_ln95_7)> <Delay = 0.00>
ST_23 : Operation 260 [2/2] (3.25ns)   --->   "%temp_7 = load i10 %mat_b_addr_14" [matrix_ti_mul.cpp:96]   --->   Operation 260 'load' 'temp_7' <Predicate = (!icmp_ln95_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 261 [2/2] (3.25ns)   --->   "%mat_b_load_14 = load i10 %mat_b_addr_15" [matrix_ti_mul.cpp:97]   --->   Operation 261 'load' 'mat_b_load_14' <Predicate = (!icmp_ln95_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 262 [1/1] (1.82ns)   --->   "%add_ln95_7 = add i6 %j_7, i6" [matrix_ti_mul.cpp:95]   --->   Operation 262 'add' 'add_ln95_7' <Predicate = (!icmp_ln95_7)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 16> <Delay = 6.50>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 263 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [1/2] (3.25ns)   --->   "%temp_7 = load i10 %mat_b_addr_14" [matrix_ti_mul.cpp:96]   --->   Operation 264 'load' 'temp_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 265 [1/2] (3.25ns)   --->   "%mat_b_load_14 = load i10 %mat_b_addr_15" [matrix_ti_mul.cpp:97]   --->   Operation 265 'load' 'mat_b_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 266 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_14, i10 %mat_b_addr_14, i32 %temp_7" [matrix_ti_mul.cpp:97]   --->   Operation 266 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_7, i10 %mat_b_addr_15, i32 %mat_b_load_14" [matrix_ti_mul.cpp:98]   --->   Operation 267 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb119"   --->   Operation 268 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 16> <Delay = 1.76>
ST_25 : Operation 269 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb118"   --->   Operation 269 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 26 <SV = 17> <Delay = 3.25>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%j_8 = phi i6 %add_ln95_8, void %bb118.split, i6, void %bb118.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 270 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 271 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 272 [1/1] (1.42ns)   --->   "%icmp_ln95_8 = icmp_eq  i6 %j_8, i6" [matrix_ti_mul.cpp:95]   --->   Operation 272 'icmp' 'icmp_ln95_8' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 273 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_8, void %bb118.split, void %bb117.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 274 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_8" [matrix_ti_mul.cpp:96]   --->   Operation 275 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln95_8)> <Delay = 0.00>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%mat_b_addr_16 = getelementptr i32 %mat_b, i64, i64 %tmp_17" [matrix_ti_mul.cpp:96]   --->   Operation 276 'getelementptr' 'mat_b_addr_16' <Predicate = (!icmp_ln95_8)> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_8, i5" [matrix_ti_mul.cpp:97]   --->   Operation 277 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln95_8)> <Delay = 0.00>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln97_7 = or i11 %tmp_18, i11" [matrix_ti_mul.cpp:97]   --->   Operation 278 'or' 'or_ln97_7' <Predicate = (!icmp_ln95_8)> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_7" [matrix_ti_mul.cpp:97]   --->   Operation 279 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln95_8)> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%mat_b_addr_17 = getelementptr i32 %mat_b, i64, i64 %tmp_19" [matrix_ti_mul.cpp:97]   --->   Operation 280 'getelementptr' 'mat_b_addr_17' <Predicate = (!icmp_ln95_8)> <Delay = 0.00>
ST_26 : Operation 281 [2/2] (3.25ns)   --->   "%temp_8 = load i10 %mat_b_addr_16" [matrix_ti_mul.cpp:96]   --->   Operation 281 'load' 'temp_8' <Predicate = (!icmp_ln95_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 282 [2/2] (3.25ns)   --->   "%mat_b_load_16 = load i10 %mat_b_addr_17" [matrix_ti_mul.cpp:97]   --->   Operation 282 'load' 'mat_b_load_16' <Predicate = (!icmp_ln95_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 27 <SV = 18> <Delay = 6.50>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 283 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 284 [1/2] (3.25ns)   --->   "%temp_8 = load i10 %mat_b_addr_16" [matrix_ti_mul.cpp:96]   --->   Operation 284 'load' 'temp_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 285 [1/2] (3.25ns)   --->   "%mat_b_load_16 = load i10 %mat_b_addr_17" [matrix_ti_mul.cpp:97]   --->   Operation 285 'load' 'mat_b_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 286 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_16, i10 %mat_b_addr_16, i32 %temp_8" [matrix_ti_mul.cpp:97]   --->   Operation 286 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 287 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_8, i10 %mat_b_addr_17, i32 %mat_b_load_16" [matrix_ti_mul.cpp:98]   --->   Operation 287 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 288 [1/1] (1.82ns)   --->   "%add_ln95_8 = add i6 %j_8, i6" [matrix_ti_mul.cpp:95]   --->   Operation 288 'add' 'add_ln95_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb118"   --->   Operation 289 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 18> <Delay = 1.76>
ST_28 : Operation 290 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb117"   --->   Operation 290 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 29 <SV = 19> <Delay = 5.07>
ST_29 : Operation 291 [1/1] (0.00ns)   --->   "%j_9 = phi i6 %add_ln95_9, void %bb117.split, i6, void %bb117.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 291 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 292 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 292 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 293 [1/1] (1.42ns)   --->   "%icmp_ln95_9 = icmp_eq  i6 %j_9, i6" [matrix_ti_mul.cpp:95]   --->   Operation 293 'icmp' 'icmp_ln95_9' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 294 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 294 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_9, void %bb117.split, void %bb116.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 295 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln96_5 = zext i6 %j_9" [matrix_ti_mul.cpp:96]   --->   Operation 296 'zext' 'zext_ln96_5' <Predicate = (!icmp_ln95_9)> <Delay = 0.00>
ST_29 : Operation 297 [1/1] (1.82ns)   --->   "%add_ln96_1 = add i9 %zext_ln96_5, i9" [matrix_ti_mul.cpp:96]   --->   Operation 297 'add' 'add_ln96_1' <Predicate = (!icmp_ln95_9)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln96_6 = zext i9 %add_ln96_1" [matrix_ti_mul.cpp:96]   --->   Operation 298 'zext' 'zext_ln96_6' <Predicate = (!icmp_ln95_9)> <Delay = 0.00>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "%mat_b_addr_18 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_6" [matrix_ti_mul.cpp:96]   --->   Operation 299 'getelementptr' 'mat_b_addr_18' <Predicate = (!icmp_ln95_9)> <Delay = 0.00>
ST_29 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_9, i5" [matrix_ti_mul.cpp:97]   --->   Operation 300 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln95_9)> <Delay = 0.00>
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln97_8 = or i11 %tmp_20, i11" [matrix_ti_mul.cpp:97]   --->   Operation 301 'or' 'or_ln97_8' <Predicate = (!icmp_ln95_9)> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_8" [matrix_ti_mul.cpp:97]   --->   Operation 302 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln95_9)> <Delay = 0.00>
ST_29 : Operation 303 [1/1] (0.00ns)   --->   "%mat_b_addr_19 = getelementptr i32 %mat_b, i64, i64 %tmp_21" [matrix_ti_mul.cpp:97]   --->   Operation 303 'getelementptr' 'mat_b_addr_19' <Predicate = (!icmp_ln95_9)> <Delay = 0.00>
ST_29 : Operation 304 [2/2] (3.25ns)   --->   "%temp_9 = load i10 %mat_b_addr_18" [matrix_ti_mul.cpp:96]   --->   Operation 304 'load' 'temp_9' <Predicate = (!icmp_ln95_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 305 [2/2] (3.25ns)   --->   "%mat_b_load_18 = load i10 %mat_b_addr_19" [matrix_ti_mul.cpp:97]   --->   Operation 305 'load' 'mat_b_load_18' <Predicate = (!icmp_ln95_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 20> <Delay = 6.50>
ST_30 : Operation 306 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 306 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 307 [1/2] (3.25ns)   --->   "%temp_9 = load i10 %mat_b_addr_18" [matrix_ti_mul.cpp:96]   --->   Operation 307 'load' 'temp_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 308 [1/2] (3.25ns)   --->   "%mat_b_load_18 = load i10 %mat_b_addr_19" [matrix_ti_mul.cpp:97]   --->   Operation 308 'load' 'mat_b_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_18, i10 %mat_b_addr_18, i32 %temp_9" [matrix_ti_mul.cpp:97]   --->   Operation 309 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 310 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_9, i10 %mat_b_addr_19, i32 %mat_b_load_18" [matrix_ti_mul.cpp:98]   --->   Operation 310 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 311 [1/1] (1.82ns)   --->   "%add_ln95_9 = add i6 %j_9, i6" [matrix_ti_mul.cpp:95]   --->   Operation 311 'add' 'add_ln95_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb117"   --->   Operation 312 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 31 <SV = 20> <Delay = 1.76>
ST_31 : Operation 313 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb116"   --->   Operation 313 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 32 <SV = 21> <Delay = 3.25>
ST_32 : Operation 314 [1/1] (0.00ns)   --->   "%j_10 = phi i6 %add_ln95_10, void %bb116.split, i6, void %bb116.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 314 'phi' 'j_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 315 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 315 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 316 [1/1] (1.42ns)   --->   "%icmp_ln95_10 = icmp_eq  i6 %j_10, i6" [matrix_ti_mul.cpp:95]   --->   Operation 316 'icmp' 'icmp_ln95_10' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 317 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 317 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_10, void %bb116.split, void %bb115.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 318 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_10" [matrix_ti_mul.cpp:96]   --->   Operation 319 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln95_10)> <Delay = 0.00>
ST_32 : Operation 320 [1/1] (0.00ns)   --->   "%mat_b_addr_20 = getelementptr i32 %mat_b, i64, i64 %tmp_22" [matrix_ti_mul.cpp:96]   --->   Operation 320 'getelementptr' 'mat_b_addr_20' <Predicate = (!icmp_ln95_10)> <Delay = 0.00>
ST_32 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_10, i5" [matrix_ti_mul.cpp:97]   --->   Operation 321 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln95_10)> <Delay = 0.00>
ST_32 : Operation 322 [1/1] (0.00ns)   --->   "%or_ln97_9 = or i11 %tmp_23, i11" [matrix_ti_mul.cpp:97]   --->   Operation 322 'or' 'or_ln97_9' <Predicate = (!icmp_ln95_10)> <Delay = 0.00>
ST_32 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_9" [matrix_ti_mul.cpp:97]   --->   Operation 323 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln95_10)> <Delay = 0.00>
ST_32 : Operation 324 [1/1] (0.00ns)   --->   "%mat_b_addr_21 = getelementptr i32 %mat_b, i64, i64 %tmp_24" [matrix_ti_mul.cpp:97]   --->   Operation 324 'getelementptr' 'mat_b_addr_21' <Predicate = (!icmp_ln95_10)> <Delay = 0.00>
ST_32 : Operation 325 [2/2] (3.25ns)   --->   "%temp_10 = load i10 %mat_b_addr_20" [matrix_ti_mul.cpp:96]   --->   Operation 325 'load' 'temp_10' <Predicate = (!icmp_ln95_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 326 [2/2] (3.25ns)   --->   "%mat_b_load_20 = load i10 %mat_b_addr_21" [matrix_ti_mul.cpp:97]   --->   Operation 326 'load' 'mat_b_load_20' <Predicate = (!icmp_ln95_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 22> <Delay = 6.50>
ST_33 : Operation 327 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 327 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 328 [1/2] (3.25ns)   --->   "%temp_10 = load i10 %mat_b_addr_20" [matrix_ti_mul.cpp:96]   --->   Operation 328 'load' 'temp_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 329 [1/2] (3.25ns)   --->   "%mat_b_load_20 = load i10 %mat_b_addr_21" [matrix_ti_mul.cpp:97]   --->   Operation 329 'load' 'mat_b_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 330 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_20, i10 %mat_b_addr_20, i32 %temp_10" [matrix_ti_mul.cpp:97]   --->   Operation 330 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 331 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_10, i10 %mat_b_addr_21, i32 %mat_b_load_20" [matrix_ti_mul.cpp:98]   --->   Operation 331 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 332 [1/1] (1.82ns)   --->   "%add_ln95_10 = add i6 %j_10, i6" [matrix_ti_mul.cpp:95]   --->   Operation 332 'add' 'add_ln95_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb116"   --->   Operation 333 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 34 <SV = 22> <Delay = 1.76>
ST_34 : Operation 334 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb115"   --->   Operation 334 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 35 <SV = 23> <Delay = 5.07>
ST_35 : Operation 335 [1/1] (0.00ns)   --->   "%j_11 = phi i6 %add_ln95_11, void %bb115.split, i6, void %bb115.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 335 'phi' 'j_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 336 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 336 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 337 [1/1] (1.42ns)   --->   "%icmp_ln95_11 = icmp_eq  i6 %j_11, i6" [matrix_ti_mul.cpp:95]   --->   Operation 337 'icmp' 'icmp_ln95_11' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 338 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 338 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_11, void %bb115.split, void %bb114.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 339 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln96_7 = zext i6 %j_11" [matrix_ti_mul.cpp:96]   --->   Operation 340 'zext' 'zext_ln96_7' <Predicate = (!icmp_ln95_11)> <Delay = 0.00>
ST_35 : Operation 341 [1/1] (1.82ns)   --->   "%add_ln96_2 = add i9 %zext_ln96_7, i9" [matrix_ti_mul.cpp:96]   --->   Operation 341 'add' 'add_ln96_2' <Predicate = (!icmp_ln95_11)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln96_8 = zext i9 %add_ln96_2" [matrix_ti_mul.cpp:96]   --->   Operation 342 'zext' 'zext_ln96_8' <Predicate = (!icmp_ln95_11)> <Delay = 0.00>
ST_35 : Operation 343 [1/1] (0.00ns)   --->   "%mat_b_addr_22 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_8" [matrix_ti_mul.cpp:96]   --->   Operation 343 'getelementptr' 'mat_b_addr_22' <Predicate = (!icmp_ln95_11)> <Delay = 0.00>
ST_35 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_11, i5" [matrix_ti_mul.cpp:97]   --->   Operation 344 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln95_11)> <Delay = 0.00>
ST_35 : Operation 345 [1/1] (0.00ns)   --->   "%or_ln97_10 = or i11 %tmp_25, i11" [matrix_ti_mul.cpp:97]   --->   Operation 345 'or' 'or_ln97_10' <Predicate = (!icmp_ln95_11)> <Delay = 0.00>
ST_35 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_10" [matrix_ti_mul.cpp:97]   --->   Operation 346 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln95_11)> <Delay = 0.00>
ST_35 : Operation 347 [1/1] (0.00ns)   --->   "%mat_b_addr_23 = getelementptr i32 %mat_b, i64, i64 %tmp_26" [matrix_ti_mul.cpp:97]   --->   Operation 347 'getelementptr' 'mat_b_addr_23' <Predicate = (!icmp_ln95_11)> <Delay = 0.00>
ST_35 : Operation 348 [2/2] (3.25ns)   --->   "%temp_11 = load i10 %mat_b_addr_22" [matrix_ti_mul.cpp:96]   --->   Operation 348 'load' 'temp_11' <Predicate = (!icmp_ln95_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 349 [2/2] (3.25ns)   --->   "%mat_b_load_22 = load i10 %mat_b_addr_23" [matrix_ti_mul.cpp:97]   --->   Operation 349 'load' 'mat_b_load_22' <Predicate = (!icmp_ln95_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 350 [1/1] (1.82ns)   --->   "%add_ln95_11 = add i6 %j_11, i6" [matrix_ti_mul.cpp:95]   --->   Operation 350 'add' 'add_ln95_11' <Predicate = (!icmp_ln95_11)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 6.50>
ST_36 : Operation 351 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 351 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 352 [1/2] (3.25ns)   --->   "%temp_11 = load i10 %mat_b_addr_22" [matrix_ti_mul.cpp:96]   --->   Operation 352 'load' 'temp_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 353 [1/2] (3.25ns)   --->   "%mat_b_load_22 = load i10 %mat_b_addr_23" [matrix_ti_mul.cpp:97]   --->   Operation 353 'load' 'mat_b_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 354 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_22, i10 %mat_b_addr_22, i32 %temp_11" [matrix_ti_mul.cpp:97]   --->   Operation 354 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_11, i10 %mat_b_addr_23, i32 %mat_b_load_22" [matrix_ti_mul.cpp:98]   --->   Operation 355 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb115"   --->   Operation 356 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 37 <SV = 24> <Delay = 1.76>
ST_37 : Operation 357 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb114"   --->   Operation 357 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 38 <SV = 25> <Delay = 3.25>
ST_38 : Operation 358 [1/1] (0.00ns)   --->   "%j_12 = phi i6 %add_ln95_12, void %bb114.split, i6, void %bb114.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 358 'phi' 'j_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 359 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 359 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 360 [1/1] (1.42ns)   --->   "%icmp_ln95_12 = icmp_eq  i6 %j_12, i6" [matrix_ti_mul.cpp:95]   --->   Operation 360 'icmp' 'icmp_ln95_12' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 361 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 361 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_12, void %bb114.split, void %bb113.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 362 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_12" [matrix_ti_mul.cpp:96]   --->   Operation 363 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln95_12)> <Delay = 0.00>
ST_38 : Operation 364 [1/1] (0.00ns)   --->   "%mat_b_addr_24 = getelementptr i32 %mat_b, i64, i64 %tmp_27" [matrix_ti_mul.cpp:96]   --->   Operation 364 'getelementptr' 'mat_b_addr_24' <Predicate = (!icmp_ln95_12)> <Delay = 0.00>
ST_38 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_12, i5" [matrix_ti_mul.cpp:97]   --->   Operation 365 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln95_12)> <Delay = 0.00>
ST_38 : Operation 366 [1/1] (0.00ns)   --->   "%or_ln97_11 = or i11 %tmp_28, i11" [matrix_ti_mul.cpp:97]   --->   Operation 366 'or' 'or_ln97_11' <Predicate = (!icmp_ln95_12)> <Delay = 0.00>
ST_38 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_11" [matrix_ti_mul.cpp:97]   --->   Operation 367 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln95_12)> <Delay = 0.00>
ST_38 : Operation 368 [1/1] (0.00ns)   --->   "%mat_b_addr_25 = getelementptr i32 %mat_b, i64, i64 %tmp_29" [matrix_ti_mul.cpp:97]   --->   Operation 368 'getelementptr' 'mat_b_addr_25' <Predicate = (!icmp_ln95_12)> <Delay = 0.00>
ST_38 : Operation 369 [2/2] (3.25ns)   --->   "%temp_12 = load i10 %mat_b_addr_24" [matrix_ti_mul.cpp:96]   --->   Operation 369 'load' 'temp_12' <Predicate = (!icmp_ln95_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 370 [2/2] (3.25ns)   --->   "%mat_b_load_24 = load i10 %mat_b_addr_25" [matrix_ti_mul.cpp:97]   --->   Operation 370 'load' 'mat_b_load_24' <Predicate = (!icmp_ln95_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 371 [1/1] (1.82ns)   --->   "%add_ln95_12 = add i6 %j_12, i6" [matrix_ti_mul.cpp:95]   --->   Operation 371 'add' 'add_ln95_12' <Predicate = (!icmp_ln95_12)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 26> <Delay = 6.50>
ST_39 : Operation 372 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 372 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 373 [1/2] (3.25ns)   --->   "%temp_12 = load i10 %mat_b_addr_24" [matrix_ti_mul.cpp:96]   --->   Operation 373 'load' 'temp_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 374 [1/2] (3.25ns)   --->   "%mat_b_load_24 = load i10 %mat_b_addr_25" [matrix_ti_mul.cpp:97]   --->   Operation 374 'load' 'mat_b_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 375 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_24, i10 %mat_b_addr_24, i32 %temp_12" [matrix_ti_mul.cpp:97]   --->   Operation 375 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 376 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_12, i10 %mat_b_addr_25, i32 %mat_b_load_24" [matrix_ti_mul.cpp:98]   --->   Operation 376 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb114"   --->   Operation 377 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 40 <SV = 26> <Delay = 1.76>
ST_40 : Operation 378 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb113"   --->   Operation 378 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 41 <SV = 27> <Delay = 5.16>
ST_41 : Operation 379 [1/1] (0.00ns)   --->   "%j_13 = phi i6 %add_ln95_13, void %bb113.split, i6, void %bb113.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 379 'phi' 'j_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 380 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 380 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 381 [1/1] (1.42ns)   --->   "%icmp_ln95_13 = icmp_eq  i6 %j_13, i6" [matrix_ti_mul.cpp:95]   --->   Operation 381 'icmp' 'icmp_ln95_13' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 382 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 382 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_13, void %bb113.split, void %bb112.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 383 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln96_9 = zext i6 %j_13" [matrix_ti_mul.cpp:96]   --->   Operation 384 'zext' 'zext_ln96_9' <Predicate = (!icmp_ln95_13)> <Delay = 0.00>
ST_41 : Operation 385 [1/1] (1.91ns)   --->   "%add_ln96_3 = add i8 %zext_ln96_9, i8" [matrix_ti_mul.cpp:96]   --->   Operation 385 'add' 'add_ln96_3' <Predicate = (!icmp_ln95_13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln96_2 = sext i8 %add_ln96_3" [matrix_ti_mul.cpp:96]   --->   Operation 386 'sext' 'sext_ln96_2' <Predicate = (!icmp_ln95_13)> <Delay = 0.00>
ST_41 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln96_10 = zext i9 %sext_ln96_2" [matrix_ti_mul.cpp:96]   --->   Operation 387 'zext' 'zext_ln96_10' <Predicate = (!icmp_ln95_13)> <Delay = 0.00>
ST_41 : Operation 388 [1/1] (0.00ns)   --->   "%mat_b_addr_26 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_10" [matrix_ti_mul.cpp:96]   --->   Operation 388 'getelementptr' 'mat_b_addr_26' <Predicate = (!icmp_ln95_13)> <Delay = 0.00>
ST_41 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_13, i5" [matrix_ti_mul.cpp:97]   --->   Operation 389 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln95_13)> <Delay = 0.00>
ST_41 : Operation 390 [1/1] (0.00ns)   --->   "%or_ln97_12 = or i11 %tmp_30, i11" [matrix_ti_mul.cpp:97]   --->   Operation 390 'or' 'or_ln97_12' <Predicate = (!icmp_ln95_13)> <Delay = 0.00>
ST_41 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_12" [matrix_ti_mul.cpp:97]   --->   Operation 391 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln95_13)> <Delay = 0.00>
ST_41 : Operation 392 [1/1] (0.00ns)   --->   "%mat_b_addr_27 = getelementptr i32 %mat_b, i64, i64 %tmp_31" [matrix_ti_mul.cpp:97]   --->   Operation 392 'getelementptr' 'mat_b_addr_27' <Predicate = (!icmp_ln95_13)> <Delay = 0.00>
ST_41 : Operation 393 [2/2] (3.25ns)   --->   "%temp_13 = load i10 %mat_b_addr_26" [matrix_ti_mul.cpp:96]   --->   Operation 393 'load' 'temp_13' <Predicate = (!icmp_ln95_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 394 [2/2] (3.25ns)   --->   "%mat_b_load_26 = load i10 %mat_b_addr_27" [matrix_ti_mul.cpp:97]   --->   Operation 394 'load' 'mat_b_load_26' <Predicate = (!icmp_ln95_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 395 [1/1] (1.82ns)   --->   "%add_ln95_13 = add i6 %j_13, i6" [matrix_ti_mul.cpp:95]   --->   Operation 395 'add' 'add_ln95_13' <Predicate = (!icmp_ln95_13)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 28> <Delay = 6.50>
ST_42 : Operation 396 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 396 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 397 [1/2] (3.25ns)   --->   "%temp_13 = load i10 %mat_b_addr_26" [matrix_ti_mul.cpp:96]   --->   Operation 397 'load' 'temp_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 398 [1/2] (3.25ns)   --->   "%mat_b_load_26 = load i10 %mat_b_addr_27" [matrix_ti_mul.cpp:97]   --->   Operation 398 'load' 'mat_b_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 399 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_26, i10 %mat_b_addr_26, i32 %temp_13" [matrix_ti_mul.cpp:97]   --->   Operation 399 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 400 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_13, i10 %mat_b_addr_27, i32 %mat_b_load_26" [matrix_ti_mul.cpp:98]   --->   Operation 400 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb113"   --->   Operation 401 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 43 <SV = 28> <Delay = 1.76>
ST_43 : Operation 402 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb112"   --->   Operation 402 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 44 <SV = 29> <Delay = 3.25>
ST_44 : Operation 403 [1/1] (0.00ns)   --->   "%j_14 = phi i6 %add_ln95_14, void %bb112.split, i6, void %bb112.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 403 'phi' 'j_14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 404 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 404 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 405 [1/1] (1.42ns)   --->   "%icmp_ln95_14 = icmp_eq  i6 %j_14, i6" [matrix_ti_mul.cpp:95]   --->   Operation 405 'icmp' 'icmp_ln95_14' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 406 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 406 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_14, void %bb112.split, void %bb111.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 407 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_14" [matrix_ti_mul.cpp:96]   --->   Operation 408 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln95_14)> <Delay = 0.00>
ST_44 : Operation 409 [1/1] (0.00ns)   --->   "%mat_b_addr_28 = getelementptr i32 %mat_b, i64, i64 %tmp_32" [matrix_ti_mul.cpp:96]   --->   Operation 409 'getelementptr' 'mat_b_addr_28' <Predicate = (!icmp_ln95_14)> <Delay = 0.00>
ST_44 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_14, i5" [matrix_ti_mul.cpp:97]   --->   Operation 410 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln95_14)> <Delay = 0.00>
ST_44 : Operation 411 [1/1] (0.00ns)   --->   "%or_ln97_13 = or i11 %tmp_33, i11" [matrix_ti_mul.cpp:97]   --->   Operation 411 'or' 'or_ln97_13' <Predicate = (!icmp_ln95_14)> <Delay = 0.00>
ST_44 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_13" [matrix_ti_mul.cpp:97]   --->   Operation 412 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln95_14)> <Delay = 0.00>
ST_44 : Operation 413 [1/1] (0.00ns)   --->   "%mat_b_addr_29 = getelementptr i32 %mat_b, i64, i64 %tmp_34" [matrix_ti_mul.cpp:97]   --->   Operation 413 'getelementptr' 'mat_b_addr_29' <Predicate = (!icmp_ln95_14)> <Delay = 0.00>
ST_44 : Operation 414 [2/2] (3.25ns)   --->   "%temp_14 = load i10 %mat_b_addr_28" [matrix_ti_mul.cpp:96]   --->   Operation 414 'load' 'temp_14' <Predicate = (!icmp_ln95_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 415 [2/2] (3.25ns)   --->   "%mat_b_load_28 = load i10 %mat_b_addr_29" [matrix_ti_mul.cpp:97]   --->   Operation 415 'load' 'mat_b_load_28' <Predicate = (!icmp_ln95_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 45 <SV = 30> <Delay = 6.50>
ST_45 : Operation 416 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 416 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 417 [1/2] (3.25ns)   --->   "%temp_14 = load i10 %mat_b_addr_28" [matrix_ti_mul.cpp:96]   --->   Operation 417 'load' 'temp_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 418 [1/2] (3.25ns)   --->   "%mat_b_load_28 = load i10 %mat_b_addr_29" [matrix_ti_mul.cpp:97]   --->   Operation 418 'load' 'mat_b_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 419 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_28, i10 %mat_b_addr_28, i32 %temp_14" [matrix_ti_mul.cpp:97]   --->   Operation 419 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 420 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_14, i10 %mat_b_addr_29, i32 %mat_b_load_28" [matrix_ti_mul.cpp:98]   --->   Operation 420 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 421 [1/1] (1.82ns)   --->   "%add_ln95_14 = add i6 %j_14, i6" [matrix_ti_mul.cpp:95]   --->   Operation 421 'add' 'add_ln95_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb112"   --->   Operation 422 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 46 <SV = 30> <Delay = 1.76>
ST_46 : Operation 423 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb111"   --->   Operation 423 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 47 <SV = 31> <Delay = 4.23>
ST_47 : Operation 424 [1/1] (0.00ns)   --->   "%j_15 = phi i6 %add_ln95_15, void %bb111.split, i6, void %bb111.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 424 'phi' 'j_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 425 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 425 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 426 [1/1] (1.42ns)   --->   "%icmp_ln95_15 = icmp_eq  i6 %j_15, i6" [matrix_ti_mul.cpp:95]   --->   Operation 426 'icmp' 'icmp_ln95_15' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 427 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 427 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_15, void %bb111.split, void %bb110.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 428 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 429 [1/1] (0.97ns)   --->   "%xor_ln96_3 = xor i6 %j_15, i6" [matrix_ti_mul.cpp:96]   --->   Operation 429 'xor' 'xor_ln96_3' <Predicate = (!icmp_ln95_15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln96_3 = sext i6 %xor_ln96_3" [matrix_ti_mul.cpp:96]   --->   Operation 430 'sext' 'sext_ln96_3' <Predicate = (!icmp_ln95_15)> <Delay = 0.00>
ST_47 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln96_11 = zext i9 %sext_ln96_3" [matrix_ti_mul.cpp:96]   --->   Operation 431 'zext' 'zext_ln96_11' <Predicate = (!icmp_ln95_15)> <Delay = 0.00>
ST_47 : Operation 432 [1/1] (0.00ns)   --->   "%mat_b_addr_30 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_11" [matrix_ti_mul.cpp:96]   --->   Operation 432 'getelementptr' 'mat_b_addr_30' <Predicate = (!icmp_ln95_15)> <Delay = 0.00>
ST_47 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_15, i5" [matrix_ti_mul.cpp:97]   --->   Operation 433 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln95_15)> <Delay = 0.00>
ST_47 : Operation 434 [1/1] (0.00ns)   --->   "%or_ln97_14 = or i11 %tmp_35, i11" [matrix_ti_mul.cpp:97]   --->   Operation 434 'or' 'or_ln97_14' <Predicate = (!icmp_ln95_15)> <Delay = 0.00>
ST_47 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_14" [matrix_ti_mul.cpp:97]   --->   Operation 435 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln95_15)> <Delay = 0.00>
ST_47 : Operation 436 [1/1] (0.00ns)   --->   "%mat_b_addr_31 = getelementptr i32 %mat_b, i64, i64 %tmp_36" [matrix_ti_mul.cpp:97]   --->   Operation 436 'getelementptr' 'mat_b_addr_31' <Predicate = (!icmp_ln95_15)> <Delay = 0.00>
ST_47 : Operation 437 [2/2] (3.25ns)   --->   "%temp_15 = load i10 %mat_b_addr_30" [matrix_ti_mul.cpp:96]   --->   Operation 437 'load' 'temp_15' <Predicate = (!icmp_ln95_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 438 [2/2] (3.25ns)   --->   "%mat_b_load_30 = load i10 %mat_b_addr_31" [matrix_ti_mul.cpp:97]   --->   Operation 438 'load' 'mat_b_load_30' <Predicate = (!icmp_ln95_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 439 [1/1] (1.82ns)   --->   "%add_ln95_15 = add i6 %j_15, i6" [matrix_ti_mul.cpp:95]   --->   Operation 439 'add' 'add_ln95_15' <Predicate = (!icmp_ln95_15)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 32> <Delay = 6.50>
ST_48 : Operation 440 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 440 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 441 [1/2] (3.25ns)   --->   "%temp_15 = load i10 %mat_b_addr_30" [matrix_ti_mul.cpp:96]   --->   Operation 441 'load' 'temp_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 442 [1/2] (3.25ns)   --->   "%mat_b_load_30 = load i10 %mat_b_addr_31" [matrix_ti_mul.cpp:97]   --->   Operation 442 'load' 'mat_b_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 443 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_30, i10 %mat_b_addr_30, i32 %temp_15" [matrix_ti_mul.cpp:97]   --->   Operation 443 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 444 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_15, i10 %mat_b_addr_31, i32 %mat_b_load_30" [matrix_ti_mul.cpp:98]   --->   Operation 444 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb111"   --->   Operation 445 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 49 <SV = 32> <Delay = 1.76>
ST_49 : Operation 446 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb110"   --->   Operation 446 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 50 <SV = 33> <Delay = 3.25>
ST_50 : Operation 447 [1/1] (0.00ns)   --->   "%j_16 = phi i6 %add_ln95_16, void %bb110.split, i6, void %bb110.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 447 'phi' 'j_16' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 448 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 448 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 449 [1/1] (1.42ns)   --->   "%icmp_ln95_16 = icmp_eq  i6 %j_16, i6" [matrix_ti_mul.cpp:95]   --->   Operation 449 'icmp' 'icmp_ln95_16' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 450 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 450 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_16, void %bb110.split, void %bb109.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 451 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_16" [matrix_ti_mul.cpp:96]   --->   Operation 452 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln95_16)> <Delay = 0.00>
ST_50 : Operation 453 [1/1] (0.00ns)   --->   "%mat_b_addr_32 = getelementptr i32 %mat_b, i64, i64 %tmp_37" [matrix_ti_mul.cpp:96]   --->   Operation 453 'getelementptr' 'mat_b_addr_32' <Predicate = (!icmp_ln95_16)> <Delay = 0.00>
ST_50 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_16, i5" [matrix_ti_mul.cpp:97]   --->   Operation 454 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln95_16)> <Delay = 0.00>
ST_50 : Operation 455 [1/1] (0.00ns)   --->   "%or_ln97_15 = or i11 %tmp_38, i11" [matrix_ti_mul.cpp:97]   --->   Operation 455 'or' 'or_ln97_15' <Predicate = (!icmp_ln95_16)> <Delay = 0.00>
ST_50 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_15" [matrix_ti_mul.cpp:97]   --->   Operation 456 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln95_16)> <Delay = 0.00>
ST_50 : Operation 457 [1/1] (0.00ns)   --->   "%mat_b_addr_33 = getelementptr i32 %mat_b, i64, i64 %tmp_39" [matrix_ti_mul.cpp:97]   --->   Operation 457 'getelementptr' 'mat_b_addr_33' <Predicate = (!icmp_ln95_16)> <Delay = 0.00>
ST_50 : Operation 458 [2/2] (3.25ns)   --->   "%temp_16 = load i10 %mat_b_addr_32" [matrix_ti_mul.cpp:96]   --->   Operation 458 'load' 'temp_16' <Predicate = (!icmp_ln95_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 459 [2/2] (3.25ns)   --->   "%mat_b_load_32 = load i10 %mat_b_addr_33" [matrix_ti_mul.cpp:97]   --->   Operation 459 'load' 'mat_b_load_32' <Predicate = (!icmp_ln95_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 460 [1/1] (1.82ns)   --->   "%add_ln95_16 = add i6 %j_16, i6" [matrix_ti_mul.cpp:95]   --->   Operation 460 'add' 'add_ln95_16' <Predicate = (!icmp_ln95_16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 34> <Delay = 6.50>
ST_51 : Operation 461 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 461 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 462 [1/2] (3.25ns)   --->   "%temp_16 = load i10 %mat_b_addr_32" [matrix_ti_mul.cpp:96]   --->   Operation 462 'load' 'temp_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 463 [1/2] (3.25ns)   --->   "%mat_b_load_32 = load i10 %mat_b_addr_33" [matrix_ti_mul.cpp:97]   --->   Operation 463 'load' 'mat_b_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 464 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_32, i10 %mat_b_addr_32, i32 %temp_16" [matrix_ti_mul.cpp:97]   --->   Operation 464 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 465 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_16, i10 %mat_b_addr_33, i32 %mat_b_load_32" [matrix_ti_mul.cpp:98]   --->   Operation 465 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb110"   --->   Operation 466 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 52 <SV = 34> <Delay = 1.76>
ST_52 : Operation 467 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb109"   --->   Operation 467 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 53 <SV = 35> <Delay = 4.98>
ST_53 : Operation 468 [1/1] (0.00ns)   --->   "%j_17 = phi i6 %add_ln95_17, void %bb109.split, i6, void %bb109.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 468 'phi' 'j_17' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 469 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 469 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 470 [1/1] (1.42ns)   --->   "%icmp_ln95_17 = icmp_eq  i6 %j_17, i6" [matrix_ti_mul.cpp:95]   --->   Operation 470 'icmp' 'icmp_ln95_17' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 471 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 471 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_17, void %bb109.split, void %bb108.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 472 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln96_12 = zext i6 %j_17" [matrix_ti_mul.cpp:96]   --->   Operation 473 'zext' 'zext_ln96_12' <Predicate = (!icmp_ln95_17)> <Delay = 0.00>
ST_53 : Operation 474 [1/1] (1.73ns)   --->   "%add_ln96_4 = add i10 %zext_ln96_12, i10" [matrix_ti_mul.cpp:96]   --->   Operation 474 'add' 'add_ln96_4' <Predicate = (!icmp_ln95_17)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln96_13 = zext i10 %add_ln96_4" [matrix_ti_mul.cpp:96]   --->   Operation 475 'zext' 'zext_ln96_13' <Predicate = (!icmp_ln95_17)> <Delay = 0.00>
ST_53 : Operation 476 [1/1] (0.00ns)   --->   "%mat_b_addr_34 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_13" [matrix_ti_mul.cpp:96]   --->   Operation 476 'getelementptr' 'mat_b_addr_34' <Predicate = (!icmp_ln95_17)> <Delay = 0.00>
ST_53 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_17, i5" [matrix_ti_mul.cpp:97]   --->   Operation 477 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln95_17)> <Delay = 0.00>
ST_53 : Operation 478 [1/1] (0.00ns)   --->   "%or_ln97_16 = or i11 %tmp_40, i11" [matrix_ti_mul.cpp:97]   --->   Operation 478 'or' 'or_ln97_16' <Predicate = (!icmp_ln95_17)> <Delay = 0.00>
ST_53 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_16" [matrix_ti_mul.cpp:97]   --->   Operation 479 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln95_17)> <Delay = 0.00>
ST_53 : Operation 480 [1/1] (0.00ns)   --->   "%mat_b_addr_35 = getelementptr i32 %mat_b, i64, i64 %tmp_41" [matrix_ti_mul.cpp:97]   --->   Operation 480 'getelementptr' 'mat_b_addr_35' <Predicate = (!icmp_ln95_17)> <Delay = 0.00>
ST_53 : Operation 481 [2/2] (3.25ns)   --->   "%temp_17 = load i10 %mat_b_addr_34" [matrix_ti_mul.cpp:96]   --->   Operation 481 'load' 'temp_17' <Predicate = (!icmp_ln95_17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 482 [2/2] (3.25ns)   --->   "%mat_b_load_34 = load i10 %mat_b_addr_35" [matrix_ti_mul.cpp:97]   --->   Operation 482 'load' 'mat_b_load_34' <Predicate = (!icmp_ln95_17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 54 <SV = 36> <Delay = 6.50>
ST_54 : Operation 483 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 483 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 484 [1/2] (3.25ns)   --->   "%temp_17 = load i10 %mat_b_addr_34" [matrix_ti_mul.cpp:96]   --->   Operation 484 'load' 'temp_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 485 [1/2] (3.25ns)   --->   "%mat_b_load_34 = load i10 %mat_b_addr_35" [matrix_ti_mul.cpp:97]   --->   Operation 485 'load' 'mat_b_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 486 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_34, i10 %mat_b_addr_34, i32 %temp_17" [matrix_ti_mul.cpp:97]   --->   Operation 486 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 487 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_17, i10 %mat_b_addr_35, i32 %mat_b_load_34" [matrix_ti_mul.cpp:98]   --->   Operation 487 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 488 [1/1] (1.82ns)   --->   "%add_ln95_17 = add i6 %j_17, i6" [matrix_ti_mul.cpp:95]   --->   Operation 488 'add' 'add_ln95_17' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb109"   --->   Operation 489 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 55 <SV = 36> <Delay = 1.76>
ST_55 : Operation 490 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb108"   --->   Operation 490 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 56 <SV = 37> <Delay = 3.25>
ST_56 : Operation 491 [1/1] (0.00ns)   --->   "%j_18 = phi i6 %add_ln95_18, void %bb108.split, i6, void %bb108.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 491 'phi' 'j_18' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 492 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 492 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 493 [1/1] (1.42ns)   --->   "%icmp_ln95_18 = icmp_eq  i6 %j_18, i6" [matrix_ti_mul.cpp:95]   --->   Operation 493 'icmp' 'icmp_ln95_18' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 494 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 494 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_18, void %bb108.split, void %bb107.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 495 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_18" [matrix_ti_mul.cpp:96]   --->   Operation 496 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln95_18)> <Delay = 0.00>
ST_56 : Operation 497 [1/1] (0.00ns)   --->   "%mat_b_addr_36 = getelementptr i32 %mat_b, i64, i64 %tmp_42" [matrix_ti_mul.cpp:96]   --->   Operation 497 'getelementptr' 'mat_b_addr_36' <Predicate = (!icmp_ln95_18)> <Delay = 0.00>
ST_56 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_18, i5" [matrix_ti_mul.cpp:97]   --->   Operation 498 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln95_18)> <Delay = 0.00>
ST_56 : Operation 499 [1/1] (0.00ns)   --->   "%or_ln97_17 = or i11 %tmp_43, i11" [matrix_ti_mul.cpp:97]   --->   Operation 499 'or' 'or_ln97_17' <Predicate = (!icmp_ln95_18)> <Delay = 0.00>
ST_56 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_17" [matrix_ti_mul.cpp:97]   --->   Operation 500 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln95_18)> <Delay = 0.00>
ST_56 : Operation 501 [1/1] (0.00ns)   --->   "%mat_b_addr_37 = getelementptr i32 %mat_b, i64, i64 %tmp_44" [matrix_ti_mul.cpp:97]   --->   Operation 501 'getelementptr' 'mat_b_addr_37' <Predicate = (!icmp_ln95_18)> <Delay = 0.00>
ST_56 : Operation 502 [2/2] (3.25ns)   --->   "%temp_18 = load i10 %mat_b_addr_36" [matrix_ti_mul.cpp:96]   --->   Operation 502 'load' 'temp_18' <Predicate = (!icmp_ln95_18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 503 [2/2] (3.25ns)   --->   "%mat_b_load_36 = load i10 %mat_b_addr_37" [matrix_ti_mul.cpp:97]   --->   Operation 503 'load' 'mat_b_load_36' <Predicate = (!icmp_ln95_18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 57 <SV = 38> <Delay = 6.50>
ST_57 : Operation 504 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 504 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 505 [1/2] (3.25ns)   --->   "%temp_18 = load i10 %mat_b_addr_36" [matrix_ti_mul.cpp:96]   --->   Operation 505 'load' 'temp_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 506 [1/2] (3.25ns)   --->   "%mat_b_load_36 = load i10 %mat_b_addr_37" [matrix_ti_mul.cpp:97]   --->   Operation 506 'load' 'mat_b_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 507 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_36, i10 %mat_b_addr_36, i32 %temp_18" [matrix_ti_mul.cpp:97]   --->   Operation 507 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 508 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_18, i10 %mat_b_addr_37, i32 %mat_b_load_36" [matrix_ti_mul.cpp:98]   --->   Operation 508 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 509 [1/1] (1.82ns)   --->   "%add_ln95_18 = add i6 %j_18, i6" [matrix_ti_mul.cpp:95]   --->   Operation 509 'add' 'add_ln95_18' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb108"   --->   Operation 510 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 58 <SV = 38> <Delay = 1.76>
ST_58 : Operation 511 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb107"   --->   Operation 511 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 59 <SV = 39> <Delay = 4.98>
ST_59 : Operation 512 [1/1] (0.00ns)   --->   "%j_19 = phi i6 %add_ln95_19, void %bb107.split, i6, void %bb107.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 512 'phi' 'j_19' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 513 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 513 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 514 [1/1] (1.42ns)   --->   "%icmp_ln95_19 = icmp_eq  i6 %j_19, i6" [matrix_ti_mul.cpp:95]   --->   Operation 514 'icmp' 'icmp_ln95_19' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 515 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 515 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_19, void %bb107.split, void %bb106.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 516 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln96_14 = zext i6 %j_19" [matrix_ti_mul.cpp:96]   --->   Operation 517 'zext' 'zext_ln96_14' <Predicate = (!icmp_ln95_19)> <Delay = 0.00>
ST_59 : Operation 518 [1/1] (1.73ns)   --->   "%add_ln96_5 = add i10 %zext_ln96_14, i10" [matrix_ti_mul.cpp:96]   --->   Operation 518 'add' 'add_ln96_5' <Predicate = (!icmp_ln95_19)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln96_15 = zext i10 %add_ln96_5" [matrix_ti_mul.cpp:96]   --->   Operation 519 'zext' 'zext_ln96_15' <Predicate = (!icmp_ln95_19)> <Delay = 0.00>
ST_59 : Operation 520 [1/1] (0.00ns)   --->   "%mat_b_addr_38 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_15" [matrix_ti_mul.cpp:96]   --->   Operation 520 'getelementptr' 'mat_b_addr_38' <Predicate = (!icmp_ln95_19)> <Delay = 0.00>
ST_59 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_19, i5" [matrix_ti_mul.cpp:97]   --->   Operation 521 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln95_19)> <Delay = 0.00>
ST_59 : Operation 522 [1/1] (0.00ns)   --->   "%or_ln97_18 = or i11 %tmp_45, i11" [matrix_ti_mul.cpp:97]   --->   Operation 522 'or' 'or_ln97_18' <Predicate = (!icmp_ln95_19)> <Delay = 0.00>
ST_59 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_18" [matrix_ti_mul.cpp:97]   --->   Operation 523 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln95_19)> <Delay = 0.00>
ST_59 : Operation 524 [1/1] (0.00ns)   --->   "%mat_b_addr_39 = getelementptr i32 %mat_b, i64, i64 %tmp_46" [matrix_ti_mul.cpp:97]   --->   Operation 524 'getelementptr' 'mat_b_addr_39' <Predicate = (!icmp_ln95_19)> <Delay = 0.00>
ST_59 : Operation 525 [2/2] (3.25ns)   --->   "%temp_19 = load i10 %mat_b_addr_38" [matrix_ti_mul.cpp:96]   --->   Operation 525 'load' 'temp_19' <Predicate = (!icmp_ln95_19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 526 [2/2] (3.25ns)   --->   "%mat_b_load_38 = load i10 %mat_b_addr_39" [matrix_ti_mul.cpp:97]   --->   Operation 526 'load' 'mat_b_load_38' <Predicate = (!icmp_ln95_19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 60 <SV = 40> <Delay = 6.50>
ST_60 : Operation 527 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 527 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 528 [1/2] (3.25ns)   --->   "%temp_19 = load i10 %mat_b_addr_38" [matrix_ti_mul.cpp:96]   --->   Operation 528 'load' 'temp_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 529 [1/2] (3.25ns)   --->   "%mat_b_load_38 = load i10 %mat_b_addr_39" [matrix_ti_mul.cpp:97]   --->   Operation 529 'load' 'mat_b_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 530 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_38, i10 %mat_b_addr_38, i32 %temp_19" [matrix_ti_mul.cpp:97]   --->   Operation 530 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 531 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_19, i10 %mat_b_addr_39, i32 %mat_b_load_38" [matrix_ti_mul.cpp:98]   --->   Operation 531 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 532 [1/1] (1.82ns)   --->   "%add_ln95_19 = add i6 %j_19, i6" [matrix_ti_mul.cpp:95]   --->   Operation 532 'add' 'add_ln95_19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb107"   --->   Operation 533 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 61 <SV = 40> <Delay = 1.76>
ST_61 : Operation 534 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb106"   --->   Operation 534 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 62 <SV = 41> <Delay = 3.25>
ST_62 : Operation 535 [1/1] (0.00ns)   --->   "%j_20 = phi i6 %add_ln95_20, void %bb106.split, i6, void %bb106.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 535 'phi' 'j_20' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 536 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 536 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 537 [1/1] (1.42ns)   --->   "%icmp_ln95_20 = icmp_eq  i6 %j_20, i6" [matrix_ti_mul.cpp:95]   --->   Operation 537 'icmp' 'icmp_ln95_20' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 538 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 538 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_20, void %bb106.split, void %bb105.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 539 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_20" [matrix_ti_mul.cpp:96]   --->   Operation 540 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln95_20)> <Delay = 0.00>
ST_62 : Operation 541 [1/1] (0.00ns)   --->   "%mat_b_addr_40 = getelementptr i32 %mat_b, i64, i64 %tmp_47" [matrix_ti_mul.cpp:96]   --->   Operation 541 'getelementptr' 'mat_b_addr_40' <Predicate = (!icmp_ln95_20)> <Delay = 0.00>
ST_62 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_20, i5" [matrix_ti_mul.cpp:97]   --->   Operation 542 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln95_20)> <Delay = 0.00>
ST_62 : Operation 543 [1/1] (0.00ns)   --->   "%or_ln97_19 = or i11 %tmp_48, i11" [matrix_ti_mul.cpp:97]   --->   Operation 543 'or' 'or_ln97_19' <Predicate = (!icmp_ln95_20)> <Delay = 0.00>
ST_62 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_19" [matrix_ti_mul.cpp:97]   --->   Operation 544 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln95_20)> <Delay = 0.00>
ST_62 : Operation 545 [1/1] (0.00ns)   --->   "%mat_b_addr_41 = getelementptr i32 %mat_b, i64, i64 %tmp_49" [matrix_ti_mul.cpp:97]   --->   Operation 545 'getelementptr' 'mat_b_addr_41' <Predicate = (!icmp_ln95_20)> <Delay = 0.00>
ST_62 : Operation 546 [2/2] (3.25ns)   --->   "%temp_20 = load i10 %mat_b_addr_40" [matrix_ti_mul.cpp:96]   --->   Operation 546 'load' 'temp_20' <Predicate = (!icmp_ln95_20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 547 [2/2] (3.25ns)   --->   "%mat_b_load_40 = load i10 %mat_b_addr_41" [matrix_ti_mul.cpp:97]   --->   Operation 547 'load' 'mat_b_load_40' <Predicate = (!icmp_ln95_20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 63 <SV = 42> <Delay = 6.50>
ST_63 : Operation 548 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 548 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 549 [1/2] (3.25ns)   --->   "%temp_20 = load i10 %mat_b_addr_40" [matrix_ti_mul.cpp:96]   --->   Operation 549 'load' 'temp_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 550 [1/2] (3.25ns)   --->   "%mat_b_load_40 = load i10 %mat_b_addr_41" [matrix_ti_mul.cpp:97]   --->   Operation 550 'load' 'mat_b_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 551 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_40, i10 %mat_b_addr_40, i32 %temp_20" [matrix_ti_mul.cpp:97]   --->   Operation 551 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 552 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_20, i10 %mat_b_addr_41, i32 %mat_b_load_40" [matrix_ti_mul.cpp:98]   --->   Operation 552 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 553 [1/1] (1.82ns)   --->   "%add_ln95_20 = add i6 %j_20, i6" [matrix_ti_mul.cpp:95]   --->   Operation 553 'add' 'add_ln95_20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb106"   --->   Operation 554 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 64 <SV = 42> <Delay = 1.76>
ST_64 : Operation 555 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb105"   --->   Operation 555 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 65 <SV = 43> <Delay = 4.98>
ST_65 : Operation 556 [1/1] (0.00ns)   --->   "%j_21 = phi i6 %add_ln95_21, void %bb105.split, i6, void %bb105.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 556 'phi' 'j_21' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 557 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 557 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 558 [1/1] (1.42ns)   --->   "%icmp_ln95_21 = icmp_eq  i6 %j_21, i6" [matrix_ti_mul.cpp:95]   --->   Operation 558 'icmp' 'icmp_ln95_21' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 559 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 559 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_21, void %bb105.split, void %bb104.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 560 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln96_16 = zext i6 %j_21" [matrix_ti_mul.cpp:96]   --->   Operation 561 'zext' 'zext_ln96_16' <Predicate = (!icmp_ln95_21)> <Delay = 0.00>
ST_65 : Operation 562 [1/1] (1.73ns)   --->   "%add_ln96_6 = add i10 %zext_ln96_16, i10" [matrix_ti_mul.cpp:96]   --->   Operation 562 'add' 'add_ln96_6' <Predicate = (!icmp_ln95_21)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln96_17 = zext i10 %add_ln96_6" [matrix_ti_mul.cpp:96]   --->   Operation 563 'zext' 'zext_ln96_17' <Predicate = (!icmp_ln95_21)> <Delay = 0.00>
ST_65 : Operation 564 [1/1] (0.00ns)   --->   "%mat_b_addr_42 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_17" [matrix_ti_mul.cpp:96]   --->   Operation 564 'getelementptr' 'mat_b_addr_42' <Predicate = (!icmp_ln95_21)> <Delay = 0.00>
ST_65 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_21, i5" [matrix_ti_mul.cpp:97]   --->   Operation 565 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln95_21)> <Delay = 0.00>
ST_65 : Operation 566 [1/1] (0.00ns)   --->   "%or_ln97_20 = or i11 %tmp_50, i11" [matrix_ti_mul.cpp:97]   --->   Operation 566 'or' 'or_ln97_20' <Predicate = (!icmp_ln95_21)> <Delay = 0.00>
ST_65 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_20" [matrix_ti_mul.cpp:97]   --->   Operation 567 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln95_21)> <Delay = 0.00>
ST_65 : Operation 568 [1/1] (0.00ns)   --->   "%mat_b_addr_43 = getelementptr i32 %mat_b, i64, i64 %tmp_51" [matrix_ti_mul.cpp:97]   --->   Operation 568 'getelementptr' 'mat_b_addr_43' <Predicate = (!icmp_ln95_21)> <Delay = 0.00>
ST_65 : Operation 569 [2/2] (3.25ns)   --->   "%temp_21 = load i10 %mat_b_addr_42" [matrix_ti_mul.cpp:96]   --->   Operation 569 'load' 'temp_21' <Predicate = (!icmp_ln95_21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 570 [2/2] (3.25ns)   --->   "%mat_b_load_42 = load i10 %mat_b_addr_43" [matrix_ti_mul.cpp:97]   --->   Operation 570 'load' 'mat_b_load_42' <Predicate = (!icmp_ln95_21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 571 [1/1] (1.82ns)   --->   "%add_ln95_21 = add i6 %j_21, i6" [matrix_ti_mul.cpp:95]   --->   Operation 571 'add' 'add_ln95_21' <Predicate = (!icmp_ln95_21)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 44> <Delay = 6.50>
ST_66 : Operation 572 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 572 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 573 [1/2] (3.25ns)   --->   "%temp_21 = load i10 %mat_b_addr_42" [matrix_ti_mul.cpp:96]   --->   Operation 573 'load' 'temp_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 574 [1/2] (3.25ns)   --->   "%mat_b_load_42 = load i10 %mat_b_addr_43" [matrix_ti_mul.cpp:97]   --->   Operation 574 'load' 'mat_b_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 575 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_42, i10 %mat_b_addr_42, i32 %temp_21" [matrix_ti_mul.cpp:97]   --->   Operation 575 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 576 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_21, i10 %mat_b_addr_43, i32 %mat_b_load_42" [matrix_ti_mul.cpp:98]   --->   Operation 576 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb105"   --->   Operation 577 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 67 <SV = 44> <Delay = 1.76>
ST_67 : Operation 578 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb104"   --->   Operation 578 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 68 <SV = 45> <Delay = 3.25>
ST_68 : Operation 579 [1/1] (0.00ns)   --->   "%j_22 = phi i6 %add_ln95_22, void %bb104.split, i6, void %bb104.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 579 'phi' 'j_22' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 580 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 580 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 581 [1/1] (1.42ns)   --->   "%icmp_ln95_22 = icmp_eq  i6 %j_22, i6" [matrix_ti_mul.cpp:95]   --->   Operation 581 'icmp' 'icmp_ln95_22' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 582 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 582 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_22, void %bb104.split, void %bb103.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 583 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_22" [matrix_ti_mul.cpp:96]   --->   Operation 584 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln95_22)> <Delay = 0.00>
ST_68 : Operation 585 [1/1] (0.00ns)   --->   "%mat_b_addr_44 = getelementptr i32 %mat_b, i64, i64 %tmp_52" [matrix_ti_mul.cpp:96]   --->   Operation 585 'getelementptr' 'mat_b_addr_44' <Predicate = (!icmp_ln95_22)> <Delay = 0.00>
ST_68 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_22, i5" [matrix_ti_mul.cpp:97]   --->   Operation 586 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln95_22)> <Delay = 0.00>
ST_68 : Operation 587 [1/1] (0.00ns)   --->   "%or_ln97_21 = or i11 %tmp_53, i11" [matrix_ti_mul.cpp:97]   --->   Operation 587 'or' 'or_ln97_21' <Predicate = (!icmp_ln95_22)> <Delay = 0.00>
ST_68 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_21" [matrix_ti_mul.cpp:97]   --->   Operation 588 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln95_22)> <Delay = 0.00>
ST_68 : Operation 589 [1/1] (0.00ns)   --->   "%mat_b_addr_45 = getelementptr i32 %mat_b, i64, i64 %tmp_54" [matrix_ti_mul.cpp:97]   --->   Operation 589 'getelementptr' 'mat_b_addr_45' <Predicate = (!icmp_ln95_22)> <Delay = 0.00>
ST_68 : Operation 590 [2/2] (3.25ns)   --->   "%temp_22 = load i10 %mat_b_addr_44" [matrix_ti_mul.cpp:96]   --->   Operation 590 'load' 'temp_22' <Predicate = (!icmp_ln95_22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 591 [2/2] (3.25ns)   --->   "%mat_b_load_44 = load i10 %mat_b_addr_45" [matrix_ti_mul.cpp:97]   --->   Operation 591 'load' 'mat_b_load_44' <Predicate = (!icmp_ln95_22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 69 <SV = 46> <Delay = 6.50>
ST_69 : Operation 592 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 592 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 593 [1/2] (3.25ns)   --->   "%temp_22 = load i10 %mat_b_addr_44" [matrix_ti_mul.cpp:96]   --->   Operation 593 'load' 'temp_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 594 [1/2] (3.25ns)   --->   "%mat_b_load_44 = load i10 %mat_b_addr_45" [matrix_ti_mul.cpp:97]   --->   Operation 594 'load' 'mat_b_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 595 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_44, i10 %mat_b_addr_44, i32 %temp_22" [matrix_ti_mul.cpp:97]   --->   Operation 595 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 596 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_22, i10 %mat_b_addr_45, i32 %mat_b_load_44" [matrix_ti_mul.cpp:98]   --->   Operation 596 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 597 [1/1] (1.82ns)   --->   "%add_ln95_22 = add i6 %j_22, i6" [matrix_ti_mul.cpp:95]   --->   Operation 597 'add' 'add_ln95_22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb104"   --->   Operation 598 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 70 <SV = 46> <Delay = 1.76>
ST_70 : Operation 599 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb103"   --->   Operation 599 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 71 <SV = 47> <Delay = 4.98>
ST_71 : Operation 600 [1/1] (0.00ns)   --->   "%j_23 = phi i6 %add_ln95_23, void %bb103.split, i6, void %bb103.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 600 'phi' 'j_23' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 601 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 601 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 602 [1/1] (1.42ns)   --->   "%icmp_ln95_23 = icmp_eq  i6 %j_23, i6" [matrix_ti_mul.cpp:95]   --->   Operation 602 'icmp' 'icmp_ln95_23' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 603 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 603 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_23, void %bb103.split, void %bb102.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 604 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln96_18 = zext i6 %j_23" [matrix_ti_mul.cpp:96]   --->   Operation 605 'zext' 'zext_ln96_18' <Predicate = (!icmp_ln95_23)> <Delay = 0.00>
ST_71 : Operation 606 [1/1] (1.73ns)   --->   "%add_ln96_7 = add i10 %zext_ln96_18, i10" [matrix_ti_mul.cpp:96]   --->   Operation 606 'add' 'add_ln96_7' <Predicate = (!icmp_ln95_23)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln96_19 = zext i10 %add_ln96_7" [matrix_ti_mul.cpp:96]   --->   Operation 607 'zext' 'zext_ln96_19' <Predicate = (!icmp_ln95_23)> <Delay = 0.00>
ST_71 : Operation 608 [1/1] (0.00ns)   --->   "%mat_b_addr_46 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_19" [matrix_ti_mul.cpp:96]   --->   Operation 608 'getelementptr' 'mat_b_addr_46' <Predicate = (!icmp_ln95_23)> <Delay = 0.00>
ST_71 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_23, i5" [matrix_ti_mul.cpp:97]   --->   Operation 609 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln95_23)> <Delay = 0.00>
ST_71 : Operation 610 [1/1] (0.00ns)   --->   "%or_ln97_22 = or i11 %tmp_55, i11" [matrix_ti_mul.cpp:97]   --->   Operation 610 'or' 'or_ln97_22' <Predicate = (!icmp_ln95_23)> <Delay = 0.00>
ST_71 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_22" [matrix_ti_mul.cpp:97]   --->   Operation 611 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln95_23)> <Delay = 0.00>
ST_71 : Operation 612 [1/1] (0.00ns)   --->   "%mat_b_addr_47 = getelementptr i32 %mat_b, i64, i64 %tmp_56" [matrix_ti_mul.cpp:97]   --->   Operation 612 'getelementptr' 'mat_b_addr_47' <Predicate = (!icmp_ln95_23)> <Delay = 0.00>
ST_71 : Operation 613 [2/2] (3.25ns)   --->   "%temp_23 = load i10 %mat_b_addr_46" [matrix_ti_mul.cpp:96]   --->   Operation 613 'load' 'temp_23' <Predicate = (!icmp_ln95_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 614 [2/2] (3.25ns)   --->   "%mat_b_load_46 = load i10 %mat_b_addr_47" [matrix_ti_mul.cpp:97]   --->   Operation 614 'load' 'mat_b_load_46' <Predicate = (!icmp_ln95_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 72 <SV = 48> <Delay = 6.50>
ST_72 : Operation 615 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 615 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 616 [1/2] (3.25ns)   --->   "%temp_23 = load i10 %mat_b_addr_46" [matrix_ti_mul.cpp:96]   --->   Operation 616 'load' 'temp_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 617 [1/2] (3.25ns)   --->   "%mat_b_load_46 = load i10 %mat_b_addr_47" [matrix_ti_mul.cpp:97]   --->   Operation 617 'load' 'mat_b_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 618 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_46, i10 %mat_b_addr_46, i32 %temp_23" [matrix_ti_mul.cpp:97]   --->   Operation 618 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 619 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_23, i10 %mat_b_addr_47, i32 %mat_b_load_46" [matrix_ti_mul.cpp:98]   --->   Operation 619 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 620 [1/1] (1.82ns)   --->   "%add_ln95_23 = add i6 %j_23, i6" [matrix_ti_mul.cpp:95]   --->   Operation 620 'add' 'add_ln95_23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb103"   --->   Operation 621 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 73 <SV = 48> <Delay = 1.76>
ST_73 : Operation 622 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb102"   --->   Operation 622 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 74 <SV = 49> <Delay = 3.25>
ST_74 : Operation 623 [1/1] (0.00ns)   --->   "%j_24 = phi i6 %add_ln95_24, void %bb102.split, i6, void %bb102.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 623 'phi' 'j_24' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 624 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 624 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 625 [1/1] (1.42ns)   --->   "%icmp_ln95_24 = icmp_eq  i6 %j_24, i6" [matrix_ti_mul.cpp:95]   --->   Operation 625 'icmp' 'icmp_ln95_24' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 626 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 626 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_24, void %bb102.split, void %bb101.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 627 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_24" [matrix_ti_mul.cpp:96]   --->   Operation 628 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln95_24)> <Delay = 0.00>
ST_74 : Operation 629 [1/1] (0.00ns)   --->   "%mat_b_addr_48 = getelementptr i32 %mat_b, i64, i64 %tmp_57" [matrix_ti_mul.cpp:96]   --->   Operation 629 'getelementptr' 'mat_b_addr_48' <Predicate = (!icmp_ln95_24)> <Delay = 0.00>
ST_74 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_24, i5" [matrix_ti_mul.cpp:97]   --->   Operation 630 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln95_24)> <Delay = 0.00>
ST_74 : Operation 631 [1/1] (0.00ns)   --->   "%or_ln97_23 = or i11 %tmp_58, i11" [matrix_ti_mul.cpp:97]   --->   Operation 631 'or' 'or_ln97_23' <Predicate = (!icmp_ln95_24)> <Delay = 0.00>
ST_74 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_23" [matrix_ti_mul.cpp:97]   --->   Operation 632 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln95_24)> <Delay = 0.00>
ST_74 : Operation 633 [1/1] (0.00ns)   --->   "%mat_b_addr_49 = getelementptr i32 %mat_b, i64, i64 %tmp_59" [matrix_ti_mul.cpp:97]   --->   Operation 633 'getelementptr' 'mat_b_addr_49' <Predicate = (!icmp_ln95_24)> <Delay = 0.00>
ST_74 : Operation 634 [2/2] (3.25ns)   --->   "%temp_24 = load i10 %mat_b_addr_48" [matrix_ti_mul.cpp:96]   --->   Operation 634 'load' 'temp_24' <Predicate = (!icmp_ln95_24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 635 [2/2] (3.25ns)   --->   "%mat_b_load_48 = load i10 %mat_b_addr_49" [matrix_ti_mul.cpp:97]   --->   Operation 635 'load' 'mat_b_load_48' <Predicate = (!icmp_ln95_24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 75 <SV = 50> <Delay = 6.50>
ST_75 : Operation 636 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 636 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 637 [1/2] (3.25ns)   --->   "%temp_24 = load i10 %mat_b_addr_48" [matrix_ti_mul.cpp:96]   --->   Operation 637 'load' 'temp_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 638 [1/2] (3.25ns)   --->   "%mat_b_load_48 = load i10 %mat_b_addr_49" [matrix_ti_mul.cpp:97]   --->   Operation 638 'load' 'mat_b_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 639 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_48, i10 %mat_b_addr_48, i32 %temp_24" [matrix_ti_mul.cpp:97]   --->   Operation 639 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 640 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_24, i10 %mat_b_addr_49, i32 %mat_b_load_48" [matrix_ti_mul.cpp:98]   --->   Operation 640 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 641 [1/1] (1.82ns)   --->   "%add_ln95_24 = add i6 %j_24, i6" [matrix_ti_mul.cpp:95]   --->   Operation 641 'add' 'add_ln95_24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb102"   --->   Operation 642 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 76 <SV = 50> <Delay = 1.76>
ST_76 : Operation 643 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb101"   --->   Operation 643 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 77 <SV = 51> <Delay = 5.07>
ST_77 : Operation 644 [1/1] (0.00ns)   --->   "%j_25 = phi i6 %add_ln95_25, void %bb101.split, i6, void %bb101.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 644 'phi' 'j_25' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 645 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 645 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 646 [1/1] (1.42ns)   --->   "%icmp_ln95_25 = icmp_eq  i6 %j_25, i6" [matrix_ti_mul.cpp:95]   --->   Operation 646 'icmp' 'icmp_ln95_25' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 647 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 647 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_25, void %bb101.split, void %bb100.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 648 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln96_20 = zext i6 %j_25" [matrix_ti_mul.cpp:96]   --->   Operation 649 'zext' 'zext_ln96_20' <Predicate = (!icmp_ln95_25)> <Delay = 0.00>
ST_77 : Operation 650 [1/1] (1.82ns)   --->   "%add_ln96_8 = add i9 %zext_ln96_20, i9" [matrix_ti_mul.cpp:96]   --->   Operation 650 'add' 'add_ln96_8' <Predicate = (!icmp_ln95_25)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln96_4 = sext i9 %add_ln96_8" [matrix_ti_mul.cpp:96]   --->   Operation 651 'sext' 'sext_ln96_4' <Predicate = (!icmp_ln95_25)> <Delay = 0.00>
ST_77 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln96_21 = zext i10 %sext_ln96_4" [matrix_ti_mul.cpp:96]   --->   Operation 652 'zext' 'zext_ln96_21' <Predicate = (!icmp_ln95_25)> <Delay = 0.00>
ST_77 : Operation 653 [1/1] (0.00ns)   --->   "%mat_b_addr_50 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_21" [matrix_ti_mul.cpp:96]   --->   Operation 653 'getelementptr' 'mat_b_addr_50' <Predicate = (!icmp_ln95_25)> <Delay = 0.00>
ST_77 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_25, i5" [matrix_ti_mul.cpp:97]   --->   Operation 654 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln95_25)> <Delay = 0.00>
ST_77 : Operation 655 [1/1] (0.00ns)   --->   "%or_ln97_24 = or i11 %tmp_60, i11" [matrix_ti_mul.cpp:97]   --->   Operation 655 'or' 'or_ln97_24' <Predicate = (!icmp_ln95_25)> <Delay = 0.00>
ST_77 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_24" [matrix_ti_mul.cpp:97]   --->   Operation 656 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln95_25)> <Delay = 0.00>
ST_77 : Operation 657 [1/1] (0.00ns)   --->   "%mat_b_addr_51 = getelementptr i32 %mat_b, i64, i64 %tmp_61" [matrix_ti_mul.cpp:97]   --->   Operation 657 'getelementptr' 'mat_b_addr_51' <Predicate = (!icmp_ln95_25)> <Delay = 0.00>
ST_77 : Operation 658 [2/2] (3.25ns)   --->   "%temp_25 = load i10 %mat_b_addr_50" [matrix_ti_mul.cpp:96]   --->   Operation 658 'load' 'temp_25' <Predicate = (!icmp_ln95_25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 659 [2/2] (3.25ns)   --->   "%mat_b_load_50 = load i10 %mat_b_addr_51" [matrix_ti_mul.cpp:97]   --->   Operation 659 'load' 'mat_b_load_50' <Predicate = (!icmp_ln95_25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 78 <SV = 52> <Delay = 6.50>
ST_78 : Operation 660 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 660 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 661 [1/2] (3.25ns)   --->   "%temp_25 = load i10 %mat_b_addr_50" [matrix_ti_mul.cpp:96]   --->   Operation 661 'load' 'temp_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 662 [1/2] (3.25ns)   --->   "%mat_b_load_50 = load i10 %mat_b_addr_51" [matrix_ti_mul.cpp:97]   --->   Operation 662 'load' 'mat_b_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 663 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_50, i10 %mat_b_addr_50, i32 %temp_25" [matrix_ti_mul.cpp:97]   --->   Operation 663 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 664 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_25, i10 %mat_b_addr_51, i32 %mat_b_load_50" [matrix_ti_mul.cpp:98]   --->   Operation 664 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 665 [1/1] (1.82ns)   --->   "%add_ln95_25 = add i6 %j_25, i6" [matrix_ti_mul.cpp:95]   --->   Operation 665 'add' 'add_ln95_25' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 666 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb101"   --->   Operation 666 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 79 <SV = 52> <Delay = 1.76>
ST_79 : Operation 667 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb100"   --->   Operation 667 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 80 <SV = 53> <Delay = 3.25>
ST_80 : Operation 668 [1/1] (0.00ns)   --->   "%j_26 = phi i6 %add_ln95_26, void %bb100.split, i6, void %bb100.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 668 'phi' 'j_26' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 669 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 669 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 670 [1/1] (1.42ns)   --->   "%icmp_ln95_26 = icmp_eq  i6 %j_26, i6" [matrix_ti_mul.cpp:95]   --->   Operation 670 'icmp' 'icmp_ln95_26' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 671 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 671 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_26, void %bb100.split, void %bb99.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 672 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_26" [matrix_ti_mul.cpp:96]   --->   Operation 673 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln95_26)> <Delay = 0.00>
ST_80 : Operation 674 [1/1] (0.00ns)   --->   "%mat_b_addr_52 = getelementptr i32 %mat_b, i64, i64 %tmp_62" [matrix_ti_mul.cpp:96]   --->   Operation 674 'getelementptr' 'mat_b_addr_52' <Predicate = (!icmp_ln95_26)> <Delay = 0.00>
ST_80 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_26, i5" [matrix_ti_mul.cpp:97]   --->   Operation 675 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln95_26)> <Delay = 0.00>
ST_80 : Operation 676 [1/1] (0.00ns)   --->   "%or_ln97_25 = or i11 %tmp_63, i11" [matrix_ti_mul.cpp:97]   --->   Operation 676 'or' 'or_ln97_25' <Predicate = (!icmp_ln95_26)> <Delay = 0.00>
ST_80 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_25" [matrix_ti_mul.cpp:97]   --->   Operation 677 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln95_26)> <Delay = 0.00>
ST_80 : Operation 678 [1/1] (0.00ns)   --->   "%mat_b_addr_53 = getelementptr i32 %mat_b, i64, i64 %tmp_64" [matrix_ti_mul.cpp:97]   --->   Operation 678 'getelementptr' 'mat_b_addr_53' <Predicate = (!icmp_ln95_26)> <Delay = 0.00>
ST_80 : Operation 679 [2/2] (3.25ns)   --->   "%temp_26 = load i10 %mat_b_addr_52" [matrix_ti_mul.cpp:96]   --->   Operation 679 'load' 'temp_26' <Predicate = (!icmp_ln95_26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 680 [2/2] (3.25ns)   --->   "%mat_b_load_52 = load i10 %mat_b_addr_53" [matrix_ti_mul.cpp:97]   --->   Operation 680 'load' 'mat_b_load_52' <Predicate = (!icmp_ln95_26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 681 [1/1] (1.82ns)   --->   "%add_ln95_26 = add i6 %j_26, i6" [matrix_ti_mul.cpp:95]   --->   Operation 681 'add' 'add_ln95_26' <Predicate = (!icmp_ln95_26)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 54> <Delay = 6.50>
ST_81 : Operation 682 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 682 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 683 [1/2] (3.25ns)   --->   "%temp_26 = load i10 %mat_b_addr_52" [matrix_ti_mul.cpp:96]   --->   Operation 683 'load' 'temp_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 684 [1/2] (3.25ns)   --->   "%mat_b_load_52 = load i10 %mat_b_addr_53" [matrix_ti_mul.cpp:97]   --->   Operation 684 'load' 'mat_b_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 685 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_52, i10 %mat_b_addr_52, i32 %temp_26" [matrix_ti_mul.cpp:97]   --->   Operation 685 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 686 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_26, i10 %mat_b_addr_53, i32 %mat_b_load_52" [matrix_ti_mul.cpp:98]   --->   Operation 686 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 687 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb100"   --->   Operation 687 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 82 <SV = 54> <Delay = 1.76>
ST_82 : Operation 688 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb99"   --->   Operation 688 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 83 <SV = 55> <Delay = 5.07>
ST_83 : Operation 689 [1/1] (0.00ns)   --->   "%j_27 = phi i6 %add_ln95_27, void %bb99.split, i6, void %bb99.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 689 'phi' 'j_27' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 690 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 690 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 691 [1/1] (1.42ns)   --->   "%icmp_ln95_27 = icmp_eq  i6 %j_27, i6" [matrix_ti_mul.cpp:95]   --->   Operation 691 'icmp' 'icmp_ln95_27' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 692 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 692 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 693 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_27, void %bb99.split, void %bb98.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 693 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln96_22 = zext i6 %j_27" [matrix_ti_mul.cpp:96]   --->   Operation 694 'zext' 'zext_ln96_22' <Predicate = (!icmp_ln95_27)> <Delay = 0.00>
ST_83 : Operation 695 [1/1] (1.82ns)   --->   "%add_ln96_9 = add i9 %zext_ln96_22, i9" [matrix_ti_mul.cpp:96]   --->   Operation 695 'add' 'add_ln96_9' <Predicate = (!icmp_ln95_27)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln96_5 = sext i9 %add_ln96_9" [matrix_ti_mul.cpp:96]   --->   Operation 696 'sext' 'sext_ln96_5' <Predicate = (!icmp_ln95_27)> <Delay = 0.00>
ST_83 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln96_23 = zext i10 %sext_ln96_5" [matrix_ti_mul.cpp:96]   --->   Operation 697 'zext' 'zext_ln96_23' <Predicate = (!icmp_ln95_27)> <Delay = 0.00>
ST_83 : Operation 698 [1/1] (0.00ns)   --->   "%mat_b_addr_54 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_23" [matrix_ti_mul.cpp:96]   --->   Operation 698 'getelementptr' 'mat_b_addr_54' <Predicate = (!icmp_ln95_27)> <Delay = 0.00>
ST_83 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_27, i5" [matrix_ti_mul.cpp:97]   --->   Operation 699 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln95_27)> <Delay = 0.00>
ST_83 : Operation 700 [1/1] (0.00ns)   --->   "%or_ln97_26 = or i11 %tmp_65, i11" [matrix_ti_mul.cpp:97]   --->   Operation 700 'or' 'or_ln97_26' <Predicate = (!icmp_ln95_27)> <Delay = 0.00>
ST_83 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_26" [matrix_ti_mul.cpp:97]   --->   Operation 701 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln95_27)> <Delay = 0.00>
ST_83 : Operation 702 [1/1] (0.00ns)   --->   "%mat_b_addr_55 = getelementptr i32 %mat_b, i64, i64 %tmp_66" [matrix_ti_mul.cpp:97]   --->   Operation 702 'getelementptr' 'mat_b_addr_55' <Predicate = (!icmp_ln95_27)> <Delay = 0.00>
ST_83 : Operation 703 [2/2] (3.25ns)   --->   "%temp_27 = load i10 %mat_b_addr_54" [matrix_ti_mul.cpp:96]   --->   Operation 703 'load' 'temp_27' <Predicate = (!icmp_ln95_27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 704 [2/2] (3.25ns)   --->   "%mat_b_load_54 = load i10 %mat_b_addr_55" [matrix_ti_mul.cpp:97]   --->   Operation 704 'load' 'mat_b_load_54' <Predicate = (!icmp_ln95_27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 705 [1/1] (1.82ns)   --->   "%add_ln95_27 = add i6 %j_27, i6" [matrix_ti_mul.cpp:95]   --->   Operation 705 'add' 'add_ln95_27' <Predicate = (!icmp_ln95_27)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 56> <Delay = 6.50>
ST_84 : Operation 706 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 706 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 707 [1/2] (3.25ns)   --->   "%temp_27 = load i10 %mat_b_addr_54" [matrix_ti_mul.cpp:96]   --->   Operation 707 'load' 'temp_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 708 [1/2] (3.25ns)   --->   "%mat_b_load_54 = load i10 %mat_b_addr_55" [matrix_ti_mul.cpp:97]   --->   Operation 708 'load' 'mat_b_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 709 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_54, i10 %mat_b_addr_54, i32 %temp_27" [matrix_ti_mul.cpp:97]   --->   Operation 709 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 710 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_27, i10 %mat_b_addr_55, i32 %mat_b_load_54" [matrix_ti_mul.cpp:98]   --->   Operation 710 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 711 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb99"   --->   Operation 711 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 85 <SV = 56> <Delay = 1.76>
ST_85 : Operation 712 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb98"   --->   Operation 712 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 86 <SV = 57> <Delay = 3.25>
ST_86 : Operation 713 [1/1] (0.00ns)   --->   "%j_28 = phi i6 %add_ln95_28, void %bb98.split, i6, void %bb98.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 713 'phi' 'j_28' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 714 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 714 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 715 [1/1] (1.42ns)   --->   "%icmp_ln95_28 = icmp_eq  i6 %j_28, i6" [matrix_ti_mul.cpp:95]   --->   Operation 715 'icmp' 'icmp_ln95_28' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 716 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 716 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 717 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_28, void %bb98.split, void %bb97.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 717 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_28" [matrix_ti_mul.cpp:96]   --->   Operation 718 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln95_28)> <Delay = 0.00>
ST_86 : Operation 719 [1/1] (0.00ns)   --->   "%mat_b_addr_56 = getelementptr i32 %mat_b, i64, i64 %tmp_67" [matrix_ti_mul.cpp:96]   --->   Operation 719 'getelementptr' 'mat_b_addr_56' <Predicate = (!icmp_ln95_28)> <Delay = 0.00>
ST_86 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_28, i5" [matrix_ti_mul.cpp:97]   --->   Operation 720 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln95_28)> <Delay = 0.00>
ST_86 : Operation 721 [1/1] (0.00ns)   --->   "%or_ln97_27 = or i11 %tmp_68, i11" [matrix_ti_mul.cpp:97]   --->   Operation 721 'or' 'or_ln97_27' <Predicate = (!icmp_ln95_28)> <Delay = 0.00>
ST_86 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_27" [matrix_ti_mul.cpp:97]   --->   Operation 722 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln95_28)> <Delay = 0.00>
ST_86 : Operation 723 [1/1] (0.00ns)   --->   "%mat_b_addr_57 = getelementptr i32 %mat_b, i64, i64 %tmp_69" [matrix_ti_mul.cpp:97]   --->   Operation 723 'getelementptr' 'mat_b_addr_57' <Predicate = (!icmp_ln95_28)> <Delay = 0.00>
ST_86 : Operation 724 [2/2] (3.25ns)   --->   "%temp_28 = load i10 %mat_b_addr_56" [matrix_ti_mul.cpp:96]   --->   Operation 724 'load' 'temp_28' <Predicate = (!icmp_ln95_28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 725 [2/2] (3.25ns)   --->   "%mat_b_load_56 = load i10 %mat_b_addr_57" [matrix_ti_mul.cpp:97]   --->   Operation 725 'load' 'mat_b_load_56' <Predicate = (!icmp_ln95_28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 726 [1/1] (1.82ns)   --->   "%add_ln95_28 = add i6 %j_28, i6" [matrix_ti_mul.cpp:95]   --->   Operation 726 'add' 'add_ln95_28' <Predicate = (!icmp_ln95_28)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 58> <Delay = 6.50>
ST_87 : Operation 727 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 727 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 728 [1/2] (3.25ns)   --->   "%temp_28 = load i10 %mat_b_addr_56" [matrix_ti_mul.cpp:96]   --->   Operation 728 'load' 'temp_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 729 [1/2] (3.25ns)   --->   "%mat_b_load_56 = load i10 %mat_b_addr_57" [matrix_ti_mul.cpp:97]   --->   Operation 729 'load' 'mat_b_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 730 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_56, i10 %mat_b_addr_56, i32 %temp_28" [matrix_ti_mul.cpp:97]   --->   Operation 730 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 731 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_28, i10 %mat_b_addr_57, i32 %mat_b_load_56" [matrix_ti_mul.cpp:98]   --->   Operation 731 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb98"   --->   Operation 732 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 88 <SV = 58> <Delay = 1.76>
ST_88 : Operation 733 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb97"   --->   Operation 733 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 89 <SV = 59> <Delay = 5.16>
ST_89 : Operation 734 [1/1] (0.00ns)   --->   "%j_29 = phi i6 %add_ln95_29, void %bb97.split, i6, void %bb97.preheader" [matrix_ti_mul.cpp:95]   --->   Operation 734 'phi' 'j_29' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 735 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 735 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 736 [1/1] (1.42ns)   --->   "%icmp_ln95_29 = icmp_eq  i6 %j_29, i6" [matrix_ti_mul.cpp:95]   --->   Operation 736 'icmp' 'icmp_ln95_29' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 737 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 737 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 738 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_29, void %bb97.split, void %._crit_edge.30" [matrix_ti_mul.cpp:95]   --->   Operation 738 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln96_24 = zext i6 %j_29" [matrix_ti_mul.cpp:96]   --->   Operation 739 'zext' 'zext_ln96_24' <Predicate = (!icmp_ln95_29)> <Delay = 0.00>
ST_89 : Operation 740 [1/1] (1.91ns)   --->   "%add_ln96_10 = add i8 %zext_ln96_24, i8" [matrix_ti_mul.cpp:96]   --->   Operation 740 'add' 'add_ln96_10' <Predicate = (!icmp_ln95_29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln96_6 = sext i8 %add_ln96_10" [matrix_ti_mul.cpp:96]   --->   Operation 741 'sext' 'sext_ln96_6' <Predicate = (!icmp_ln95_29)> <Delay = 0.00>
ST_89 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln96_25 = zext i10 %sext_ln96_6" [matrix_ti_mul.cpp:96]   --->   Operation 742 'zext' 'zext_ln96_25' <Predicate = (!icmp_ln95_29)> <Delay = 0.00>
ST_89 : Operation 743 [1/1] (0.00ns)   --->   "%mat_b_addr_60 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_25" [matrix_ti_mul.cpp:96]   --->   Operation 743 'getelementptr' 'mat_b_addr_60' <Predicate = (!icmp_ln95_29)> <Delay = 0.00>
ST_89 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_29, i5" [matrix_ti_mul.cpp:97]   --->   Operation 744 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln95_29)> <Delay = 0.00>
ST_89 : Operation 745 [1/1] (0.00ns)   --->   "%or_ln97_28 = or i11 %tmp_70, i11" [matrix_ti_mul.cpp:97]   --->   Operation 745 'or' 'or_ln97_28' <Predicate = (!icmp_ln95_29)> <Delay = 0.00>
ST_89 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_28" [matrix_ti_mul.cpp:97]   --->   Operation 746 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln95_29)> <Delay = 0.00>
ST_89 : Operation 747 [1/1] (0.00ns)   --->   "%mat_b_addr_61 = getelementptr i32 %mat_b, i64, i64 %tmp_71" [matrix_ti_mul.cpp:97]   --->   Operation 747 'getelementptr' 'mat_b_addr_61' <Predicate = (!icmp_ln95_29)> <Delay = 0.00>
ST_89 : Operation 748 [2/2] (3.25ns)   --->   "%temp_29 = load i10 %mat_b_addr_60" [matrix_ti_mul.cpp:96]   --->   Operation 748 'load' 'temp_29' <Predicate = (!icmp_ln95_29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 749 [2/2] (3.25ns)   --->   "%mat_b_load_60 = load i10 %mat_b_addr_61" [matrix_ti_mul.cpp:97]   --->   Operation 749 'load' 'mat_b_load_60' <Predicate = (!icmp_ln95_29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 750 [1/1] (1.82ns)   --->   "%add_ln95_29 = add i6 %j_29, i6" [matrix_ti_mul.cpp:95]   --->   Operation 750 'add' 'add_ln95_29' <Predicate = (!icmp_ln95_29)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 60> <Delay = 6.50>
ST_90 : Operation 751 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:95]   --->   Operation 751 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 752 [1/2] (3.25ns)   --->   "%temp_29 = load i10 %mat_b_addr_60" [matrix_ti_mul.cpp:96]   --->   Operation 752 'load' 'temp_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 753 [1/2] (3.25ns)   --->   "%mat_b_load_60 = load i10 %mat_b_addr_61" [matrix_ti_mul.cpp:97]   --->   Operation 753 'load' 'mat_b_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 754 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_60, i10 %mat_b_addr_60, i32 %temp_29" [matrix_ti_mul.cpp:97]   --->   Operation 754 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 755 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp_29, i10 %mat_b_addr_61, i32 %mat_b_load_60" [matrix_ti_mul.cpp:98]   --->   Operation 755 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb97"   --->   Operation 756 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 91 <SV = 60> <Delay = 3.25>
ST_91 : Operation 757 [2/2] (3.25ns)   --->   "%mat_b_load_57 = load i10 %mat_b_addr_58" [matrix_ti_mul.cpp:97]   --->   Operation 757 'load' 'mat_b_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 758 [2/2] (3.25ns)   --->   "%mat_b_load_58 = load i10 %mat_b_addr_59" [matrix_ti_mul.cpp:98]   --->   Operation 758 'load' 'mat_b_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 92 <SV = 61> <Delay = 6.50>
ST_92 : Operation 759 [1/2] (3.25ns)   --->   "%mat_b_load_57 = load i10 %mat_b_addr_58" [matrix_ti_mul.cpp:97]   --->   Operation 759 'load' 'mat_b_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 760 [1/2] (3.25ns)   --->   "%mat_b_load_58 = load i10 %mat_b_addr_59" [matrix_ti_mul.cpp:98]   --->   Operation 760 'load' 'mat_b_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 761 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load_58, i10 %mat_b_addr_58, i32 %mat_b_load_57" [matrix_ti_mul.cpp:97]   --->   Operation 761 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 762 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %mat_b_load_57, i10 %mat_b_addr_59, i32 %mat_b_load_58" [matrix_ti_mul.cpp:98]   --->   Operation 762 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 763 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [matrix_ti_mul.cpp:101]   --->   Operation 763 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95', matrix_ti_mul.cpp:95) [6]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95', matrix_ti_mul.cpp:95) [6]  (0 ns)
	'getelementptr' operation ('mat_b_addr', matrix_ti_mul.cpp:96) [13]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [18]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load', matrix_ti_mul.cpp:97) on array 'mat_b' [19]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load', matrix_ti_mul.cpp:97 on array 'mat_b' [20]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_1', matrix_ti_mul.cpp:95) [27]  (1.77 ns)

 <State 5>: 4.23ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_1', matrix_ti_mul.cpp:95) [27]  (0 ns)
	'xor' operation ('xor_ln96', matrix_ti_mul.cpp:96) [33]  (0.978 ns)
	'getelementptr' operation ('mat_b_addr_2', matrix_ti_mul.cpp:96) [35]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [41]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_2', matrix_ti_mul.cpp:97) on array 'mat_b' [42]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_2', matrix_ti_mul.cpp:97 on array 'mat_b' [43]  (3.25 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_2', matrix_ti_mul.cpp:95) [50]  (1.77 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_2', matrix_ti_mul.cpp:95) [50]  (0 ns)
	'getelementptr' operation ('mat_b_addr_4', matrix_ti_mul.cpp:96) [57]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [63]  (3.25 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_4', matrix_ti_mul.cpp:97) on array 'mat_b' [64]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_4', matrix_ti_mul.cpp:97 on array 'mat_b' [65]  (3.25 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_3', matrix_ti_mul.cpp:95) [72]  (1.77 ns)

 <State 11>: 4.23ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_3', matrix_ti_mul.cpp:95) [72]  (0 ns)
	'xor' operation ('xor_ln96_1', matrix_ti_mul.cpp:96) [78]  (0.978 ns)
	'getelementptr' operation ('mat_b_addr_6', matrix_ti_mul.cpp:96) [81]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [87]  (3.25 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_6', matrix_ti_mul.cpp:97) on array 'mat_b' [88]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_6', matrix_ti_mul.cpp:97 on array 'mat_b' [89]  (3.25 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_4', matrix_ti_mul.cpp:95) [96]  (1.77 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_4', matrix_ti_mul.cpp:95) [96]  (0 ns)
	'getelementptr' operation ('mat_b_addr_8', matrix_ti_mul.cpp:96) [103]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [109]  (3.25 ns)

 <State 15>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_8', matrix_ti_mul.cpp:97) on array 'mat_b' [110]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_8', matrix_ti_mul.cpp:97 on array 'mat_b' [111]  (3.25 ns)

 <State 16>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_5', matrix_ti_mul.cpp:95) [118]  (1.77 ns)

 <State 17>: 5.17ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_5', matrix_ti_mul.cpp:95) [118]  (0 ns)
	'add' operation ('add_ln96', matrix_ti_mul.cpp:96) [125]  (1.92 ns)
	'getelementptr' operation ('mat_b_addr_10', matrix_ti_mul.cpp:96) [127]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [133]  (3.25 ns)

 <State 18>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_10', matrix_ti_mul.cpp:97) on array 'mat_b' [134]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_10', matrix_ti_mul.cpp:97 on array 'mat_b' [135]  (3.25 ns)

 <State 19>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_6', matrix_ti_mul.cpp:95) [142]  (1.77 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_6', matrix_ti_mul.cpp:95) [142]  (0 ns)
	'getelementptr' operation ('mat_b_addr_12', matrix_ti_mul.cpp:96) [149]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [155]  (3.25 ns)

 <State 21>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_12', matrix_ti_mul.cpp:97) on array 'mat_b' [156]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_12', matrix_ti_mul.cpp:97 on array 'mat_b' [157]  (3.25 ns)

 <State 22>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_7', matrix_ti_mul.cpp:95) [164]  (1.77 ns)

 <State 23>: 4.23ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_7', matrix_ti_mul.cpp:95) [164]  (0 ns)
	'xor' operation ('xor_ln96_2', matrix_ti_mul.cpp:96) [170]  (0.978 ns)
	'getelementptr' operation ('mat_b_addr_14', matrix_ti_mul.cpp:96) [173]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [179]  (3.25 ns)

 <State 24>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_14', matrix_ti_mul.cpp:97) on array 'mat_b' [180]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_14', matrix_ti_mul.cpp:97 on array 'mat_b' [181]  (3.25 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_8', matrix_ti_mul.cpp:95) [188]  (1.77 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_8', matrix_ti_mul.cpp:95) [188]  (0 ns)
	'getelementptr' operation ('mat_b_addr_16', matrix_ti_mul.cpp:96) [195]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [201]  (3.25 ns)

 <State 27>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_16', matrix_ti_mul.cpp:97) on array 'mat_b' [202]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_16', matrix_ti_mul.cpp:97 on array 'mat_b' [203]  (3.25 ns)

 <State 28>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_9', matrix_ti_mul.cpp:95) [210]  (1.77 ns)

 <State 29>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_9', matrix_ti_mul.cpp:95) [210]  (0 ns)
	'add' operation ('add_ln96_1', matrix_ti_mul.cpp:96) [217]  (1.82 ns)
	'getelementptr' operation ('mat_b_addr_18', matrix_ti_mul.cpp:96) [219]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [225]  (3.25 ns)

 <State 30>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_18', matrix_ti_mul.cpp:97) on array 'mat_b' [226]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_18', matrix_ti_mul.cpp:97 on array 'mat_b' [227]  (3.25 ns)

 <State 31>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_10', matrix_ti_mul.cpp:95) [234]  (1.77 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_10', matrix_ti_mul.cpp:95) [234]  (0 ns)
	'getelementptr' operation ('mat_b_addr_20', matrix_ti_mul.cpp:96) [241]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [247]  (3.25 ns)

 <State 33>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_20', matrix_ti_mul.cpp:97) on array 'mat_b' [248]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_20', matrix_ti_mul.cpp:97 on array 'mat_b' [249]  (3.25 ns)

 <State 34>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_11', matrix_ti_mul.cpp:95) [256]  (1.77 ns)

 <State 35>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_11', matrix_ti_mul.cpp:95) [256]  (0 ns)
	'add' operation ('add_ln96_2', matrix_ti_mul.cpp:96) [263]  (1.82 ns)
	'getelementptr' operation ('mat_b_addr_22', matrix_ti_mul.cpp:96) [265]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [271]  (3.25 ns)

 <State 36>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_22', matrix_ti_mul.cpp:97) on array 'mat_b' [272]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_22', matrix_ti_mul.cpp:97 on array 'mat_b' [273]  (3.25 ns)

 <State 37>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_12', matrix_ti_mul.cpp:95) [280]  (1.77 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_12', matrix_ti_mul.cpp:95) [280]  (0 ns)
	'getelementptr' operation ('mat_b_addr_24', matrix_ti_mul.cpp:96) [287]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [293]  (3.25 ns)

 <State 39>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_24', matrix_ti_mul.cpp:97) on array 'mat_b' [294]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_24', matrix_ti_mul.cpp:97 on array 'mat_b' [295]  (3.25 ns)

 <State 40>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_13', matrix_ti_mul.cpp:95) [302]  (1.77 ns)

 <State 41>: 5.17ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_13', matrix_ti_mul.cpp:95) [302]  (0 ns)
	'add' operation ('add_ln96_3', matrix_ti_mul.cpp:96) [309]  (1.92 ns)
	'getelementptr' operation ('mat_b_addr_26', matrix_ti_mul.cpp:96) [312]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [318]  (3.25 ns)

 <State 42>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_26', matrix_ti_mul.cpp:97) on array 'mat_b' [319]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_26', matrix_ti_mul.cpp:97 on array 'mat_b' [320]  (3.25 ns)

 <State 43>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_14', matrix_ti_mul.cpp:95) [327]  (1.77 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_14', matrix_ti_mul.cpp:95) [327]  (0 ns)
	'getelementptr' operation ('mat_b_addr_28', matrix_ti_mul.cpp:96) [334]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [340]  (3.25 ns)

 <State 45>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_28', matrix_ti_mul.cpp:97) on array 'mat_b' [341]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_28', matrix_ti_mul.cpp:97 on array 'mat_b' [342]  (3.25 ns)

 <State 46>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_15', matrix_ti_mul.cpp:95) [349]  (1.77 ns)

 <State 47>: 4.23ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_15', matrix_ti_mul.cpp:95) [349]  (0 ns)
	'xor' operation ('xor_ln96_3', matrix_ti_mul.cpp:96) [355]  (0.978 ns)
	'getelementptr' operation ('mat_b_addr_30', matrix_ti_mul.cpp:96) [358]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [364]  (3.25 ns)

 <State 48>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_30', matrix_ti_mul.cpp:97) on array 'mat_b' [365]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_30', matrix_ti_mul.cpp:97 on array 'mat_b' [366]  (3.25 ns)

 <State 49>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_16', matrix_ti_mul.cpp:95) [373]  (1.77 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_16', matrix_ti_mul.cpp:95) [373]  (0 ns)
	'getelementptr' operation ('mat_b_addr_32', matrix_ti_mul.cpp:96) [380]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [386]  (3.25 ns)

 <State 51>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_32', matrix_ti_mul.cpp:97) on array 'mat_b' [387]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_32', matrix_ti_mul.cpp:97 on array 'mat_b' [388]  (3.25 ns)

 <State 52>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_17', matrix_ti_mul.cpp:95) [395]  (1.77 ns)

 <State 53>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_17', matrix_ti_mul.cpp:95) [395]  (0 ns)
	'add' operation ('add_ln96_4', matrix_ti_mul.cpp:96) [402]  (1.73 ns)
	'getelementptr' operation ('mat_b_addr_34', matrix_ti_mul.cpp:96) [404]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [410]  (3.25 ns)

 <State 54>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_34', matrix_ti_mul.cpp:97) on array 'mat_b' [411]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_34', matrix_ti_mul.cpp:97 on array 'mat_b' [412]  (3.25 ns)

 <State 55>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_18', matrix_ti_mul.cpp:95) [419]  (1.77 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_18', matrix_ti_mul.cpp:95) [419]  (0 ns)
	'getelementptr' operation ('mat_b_addr_36', matrix_ti_mul.cpp:96) [426]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [432]  (3.25 ns)

 <State 57>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_36', matrix_ti_mul.cpp:97) on array 'mat_b' [433]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_36', matrix_ti_mul.cpp:97 on array 'mat_b' [434]  (3.25 ns)

 <State 58>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_19', matrix_ti_mul.cpp:95) [441]  (1.77 ns)

 <State 59>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_19', matrix_ti_mul.cpp:95) [441]  (0 ns)
	'add' operation ('add_ln96_5', matrix_ti_mul.cpp:96) [448]  (1.73 ns)
	'getelementptr' operation ('mat_b_addr_38', matrix_ti_mul.cpp:96) [450]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [456]  (3.25 ns)

 <State 60>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_38', matrix_ti_mul.cpp:97) on array 'mat_b' [457]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_38', matrix_ti_mul.cpp:97 on array 'mat_b' [458]  (3.25 ns)

 <State 61>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_20', matrix_ti_mul.cpp:95) [465]  (1.77 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_20', matrix_ti_mul.cpp:95) [465]  (0 ns)
	'getelementptr' operation ('mat_b_addr_40', matrix_ti_mul.cpp:96) [472]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [478]  (3.25 ns)

 <State 63>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_40', matrix_ti_mul.cpp:97) on array 'mat_b' [479]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_40', matrix_ti_mul.cpp:97 on array 'mat_b' [480]  (3.25 ns)

 <State 64>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_21', matrix_ti_mul.cpp:95) [487]  (1.77 ns)

 <State 65>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_21', matrix_ti_mul.cpp:95) [487]  (0 ns)
	'add' operation ('add_ln96_6', matrix_ti_mul.cpp:96) [494]  (1.73 ns)
	'getelementptr' operation ('mat_b_addr_42', matrix_ti_mul.cpp:96) [496]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [502]  (3.25 ns)

 <State 66>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_42', matrix_ti_mul.cpp:97) on array 'mat_b' [503]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_42', matrix_ti_mul.cpp:97 on array 'mat_b' [504]  (3.25 ns)

 <State 67>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_22', matrix_ti_mul.cpp:95) [511]  (1.77 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_22', matrix_ti_mul.cpp:95) [511]  (0 ns)
	'getelementptr' operation ('mat_b_addr_44', matrix_ti_mul.cpp:96) [518]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [524]  (3.25 ns)

 <State 69>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_44', matrix_ti_mul.cpp:97) on array 'mat_b' [525]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_44', matrix_ti_mul.cpp:97 on array 'mat_b' [526]  (3.25 ns)

 <State 70>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_23', matrix_ti_mul.cpp:95) [533]  (1.77 ns)

 <State 71>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_23', matrix_ti_mul.cpp:95) [533]  (0 ns)
	'add' operation ('add_ln96_7', matrix_ti_mul.cpp:96) [540]  (1.73 ns)
	'getelementptr' operation ('mat_b_addr_46', matrix_ti_mul.cpp:96) [542]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [548]  (3.25 ns)

 <State 72>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_46', matrix_ti_mul.cpp:97) on array 'mat_b' [549]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_46', matrix_ti_mul.cpp:97 on array 'mat_b' [550]  (3.25 ns)

 <State 73>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_24', matrix_ti_mul.cpp:95) [557]  (1.77 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_24', matrix_ti_mul.cpp:95) [557]  (0 ns)
	'getelementptr' operation ('mat_b_addr_48', matrix_ti_mul.cpp:96) [564]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [570]  (3.25 ns)

 <State 75>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_48', matrix_ti_mul.cpp:97) on array 'mat_b' [571]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_48', matrix_ti_mul.cpp:97 on array 'mat_b' [572]  (3.25 ns)

 <State 76>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_25', matrix_ti_mul.cpp:95) [579]  (1.77 ns)

 <State 77>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_25', matrix_ti_mul.cpp:95) [579]  (0 ns)
	'add' operation ('add_ln96_8', matrix_ti_mul.cpp:96) [586]  (1.82 ns)
	'getelementptr' operation ('mat_b_addr_50', matrix_ti_mul.cpp:96) [589]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [595]  (3.25 ns)

 <State 78>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_50', matrix_ti_mul.cpp:97) on array 'mat_b' [596]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_50', matrix_ti_mul.cpp:97 on array 'mat_b' [597]  (3.25 ns)

 <State 79>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_26', matrix_ti_mul.cpp:95) [604]  (1.77 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_26', matrix_ti_mul.cpp:95) [604]  (0 ns)
	'getelementptr' operation ('mat_b_addr_52', matrix_ti_mul.cpp:96) [611]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [617]  (3.25 ns)

 <State 81>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_52', matrix_ti_mul.cpp:97) on array 'mat_b' [618]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_52', matrix_ti_mul.cpp:97 on array 'mat_b' [619]  (3.25 ns)

 <State 82>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_27', matrix_ti_mul.cpp:95) [626]  (1.77 ns)

 <State 83>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_27', matrix_ti_mul.cpp:95) [626]  (0 ns)
	'add' operation ('add_ln96_9', matrix_ti_mul.cpp:96) [633]  (1.82 ns)
	'getelementptr' operation ('mat_b_addr_54', matrix_ti_mul.cpp:96) [636]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [642]  (3.25 ns)

 <State 84>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_54', matrix_ti_mul.cpp:97) on array 'mat_b' [643]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_54', matrix_ti_mul.cpp:97 on array 'mat_b' [644]  (3.25 ns)

 <State 85>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_28', matrix_ti_mul.cpp:95) [651]  (1.77 ns)

 <State 86>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_28', matrix_ti_mul.cpp:95) [651]  (0 ns)
	'getelementptr' operation ('mat_b_addr_56', matrix_ti_mul.cpp:96) [658]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [664]  (3.25 ns)

 <State 87>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_56', matrix_ti_mul.cpp:97) on array 'mat_b' [665]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_56', matrix_ti_mul.cpp:97 on array 'mat_b' [666]  (3.25 ns)

 <State 88>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_29', matrix_ti_mul.cpp:95) [673]  (1.77 ns)

 <State 89>: 5.17ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95) with incoming values : ('add_ln95_29', matrix_ti_mul.cpp:95) [673]  (0 ns)
	'add' operation ('add_ln96_10', matrix_ti_mul.cpp:96) [680]  (1.92 ns)
	'getelementptr' operation ('mat_b_addr_60', matrix_ti_mul.cpp:96) [683]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96) on array 'mat_b' [689]  (3.25 ns)

 <State 90>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_60', matrix_ti_mul.cpp:97) on array 'mat_b' [690]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_60', matrix_ti_mul.cpp:97 on array 'mat_b' [691]  (3.25 ns)

 <State 91>: 3.25ns
The critical path consists of the following:
	'load' operation ('mat_b_load_57', matrix_ti_mul.cpp:97) on array 'mat_b' [696]  (3.25 ns)

 <State 92>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load_58', matrix_ti_mul.cpp:98) on array 'mat_b' [697]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_58', matrix_ti_mul.cpp:98 on array 'mat_b' [698]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
