icon,text,relevance,language,author,reviewer,valid,human_authored,human_reviewed,prompt_id,gpt_run_id,execution_id,gpt_model,when_authored,when_reviewed,count
logic-gate-nxor,AND gate,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,boolean algebra,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,digital logic,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,electronic circuit,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,input,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,logic gate,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,output,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,circuit diagram,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,circuitry,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,computing,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,diagram,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,electrical,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,electronics,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,engineering,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,schematic,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,signal processing,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,symbols,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,technology,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,abstract,low,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
logic-gate-nxor,technical,low,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_r29nFdKymyKAlZY7wBZkkXoO,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.683532,,1
