[
    {
        "Nodo0": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ],
            "Links": [
                {
                    "4": {
                        "Lat": 103,
                        "Throughput": 400
                    }
                },
                {
                    "3": {
                        "Lat": 76,
                        "Throughput": 200
                    }
                },
                {
                    "1": {
                        "Lat": 21,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo1": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ],
            "Links": [
                {
                    "0": {
                        "Lat": 41,
                        "Throughput": 40
                    }
                },
                {
                    "2": {
                        "Lat": 55,
                        "Throughput": 400
                    }
                },
                {
                    "3": {
                        "Lat": 109,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo2": {
            "FPGA": [],
            "Links": [
                {
                    "1": {
                        "Lat": 48,
                        "Throughput": 400
                    }
                },
                {
                    "4": {
                        "Lat": 200,
                        "Throughput": 40
                    }
                }
            ]
        }
    },
    {
        "Nodo3": {
            "FPGA": [
                {
                    "Part0": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 600
                    },
                    "Part1": {
                        "CLBs": 10800,
                        "BRAM": 180,
                        "DSP": 600
                    },
                    "Part2": {
                        "CLBs": 2958,
                        "BRAM": 40,
                        "DSP": 240
                    }
                }
            ],
            "Links": [
                {
                    "0": {
                        "Lat": 89,
                        "Throughput": 40
                    }
                },
                {
                    "1": {
                        "Lat": 149,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo4": {
            "FPGA": [],
            "Links": [
                {
                    "0": {
                        "Lat": 99,
                        "Throughput": 100
                    }
                },
                {
                    "2": {
                        "Lat": 136,
                        "Throughput": 400
                    }
                }
            ]
        }
    }
]