 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MatrixMultiplier
Version: T-2022.03-SP4
Date   : Wed Apr 17 16:20:32 2024
****************************************

Operating Conditions: PVT_0P9V_125C   Library: slow_vdd1v0
Wire Load Model Mode: top

  Startpoint: result1_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result1_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  result1_reg[12]/CK (DFFRXL)            0.0000     0.0000 r
  result1_reg[12]/QN (DFFRXL)            0.2258     0.2258 r
  U3412/Y (MXI2X1)                       0.0801     0.3059 f
  result1_reg[12]/D (DFFRXL)             0.0000     0.3059 f
  data arrival time                                 0.3059

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  result1_reg[12]/CK (DFFRXL)            0.0000     0.0500 r
  library hold time                     -0.0117     0.0383
  data required time                                0.0383
  -----------------------------------------------------------
  data required time                                0.0383
  data arrival time                                -0.3059
  -----------------------------------------------------------
  slack (MET)                                       0.2676


1
