-- Test Bench VHDL for IBM SMS ALD page 45.10.01.1
-- Title: CONSOLE CLOCK
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/27/2020 2:23:56 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_45_10_01_1_CONSOLE_CLOCK_tb is
end ALD_45_10_01_1_CONSOLE_CLOCK_tb;

architecture behavioral of ALD_45_10_01_1_CONSOLE_CLOCK_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_45_10_01_1_CONSOLE_CLOCK
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_OSCILLATOR:	 in STD_LOGIC;
		MS_PROGRAM_RESET_4:	 in STD_LOGIC;
		PS_CONS_CLOCK_1_POS:	 out STD_LOGIC;
		PS_CONS_CLOCK_2_POS:	 out STD_LOGIC;
		PS_CONS_CLOCK_3_POS:	 out STD_LOGIC;
		PS_CONS_CLOCK_3_POS_1:	 out STD_LOGIC;
		PS_CONS_CLOCK_4_POS:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_OSCILLATOR: STD_LOGIC := '0';
	signal MS_PROGRAM_RESET_4: STD_LOGIC := '1';

	-- Outputs

	signal PS_CONS_CLOCK_1_POS: STD_LOGIC;
	signal PS_CONS_CLOCK_2_POS: STD_LOGIC;
	signal PS_CONS_CLOCK_3_POS: STD_LOGIC;
	signal PS_CONS_CLOCK_3_POS_1: STD_LOGIC;
	signal PS_CONS_CLOCK_4_POS: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

   constant MX_X1A_POS: integer := 7;
   constant MX_X6A_POS: integer := 8;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      
procedure checkState(
        checked: in STD_LOGIC_VECTOR(4 downto 1);
        val: in STD_LOGIC_VECTOR(4 downto 1);
        testname: in string;
        test: in string) is
        begin
           for thebit in 1 to 4 loop
             assert checked(thebit) = val(thebit) report
                testname & " (" & test & ") bit " & Integer'image(thebit) & " failed." severity failure; 
           end loop;
        end procedure;


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_45_10_01_1_CONSOLE_CLOCK port map(
		FPGA_CLK => FPGA_CLK,
		PS_OSCILLATOR => PS_OSCILLATOR,
		MS_PROGRAM_RESET_4 => MS_PROGRAM_RESET_4,
		PS_CONS_CLOCK_1_POS => PS_CONS_CLOCK_1_POS,
		PS_CONS_CLOCK_2_POS => PS_CONS_CLOCK_2_POS,
		PS_CONS_CLOCK_3_POS => PS_CONS_CLOCK_3_POS,
		PS_CONS_CLOCK_3_POS_1 => PS_CONS_CLOCK_3_POS_1,
		PS_CONS_CLOCK_4_POS => PS_CONS_CLOCK_4_POS);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;
   variable tv: std_logic_vector(25 downto 0);
   variable a,b,c,d,e,f,g,h,j,k,l,m,n,o,p,q,r,s,t,u,v,w,x,y,z: std_logic;
   variable g1, g2, g3, g4, g5, g6, g7, g8, g9, g10: std_logic;
   
   variable nextState: std_logic_vector(4 downto 1) := "0001";

   begin

   -- Your test bench code

   testName := "45.10.01.1        ";

   -- Reset
   
   MS_PROGRAM_RESET_4 <= '0';
   wait for 30 ns;
   MS_PROGRAM_RESET_4 <= '1';
   wait for 30 ns;
   
   for tt in 1 to 22 loop
   
      checkState(PS_CONS_CLOCK_4_POS & PS_CONS_CLOCK_3_POS & PS_CONS_CLOCK_2_POS & PS_CONS_CLOCK_1_POS,
         nextState,testName,"Console Clock State check");
      check1(PS_CONS_CLOCK_3_POS_1,PS_CONS_CLOCK_3_POS,testName,"CC3");

      nextState := PS_CONS_CLOCK_3_POS & PS_CONS_CLOCK_2_POS & PS_CONS_CLOCK_1_POS & PS_CONS_CLOCK_4_POS;
            
      PS_OSCILLATOR <= '1';
      wait for 30 ns;
      PS_OSCILLATOR <= '0';
      wait for 30 ns;
      
   end loop;
   
   -- Test Reset again
   
   MS_PROGRAM_RESET_4 <= '0';
   wait for 30 ns;
   MS_PROGRAM_RESET_4 <= '1';
   wait for 30 ns;
   nextState := "0001";   
   checkState(PS_CONS_CLOCK_4_POS & PS_CONS_CLOCK_3_POS & PS_CONS_CLOCK_2_POS & PS_CONS_CLOCK_1_POS,
      nextState,testName,"Reset Console Clock State check");


   assert false report "Simulation Ended NORMALLY" severity failure;

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 2 ms;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY (TIMEOUT)" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

end;
