ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Task_principal,"ax",%progbits
  21              		.align	2
  22              		.global	Task_principal
  23              		.thumb
  24              		.thumb_func
  25              		.type	Task_principal, %function
  26              	Task_principal:
  27              	.LFB660:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** * File Name: main_cm4.c
   3:main_cm4.c    **** 
   4:main_cm4.c    **** ********************************************************************************/
   5:main_cm4.c    **** 
   6:main_cm4.c    **** #include "project.h"
   7:main_cm4.c    **** #include "GUI.h"
   8:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
   9:main_cm4.c    **** #include "cy_eink_library.h"
  10:main_cm4.c    **** #include "LCDConf.h"
  11:main_cm4.c    **** #include <stdlib.h>
  12:main_cm4.c    **** #include <math.h>
  13:main_cm4.c    **** #include "FreeRTOS.h"
  14:main_cm4.c    **** #include "max30102.h"
  15:main_cm4.c    **** #include "semphr.h"
  16:main_cm4.c    **** #include "max30102.h"
  17:main_cm4.c    **** #include "bmi160.h"
  18:main_cm4.c    **** #include "bmi160_defs.h"
  19:main_cm4.c    **** #include "communication.h"
  20:main_cm4.c    **** #include "string.h"
  21:main_cm4.c    **** #include "task.h"
  22:main_cm4.c    **** #include <stdio.h>
  23:main_cm4.c    **** 
  24:main_cm4.c    **** 
  25:main_cm4.c    **** /* Image buffer cache */
  26:main_cm4.c    **** uint8 imageBufferCache[CY_EINK_FRAME_SIZE] = {0};
  27:main_cm4.c    **** 
  28:main_cm4.c    **** volatile uint32_t IR_data[1000]; //Buffer de la LED IR
  29:main_cm4.c    **** volatile uint32_t RED_data[1000]; //Buffer de la LED RED
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 2


  30:main_cm4.c    **** volatile uint8_t data = 0; //Variable temporaire de lecture/éc
  31:main_cm4.c    **** 
  32:main_cm4.c    **** //FLAGS
  33:main_cm4.c    **** 
  34:main_cm4.c    **** int FLAG_mesure = 1; //Flag qui indique que l'utilisateur est en mode utilisation!
  35:main_cm4.c    **** 
  36:main_cm4.c    **** //Tâche principale
  37:main_cm4.c    **** void Task_principal(void)
  38:main_cm4.c    **** {
  29              		.loc 1 38 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  39:main_cm4.c    ****     
  40:main_cm4.c    ****     Start_Oxymeter();
  37              		.loc 1 40 0
  38 0002 FFF7FEFF 		bl	Start_Oxymeter
  39              	.LVL0:
  40              	.L2:
  41:main_cm4.c    ****     
  42:main_cm4.c    ****     for(;;)
  43:main_cm4.c    **** 	{  
  44:main_cm4.c    ****         if(FLAG_mesure)
  41              		.loc 1 44 0
  42 0006 0F4B     		ldr	r3, .L7
  43 0008 1B68     		ldr	r3, [r3]
  44 000a 002B     		cmp	r3, #0
  45 000c FBD0     		beq	.L2
  45:main_cm4.c    ****         {
  46:main_cm4.c    ****             MAX_ReadFIFO(&IR_data, &RED_data); //Lecture du FIFO --> 1000 samples@200sps = 5 secs
  46              		.loc 1 46 0
  47 000e 0E49     		ldr	r1, .L7+4
  48 0010 0E48     		ldr	r0, .L7+8
  49 0012 FFF7FEFF 		bl	MAX_ReadFIFO
  50              	.LVL1:
  51              	.LBB29:
  47:main_cm4.c    ****             
  48:main_cm4.c    ****             //Affichage des données dans TERA
  49:main_cm4.c    ****             for (int i=0;i<1000;i++)
  52              		.loc 1 49 0
  53 0016 0024     		movs	r4, #0
  54 0018 06E0     		b	.L3
  55              	.LVL2:
  56              	.L4:
  50:main_cm4.c    ****             {
  51:main_cm4.c    ****                 //printf("RED : %lu   IR : %lu\r\n",RED_data[i],IR_data[i]);
  52:main_cm4.c    ****                 //printf("%lu \r\n",RED_data[i]);
  53:main_cm4.c    ****                 printf("%lu \r\n",IR_data[i]);
  57              		.loc 1 53 0 discriminator 3
  58 001a 0C4B     		ldr	r3, .L7+8
  59 001c 53F82410 		ldr	r1, [r3, r4, lsl #2]
  60 0020 0B48     		ldr	r0, .L7+12
  61 0022 FFF7FEFF 		bl	printf
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 3


  62              	.LVL3:
  49:main_cm4.c    ****             {
  63              		.loc 1 49 0 discriminator 3
  64 0026 0134     		adds	r4, r4, #1
  65              	.LVL4:
  66              	.L3:
  49:main_cm4.c    ****             {
  67              		.loc 1 49 0 is_stmt 0 discriminator 1
  68 0028 B4F57A7F 		cmp	r4, #1000
  69 002c F5DB     		blt	.L4
  70              	.LBE29:
  54:main_cm4.c    ****             }
  55:main_cm4.c    **** 
  56:main_cm4.c    ****             //Remettre la LED verte et fermer la LED rouge éventuellement (prochain cycle)
  57:main_cm4.c    ****             vTaskDelay(1000);
  71              		.loc 1 57 0 is_stmt 1
  72 002e 4FF47A70 		mov	r0, #1000
  73 0032 FFF7FEFF 		bl	vTaskDelay
  74              	.LVL5:
  75              	.LBB30:
  76              	.LBB31:
  77              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 4


  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 5


  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 6


 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 7


 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 8


 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 9


 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 10


 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 11


 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 12


 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 13


 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 14


 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 15


 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 16


 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 17


 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
  78              		.loc 2 813 0
  79 0036 0222     		movs	r2, #2
  80 0038 064B     		ldr	r3, .L7+16
  81 003a 5A60     		str	r2, [r3, #4]
  82              	.LVL6:
  83              	.LBE31:
  84              	.LBE30:
  85              	.LBB32:
  86              	.LBB33:
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
  87              		.loc 2 817 0
  88 003c 0822     		movs	r2, #8
  89 003e 803B     		subs	r3, r3, #128
  90 0040 9A60     		str	r2, [r3, #8]
  91 0042 E0E7     		b	.L2
  92              	.L8:
  93              		.align	2
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 18


  94              	.L7:
  95 0044 00000000 		.word	.LANCHOR0
  96 0048 00000000 		.word	RED_data
  97 004c 00000000 		.word	IR_data
  98 0050 00000000 		.word	.LC0
  99 0054 80003240 		.word	1077018752
 100              	.LBE33:
 101              	.LBE32:
 102              		.cfi_endproc
 103              	.LFE660:
 104              		.size	Task_principal, .-Task_principal
 105              		.section	.text.UpdateDisplay,"ax",%progbits
 106              		.align	2
 107              		.global	UpdateDisplay
 108              		.thumb
 109              		.thumb_func
 110              		.type	UpdateDisplay, %function
 111              	UpdateDisplay:
 112              	.LFB661:
  58:main_cm4.c    ****             Cy_GPIO_Write(WORKING_LED_0_PORT,WORKING_LED_0_NUM,0);
  59:main_cm4.c    ****             Cy_GPIO_Write(ERROR_LED_0_PORT,ERROR_LED_0_NUM,1);
  60:main_cm4.c    ****         }
  61:main_cm4.c    **** 	}
  62:main_cm4.c    **** }
  63:main_cm4.c    **** 
  64:main_cm4.c    **** 
  65:main_cm4.c    **** 
  66:main_cm4.c    **** 
  67:main_cm4.c    **** /*******************************************************************************
  68:main_cm4.c    **** * Function Name: void UpdateDisplay(void)
  69:main_cm4.c    **** ********************************************************************************
  70:main_cm4.c    **** *
  71:main_cm4.c    **** * Summary: This function updates the display with the data in the display 
  72:main_cm4.c    **** *			buffer.  The function first transfers the content of the EmWin
  73:main_cm4.c    **** *			display buffer to the primary EInk display buffer.  Then it calls
  74:main_cm4.c    **** *			the Cy_EINK_ShowFrame function to update the display, and then
  75:main_cm4.c    **** *			it copies the EmWin display buffer to the Eink display cache buffer
  76:main_cm4.c    **** *
  77:main_cm4.c    **** * Parameters:
  78:main_cm4.c    **** *  None
  79:main_cm4.c    **** *
  80:main_cm4.c    **** * Return:
  81:main_cm4.c    **** *  None
  82:main_cm4.c    **** *
  83:main_cm4.c    **** * Side Effects:
  84:main_cm4.c    **** *  It takes about a second to refresh the display.  This is a blocking function
  85:main_cm4.c    **** *  and only returns after the display refresh
  86:main_cm4.c    **** *
  87:main_cm4.c    **** *******************************************************************************/
  88:main_cm4.c    **** void UpdateDisplay(cy_eink_update_t updateMethod, bool powerCycle)
  89:main_cm4.c    **** {
 113              		.loc 1 89 0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              	.LVL7:
 118 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 19


 119              		.cfi_def_cfa_offset 24
 120              		.cfi_offset 3, -24
 121              		.cfi_offset 4, -20
 122              		.cfi_offset 5, -16
 123              		.cfi_offset 6, -12
 124              		.cfi_offset 7, -8
 125              		.cfi_offset 14, -4
 126 0002 0646     		mov	r6, r0
 127 0004 0F46     		mov	r7, r1
  90:main_cm4.c    ****     cy_eink_frame_t* pEmwinBuffer;
  91:main_cm4.c    **** 
  92:main_cm4.c    ****     /* Get the pointer to Emwin's display buffer */
  93:main_cm4.c    ****     pEmwinBuffer = (cy_eink_frame_t*)LCD_GetDisplayBuffer();
 128              		.loc 1 93 0
 129 0006 FFF7FEFF 		bl	LCD_GetDisplayBuffer
 130              	.LVL8:
 131 000a 0546     		mov	r5, r0
 132              	.LVL9:
  94:main_cm4.c    **** 
  95:main_cm4.c    ****     /* Update the EInk display */
  96:main_cm4.c    ****     Cy_EINK_ShowFrame(imageBufferCache, pEmwinBuffer, updateMethod, powerCycle);
 133              		.loc 1 96 0
 134 000c 064C     		ldr	r4, .L11
 135 000e 3B46     		mov	r3, r7
 136 0010 3246     		mov	r2, r6
 137 0012 0146     		mov	r1, r0
 138 0014 2046     		mov	r0, r4
 139              	.LVL10:
 140 0016 FFF7FEFF 		bl	Cy_EINK_ShowFrame
 141              	.LVL11:
  97:main_cm4.c    **** 
  98:main_cm4.c    ****     /* Copy the EmWin display buffer to the imageBuffer cache*/
  99:main_cm4.c    ****     memcpy(imageBufferCache, pEmwinBuffer, CY_EINK_FRAME_SIZE);
 142              		.loc 1 99 0
 143 001a 41F2B062 		movw	r2, #5808
 144 001e 2946     		mov	r1, r5
 145 0020 2046     		mov	r0, r4
 146 0022 FFF7FEFF 		bl	memcpy
 147              	.LVL12:
 148 0026 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 149              	.LVL13:
 150              	.L12:
 151              		.align	2
 152              	.L11:
 153 0028 00000000 		.word	.LANCHOR1
 154              		.cfi_endproc
 155              	.LFE661:
 156              		.size	UpdateDisplay, .-UpdateDisplay
 157              		.section	.text.ClearScreen,"ax",%progbits
 158              		.align	2
 159              		.global	ClearScreen
 160              		.thumb
 161              		.thumb_func
 162              		.type	ClearScreen, %function
 163              	ClearScreen:
 164              	.LFB662:
 100:main_cm4.c    **** }
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 20


 101:main_cm4.c    **** 
 102:main_cm4.c    **** 
 103:main_cm4.c    **** /*******************************************************************************
 104:main_cm4.c    **** * Function Name: void ClearScreen(void)
 105:main_cm4.c    **** ********************************************************************************
 106:main_cm4.c    **** *
 107:main_cm4.c    **** * Summary: This function clears the screen
 108:main_cm4.c    **** *
 109:main_cm4.c    **** * Parameters:
 110:main_cm4.c    **** *  None
 111:main_cm4.c    **** *
 112:main_cm4.c    **** * Return:
 113:main_cm4.c    **** *  None
 114:main_cm4.c    **** *
 115:main_cm4.c    **** *******************************************************************************/
 116:main_cm4.c    **** void ClearScreen(void)
 117:main_cm4.c    **** {
 165              		.loc 1 117 0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169 0000 08B5     		push	{r3, lr}
 170              		.cfi_def_cfa_offset 8
 171              		.cfi_offset 3, -8
 172              		.cfi_offset 14, -4
 118:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
 173              		.loc 1 118 0
 174 0002 0020     		movs	r0, #0
 175 0004 FFF7FEFF 		bl	GUI_SetColor
 176              	.LVL14:
 119:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
 177              		.loc 1 119 0
 178 0008 6FF07F40 		mvn	r0, #-16777216
 179 000c FFF7FEFF 		bl	GUI_SetBkColor
 180              	.LVL15:
 120:main_cm4.c    ****     GUI_Clear();
 181              		.loc 1 120 0
 182 0010 FFF7FEFF 		bl	GUI_Clear
 183              	.LVL16:
 121:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 184              		.loc 1 121 0
 185 0014 0121     		movs	r1, #1
 186 0016 0846     		mov	r0, r1
 187 0018 FFF7FEFF 		bl	UpdateDisplay
 188              	.LVL17:
 189 001c 08BD     		pop	{r3, pc}
 190              		.cfi_endproc
 191              	.LFE662:
 192              		.size	ClearScreen, .-ClearScreen
 193 001e 00BF     		.section	.text.WaitforSwitchPressAndRelease,"ax",%progbits
 194              		.align	2
 195              		.global	WaitforSwitchPressAndRelease
 196              		.thumb
 197              		.thumb_func
 198              		.type	WaitforSwitchPressAndRelease, %function
 199              	WaitforSwitchPressAndRelease:
 200              	.LFB663:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 21


 122:main_cm4.c    **** }
 123:main_cm4.c    **** /*******************************************************************************
 124:main_cm4.c    **** * Function Name: void WaitforSwitchPressAndRelease(void)
 125:main_cm4.c    **** ********************************************************************************
 126:main_cm4.c    **** *
 127:main_cm4.c    **** * Summary: This implements a simple "Wait for button press and release"
 128:main_cm4.c    **** *			function.  It first waits for the button to be pressed and then
 129:main_cm4.c    **** *			waits for the button to be released.
 130:main_cm4.c    **** *
 131:main_cm4.c    **** * Parameters:
 132:main_cm4.c    **** *  None
 133:main_cm4.c    **** *
 134:main_cm4.c    **** * Return:
 135:main_cm4.c    **** *  None
 136:main_cm4.c    **** *
 137:main_cm4.c    **** * Side Effects:
 138:main_cm4.c    **** *  This is a blocking function and exits only on a button press and release
 139:main_cm4.c    **** *
 140:main_cm4.c    **** *******************************************************************************/
 141:main_cm4.c    **** void WaitforSwitchPressAndRelease(void)
 142:main_cm4.c    **** {
 201              		.loc 1 142 0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205 0000 08B5     		push	{r3, lr}
 206              		.cfi_def_cfa_offset 8
 207              		.cfi_offset 3, -8
 208              		.cfi_offset 14, -4
 209              	.L16:
 143:main_cm4.c    ****     /* Wait for SW2 to be pressed */
 144:main_cm4.c    ****     while(Status_SW2_Read() != 0);
 210              		.loc 1 144 0 discriminator 1
 211 0002 FFF7FEFF 		bl	Status_SW2_Read
 212              	.LVL18:
 213 0006 0028     		cmp	r0, #0
 214 0008 FBD1     		bne	.L16
 215              	.L17:
 145:main_cm4.c    ****     
 146:main_cm4.c    ****     /* Wait for SW2 to be released */
 147:main_cm4.c    ****     while(Status_SW2_Read() == 0);
 216              		.loc 1 147 0 discriminator 1
 217 000a FFF7FEFF 		bl	Status_SW2_Read
 218              	.LVL19:
 219 000e 0028     		cmp	r0, #0
 220 0010 FBD0     		beq	.L17
 148:main_cm4.c    **** }
 221              		.loc 1 148 0
 222 0012 08BD     		pop	{r3, pc}
 223              		.cfi_endproc
 224              	.LFE663:
 225              		.size	WaitforSwitchPressAndRelease, .-WaitforSwitchPressAndRelease
 226              		.section	.text.drawGraph,"ax",%progbits
 227              		.align	2
 228              		.global	drawGraph
 229              		.thumb
 230              		.thumb_func
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 22


 231              		.type	drawGraph, %function
 232              	drawGraph:
 233              	.LFB664:
 149:main_cm4.c    **** 
 150:main_cm4.c    **** // PARTIE 1, code 1.1
 151:main_cm4.c    **** void drawGraph(float *vector150elements){
 234              		.loc 1 151 0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238              	.LVL20:
 239 0000 70B5     		push	{r4, r5, r6, lr}
 240              		.cfi_def_cfa_offset 16
 241              		.cfi_offset 4, -16
 242              		.cfi_offset 5, -12
 243              		.cfi_offset 6, -8
 244              		.cfi_offset 14, -4
 245 0002 0646     		mov	r6, r0
 152:main_cm4.c    ****     GUI_SetPenSize(1);
 246              		.loc 1 152 0
 247 0004 0120     		movs	r0, #1
 248              	.LVL21:
 249 0006 FFF7FEFF 		bl	GUI_SetPenSize
 250              	.LVL22:
 153:main_cm4.c    ****     GUI_DrawRect(7, 5, 257, 155);
 251              		.loc 1 153 0
 252 000a 9B23     		movs	r3, #155
 253 000c 40F20112 		movw	r2, #257
 254 0010 0521     		movs	r1, #5
 255 0012 0720     		movs	r0, #7
 256 0014 FFF7FEFF 		bl	GUI_DrawRect
 257              	.LVL23:
 258              	.LBB34:
 154:main_cm4.c    ****     int x1 = 7;
 155:main_cm4.c    ****     int y1 = 0;
 156:main_cm4.c    ****     int x2 = 9;
 157:main_cm4.c    ****     int y2 = 0;
 158:main_cm4.c    ****     for(uint i=0;i<125;i++){
 259              		.loc 1 158 0
 260 0018 0024     		movs	r4, #0
 261              	.LBE34:
 156:main_cm4.c    ****     int y2 = 0;
 262              		.loc 1 156 0
 263 001a 0925     		movs	r5, #9
 154:main_cm4.c    ****     int x1 = 7;
 264              		.loc 1 154 0
 265 001c 0720     		movs	r0, #7
 266              	.LBB35:
 267              		.loc 1 158 0
 268 001e 21E0     		b	.L20
 269              	.LVL24:
 270              	.L21:
 159:main_cm4.c    ****         y1 = (vector150elements[i]*75)+79;
 271              		.loc 1 159 0 discriminator 3
 272 0020 06EB8403 		add	r3, r6, r4, lsl #2
 273 0024 D3ED007A 		vldr.32	s15, [r3]
 274 0028 9FED127A 		vldr.32	s14, .L23
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 23


 275 002c 67EE877A 		vmul.f32	s15, s15, s14
 276 0030 9FED116A 		vldr.32	s12, .L23+4
 277 0034 77EE867A 		vadd.f32	s15, s15, s12
 278              	.LVL25:
 160:main_cm4.c    ****         y2 = (vector150elements[i+1]*75)+79;       
 279              		.loc 1 160 0 discriminator 3
 280 0038 0134     		adds	r4, r4, #1
 281              	.LVL26:
 282 003a 06EB8403 		add	r3, r6, r4, lsl #2
 283 003e D3ED006A 		vldr.32	s13, [r3]
 284 0042 26EE877A 		vmul.f32	s14, s13, s14
 285 0046 37EE067A 		vadd.f32	s14, s14, s12
 286              	.LVL27:
 161:main_cm4.c    ****         GUI_DrawLine(x1,y1,x2,y2);
 287              		.loc 1 161 0 discriminator 3
 288 004a BDEEC77A 		vcvt.s32.f32	s14, s14
 289              	.LVL28:
 290 004e 17EE103A 		vmov	r3, s14	@ int
 291 0052 2A46     		mov	r2, r5
 292 0054 FDEEE77A 		vcvt.s32.f32	s15, s15
 293              	.LVL29:
 294 0058 17EE901A 		vmov	r1, s15	@ int
 295 005c FFF7FEFF 		bl	GUI_DrawLine
 296              	.LVL30:
 162:main_cm4.c    ****         x1 = x2;
 297              		.loc 1 162 0 discriminator 3
 298 0060 2846     		mov	r0, r5
 163:main_cm4.c    ****         x2 = x2 + 2;
 299              		.loc 1 163 0 discriminator 3
 300 0062 0235     		adds	r5, r5, #2
 301              	.LVL31:
 302              	.L20:
 158:main_cm4.c    ****         y1 = (vector150elements[i]*75)+79;
 303              		.loc 1 158 0 discriminator 1
 304 0064 7C2C     		cmp	r4, #124
 305 0066 DBD9     		bls	.L21
 306              	.LBE35:
 164:main_cm4.c    ****     }
 165:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 307              		.loc 1 165 0
 308 0068 0121     		movs	r1, #1
 309 006a 0846     		mov	r0, r1
 310              	.LVL32:
 311 006c FFF7FEFF 		bl	UpdateDisplay
 312              	.LVL33:
 313 0070 70BD     		pop	{r4, r5, r6, pc}
 314              	.LVL34:
 315              	.L24:
 316 0072 00BF     		.align	2
 317              	.L23:
 318 0074 00009642 		.word	1117126656
 319 0078 00009E42 		.word	1117650944
 320              		.cfi_endproc
 321              	.LFE664:
 322              		.size	drawGraph, .-drawGraph
 323              		.section	.text.updateParameters,"ax",%progbits
 324              		.align	2
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 24


 325              		.global	updateParameters
 326              		.thumb
 327              		.thumb_func
 328              		.type	updateParameters, %function
 329              	updateParameters:
 330              	.LFB665:
 166:main_cm4.c    **** }
 167:main_cm4.c    **** 
 168:main_cm4.c    **** // PARTIE 1, code 1.2
 169:main_cm4.c    **** void updateParameters(int param1, int param2){
 331              		.loc 1 169 0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 104
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335              	.LVL35:
 336 0000 00B5     		push	{lr}
 337              		.cfi_def_cfa_offset 4
 338              		.cfi_offset 14, -4
 339 0002 9BB0     		sub	sp, sp, #108
 340              		.cfi_def_cfa_offset 112
 170:main_cm4.c    **** 
 171:main_cm4.c    ****     char str[100];
 172:main_cm4.c    ****     sprintf(str,"DutyCycle: %d %%       Moyenne: %d mV",param1, param2);
 341              		.loc 1 172 0
 342 0004 0B46     		mov	r3, r1
 343 0006 0246     		mov	r2, r0
 344 0008 0749     		ldr	r1, .L27
 345              	.LVL36:
 346 000a 01A8     		add	r0, sp, #4
 347              	.LVL37:
 348 000c FFF7FEFF 		bl	sprintf
 349              	.LVL38:
 173:main_cm4.c    ****     
 174:main_cm4.c    ****     GUI_DispStringHCenterAt(str, 129, 160);
 350              		.loc 1 174 0
 351 0010 A022     		movs	r2, #160
 352 0012 8121     		movs	r1, #129
 353 0014 01A8     		add	r0, sp, #4
 354 0016 FFF7FEFF 		bl	GUI_DispStringHCenterAt
 355              	.LVL39:
 175:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 356              		.loc 1 175 0
 357 001a 0121     		movs	r1, #1
 358 001c 0846     		mov	r0, r1
 359 001e FFF7FEFF 		bl	UpdateDisplay
 360              	.LVL40:
 176:main_cm4.c    **** }
 361              		.loc 1 176 0
 362 0022 1BB0     		add	sp, sp, #108
 363              		.cfi_def_cfa_offset 4
 364              		@ sp needed
 365 0024 5DF804FB 		ldr	pc, [sp], #4
 366              	.L28:
 367              		.align	2
 368              	.L27:
 369 0028 08000000 		.word	.LC1
 370              		.cfi_endproc
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 25


 371              	.LFE665:
 372              		.size	updateParameters, .-updateParameters
 373              		.section	.text.main,"ax",%progbits
 374              		.align	2
 375              		.global	main
 376              		.thumb
 377              		.thumb_func
 378              		.type	main, %function
 379              	main:
 380              	.LFB666:
 177:main_cm4.c    **** 
 178:main_cm4.c    **** /*******************************************************************************
 179:main_cm4.c    **** * Function Name: int main(void)
 180:main_cm4.c    **** ********************************************************************************
 181:main_cm4.c    **** *
 182:main_cm4.c    **** * Summary: À Remplir
 183:main_cm4.c    **** *
 184:main_cm4.c    **** * Parameters:
 185:main_cm4.c    **** *  None
 186:main_cm4.c    **** *
 187:main_cm4.c    **** * Return:
 188:main_cm4.c    **** *  None
 189:main_cm4.c    **** *
 190:main_cm4.c    **** *******************************************************************************/
 191:main_cm4.c    **** int main(void)
 192:main_cm4.c    **** {
 381              		.loc 1 192 0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 0
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385 0000 10B5     		push	{r4, lr}
 386              		.cfi_def_cfa_offset 8
 387              		.cfi_offset 4, -8
 388              		.cfi_offset 14, -4
 389 0002 82B0     		sub	sp, sp, #8
 390              		.cfi_def_cfa_offset 16
 391              	.LBB36:
 392              	.LBB37:
 393              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 26


  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 27


  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 394              		.loc 3 131 0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 28


 395              		.syntax unified
 396              	@ 131 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 397 0004 62B6     		cpsie i
 398              	@ 0 "" 2
 399              		.thumb
 400              		.syntax unified
 401              	.LBE37:
 402              	.LBE36:
 193:main_cm4.c    ****     
 194:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
 195:main_cm4.c    ****     
 196:main_cm4.c    ****     /* Clear any pending interrupts */
 197:main_cm4.c    ****     NVIC_DisableIRQ(SysInt_AnyMotionINT_cfg.intrSrc);
 403              		.loc 1 197 0
 404 0006 2F4B     		ldr	r3, .L36
 405 0008 B3F90030 		ldrsh	r3, [r3]
 406              	.LVL41:
 407              	.LBB38:
 408              	.LBB39:
 409              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 29


  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 30


  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 31


 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 32


 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 33


 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 34


 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 35


 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 36


 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 37


 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 38


 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 39


 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 40


 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 41


 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 42


 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 43


 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 44


 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 45


 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 46


1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 47


1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 48


1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 49


1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 50


1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 51


1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 52


1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 53


1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 54


1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 55


1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 56


1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 57


1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 58


1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 410              		.loc 4 1715 0
 411 000c 002B     		cmp	r3, #0
 412 000e 0DDB     		blt	.L30
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 413              		.loc 4 1717 0
 414 0010 5A09     		lsrs	r2, r3, #5
 415 0012 03F01F03 		and	r3, r3, #31
 416              	.LVL42:
 417 0016 0121     		movs	r1, #1
 418 0018 01FA03F3 		lsl	r3, r1, r3
 419 001c 2032     		adds	r2, r2, #32
 420 001e 2A49     		ldr	r1, .L36+4
 421 0020 41F82230 		str	r3, [r1, r2, lsl #2]
 422              	.LBB40:
 423              	.LBB41:
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 59


 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 60


 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 61


 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 62


 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 63


 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 64


 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 65


 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 66


 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 67


 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 68


 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 69


 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 70


 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 71


 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 424              		.loc 3 882 0
 425              		.syntax unified
 426              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 427 0024 BFF34F8F 		dsb 0xF
 428              	@ 0 "" 2
 429              		.thumb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 72


 430              		.syntax unified
 431              	.LBE41:
 432              	.LBE40:
 433              	.LBB42:
 434              	.LBB43:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 435              		.loc 3 871 0
 436              		.syntax unified
 437              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 438 0028 BFF36F8F 		isb 0xF
 439              	@ 0 "" 2
 440              		.thumb
 441              		.syntax unified
 442              	.L30:
 443              	.LVL43:
 444              	.LBE43:
 445              	.LBE42:
 446              	.LBE39:
 447              	.LBE38:
 448              	.LBB44:
 449              	.LBB45:
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 73


 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 74


 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 75


 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 76


1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 77


1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 78


1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 79


1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 80


1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 81


1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 82


1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 83


1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 84


1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 85


1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 86


1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 450              		.loc 2 1603 0
 451 002c 274B     		ldr	r3, .L36+8
 452 002e 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
 453              		.loc 2 1605 0
 454 0030 0122     		movs	r2, #1
 455 0032 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 456              		.loc 2 1608 0
 457 0034 5B69     		ldr	r3, [r3, #20]
 458              	.LVL44:
 459              	.LBE45:
 460              	.LBE44:
 198:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Pin_AnyMotion_INT_PORT, Pin_AnyMotion_INT_NUM);
 199:main_cm4.c    ****     NVIC_ClearPendingIRQ(SysInt_AnyMotionINT_cfg.intrSrc);
 461              		.loc 1 199 0
 462 0036 234B     		ldr	r3, .L36
 463 0038 B3F90030 		ldrsh	r3, [r3]
 464              	.LVL45:
 465              	.LBB46:
 466              	.LBB47:
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 87


1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 467              		.loc 4 1768 0
 468 003c 002B     		cmp	r3, #0
 469 003e 09DB     		blt	.L31
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 470              		.loc 4 1770 0
 471 0040 5A09     		lsrs	r2, r3, #5
 472 0042 03F01F03 		and	r3, r3, #31
 473              	.LVL46:
 474 0046 0121     		movs	r1, #1
 475 0048 01FA03F3 		lsl	r3, r1, r3
 476 004c 6032     		adds	r2, r2, #96
 477 004e 1E49     		ldr	r1, .L36+4
 478 0050 41F82230 		str	r3, [r1, r2, lsl #2]
 479              	.L31:
 480              	.LVL47:
 481              	.LBE47:
 482              	.LBE46:
 200:main_cm4.c    ****         
 201:main_cm4.c    ****     
 202:main_cm4.c    ****     UART_Start(); 
 483              		.loc 1 202 0
 484 0054 FFF7FEFF 		bl	UART_Start
 485              	.LVL48:
 486              	.LBB48:
 487              	.LBB49:
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 488              		.loc 2 817 0
 489 0058 0422     		movs	r2, #4
 490 005a 1D4B     		ldr	r3, .L36+12
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 88


 491 005c 9A60     		str	r2, [r3, #8]
 492              	.LVL49:
 493              	.LBE49:
 494              	.LBE48:
 203:main_cm4.c    ****     Cy_GPIO_Write(MAX_power_0_PORT,MAX_power_0_NUM, 1); //Alimentation du MAX30102
 204:main_cm4.c    ****     printf("___Communication I2C__\r\n");
 495              		.loc 1 204 0
 496 005e 1D48     		ldr	r0, .L36+16
 497 0060 FFF7FEFF 		bl	puts
 498              	.LVL50:
 499              	.LBB50:
 205:main_cm4.c    ****     
 206:main_cm4.c    ****     for(int i =1;i<6;i++)
 500              		.loc 1 206 0
 501 0064 0124     		movs	r4, #1
 502 0066 08E0     		b	.L32
 503              	.LVL51:
 504              	.L33:
 207:main_cm4.c    ****     {
 208:main_cm4.c    ****         printf("%d\r\n",i);
 505              		.loc 1 208 0 discriminator 3
 506 0068 2146     		mov	r1, r4
 507 006a 1B48     		ldr	r0, .L36+20
 508 006c FFF7FEFF 		bl	printf
 509              	.LVL52:
 209:main_cm4.c    ****         Cy_SysLib_Delay(1000);   
 510              		.loc 1 209 0 discriminator 3
 511 0070 4FF47A70 		mov	r0, #1000
 512 0074 FFF7FEFF 		bl	Cy_SysLib_Delay
 513              	.LVL53:
 206:main_cm4.c    ****     {
 514              		.loc 1 206 0 discriminator 3
 515 0078 0134     		adds	r4, r4, #1
 516              	.LVL54:
 517              	.L32:
 206:main_cm4.c    ****     {
 518              		.loc 1 206 0 is_stmt 0 discriminator 1
 519 007a 052C     		cmp	r4, #5
 520 007c F4DD     		ble	.L33
 521              	.LBE50:
 210:main_cm4.c    ****     }
 211:main_cm4.c    ****     
 212:main_cm4.c    ****     
 213:main_cm4.c    ****     /* Initialize emWin Graphics */
 214:main_cm4.c    ****     GUI_Init();
 522              		.loc 1 214 0 is_stmt 1
 523 007e FFF7FEFF 		bl	GUI_Init
 524              	.LVL55:
 215:main_cm4.c    **** 
 216:main_cm4.c    ****     /* Start the eInk display interface and turn on the display power */
 217:main_cm4.c    ****     Cy_EINK_Start(20);
 525              		.loc 1 217 0
 526 0082 1420     		movs	r0, #20
 527 0084 FFF7FEFF 		bl	Cy_EINK_Start
 528              	.LVL56:
 218:main_cm4.c    ****     Cy_EINK_Power(1);
 529              		.loc 1 218 0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 89


 530 0088 0120     		movs	r0, #1
 531 008a FFF7FEFF 		bl	Cy_EINK_Power
 532              	.LVL57:
 219:main_cm4.c    ****     
 220:main_cm4.c    ****     ClearScreen();
 533              		.loc 1 220 0
 534 008e FFF7FEFF 		bl	ClearScreen
 535              	.LVL58:
 221:main_cm4.c    ****     GUI_SetPenSize(1);
 536              		.loc 1 221 0
 537 0092 0120     		movs	r0, #1
 538 0094 FFF7FEFF 		bl	GUI_SetPenSize
 539              	.LVL59:
 222:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
 540              		.loc 1 222 0
 541 0098 0020     		movs	r0, #0
 542 009a FFF7FEFF 		bl	GUI_SetColor
 543              	.LVL60:
 223:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
 544              		.loc 1 223 0
 545 009e 6FF07F40 		mvn	r0, #-16777216
 546 00a2 FFF7FEFF 		bl	GUI_SetBkColor
 547              	.LVL61:
 224:main_cm4.c    ****     GUI_Clear();
 548              		.loc 1 224 0
 549 00a6 FFF7FEFF 		bl	GUI_Clear
 550              	.LVL62:
 225:main_cm4.c    ****     
 226:main_cm4.c    ****     //Tâche principale I2C
 227:main_cm4.c    ****     xTaskCreate(Task_principal, "Task Principal", configMINIMAL_STACK_SIZE, NULL,configMAX_PRIORITI
 551              		.loc 1 227 0
 552 00aa 0023     		movs	r3, #0
 553 00ac 0193     		str	r3, [sp, #4]
 554 00ae 0622     		movs	r2, #6
 555 00b0 0092     		str	r2, [sp]
 556 00b2 8022     		movs	r2, #128
 557 00b4 0949     		ldr	r1, .L36+24
 558 00b6 0A48     		ldr	r0, .L36+28
 559 00b8 FFF7FEFF 		bl	xTaskCreate
 560              	.LVL63:
 228:main_cm4.c    **** 	vTaskStartScheduler();
 561              		.loc 1 228 0
 562 00bc FFF7FEFF 		bl	vTaskStartScheduler
 563              	.LVL64:
 564              	.L34:
 565 00c0 FEE7     		b	.L34
 566              	.L37:
 567 00c2 00BF     		.align	2
 568              	.L36:
 569 00c4 00000000 		.word	SysInt_AnyMotionINT_cfg
 570 00c8 00E100E0 		.word	-536813312
 571 00cc 80063240 		.word	1077020288
 572 00d0 80043240 		.word	1077019776
 573 00d4 30000000 		.word	.LC2
 574 00d8 48000000 		.word	.LC3
 575 00dc 50000000 		.word	.LC4
 576 00e0 00000000 		.word	Task_principal
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 90


 577              		.cfi_endproc
 578              	.LFE666:
 579              		.size	main, .-main
 580              		.global	FLAG_mesure
 581              		.global	data
 582              		.comm	RED_data,4000,4
 583              		.comm	IR_data,4000,4
 584              		.global	imageBufferCache
 585              		.comm	xSemaphoreI2C_BMI,4,4
 586              		.comm	xSemaphoreI2C_MAX,4,4
 587              		.data
 588              		.align	2
 589              		.set	.LANCHOR0,. + 0
 590              		.type	FLAG_mesure, %object
 591              		.size	FLAG_mesure, 4
 592              	FLAG_mesure:
 593 0000 01000000 		.word	1
 594              		.section	.rodata.str1.4,"aMS",%progbits,1
 595              		.align	2
 596              	.LC0:
 597 0000 256C7520 		.ascii	"%lu \015\012\000"
 597      0D0A00
 598 0007 00       		.space	1
 599              	.LC1:
 600 0008 44757479 		.ascii	"DutyCycle: %d %%       Moyenne: %d mV\000"
 600      4379636C 
 600      653A2025 
 600      64202525 
 600      20202020 
 601 002e 0000     		.space	2
 602              	.LC2:
 603 0030 5F5F5F43 		.ascii	"___Communication I2C__\015\000"
 603      6F6D6D75 
 603      6E696361 
 603      74696F6E 
 603      20493243 
 604              	.LC3:
 605 0048 25640D0A 		.ascii	"%d\015\012\000"
 605      00
 606 004d 000000   		.space	3
 607              	.LC4:
 608 0050 5461736B 		.ascii	"Task Principal\000"
 608      20507269 
 608      6E636970 
 608      616C00
 609              		.bss
 610              		.align	2
 611              		.set	.LANCHOR1,. + 0
 612              		.type	imageBufferCache, %object
 613              		.size	imageBufferCache, 5808
 614              	imageBufferCache:
 615 0000 00000000 		.space	5808
 615      00000000 
 615      00000000 
 615      00000000 
 615      00000000 
 616              		.type	data, %object
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 91


 617              		.size	data, 1
 618              	data:
 619 16b0 00       		.space	1
 620              		.text
 621              	.Letext0:
 622              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 623              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 624              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 625              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 626              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 627              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 628              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 629              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 630              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 631              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 632              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 633              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 634              		.file 17 ".\\eInk Library/pervasive_eink_hardware_driver.h"
 635              		.file 18 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4
 636              		.file 19 ".\\eInk Library/cy_eink_library.h"
 637              		.file 20 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 638              		.file 21 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 639              		.file 22 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 640              		.file 23 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 641              		.file 24 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 642              		.file 25 "Generated_Source\\PSoC6/UART.h"
 643              		.file 26 "Generated_Source\\PSoC6/MAX_I2C.h"
 644              		.file 27 "Generated_Source\\PSoC6/BMI_I2C.h"
 645              		.file 28 "communication.h"
 646              		.file 29 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4
 647              		.file 30 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 648              		.file 31 "LCDConf.h"
 649              		.file 32 "Generated_Source\\PSoC6\\pdl\\middleware/emWin/code/include/GUI.h"
 650              		.file 33 "Generated_Source\\PSoC6/Status_SW2.h"
 651              		.file 34 "<built-in>"
 652              		.section	.debug_info,"",%progbits
 653              	.Ldebug_info0:
 654 0000 EE180000 		.4byte	0x18ee
 655 0004 0400     		.2byte	0x4
 656 0006 00000000 		.4byte	.Ldebug_abbrev0
 657 000a 04       		.byte	0x4
 658 000b 01       		.uleb128 0x1
 659 000c 55050000 		.4byte	.LASF454
 660 0010 0C       		.byte	0xc
 661 0011 C0000000 		.4byte	.LASF455
 662 0015 49110000 		.4byte	.LASF456
 663 0019 18000000 		.4byte	.Ldebug_ranges0+0x18
 664 001d 00000000 		.4byte	0
 665 0021 00000000 		.4byte	.Ldebug_line0
 666 0025 02       		.uleb128 0x2
 667 0026 04       		.byte	0x4
 668 0027 05       		.byte	0x5
 669 0028 696E7400 		.ascii	"int\000"
 670 002c 03       		.uleb128 0x3
 671 002d 04       		.byte	0x4
 672 002e 04       		.byte	0x4
 673 002f A41A0000 		.4byte	.LASF0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 92


 674 0033 04       		.uleb128 0x4
 675 0034 02       		.byte	0x2
 676 0035 F4030000 		.4byte	0x3f4
 677 0039 05       		.byte	0x5
 678 003a 24       		.byte	0x24
 679 003b F4030000 		.4byte	0x3f4
 680 003f 05       		.uleb128 0x5
 681 0040 551D0000 		.4byte	.LASF1
 682 0044 71       		.sleb128 -15
 683 0045 05       		.uleb128 0x5
 684 0046 50170000 		.4byte	.LASF2
 685 004a 72       		.sleb128 -14
 686 004b 05       		.uleb128 0x5
 687 004c E21D0000 		.4byte	.LASF3
 688 0050 73       		.sleb128 -13
 689 0051 05       		.uleb128 0x5
 690 0052 9F060000 		.4byte	.LASF4
 691 0056 74       		.sleb128 -12
 692 0057 05       		.uleb128 0x5
 693 0058 F4110000 		.4byte	.LASF5
 694 005c 75       		.sleb128 -11
 695 005d 05       		.uleb128 0x5
 696 005e DA0A0000 		.4byte	.LASF6
 697 0062 76       		.sleb128 -10
 698 0063 05       		.uleb128 0x5
 699 0064 161C0000 		.4byte	.LASF7
 700 0068 7B       		.sleb128 -5
 701 0069 05       		.uleb128 0x5
 702 006a 391B0000 		.4byte	.LASF8
 703 006e 7C       		.sleb128 -4
 704 006f 05       		.uleb128 0x5
 705 0070 73120000 		.4byte	.LASF9
 706 0074 7E       		.sleb128 -2
 707 0075 05       		.uleb128 0x5
 708 0076 251A0000 		.4byte	.LASF10
 709 007a 7F       		.sleb128 -1
 710 007b 06       		.uleb128 0x6
 711 007c 441F0000 		.4byte	.LASF11
 712 0080 00       		.byte	0
 713 0081 06       		.uleb128 0x6
 714 0082 321C0000 		.4byte	.LASF12
 715 0086 01       		.byte	0x1
 716 0087 06       		.uleb128 0x6
 717 0088 A0030000 		.4byte	.LASF13
 718 008c 02       		.byte	0x2
 719 008d 06       		.uleb128 0x6
 720 008e 03190000 		.4byte	.LASF14
 721 0092 03       		.byte	0x3
 722 0093 06       		.uleb128 0x6
 723 0094 520D0000 		.4byte	.LASF15
 724 0098 04       		.byte	0x4
 725 0099 06       		.uleb128 0x6
 726 009a 5B180000 		.4byte	.LASF16
 727 009e 05       		.byte	0x5
 728 009f 06       		.uleb128 0x6
 729 00a0 A7080000 		.4byte	.LASF17
 730 00a4 06       		.byte	0x6
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 93


 731 00a5 06       		.uleb128 0x6
 732 00a6 4B1B0000 		.4byte	.LASF18
 733 00aa 07       		.byte	0x7
 734 00ab 06       		.uleb128 0x6
 735 00ac 94180000 		.4byte	.LASF19
 736 00b0 08       		.byte	0x8
 737 00b1 06       		.uleb128 0x6
 738 00b2 C50C0000 		.4byte	.LASF20
 739 00b6 09       		.byte	0x9
 740 00b7 06       		.uleb128 0x6
 741 00b8 6E0D0000 		.4byte	.LASF21
 742 00bc 0A       		.byte	0xa
 743 00bd 06       		.uleb128 0x6
 744 00be 690A0000 		.4byte	.LASF22
 745 00c2 0B       		.byte	0xb
 746 00c3 06       		.uleb128 0x6
 747 00c4 92160000 		.4byte	.LASF23
 748 00c8 0C       		.byte	0xc
 749 00c9 06       		.uleb128 0x6
 750 00ca 65070000 		.4byte	.LASF24
 751 00ce 0D       		.byte	0xd
 752 00cf 06       		.uleb128 0x6
 753 00d0 1B180000 		.4byte	.LASF25
 754 00d4 0E       		.byte	0xe
 755 00d5 06       		.uleb128 0x6
 756 00d6 07040000 		.4byte	.LASF26
 757 00da 0F       		.byte	0xf
 758 00db 06       		.uleb128 0x6
 759 00dc 201D0000 		.4byte	.LASF27
 760 00e0 10       		.byte	0x10
 761 00e1 06       		.uleb128 0x6
 762 00e2 56040000 		.4byte	.LASF28
 763 00e6 11       		.byte	0x11
 764 00e7 06       		.uleb128 0x6
 765 00e8 8A060000 		.4byte	.LASF29
 766 00ec 12       		.byte	0x12
 767 00ed 06       		.uleb128 0x6
 768 00ee C90F0000 		.4byte	.LASF30
 769 00f2 13       		.byte	0x13
 770 00f3 06       		.uleb128 0x6
 771 00f4 7E030000 		.4byte	.LASF31
 772 00f8 14       		.byte	0x14
 773 00f9 06       		.uleb128 0x6
 774 00fa 2C090000 		.4byte	.LASF32
 775 00fe 15       		.byte	0x15
 776 00ff 06       		.uleb128 0x6
 777 0100 AC0D0000 		.4byte	.LASF33
 778 0104 16       		.byte	0x16
 779 0105 06       		.uleb128 0x6
 780 0106 32030000 		.4byte	.LASF34
 781 010a 17       		.byte	0x17
 782 010b 06       		.uleb128 0x6
 783 010c AF160000 		.4byte	.LASF35
 784 0110 18       		.byte	0x18
 785 0111 06       		.uleb128 0x6
 786 0112 F5100000 		.4byte	.LASF36
 787 0116 19       		.byte	0x19
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 94


 788 0117 06       		.uleb128 0x6
 789 0118 51150000 		.4byte	.LASF37
 790 011c 1A       		.byte	0x1a
 791 011d 06       		.uleb128 0x6
 792 011e 550B0000 		.4byte	.LASF38
 793 0122 1B       		.byte	0x1b
 794 0123 06       		.uleb128 0x6
 795 0124 80200000 		.4byte	.LASF39
 796 0128 1C       		.byte	0x1c
 797 0129 06       		.uleb128 0x6
 798 012a 07020000 		.4byte	.LASF40
 799 012e 1D       		.byte	0x1d
 800 012f 06       		.uleb128 0x6
 801 0130 14100000 		.4byte	.LASF41
 802 0134 1E       		.byte	0x1e
 803 0135 06       		.uleb128 0x6
 804 0136 2A0E0000 		.4byte	.LASF42
 805 013a 1F       		.byte	0x1f
 806 013b 06       		.uleb128 0x6
 807 013c D2100000 		.4byte	.LASF43
 808 0140 20       		.byte	0x20
 809 0141 06       		.uleb128 0x6
 810 0142 A10A0000 		.4byte	.LASF44
 811 0146 21       		.byte	0x21
 812 0147 06       		.uleb128 0x6
 813 0148 AE1E0000 		.4byte	.LASF45
 814 014c 22       		.byte	0x22
 815 014d 06       		.uleb128 0x6
 816 014e D60E0000 		.4byte	.LASF46
 817 0152 23       		.byte	0x23
 818 0153 06       		.uleb128 0x6
 819 0154 5F020000 		.4byte	.LASF47
 820 0158 24       		.byte	0x24
 821 0159 06       		.uleb128 0x6
 822 015a FE170000 		.4byte	.LASF48
 823 015e 25       		.byte	0x25
 824 015f 06       		.uleb128 0x6
 825 0160 CE130000 		.4byte	.LASF49
 826 0164 26       		.byte	0x26
 827 0165 06       		.uleb128 0x6
 828 0166 381D0000 		.4byte	.LASF50
 829 016a 27       		.byte	0x27
 830 016b 06       		.uleb128 0x6
 831 016c AA110000 		.4byte	.LASF51
 832 0170 28       		.byte	0x28
 833 0171 06       		.uleb128 0x6
 834 0172 B2090000 		.4byte	.LASF52
 835 0176 29       		.byte	0x29
 836 0177 06       		.uleb128 0x6
 837 0178 95120000 		.4byte	.LASF53
 838 017c 2A       		.byte	0x2a
 839 017d 06       		.uleb128 0x6
 840 017e E4180000 		.4byte	.LASF54
 841 0182 2B       		.byte	0x2b
 842 0183 06       		.uleb128 0x6
 843 0184 58010000 		.4byte	.LASF55
 844 0188 2C       		.byte	0x2c
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 95


 845 0189 06       		.uleb128 0x6
 846 018a 38180000 		.4byte	.LASF56
 847 018e 2D       		.byte	0x2d
 848 018f 06       		.uleb128 0x6
 849 0190 34110000 		.4byte	.LASF57
 850 0194 2E       		.byte	0x2e
 851 0195 06       		.uleb128 0x6
 852 0196 AA1A0000 		.4byte	.LASF58
 853 019a 2F       		.byte	0x2f
 854 019b 06       		.uleb128 0x6
 855 019c B1200000 		.4byte	.LASF59
 856 01a0 30       		.byte	0x30
 857 01a1 06       		.uleb128 0x6
 858 01a2 DC1E0000 		.4byte	.LASF60
 859 01a6 31       		.byte	0x31
 860 01a7 06       		.uleb128 0x6
 861 01a8 CF190000 		.4byte	.LASF61
 862 01ac 32       		.byte	0x32
 863 01ad 06       		.uleb128 0x6
 864 01ae 2D0C0000 		.4byte	.LASF62
 865 01b2 33       		.byte	0x33
 866 01b3 06       		.uleb128 0x6
 867 01b4 16000000 		.4byte	.LASF63
 868 01b8 34       		.byte	0x34
 869 01b9 06       		.uleb128 0x6
 870 01ba 51130000 		.4byte	.LASF64
 871 01be 35       		.byte	0x35
 872 01bf 06       		.uleb128 0x6
 873 01c0 CC070000 		.4byte	.LASF65
 874 01c4 36       		.byte	0x36
 875 01c5 06       		.uleb128 0x6
 876 01c6 A61C0000 		.4byte	.LASF66
 877 01ca 37       		.byte	0x37
 878 01cb 06       		.uleb128 0x6
 879 01cc 360D0000 		.4byte	.LASF67
 880 01d0 38       		.byte	0x38
 881 01d1 06       		.uleb128 0x6
 882 01d2 1A010000 		.4byte	.LASF68
 883 01d6 39       		.byte	0x39
 884 01d7 06       		.uleb128 0x6
 885 01d8 8E0C0000 		.4byte	.LASF69
 886 01dc 3A       		.byte	0x3a
 887 01dd 06       		.uleb128 0x6
 888 01de 4F100000 		.4byte	.LASF70
 889 01e2 3B       		.byte	0x3b
 890 01e3 06       		.uleb128 0x6
 891 01e4 710C0000 		.4byte	.LASF71
 892 01e8 3C       		.byte	0x3c
 893 01e9 06       		.uleb128 0x6
 894 01ea 6A1F0000 		.4byte	.LASF72
 895 01ee 3D       		.byte	0x3d
 896 01ef 06       		.uleb128 0x6
 897 01f0 B1130000 		.4byte	.LASF73
 898 01f4 3E       		.byte	0x3e
 899 01f5 06       		.uleb128 0x6
 900 01f6 C3030000 		.4byte	.LASF74
 901 01fa 3F       		.byte	0x3f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 96


 902 01fb 06       		.uleb128 0x6
 903 01fc 1F190000 		.4byte	.LASF75
 904 0200 40       		.byte	0x40
 905 0201 06       		.uleb128 0x6
 906 0202 D3140000 		.4byte	.LASF76
 907 0206 41       		.byte	0x41
 908 0207 06       		.uleb128 0x6
 909 0208 FC020000 		.4byte	.LASF77
 910 020c 42       		.byte	0x42
 911 020d 06       		.uleb128 0x6
 912 020e 3F1A0000 		.4byte	.LASF78
 913 0212 43       		.byte	0x43
 914 0213 06       		.uleb128 0x6
 915 0214 680E0000 		.4byte	.LASF79
 916 0218 44       		.byte	0x44
 917 0219 06       		.uleb128 0x6
 918 021a B11F0000 		.4byte	.LASF80
 919 021e 45       		.byte	0x45
 920 021f 06       		.uleb128 0x6
 921 0220 EB130000 		.4byte	.LASF81
 922 0224 46       		.byte	0x46
 923 0225 06       		.uleb128 0x6
 924 0226 AB1D0000 		.4byte	.LASF82
 925 022a 47       		.byte	0x47
 926 022b 06       		.uleb128 0x6
 927 022c 59200000 		.4byte	.LASF83
 928 0230 48       		.byte	0x48
 929 0231 06       		.uleb128 0x6
 930 0232 DE0D0000 		.4byte	.LASF84
 931 0236 49       		.byte	0x49
 932 0237 06       		.uleb128 0x6
 933 0238 7C010000 		.4byte	.LASF85
 934 023c 4A       		.byte	0x4a
 935 023d 06       		.uleb128 0x6
 936 023e 14130000 		.4byte	.LASF86
 937 0242 4B       		.byte	0x4b
 938 0243 06       		.uleb128 0x6
 939 0244 07140000 		.4byte	.LASF87
 940 0248 4C       		.byte	0x4c
 941 0249 06       		.uleb128 0x6
 942 024a 73080000 		.4byte	.LASF88
 943 024e 4D       		.byte	0x4d
 944 024f 06       		.uleb128 0x6
 945 0250 77180000 		.4byte	.LASF89
 946 0254 4E       		.byte	0x4e
 947 0255 06       		.uleb128 0x6
 948 0256 FA0D0000 		.4byte	.LASF90
 949 025a 4F       		.byte	0x4f
 950 025b 06       		.uleb128 0x6
 951 025c D2010000 		.4byte	.LASF91
 952 0260 50       		.byte	0x50
 953 0261 06       		.uleb128 0x6
 954 0262 FE160000 		.4byte	.LASF92
 955 0266 51       		.byte	0x51
 956 0267 06       		.uleb128 0x6
 957 0268 601C0000 		.4byte	.LASF93
 958 026c 52       		.byte	0x52
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 97


 959 026d 06       		.uleb128 0x6
 960 026e F71E0000 		.4byte	.LASF94
 961 0272 53       		.byte	0x53
 962 0273 06       		.uleb128 0x6
 963 0274 03200000 		.4byte	.LASF95
 964 0278 54       		.byte	0x54
 965 0279 06       		.uleb128 0x6
 966 027a F30E0000 		.4byte	.LASF96
 967 027e 55       		.byte	0x55
 968 027f 06       		.uleb128 0x6
 969 0280 E4120000 		.4byte	.LASF97
 970 0284 56       		.byte	0x56
 971 0285 06       		.uleb128 0x6
 972 0286 1F200000 		.4byte	.LASF98
 973 028a 57       		.byte	0x57
 974 028b 06       		.uleb128 0x6
 975 028c DA200000 		.4byte	.LASF99
 976 0290 58       		.byte	0x58
 977 0291 06       		.uleb128 0x6
 978 0292 31150000 		.4byte	.LASF100
 979 0296 59       		.byte	0x59
 980 0297 06       		.uleb128 0x6
 981 0298 3F200000 		.4byte	.LASF101
 982 029c 5A       		.byte	0x5a
 983 029d 06       		.uleb128 0x6
 984 029e 1A110000 		.4byte	.LASF102
 985 02a2 5B       		.byte	0x5b
 986 02a3 06       		.uleb128 0x6
 987 02a4 0D050000 		.4byte	.LASF103
 988 02a8 5C       		.byte	0x5c
 989 02a9 06       		.uleb128 0x6
 990 02aa 6D1A0000 		.4byte	.LASF104
 991 02ae 5D       		.byte	0x5d
 992 02af 06       		.uleb128 0x6
 993 02b0 760B0000 		.4byte	.LASF105
 994 02b4 5E       		.byte	0x5e
 995 02b5 06       		.uleb128 0x6
 996 02b6 CD1F0000 		.4byte	.LASF106
 997 02ba 5F       		.byte	0x5f
 998 02bb 06       		.uleb128 0x6
 999 02bc 24140000 		.4byte	.LASF107
 1000 02c0 60       		.byte	0x60
 1001 02c1 06       		.uleb128 0x6
 1002 02c2 79040000 		.4byte	.LASF108
 1003 02c6 61       		.byte	0x61
 1004 02c7 06       		.uleb128 0x6
 1005 02c8 821B0000 		.4byte	.LASF109
 1006 02cc 62       		.byte	0x62
 1007 02cd 06       		.uleb128 0x6
 1008 02ce FD0B0000 		.4byte	.LASF110
 1009 02d2 63       		.byte	0x63
 1010 02d3 06       		.uleb128 0x6
 1011 02d4 04210000 		.4byte	.LASF111
 1012 02d8 64       		.byte	0x64
 1013 02d9 06       		.uleb128 0x6
 1014 02da 6D150000 		.4byte	.LASF112
 1015 02de 65       		.byte	0x65
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 98


 1016 02df 06       		.uleb128 0x6
 1017 02e0 C7090000 		.4byte	.LASF113
 1018 02e4 66       		.byte	0x66
 1019 02e5 06       		.uleb128 0x6
 1020 02e6 DB1A0000 		.4byte	.LASF114
 1021 02ea 67       		.byte	0x67
 1022 02eb 06       		.uleb128 0x6
 1023 02ec 220F0000 		.4byte	.LASF115
 1024 02f0 68       		.byte	0x68
 1025 02f1 06       		.uleb128 0x6
 1026 02f2 AB020000 		.4byte	.LASF116
 1027 02f6 69       		.byte	0x69
 1028 02f7 06       		.uleb128 0x6
 1029 02f8 90140000 		.4byte	.LASF117
 1030 02fc 6A       		.byte	0x6a
 1031 02fd 06       		.uleb128 0x6
 1032 02fe 55090000 		.4byte	.LASF118
 1033 0302 6B       		.byte	0x6b
 1034 0303 06       		.uleb128 0x6
 1035 0304 731E0000 		.4byte	.LASF119
 1036 0308 6C       		.byte	0x6c
 1037 0309 06       		.uleb128 0x6
 1038 030a AA120000 		.4byte	.LASF120
 1039 030e 6D       		.byte	0x6d
 1040 030f 06       		.uleb128 0x6
 1041 0310 860A0000 		.4byte	.LASF121
 1042 0314 6E       		.byte	0x6e
 1043 0315 06       		.uleb128 0x6
 1044 0316 FB1B0000 		.4byte	.LASF122
 1045 031a 6F       		.byte	0x6f
 1046 031b 06       		.uleb128 0x6
 1047 031c AA0C0000 		.4byte	.LASF123
 1048 0320 70       		.byte	0x70
 1049 0321 06       		.uleb128 0x6
 1050 0322 88000000 		.4byte	.LASF124
 1051 0326 71       		.byte	0x71
 1052 0327 06       		.uleb128 0x6
 1053 0328 E0150000 		.4byte	.LASF125
 1054 032c 72       		.byte	0x72
 1055 032d 06       		.uleb128 0x6
 1056 032e C3060000 		.4byte	.LASF126
 1057 0332 73       		.byte	0x73
 1058 0333 06       		.uleb128 0x6
 1059 0334 1E1B0000 		.4byte	.LASF127
 1060 0338 74       		.byte	0x74
 1061 0339 06       		.uleb128 0x6
 1062 033a 671B0000 		.4byte	.LASF128
 1063 033e 75       		.byte	0x75
 1064 033f 06       		.uleb128 0x6
 1065 0340 891D0000 		.4byte	.LASF129
 1066 0344 76       		.byte	0x76
 1067 0345 06       		.uleb128 0x6
 1068 0346 3B040000 		.4byte	.LASF130
 1069 034a 77       		.byte	0x77
 1070 034b 06       		.uleb128 0x6
 1071 034c 94190000 		.4byte	.LASF131
 1072 0350 78       		.byte	0x78
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 99


 1073 0351 06       		.uleb128 0x6
 1074 0352 EA0A0000 		.4byte	.LASF132
 1075 0356 79       		.byte	0x79
 1076 0357 06       		.uleb128 0x6
 1077 0358 E11C0000 		.4byte	.LASF133
 1078 035c 7A       		.byte	0x7a
 1079 035d 06       		.uleb128 0x6
 1080 035e 4D120000 		.4byte	.LASF134
 1081 0362 7B       		.byte	0x7b
 1082 0363 06       		.uleb128 0x6
 1083 0364 DE060000 		.4byte	.LASF135
 1084 0368 7C       		.byte	0x7c
 1085 0369 06       		.uleb128 0x6
 1086 036a 9C1B0000 		.4byte	.LASF136
 1087 036e 7D       		.byte	0x7d
 1088 036f 06       		.uleb128 0x6
 1089 0370 170C0000 		.4byte	.LASF137
 1090 0374 7E       		.byte	0x7e
 1091 0375 06       		.uleb128 0x6
 1092 0376 00000000 		.4byte	.LASF138
 1093 037a 7F       		.byte	0x7f
 1094 037b 06       		.uleb128 0x6
 1095 037c 87150000 		.4byte	.LASF139
 1096 0380 80       		.byte	0x80
 1097 0381 06       		.uleb128 0x6
 1098 0382 6D060000 		.4byte	.LASF140
 1099 0386 81       		.byte	0x81
 1100 0387 06       		.uleb128 0x6
 1101 0388 DB020000 		.4byte	.LASF141
 1102 038c 82       		.byte	0x82
 1103 038d 06       		.uleb128 0x6
 1104 038e 3C0F0000 		.4byte	.LASF142
 1105 0392 83       		.byte	0x83
 1106 0393 06       		.uleb128 0x6
 1107 0394 D5000000 		.4byte	.LASF143
 1108 0398 84       		.byte	0x84
 1109 0399 06       		.uleb128 0x6
 1110 039a 3E0B0000 		.4byte	.LASF144
 1111 039e 85       		.byte	0x85
 1112 039f 06       		.uleb128 0x6
 1113 03a0 0E1A0000 		.4byte	.LASF145
 1114 03a4 86       		.byte	0x86
 1115 03a5 06       		.uleb128 0x6
 1116 03a6 630F0000 		.4byte	.LASF146
 1117 03aa 87       		.byte	0x87
 1118 03ab 06       		.uleb128 0x6
 1119 03ac 08060000 		.4byte	.LASF147
 1120 03b0 88       		.byte	0x88
 1121 03b1 06       		.uleb128 0x6
 1122 03b2 0B160000 		.4byte	.LASF148
 1123 03b6 89       		.byte	0x89
 1124 03b7 06       		.uleb128 0x6
 1125 03b8 041E0000 		.4byte	.LASF149
 1126 03bc 8A       		.byte	0x8a
 1127 03bd 06       		.uleb128 0x6
 1128 03be 20040000 		.4byte	.LASF150
 1129 03c2 8B       		.byte	0x8b
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 100


 1130 03c3 06       		.uleb128 0x6
 1131 03c4 560C0000 		.4byte	.LASF151
 1132 03c8 8C       		.byte	0x8c
 1133 03c9 06       		.uleb128 0x6
 1134 03ca 110A0000 		.4byte	.LASF152
 1135 03ce 8D       		.byte	0x8d
 1136 03cf 06       		.uleb128 0x6
 1137 03d0 C2170000 		.4byte	.LASF153
 1138 03d4 8E       		.byte	0x8e
 1139 03d5 06       		.uleb128 0x6
 1140 03d6 7F120000 		.4byte	.LASF154
 1141 03da 8F       		.byte	0x8f
 1142 03db 06       		.uleb128 0x6
 1143 03dc 90080000 		.4byte	.LASF155
 1144 03e0 90       		.byte	0x90
 1145 03e1 06       		.uleb128 0x6
 1146 03e2 B10E0000 		.4byte	.LASF156
 1147 03e6 91       		.byte	0x91
 1148 03e7 06       		.uleb128 0x6
 1149 03e8 E40B0000 		.4byte	.LASF157
 1150 03ec 92       		.byte	0x92
 1151 03ed 06       		.uleb128 0x6
 1152 03ee 460E0000 		.4byte	.LASF158
 1153 03f2 F0       		.byte	0xf0
 1154 03f3 00       		.byte	0
 1155 03f4 03       		.uleb128 0x3
 1156 03f5 02       		.byte	0x2
 1157 03f6 05       		.byte	0x5
 1158 03f7 DA120000 		.4byte	.LASF159
 1159 03fb 07       		.uleb128 0x7
 1160 03fc 190B0000 		.4byte	.LASF161
 1161 0400 05       		.byte	0x5
 1162 0401 F4       		.byte	0xf4
 1163 0402 33000000 		.4byte	0x33
 1164 0406 03       		.uleb128 0x3
 1165 0407 01       		.byte	0x1
 1166 0408 06       		.byte	0x6
 1167 0409 F11D0000 		.4byte	.LASF160
 1168 040d 07       		.uleb128 0x7
 1169 040e CD180000 		.4byte	.LASF162
 1170 0412 06       		.byte	0x6
 1171 0413 1D       		.byte	0x1d
 1172 0414 18040000 		.4byte	0x418
 1173 0418 03       		.uleb128 0x3
 1174 0419 01       		.byte	0x1
 1175 041a 08       		.byte	0x8
 1176 041b B21B0000 		.4byte	.LASF163
 1177 041f 07       		.uleb128 0x7
 1178 0420 C7110000 		.4byte	.LASF164
 1179 0424 06       		.byte	0x6
 1180 0425 29       		.byte	0x29
 1181 0426 F4030000 		.4byte	0x3f4
 1182 042a 07       		.uleb128 0x7
 1183 042b 210D0000 		.4byte	.LASF165
 1184 042f 06       		.byte	0x6
 1185 0430 2B       		.byte	0x2b
 1186 0431 35040000 		.4byte	0x435
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 101


 1187 0435 03       		.uleb128 0x3
 1188 0436 02       		.byte	0x2
 1189 0437 07       		.byte	0x7
 1190 0438 AA140000 		.4byte	.LASF166
 1191 043c 07       		.uleb128 0x7
 1192 043d 28030000 		.4byte	.LASF167
 1193 0441 06       		.byte	0x6
 1194 0442 3F       		.byte	0x3f
 1195 0443 47040000 		.4byte	0x447
 1196 0447 03       		.uleb128 0x3
 1197 0448 04       		.byte	0x4
 1198 0449 05       		.byte	0x5
 1199 044a F5160000 		.4byte	.LASF168
 1200 044e 07       		.uleb128 0x7
 1201 044f C01B0000 		.4byte	.LASF169
 1202 0453 06       		.byte	0x6
 1203 0454 41       		.byte	0x41
 1204 0455 59040000 		.4byte	0x459
 1205 0459 03       		.uleb128 0x3
 1206 045a 04       		.byte	0x4
 1207 045b 07       		.byte	0x7
 1208 045c 5B1A0000 		.4byte	.LASF170
 1209 0460 03       		.uleb128 0x3
 1210 0461 08       		.byte	0x8
 1211 0462 05       		.byte	0x5
 1212 0463 A2100000 		.4byte	.LASF171
 1213 0467 03       		.uleb128 0x3
 1214 0468 08       		.byte	0x8
 1215 0469 07       		.byte	0x7
 1216 046a AD070000 		.4byte	.LASF172
 1217 046e 03       		.uleb128 0x3
 1218 046f 04       		.byte	0x4
 1219 0470 07       		.byte	0x7
 1220 0471 34020000 		.4byte	.LASF173
 1221 0475 07       		.uleb128 0x7
 1222 0476 7A0F0000 		.4byte	.LASF174
 1223 047a 07       		.byte	0x7
 1224 047b 18       		.byte	0x18
 1225 047c 0D040000 		.4byte	0x40d
 1226 0480 07       		.uleb128 0x7
 1227 0481 58080000 		.4byte	.LASF175
 1228 0485 07       		.byte	0x7
 1229 0486 20       		.byte	0x20
 1230 0487 1F040000 		.4byte	0x41f
 1231 048b 07       		.uleb128 0x7
 1232 048c F8140000 		.4byte	.LASF176
 1233 0490 07       		.byte	0x7
 1234 0491 24       		.byte	0x24
 1235 0492 2A040000 		.4byte	0x42a
 1236 0496 07       		.uleb128 0x7
 1237 0497 BF1A0000 		.4byte	.LASF177
 1238 049b 07       		.byte	0x7
 1239 049c 2C       		.byte	0x2c
 1240 049d 3C040000 		.4byte	0x43c
 1241 04a1 07       		.uleb128 0x7
 1242 04a2 05070000 		.4byte	.LASF178
 1243 04a6 07       		.byte	0x7
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 102


 1244 04a7 30       		.byte	0x30
 1245 04a8 4E040000 		.4byte	0x44e
 1246 04ac 08       		.uleb128 0x8
 1247 04ad 040E     		.2byte	0xe04
 1248 04af 04       		.byte	0x4
 1249 04b0 9601     		.2byte	0x196
 1250 04b2 68050000 		.4byte	0x568
 1251 04b6 09       		.uleb128 0x9
 1252 04b7 A3070000 		.4byte	.LASF179
 1253 04bb 04       		.byte	0x4
 1254 04bc 9801     		.2byte	0x198
 1255 04be 84050000 		.4byte	0x584
 1256 04c2 00       		.byte	0
 1257 04c3 09       		.uleb128 0x9
 1258 04c4 4E160000 		.4byte	.LASF180
 1259 04c8 04       		.byte	0x4
 1260 04c9 9901     		.2byte	0x199
 1261 04cb 89050000 		.4byte	0x589
 1262 04cf 20       		.byte	0x20
 1263 04d0 09       		.uleb128 0x9
 1264 04d1 D61C0000 		.4byte	.LASF181
 1265 04d5 04       		.byte	0x4
 1266 04d6 9A01     		.2byte	0x19a
 1267 04d8 99050000 		.4byte	0x599
 1268 04dc 80       		.byte	0x80
 1269 04dd 09       		.uleb128 0x9
 1270 04de 23080000 		.4byte	.LASF182
 1271 04e2 04       		.byte	0x4
 1272 04e3 9B01     		.2byte	0x19b
 1273 04e5 89050000 		.4byte	0x589
 1274 04e9 A0       		.byte	0xa0
 1275 04ea 0A       		.uleb128 0xa
 1276 04eb D71E0000 		.4byte	.LASF183
 1277 04ef 04       		.byte	0x4
 1278 04f0 9C01     		.2byte	0x19c
 1279 04f2 9E050000 		.4byte	0x59e
 1280 04f6 0001     		.2byte	0x100
 1281 04f8 0A       		.uleb128 0xa
 1282 04f9 6A160000 		.4byte	.LASF184
 1283 04fd 04       		.byte	0x4
 1284 04fe 9D01     		.2byte	0x19d
 1285 0500 89050000 		.4byte	0x589
 1286 0504 2001     		.2byte	0x120
 1287 0506 0A       		.uleb128 0xa
 1288 0507 AC130000 		.4byte	.LASF185
 1289 050b 04       		.byte	0x4
 1290 050c 9E01     		.2byte	0x19e
 1291 050e A3050000 		.4byte	0x5a3
 1292 0512 8001     		.2byte	0x180
 1293 0514 0A       		.uleb128 0xa
 1294 0515 74160000 		.4byte	.LASF186
 1295 0519 04       		.byte	0x4
 1296 051a 9F01     		.2byte	0x19f
 1297 051c 89050000 		.4byte	0x589
 1298 0520 A001     		.2byte	0x1a0
 1299 0522 0A       		.uleb128 0xa
 1300 0523 031D0000 		.4byte	.LASF187
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 103


 1301 0527 04       		.byte	0x4
 1302 0528 A001     		.2byte	0x1a0
 1303 052a A8050000 		.4byte	0x5a8
 1304 052e 0002     		.2byte	0x200
 1305 0530 0A       		.uleb128 0xa
 1306 0531 7E160000 		.4byte	.LASF188
 1307 0535 04       		.byte	0x4
 1308 0536 A101     		.2byte	0x1a1
 1309 0538 AD050000 		.4byte	0x5ad
 1310 053c 2002     		.2byte	0x220
 1311 053e 0B       		.uleb128 0xb
 1312 053f 495000   		.ascii	"IP\000"
 1313 0542 04       		.byte	0x4
 1314 0543 A201     		.2byte	0x1a2
 1315 0545 D2050000 		.4byte	0x5d2
 1316 0549 0003     		.2byte	0x300
 1317 054b 0A       		.uleb128 0xa
 1318 054c 88160000 		.4byte	.LASF189
 1319 0550 04       		.byte	0x4
 1320 0551 A301     		.2byte	0x1a3
 1321 0553 D7050000 		.4byte	0x5d7
 1322 0557 F003     		.2byte	0x3f0
 1323 0559 0A       		.uleb128 0xa
 1324 055a 9D150000 		.4byte	.LASF190
 1325 055e 04       		.byte	0x4
 1326 055f A401     		.2byte	0x1a4
 1327 0561 7F050000 		.4byte	0x57f
 1328 0565 000E     		.2byte	0xe00
 1329 0567 00       		.byte	0
 1330 0568 0C       		.uleb128 0xc
 1331 0569 7F050000 		.4byte	0x57f
 1332 056d 78050000 		.4byte	0x578
 1333 0571 0D       		.uleb128 0xd
 1334 0572 78050000 		.4byte	0x578
 1335 0576 07       		.byte	0x7
 1336 0577 00       		.byte	0
 1337 0578 03       		.uleb128 0x3
 1338 0579 04       		.byte	0x4
 1339 057a 07       		.byte	0x7
 1340 057b 22160000 		.4byte	.LASF191
 1341 057f 0E       		.uleb128 0xe
 1342 0580 A1040000 		.4byte	0x4a1
 1343 0584 0E       		.uleb128 0xe
 1344 0585 68050000 		.4byte	0x568
 1345 0589 0C       		.uleb128 0xc
 1346 058a A1040000 		.4byte	0x4a1
 1347 058e 99050000 		.4byte	0x599
 1348 0592 0D       		.uleb128 0xd
 1349 0593 78050000 		.4byte	0x578
 1350 0597 17       		.byte	0x17
 1351 0598 00       		.byte	0
 1352 0599 0E       		.uleb128 0xe
 1353 059a 68050000 		.4byte	0x568
 1354 059e 0E       		.uleb128 0xe
 1355 059f 68050000 		.4byte	0x568
 1356 05a3 0E       		.uleb128 0xe
 1357 05a4 68050000 		.4byte	0x568
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 104


 1358 05a8 0E       		.uleb128 0xe
 1359 05a9 68050000 		.4byte	0x568
 1360 05ad 0C       		.uleb128 0xc
 1361 05ae A1040000 		.4byte	0x4a1
 1362 05b2 BD050000 		.4byte	0x5bd
 1363 05b6 0D       		.uleb128 0xd
 1364 05b7 78050000 		.4byte	0x578
 1365 05bb 37       		.byte	0x37
 1366 05bc 00       		.byte	0
 1367 05bd 0C       		.uleb128 0xc
 1368 05be CD050000 		.4byte	0x5cd
 1369 05c2 CD050000 		.4byte	0x5cd
 1370 05c6 0D       		.uleb128 0xd
 1371 05c7 78050000 		.4byte	0x578
 1372 05cb EF       		.byte	0xef
 1373 05cc 00       		.byte	0
 1374 05cd 0E       		.uleb128 0xe
 1375 05ce 75040000 		.4byte	0x475
 1376 05d2 0E       		.uleb128 0xe
 1377 05d3 BD050000 		.4byte	0x5bd
 1378 05d7 0C       		.uleb128 0xc
 1379 05d8 A1040000 		.4byte	0x4a1
 1380 05dc E8050000 		.4byte	0x5e8
 1381 05e0 0F       		.uleb128 0xf
 1382 05e1 78050000 		.4byte	0x578
 1383 05e5 8302     		.2byte	0x283
 1384 05e7 00       		.byte	0
 1385 05e8 10       		.uleb128 0x10
 1386 05e9 F9180000 		.4byte	.LASF192
 1387 05ed 04       		.byte	0x4
 1388 05ee A501     		.2byte	0x1a5
 1389 05f0 AC040000 		.4byte	0x4ac
 1390 05f4 11       		.uleb128 0x11
 1391 05f5 7F050000 		.4byte	0x57f
 1392 05f9 0C       		.uleb128 0xc
 1393 05fa F4050000 		.4byte	0x5f4
 1394 05fe 09060000 		.4byte	0x609
 1395 0602 0D       		.uleb128 0xd
 1396 0603 78050000 		.4byte	0x578
 1397 0607 0F       		.byte	0xf
 1398 0608 00       		.byte	0
 1399 0609 12       		.uleb128 0x12
 1400 060a 80       		.byte	0x80
 1401 060b 08       		.byte	0x8
 1402 060c 22       		.byte	0x22
 1403 060d DD060000 		.4byte	0x6dd
 1404 0611 13       		.uleb128 0x13
 1405 0612 4F555400 		.ascii	"OUT\000"
 1406 0616 08       		.byte	0x8
 1407 0617 23       		.byte	0x23
 1408 0618 7F050000 		.4byte	0x57f
 1409 061c 00       		.byte	0
 1410 061d 14       		.uleb128 0x14
 1411 061e 44080000 		.4byte	.LASF193
 1412 0622 08       		.byte	0x8
 1413 0623 24       		.byte	0x24
 1414 0624 7F050000 		.4byte	0x57f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 105


 1415 0628 04       		.byte	0x4
 1416 0629 14       		.uleb128 0x14
 1417 062a C4070000 		.4byte	.LASF194
 1418 062e 08       		.byte	0x8
 1419 062f 25       		.byte	0x25
 1420 0630 7F050000 		.4byte	0x57f
 1421 0634 08       		.byte	0x8
 1422 0635 14       		.uleb128 0x14
 1423 0636 B0180000 		.4byte	.LASF195
 1424 063a 08       		.byte	0x8
 1425 063b 26       		.byte	0x26
 1426 063c 7F050000 		.4byte	0x57f
 1427 0640 0C       		.byte	0xc
 1428 0641 13       		.uleb128 0x13
 1429 0642 494E00   		.ascii	"IN\000"
 1430 0645 08       		.byte	0x8
 1431 0646 27       		.byte	0x27
 1432 0647 F4050000 		.4byte	0x5f4
 1433 064b 10       		.byte	0x10
 1434 064c 14       		.uleb128 0x14
 1435 064d A8070000 		.4byte	.LASF196
 1436 0651 08       		.byte	0x8
 1437 0652 28       		.byte	0x28
 1438 0653 7F050000 		.4byte	0x57f
 1439 0657 14       		.byte	0x14
 1440 0658 14       		.uleb128 0x14
 1441 0659 2C0D0000 		.4byte	.LASF197
 1442 065d 08       		.byte	0x8
 1443 065e 29       		.byte	0x29
 1444 065f 7F050000 		.4byte	0x57f
 1445 0663 18       		.byte	0x18
 1446 0664 14       		.uleb128 0x14
 1447 0665 AF190000 		.4byte	.LASF198
 1448 0669 08       		.byte	0x8
 1449 066a 2A       		.byte	0x2a
 1450 066b F4050000 		.4byte	0x5f4
 1451 066f 1C       		.byte	0x1c
 1452 0670 14       		.uleb128 0x14
 1453 0671 AF040000 		.4byte	.LASF199
 1454 0675 08       		.byte	0x8
 1455 0676 2B       		.byte	0x2b
 1456 0677 7F050000 		.4byte	0x57f
 1457 067b 20       		.byte	0x20
 1458 067c 14       		.uleb128 0x14
 1459 067d F5170000 		.4byte	.LASF200
 1460 0681 08       		.byte	0x8
 1461 0682 2C       		.byte	0x2c
 1462 0683 7F050000 		.4byte	0x57f
 1463 0687 24       		.byte	0x24
 1464 0688 13       		.uleb128 0x13
 1465 0689 43464700 		.ascii	"CFG\000"
 1466 068d 08       		.byte	0x8
 1467 068e 2D       		.byte	0x2d
 1468 068f 7F050000 		.4byte	0x57f
 1469 0693 28       		.byte	0x28
 1470 0694 14       		.uleb128 0x14
 1471 0695 83060000 		.4byte	.LASF201
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 106


 1472 0699 08       		.byte	0x8
 1473 069a 2E       		.byte	0x2e
 1474 069b 7F050000 		.4byte	0x57f
 1475 069f 2C       		.byte	0x2c
 1476 06a0 14       		.uleb128 0x14
 1477 06a1 C30A0000 		.4byte	.LASF202
 1478 06a5 08       		.byte	0x8
 1479 06a6 2F       		.byte	0x2f
 1480 06a7 7F050000 		.4byte	0x57f
 1481 06ab 30       		.byte	0x30
 1482 06ac 14       		.uleb128 0x14
 1483 06ad 951F0000 		.4byte	.LASF203
 1484 06b1 08       		.byte	0x8
 1485 06b2 30       		.byte	0x30
 1486 06b3 7F050000 		.4byte	0x57f
 1487 06b7 34       		.byte	0x34
 1488 06b8 14       		.uleb128 0x14
 1489 06b9 32000000 		.4byte	.LASF204
 1490 06bd 08       		.byte	0x8
 1491 06be 31       		.byte	0x31
 1492 06bf F4050000 		.4byte	0x5f4
 1493 06c3 38       		.byte	0x38
 1494 06c4 14       		.uleb128 0x14
 1495 06c5 4D180000 		.4byte	.LASF205
 1496 06c9 08       		.byte	0x8
 1497 06ca 32       		.byte	0x32
 1498 06cb 7F050000 		.4byte	0x57f
 1499 06cf 3C       		.byte	0x3c
 1500 06d0 14       		.uleb128 0x14
 1501 06d1 601F0000 		.4byte	.LASF206
 1502 06d5 08       		.byte	0x8
 1503 06d6 33       		.byte	0x33
 1504 06d7 E2060000 		.4byte	0x6e2
 1505 06db 40       		.byte	0x40
 1506 06dc 00       		.byte	0
 1507 06dd 0E       		.uleb128 0xe
 1508 06de F9050000 		.4byte	0x5f9
 1509 06e2 11       		.uleb128 0x11
 1510 06e3 DD060000 		.4byte	0x6dd
 1511 06e7 07       		.uleb128 0x7
 1512 06e8 871A0000 		.4byte	.LASF207
 1513 06ec 08       		.byte	0x8
 1514 06ed 34       		.byte	0x34
 1515 06ee 09060000 		.4byte	0x609
 1516 06f2 15       		.uleb128 0x15
 1517 06f3 2440     		.2byte	0x4024
 1518 06f5 08       		.byte	0x8
 1519 06f6 39       		.byte	0x39
 1520 06f7 7D070000 		.4byte	0x77d
 1521 06fb 13       		.uleb128 0x13
 1522 06fc 50525400 		.ascii	"PRT\000"
 1523 0700 08       		.byte	0x8
 1524 0701 3A       		.byte	0x3a
 1525 0702 7D070000 		.4byte	0x77d
 1526 0706 00       		.byte	0
 1527 0707 16       		.uleb128 0x16
 1528 0708 46000000 		.4byte	.LASF208
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 107


 1529 070c 08       		.byte	0x8
 1530 070d 3B       		.byte	0x3b
 1531 070e F4050000 		.4byte	0x5f4
 1532 0712 0040     		.2byte	0x4000
 1533 0714 16       		.uleb128 0x16
 1534 0715 52000000 		.4byte	.LASF209
 1535 0719 08       		.byte	0x8
 1536 071a 3C       		.byte	0x3c
 1537 071b F4050000 		.4byte	0x5f4
 1538 071f 0440     		.2byte	0x4004
 1539 0721 16       		.uleb128 0x16
 1540 0722 5E000000 		.4byte	.LASF210
 1541 0726 08       		.byte	0x8
 1542 0727 3D       		.byte	0x3d
 1543 0728 F4050000 		.4byte	0x5f4
 1544 072c 0840     		.2byte	0x4008
 1545 072e 16       		.uleb128 0x16
 1546 072f BD0F0000 		.4byte	.LASF211
 1547 0733 08       		.byte	0x8
 1548 0734 3E       		.byte	0x3e
 1549 0735 F4050000 		.4byte	0x5f4
 1550 0739 0C40     		.2byte	0x400c
 1551 073b 16       		.uleb128 0x16
 1552 073c 3B000000 		.4byte	.LASF212
 1553 0740 08       		.byte	0x8
 1554 0741 3F       		.byte	0x3f
 1555 0742 F4050000 		.4byte	0x5f4
 1556 0746 1040     		.2byte	0x4010
 1557 0748 16       		.uleb128 0x16
 1558 0749 D20B0000 		.4byte	.LASF213
 1559 074d 08       		.byte	0x8
 1560 074e 40       		.byte	0x40
 1561 074f 7F050000 		.4byte	0x57f
 1562 0753 1440     		.2byte	0x4014
 1563 0755 16       		.uleb128 0x16
 1564 0756 D41D0000 		.4byte	.LASF214
 1565 075a 08       		.byte	0x8
 1566 075b 41       		.byte	0x41
 1567 075c 7F050000 		.4byte	0x57f
 1568 0760 1840     		.2byte	0x4018
 1569 0762 16       		.uleb128 0x16
 1570 0763 44140000 		.4byte	.LASF215
 1571 0767 08       		.byte	0x8
 1572 0768 42       		.byte	0x42
 1573 0769 F4050000 		.4byte	0x5f4
 1574 076d 1C40     		.2byte	0x401c
 1575 076f 16       		.uleb128 0x16
 1576 0770 0A150000 		.4byte	.LASF216
 1577 0774 08       		.byte	0x8
 1578 0775 43       		.byte	0x43
 1579 0776 7F050000 		.4byte	0x57f
 1580 077a 2040     		.2byte	0x4020
 1581 077c 00       		.byte	0
 1582 077d 0C       		.uleb128 0xc
 1583 077e E7060000 		.4byte	0x6e7
 1584 0782 8D070000 		.4byte	0x78d
 1585 0786 0D       		.uleb128 0xd
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 108


 1586 0787 78050000 		.4byte	0x578
 1587 078b 7F       		.byte	0x7f
 1588 078c 00       		.byte	0
 1589 078d 07       		.uleb128 0x7
 1590 078e 82070000 		.4byte	.LASF217
 1591 0792 08       		.byte	0x8
 1592 0793 44       		.byte	0x44
 1593 0794 F2060000 		.4byte	0x6f2
 1594 0798 10       		.uleb128 0x10
 1595 0799 020D0000 		.4byte	.LASF218
 1596 079d 09       		.byte	0x9
 1597 079e 3106     		.2byte	0x631
 1598 07a0 E7060000 		.4byte	0x6e7
 1599 07a4 10       		.uleb128 0x10
 1600 07a5 DD1B0000 		.4byte	.LASF219
 1601 07a9 09       		.byte	0x9
 1602 07aa 3206     		.2byte	0x632
 1603 07ac 8D070000 		.4byte	0x78d
 1604 07b0 03       		.uleb128 0x3
 1605 07b1 08       		.byte	0x8
 1606 07b2 04       		.byte	0x4
 1607 07b3 C7140000 		.4byte	.LASF220
 1608 07b7 12       		.uleb128 0x12
 1609 07b8 B8       		.byte	0xb8
 1610 07b9 0A       		.byte	0xa
 1611 07ba 34       		.byte	0x34
 1612 07bb C80B0000 		.4byte	0xbc8
 1613 07bf 14       		.uleb128 0x14
 1614 07c0 5A030000 		.4byte	.LASF221
 1615 07c4 0A       		.byte	0xa
 1616 07c5 37       		.byte	0x37
 1617 07c6 A1040000 		.4byte	0x4a1
 1618 07ca 00       		.byte	0
 1619 07cb 14       		.uleb128 0x14
 1620 07cc C7010000 		.4byte	.LASF222
 1621 07d0 0A       		.byte	0xa
 1622 07d1 38       		.byte	0x38
 1623 07d2 A1040000 		.4byte	0x4a1
 1624 07d6 04       		.byte	0x4
 1625 07d7 14       		.uleb128 0x14
 1626 07d8 A1010000 		.4byte	.LASF223
 1627 07dc 0A       		.byte	0xa
 1628 07dd 39       		.byte	0x39
 1629 07de A1040000 		.4byte	0x4a1
 1630 07e2 08       		.byte	0x8
 1631 07e3 14       		.uleb128 0x14
 1632 07e4 98090000 		.4byte	.LASF224
 1633 07e8 0A       		.byte	0xa
 1634 07e9 3A       		.byte	0x3a
 1635 07ea A1040000 		.4byte	0x4a1
 1636 07ee 0C       		.byte	0xc
 1637 07ef 14       		.uleb128 0x14
 1638 07f0 01150000 		.4byte	.LASF225
 1639 07f4 0A       		.byte	0xa
 1640 07f5 3B       		.byte	0x3b
 1641 07f6 A1040000 		.4byte	0x4a1
 1642 07fa 10       		.byte	0x10
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 109


 1643 07fb 14       		.uleb128 0x14
 1644 07fc DE110000 		.4byte	.LASF226
 1645 0800 0A       		.byte	0xa
 1646 0801 3C       		.byte	0x3c
 1647 0802 A1040000 		.4byte	0x4a1
 1648 0806 14       		.byte	0x14
 1649 0807 14       		.uleb128 0x14
 1650 0808 DB0B0000 		.4byte	.LASF227
 1651 080c 0A       		.byte	0xa
 1652 080d 3D       		.byte	0x3d
 1653 080e A1040000 		.4byte	0x4a1
 1654 0812 18       		.byte	0x18
 1655 0813 14       		.uleb128 0x14
 1656 0814 271F0000 		.4byte	.LASF228
 1657 0818 0A       		.byte	0xa
 1658 0819 3E       		.byte	0x3e
 1659 081a A1040000 		.4byte	0x4a1
 1660 081e 1C       		.byte	0x1c
 1661 081f 14       		.uleb128 0x14
 1662 0820 B0100000 		.4byte	.LASF229
 1663 0824 0A       		.byte	0xa
 1664 0825 3F       		.byte	0x3f
 1665 0826 A1040000 		.4byte	0x4a1
 1666 082a 20       		.byte	0x20
 1667 082b 14       		.uleb128 0x14
 1668 082c C7100000 		.4byte	.LASF230
 1669 0830 0A       		.byte	0xa
 1670 0831 40       		.byte	0x40
 1671 0832 A1040000 		.4byte	0x4a1
 1672 0836 24       		.byte	0x24
 1673 0837 14       		.uleb128 0x14
 1674 0838 1B170000 		.4byte	.LASF231
 1675 083c 0A       		.byte	0xa
 1676 083d 43       		.byte	0x43
 1677 083e 75040000 		.4byte	0x475
 1678 0842 28       		.byte	0x28
 1679 0843 14       		.uleb128 0x14
 1680 0844 E7160000 		.4byte	.LASF232
 1681 0848 0A       		.byte	0xa
 1682 0849 44       		.byte	0x44
 1683 084a 75040000 		.4byte	0x475
 1684 084e 29       		.byte	0x29
 1685 084f 14       		.uleb128 0x14
 1686 0850 D6150000 		.4byte	.LASF233
 1687 0854 0A       		.byte	0xa
 1688 0855 45       		.byte	0x45
 1689 0856 75040000 		.4byte	0x475
 1690 085a 2A       		.byte	0x2a
 1691 085b 14       		.uleb128 0x14
 1692 085c 84170000 		.4byte	.LASF234
 1693 0860 0A       		.byte	0xa
 1694 0861 46       		.byte	0x46
 1695 0862 75040000 		.4byte	0x475
 1696 0866 2B       		.byte	0x2b
 1697 0867 14       		.uleb128 0x14
 1698 0868 44170000 		.4byte	.LASF235
 1699 086c 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 110


 1700 086d 47       		.byte	0x47
 1701 086e 75040000 		.4byte	0x475
 1702 0872 2C       		.byte	0x2c
 1703 0873 14       		.uleb128 0x14
 1704 0874 321A0000 		.4byte	.LASF236
 1705 0878 0A       		.byte	0xa
 1706 0879 48       		.byte	0x48
 1707 087a 75040000 		.4byte	0x475
 1708 087e 2D       		.byte	0x2d
 1709 087f 14       		.uleb128 0x14
 1710 0880 75200000 		.4byte	.LASF237
 1711 0884 0A       		.byte	0xa
 1712 0885 49       		.byte	0x49
 1713 0886 75040000 		.4byte	0x475
 1714 088a 2E       		.byte	0x2e
 1715 088b 14       		.uleb128 0x14
 1716 088c 72030000 		.4byte	.LASF238
 1717 0890 0A       		.byte	0xa
 1718 0891 4A       		.byte	0x4a
 1719 0892 75040000 		.4byte	0x475
 1720 0896 2F       		.byte	0x2f
 1721 0897 14       		.uleb128 0x14
 1722 0898 71190000 		.4byte	.LASF239
 1723 089c 0A       		.byte	0xa
 1724 089d 4B       		.byte	0x4b
 1725 089e 75040000 		.4byte	0x475
 1726 08a2 30       		.byte	0x30
 1727 08a3 14       		.uleb128 0x14
 1728 08a4 CF120000 		.4byte	.LASF240
 1729 08a8 0A       		.byte	0xa
 1730 08a9 4E       		.byte	0x4e
 1731 08aa 75040000 		.4byte	0x475
 1732 08ae 31       		.byte	0x31
 1733 08af 14       		.uleb128 0x14
 1734 08b0 271E0000 		.4byte	.LASF241
 1735 08b4 0A       		.byte	0xa
 1736 08b5 4F       		.byte	0x4f
 1737 08b6 75040000 		.4byte	0x475
 1738 08ba 32       		.byte	0x32
 1739 08bb 14       		.uleb128 0x14
 1740 08bc BC0B0000 		.4byte	.LASF242
 1741 08c0 0A       		.byte	0xa
 1742 08c1 50       		.byte	0x50
 1743 08c2 75040000 		.4byte	0x475
 1744 08c6 33       		.byte	0x33
 1745 08c7 14       		.uleb128 0x14
 1746 08c8 C00D0000 		.4byte	.LASF243
 1747 08cc 0A       		.byte	0xa
 1748 08cd 51       		.byte	0x51
 1749 08ce 75040000 		.4byte	0x475
 1750 08d2 34       		.byte	0x34
 1751 08d3 14       		.uleb128 0x14
 1752 08d4 1F090000 		.4byte	.LASF244
 1753 08d8 0A       		.byte	0xa
 1754 08d9 52       		.byte	0x52
 1755 08da 80040000 		.4byte	0x480
 1756 08de 36       		.byte	0x36
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 111


 1757 08df 14       		.uleb128 0x14
 1758 08e0 02050000 		.4byte	.LASF245
 1759 08e4 0A       		.byte	0xa
 1760 08e5 53       		.byte	0x53
 1761 08e6 80040000 		.4byte	0x480
 1762 08ea 38       		.byte	0x38
 1763 08eb 14       		.uleb128 0x14
 1764 08ec 11120000 		.4byte	.LASF246
 1765 08f0 0A       		.byte	0xa
 1766 08f1 54       		.byte	0x54
 1767 08f2 80040000 		.4byte	0x480
 1768 08f6 3A       		.byte	0x3a
 1769 08f7 14       		.uleb128 0x14
 1770 08f8 4B030000 		.4byte	.LASF247
 1771 08fc 0A       		.byte	0xa
 1772 08fd 55       		.byte	0x55
 1773 08fe 75040000 		.4byte	0x475
 1774 0902 3C       		.byte	0x3c
 1775 0903 14       		.uleb128 0x14
 1776 0904 230B0000 		.4byte	.LASF248
 1777 0908 0A       		.byte	0xa
 1778 0909 56       		.byte	0x56
 1779 090a 75040000 		.4byte	0x475
 1780 090e 3D       		.byte	0x3d
 1781 090f 14       		.uleb128 0x14
 1782 0910 47090000 		.4byte	.LASF249
 1783 0914 0A       		.byte	0xa
 1784 0915 57       		.byte	0x57
 1785 0916 75040000 		.4byte	0x475
 1786 091a 3E       		.byte	0x3e
 1787 091b 14       		.uleb128 0x14
 1788 091c F6090000 		.4byte	.LASF250
 1789 0920 0A       		.byte	0xa
 1790 0921 58       		.byte	0x58
 1791 0922 75040000 		.4byte	0x475
 1792 0926 3F       		.byte	0x3f
 1793 0927 14       		.uleb128 0x14
 1794 0928 87020000 		.4byte	.LASF251
 1795 092c 0A       		.byte	0xa
 1796 092d 59       		.byte	0x59
 1797 092e 75040000 		.4byte	0x475
 1798 0932 40       		.byte	0x40
 1799 0933 14       		.uleb128 0x14
 1800 0934 30130000 		.4byte	.LASF252
 1801 0938 0A       		.byte	0xa
 1802 0939 5A       		.byte	0x5a
 1803 093a 75040000 		.4byte	0x475
 1804 093e 41       		.byte	0x41
 1805 093f 14       		.uleb128 0x14
 1806 0940 02080000 		.4byte	.LASF253
 1807 0944 0A       		.byte	0xa
 1808 0945 5B       		.byte	0x5b
 1809 0946 75040000 		.4byte	0x475
 1810 094a 42       		.byte	0x42
 1811 094b 14       		.uleb128 0x14
 1812 094c F70C0000 		.4byte	.LASF254
 1813 0950 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 112


 1814 0951 5C       		.byte	0x5c
 1815 0952 75040000 		.4byte	0x475
 1816 0956 43       		.byte	0x43
 1817 0957 14       		.uleb128 0x14
 1818 0958 840E0000 		.4byte	.LASF255
 1819 095c 0A       		.byte	0xa
 1820 095d 5D       		.byte	0x5d
 1821 095e 75040000 		.4byte	0x475
 1822 0962 44       		.byte	0x44
 1823 0963 14       		.uleb128 0x14
 1824 0964 92170000 		.4byte	.LASF256
 1825 0968 0A       		.byte	0xa
 1826 0969 5E       		.byte	0x5e
 1827 096a A1040000 		.4byte	0x4a1
 1828 096e 48       		.byte	0x48
 1829 096f 14       		.uleb128 0x14
 1830 0970 B8040000 		.4byte	.LASF257
 1831 0974 0A       		.byte	0xa
 1832 0975 5F       		.byte	0x5f
 1833 0976 A1040000 		.4byte	0x4a1
 1834 097a 4C       		.byte	0x4c
 1835 097b 14       		.uleb128 0x14
 1836 097c 671D0000 		.4byte	.LASF258
 1837 0980 0A       		.byte	0xa
 1838 0981 60       		.byte	0x60
 1839 0982 75040000 		.4byte	0x475
 1840 0986 50       		.byte	0x50
 1841 0987 14       		.uleb128 0x14
 1842 0988 900B0000 		.4byte	.LASF259
 1843 098c 0A       		.byte	0xa
 1844 098d 61       		.byte	0x61
 1845 098e 75040000 		.4byte	0x475
 1846 0992 51       		.byte	0x51
 1847 0993 14       		.uleb128 0x14
 1848 0994 C3080000 		.4byte	.LASF260
 1849 0998 0A       		.byte	0xa
 1850 0999 62       		.byte	0x62
 1851 099a 75040000 		.4byte	0x475
 1852 099e 52       		.byte	0x52
 1853 099f 14       		.uleb128 0x14
 1854 09a0 54140000 		.4byte	.LASF261
 1855 09a4 0A       		.byte	0xa
 1856 09a5 63       		.byte	0x63
 1857 09a6 75040000 		.4byte	0x475
 1858 09aa 53       		.byte	0x53
 1859 09ab 14       		.uleb128 0x14
 1860 09ac 961C0000 		.4byte	.LASF262
 1861 09b0 0A       		.byte	0xa
 1862 09b1 64       		.byte	0x64
 1863 09b2 75040000 		.4byte	0x475
 1864 09b6 54       		.byte	0x54
 1865 09b7 14       		.uleb128 0x14
 1866 09b8 C21C0000 		.4byte	.LASF263
 1867 09bc 0A       		.byte	0xa
 1868 09bd 65       		.byte	0x65
 1869 09be 75040000 		.4byte	0x475
 1870 09c2 55       		.byte	0x55
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 113


 1871 09c3 14       		.uleb128 0x14
 1872 09c4 C71A0000 		.4byte	.LASF264
 1873 09c8 0A       		.byte	0xa
 1874 09c9 66       		.byte	0x66
 1875 09ca 75040000 		.4byte	0x475
 1876 09ce 56       		.byte	0x56
 1877 09cf 14       		.uleb128 0x14
 1878 09d0 301F0000 		.4byte	.LASF265
 1879 09d4 0A       		.byte	0xa
 1880 09d5 67       		.byte	0x67
 1881 09d6 75040000 		.4byte	0x475
 1882 09da 57       		.byte	0x57
 1883 09db 14       		.uleb128 0x14
 1884 09dc 050B0000 		.4byte	.LASF266
 1885 09e0 0A       		.byte	0xa
 1886 09e1 68       		.byte	0x68
 1887 09e2 75040000 		.4byte	0x475
 1888 09e6 58       		.byte	0x58
 1889 09e7 14       		.uleb128 0x14
 1890 09e8 9D1F0000 		.4byte	.LASF267
 1891 09ec 0A       		.byte	0xa
 1892 09ed 69       		.byte	0x69
 1893 09ee 75040000 		.4byte	0x475
 1894 09f2 59       		.byte	0x59
 1895 09f3 14       		.uleb128 0x14
 1896 09f4 1C1E0000 		.4byte	.LASF268
 1897 09f8 0A       		.byte	0xa
 1898 09f9 6E       		.byte	0x6e
 1899 09fa 8B040000 		.4byte	0x48b
 1900 09fe 5A       		.byte	0x5a
 1901 09ff 14       		.uleb128 0x14
 1902 0a00 EF010000 		.4byte	.LASF269
 1903 0a04 0A       		.byte	0xa
 1904 0a05 6F       		.byte	0x6f
 1905 0a06 8B040000 		.4byte	0x48b
 1906 0a0a 5C       		.byte	0x5c
 1907 0a0b 14       		.uleb128 0x14
 1908 0a0c B8100000 		.4byte	.LASF270
 1909 0a10 0A       		.byte	0xa
 1910 0a11 70       		.byte	0x70
 1911 0a12 75040000 		.4byte	0x475
 1912 0a16 5E       		.byte	0x5e
 1913 0a17 14       		.uleb128 0x14
 1914 0a18 511E0000 		.4byte	.LASF271
 1915 0a1c 0A       		.byte	0xa
 1916 0a1d 71       		.byte	0x71
 1917 0a1e 75040000 		.4byte	0x475
 1918 0a22 5F       		.byte	0x5f
 1919 0a23 14       		.uleb128 0x14
 1920 0a24 100D0000 		.4byte	.LASF272
 1921 0a28 0A       		.byte	0xa
 1922 0a29 72       		.byte	0x72
 1923 0a2a 75040000 		.4byte	0x475
 1924 0a2e 60       		.byte	0x60
 1925 0a2f 14       		.uleb128 0x14
 1926 0a30 520F0000 		.4byte	.LASF273
 1927 0a34 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 114


 1928 0a35 73       		.byte	0x73
 1929 0a36 A1040000 		.4byte	0x4a1
 1930 0a3a 64       		.byte	0x64
 1931 0a3b 14       		.uleb128 0x14
 1932 0a3c FB150000 		.4byte	.LASF274
 1933 0a40 0A       		.byte	0xa
 1934 0a41 76       		.byte	0x76
 1935 0a42 8B040000 		.4byte	0x48b
 1936 0a46 68       		.byte	0x68
 1937 0a47 14       		.uleb128 0x14
 1938 0a48 1F150000 		.4byte	.LASF275
 1939 0a4c 0A       		.byte	0xa
 1940 0a4d 77       		.byte	0x77
 1941 0a4e 8B040000 		.4byte	0x48b
 1942 0a52 6A       		.byte	0x6a
 1943 0a53 14       		.uleb128 0x14
 1944 0a54 02120000 		.4byte	.LASF276
 1945 0a58 0A       		.byte	0xa
 1946 0a59 78       		.byte	0x78
 1947 0a5a 8B040000 		.4byte	0x48b
 1948 0a5e 6C       		.byte	0x6c
 1949 0a5f 14       		.uleb128 0x14
 1950 0a60 6C040000 		.4byte	.LASF277
 1951 0a64 0A       		.byte	0xa
 1952 0a65 79       		.byte	0x79
 1953 0a66 8B040000 		.4byte	0x48b
 1954 0a6a 6E       		.byte	0x6e
 1955 0a6b 14       		.uleb128 0x14
 1956 0a6c A90F0000 		.4byte	.LASF278
 1957 0a70 0A       		.byte	0xa
 1958 0a71 7B       		.byte	0x7b
 1959 0a72 75040000 		.4byte	0x475
 1960 0a76 70       		.byte	0x70
 1961 0a77 14       		.uleb128 0x14
 1962 0a78 42060000 		.4byte	.LASF279
 1963 0a7c 0A       		.byte	0xa
 1964 0a7d 7C       		.byte	0x7c
 1965 0a7e 75040000 		.4byte	0x475
 1966 0a82 71       		.byte	0x71
 1967 0a83 14       		.uleb128 0x14
 1968 0a84 99040000 		.4byte	.LASF280
 1969 0a88 0A       		.byte	0xa
 1970 0a89 7D       		.byte	0x7d
 1971 0a8a 75040000 		.4byte	0x475
 1972 0a8e 72       		.byte	0x72
 1973 0a8f 14       		.uleb128 0x14
 1974 0a90 94020000 		.4byte	.LASF281
 1975 0a94 0A       		.byte	0xa
 1976 0a95 7E       		.byte	0x7e
 1977 0a96 75040000 		.4byte	0x475
 1978 0a9a 73       		.byte	0x73
 1979 0a9b 14       		.uleb128 0x14
 1980 0a9c 58160000 		.4byte	.LASF282
 1981 0aa0 0A       		.byte	0xa
 1982 0aa1 80       		.byte	0x80
 1983 0aa2 8B040000 		.4byte	0x48b
 1984 0aa6 74       		.byte	0x74
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 115


 1985 0aa7 14       		.uleb128 0x14
 1986 0aa8 66140000 		.4byte	.LASF283
 1987 0aac 0A       		.byte	0xa
 1988 0aad 81       		.byte	0x81
 1989 0aae 8B040000 		.4byte	0x48b
 1990 0ab2 76       		.byte	0x76
 1991 0ab3 14       		.uleb128 0x14
 1992 0ab4 FA0F0000 		.4byte	.LASF284
 1993 0ab8 0A       		.byte	0xa
 1994 0ab9 82       		.byte	0x82
 1995 0aba 8B040000 		.4byte	0x48b
 1996 0abe 78       		.byte	0x78
 1997 0abf 14       		.uleb128 0x14
 1998 0ac0 DE080000 		.4byte	.LASF285
 1999 0ac4 0A       		.byte	0xa
 2000 0ac5 83       		.byte	0x83
 2001 0ac6 8B040000 		.4byte	0x48b
 2002 0aca 7A       		.byte	0x7a
 2003 0acb 14       		.uleb128 0x14
 2004 0acc E50F0000 		.4byte	.LASF286
 2005 0ad0 0A       		.byte	0xa
 2006 0ad1 86       		.byte	0x86
 2007 0ad2 75040000 		.4byte	0x475
 2008 0ad6 7C       		.byte	0x7c
 2009 0ad7 14       		.uleb128 0x14
 2010 0ad8 781D0000 		.4byte	.LASF287
 2011 0adc 0A       		.byte	0xa
 2012 0add 87       		.byte	0x87
 2013 0ade 75040000 		.4byte	0x475
 2014 0ae2 7D       		.byte	0x7d
 2015 0ae3 14       		.uleb128 0x14
 2016 0ae4 60080000 		.4byte	.LASF288
 2017 0ae8 0A       		.byte	0xa
 2018 0ae9 88       		.byte	0x88
 2019 0aea 75040000 		.4byte	0x475
 2020 0aee 7E       		.byte	0x7e
 2021 0aef 14       		.uleb128 0x14
 2022 0af0 8F070000 		.4byte	.LASF289
 2023 0af4 0A       		.byte	0xa
 2024 0af5 89       		.byte	0x89
 2025 0af6 75040000 		.4byte	0x475
 2026 0afa 7F       		.byte	0x7f
 2027 0afb 14       		.uleb128 0x14
 2028 0afc F3080000 		.4byte	.LASF290
 2029 0b00 0A       		.byte	0xa
 2030 0b01 8A       		.byte	0x8a
 2031 0b02 75040000 		.4byte	0x475
 2032 0b06 80       		.byte	0x80
 2033 0b07 14       		.uleb128 0x14
 2034 0b08 03010000 		.4byte	.LASF291
 2035 0b0c 0A       		.byte	0xa
 2036 0b0d 8D       		.byte	0x8d
 2037 0b0e A1040000 		.4byte	0x4a1
 2038 0b12 84       		.byte	0x84
 2039 0b13 14       		.uleb128 0x14
 2040 0b14 7D190000 		.4byte	.LASF292
 2041 0b18 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 116


 2042 0b19 8E       		.byte	0x8e
 2043 0b1a A1040000 		.4byte	0x4a1
 2044 0b1e 88       		.byte	0x88
 2045 0b1f 14       		.uleb128 0x14
 2046 0b20 E1090000 		.4byte	.LASF293
 2047 0b24 0A       		.byte	0xa
 2048 0b25 8F       		.byte	0x8f
 2049 0b26 A1040000 		.4byte	0x4a1
 2050 0b2a 8C       		.byte	0x8c
 2051 0b2b 14       		.uleb128 0x14
 2052 0b2c 091B0000 		.4byte	.LASF294
 2053 0b30 0A       		.byte	0xa
 2054 0b31 90       		.byte	0x90
 2055 0b32 A1040000 		.4byte	0x4a1
 2056 0b36 90       		.byte	0x90
 2057 0b37 14       		.uleb128 0x14
 2058 0b38 B8180000 		.4byte	.LASF295
 2059 0b3c 0A       		.byte	0xa
 2060 0b3d 91       		.byte	0x91
 2061 0b3e A1040000 		.4byte	0x4a1
 2062 0b42 94       		.byte	0x94
 2063 0b43 14       		.uleb128 0x14
 2064 0b44 57060000 		.4byte	.LASF296
 2065 0b48 0A       		.byte	0xa
 2066 0b49 92       		.byte	0x92
 2067 0b4a A1040000 		.4byte	0x4a1
 2068 0b4e 98       		.byte	0x98
 2069 0b4f 14       		.uleb128 0x14
 2070 0b50 EB190000 		.4byte	.LASF297
 2071 0b54 0A       		.byte	0xa
 2072 0b55 93       		.byte	0x93
 2073 0b56 A1040000 		.4byte	0x4a1
 2074 0b5a 9C       		.byte	0x9c
 2075 0b5b 14       		.uleb128 0x14
 2076 0b5c E10C0000 		.4byte	.LASF298
 2077 0b60 0A       		.byte	0xa
 2078 0b61 94       		.byte	0x94
 2079 0b62 A1040000 		.4byte	0x4a1
 2080 0b66 A0       		.byte	0xa0
 2081 0b67 14       		.uleb128 0x14
 2082 0b68 5C190000 		.4byte	.LASF299
 2083 0b6c 0A       		.byte	0xa
 2084 0b6d 95       		.byte	0x95
 2085 0b6e 8B040000 		.4byte	0x48b
 2086 0b72 A4       		.byte	0xa4
 2087 0b73 14       		.uleb128 0x14
 2088 0b74 39160000 		.4byte	.LASF300
 2089 0b78 0A       		.byte	0xa
 2090 0b79 96       		.byte	0x96
 2091 0b7a 8B040000 		.4byte	0x48b
 2092 0b7e A6       		.byte	0xa6
 2093 0b7f 14       		.uleb128 0x14
 2094 0b80 981A0000 		.4byte	.LASF301
 2095 0b84 0A       		.byte	0xa
 2096 0b85 97       		.byte	0x97
 2097 0b86 8B040000 		.4byte	0x48b
 2098 0b8a A8       		.byte	0xa8
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 117


 2099 0b8b 14       		.uleb128 0x14
 2100 0b8c 80100000 		.4byte	.LASF302
 2101 0b90 0A       		.byte	0xa
 2102 0b91 98       		.byte	0x98
 2103 0b92 8B040000 		.4byte	0x48b
 2104 0b96 AA       		.byte	0xaa
 2105 0b97 14       		.uleb128 0x14
 2106 0b98 C6040000 		.4byte	.LASF303
 2107 0b9c 0A       		.byte	0xa
 2108 0b9d 99       		.byte	0x99
 2109 0b9e 8B040000 		.4byte	0x48b
 2110 0ba2 AC       		.byte	0xac
 2111 0ba3 14       		.uleb128 0x14
 2112 0ba4 6D130000 		.4byte	.LASF304
 2113 0ba8 0A       		.byte	0xa
 2114 0ba9 9A       		.byte	0x9a
 2115 0baa 8B040000 		.4byte	0x48b
 2116 0bae AE       		.byte	0xae
 2117 0baf 14       		.uleb128 0x14
 2118 0bb0 E5040000 		.4byte	.LASF305
 2119 0bb4 0A       		.byte	0xa
 2120 0bb5 9D       		.byte	0x9d
 2121 0bb6 8B040000 		.4byte	0x48b
 2122 0bba B0       		.byte	0xb0
 2123 0bbb 14       		.uleb128 0x14
 2124 0bbc E71B0000 		.4byte	.LASF306
 2125 0bc0 0A       		.byte	0xa
 2126 0bc1 9E       		.byte	0x9e
 2127 0bc2 A1040000 		.4byte	0x4a1
 2128 0bc6 B4       		.byte	0xb4
 2129 0bc7 00       		.byte	0
 2130 0bc8 07       		.uleb128 0x7
 2131 0bc9 8E1E0000 		.4byte	.LASF307
 2132 0bcd 0A       		.byte	0xa
 2133 0bce 9F       		.byte	0x9f
 2134 0bcf B7070000 		.4byte	0x7b7
 2135 0bd3 10       		.uleb128 0x10
 2136 0bd4 601D0000 		.4byte	.LASF308
 2137 0bd8 0B       		.byte	0xb
 2138 0bd9 F601     		.2byte	0x1f6
 2139 0bdb DF0B0000 		.4byte	0xbdf
 2140 0bdf 03       		.uleb128 0x3
 2141 0be0 01       		.byte	0x1
 2142 0be1 08       		.byte	0x8
 2143 0be2 170E0000 		.4byte	.LASF309
 2144 0be6 03       		.uleb128 0x3
 2145 0be7 08       		.byte	0x8
 2146 0be8 04       		.byte	0x4
 2147 0be9 201F0000 		.4byte	.LASF310
 2148 0bed 10       		.uleb128 0x10
 2149 0bee 1A1F0000 		.4byte	.LASF311
 2150 0bf2 0B       		.byte	0xb
 2151 0bf3 EA03     		.2byte	0x3ea
 2152 0bf5 75040000 		.4byte	0x475
 2153 0bf9 17       		.uleb128 0x17
 2154 0bfa 08       		.byte	0x8
 2155 0bfb 0C       		.byte	0xc
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 118


 2156 0bfc 2D01     		.2byte	0x12d
 2157 0bfe 1D0C0000 		.4byte	0xc1d
 2158 0c02 09       		.uleb128 0x9
 2159 0c03 C6200000 		.4byte	.LASF312
 2160 0c07 0C       		.byte	0xc
 2161 0c08 2E01     		.2byte	0x12e
 2162 0c0a FB030000 		.4byte	0x3fb
 2163 0c0e 00       		.byte	0
 2164 0c0f 09       		.uleb128 0x9
 2165 0c10 011A0000 		.4byte	.LASF313
 2166 0c14 0C       		.byte	0xc
 2167 0c15 3201     		.2byte	0x132
 2168 0c17 A1040000 		.4byte	0x4a1
 2169 0c1b 04       		.byte	0x4
 2170 0c1c 00       		.byte	0
 2171 0c1d 10       		.uleb128 0x10
 2172 0c1e AA010000 		.4byte	.LASF314
 2173 0c22 0C       		.byte	0xc
 2174 0c23 3301     		.2byte	0x133
 2175 0c25 F90B0000 		.4byte	0xbf9
 2176 0c29 18       		.uleb128 0x18
 2177 0c2a 04       		.byte	0x4
 2178 0c2b 03       		.uleb128 0x3
 2179 0c2c 01       		.byte	0x1
 2180 0c2d 02       		.byte	0x2
 2181 0c2e B60B0000 		.4byte	.LASF315
 2182 0c32 19       		.uleb128 0x19
 2183 0c33 01       		.byte	0x1
 2184 0c34 18040000 		.4byte	0x418
 2185 0c38 0D       		.byte	0xd
 2186 0c39 2402     		.2byte	0x224
 2187 0c3b 4C0C0000 		.4byte	0xc4c
 2188 0c3f 06       		.uleb128 0x6
 2189 0c40 E0030000 		.4byte	.LASF316
 2190 0c44 00       		.byte	0
 2191 0c45 06       		.uleb128 0x6
 2192 0c46 F3040000 		.4byte	.LASF317
 2193 0c4a 01       		.byte	0x1
 2194 0c4b 00       		.byte	0
 2195 0c4c 10       		.uleb128 0x10
 2196 0c4d 7E1C0000 		.4byte	.LASF318
 2197 0c51 0D       		.byte	0xd
 2198 0c52 2702     		.2byte	0x227
 2199 0c54 320C0000 		.4byte	0xc32
 2200 0c58 10       		.uleb128 0x10
 2201 0c59 41020000 		.4byte	.LASF319
 2202 0c5d 0D       		.byte	0xd
 2203 0c5e 3902     		.2byte	0x239
 2204 0c60 640C0000 		.4byte	0xc64
 2205 0c64 1A       		.uleb128 0x1a
 2206 0c65 04       		.byte	0x4
 2207 0c66 6A0C0000 		.4byte	0xc6a
 2208 0c6a 1B       		.uleb128 0x1b
 2209 0c6b 750C0000 		.4byte	0xc75
 2210 0c6f 1C       		.uleb128 0x1c
 2211 0c70 A1040000 		.4byte	0x4a1
 2212 0c74 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 119


 2213 0c75 10       		.uleb128 0x10
 2214 0c76 27050000 		.4byte	.LASF320
 2215 0c7a 0D       		.byte	0xd
 2216 0c7b 4402     		.2byte	0x244
 2217 0c7d 810C0000 		.4byte	0xc81
 2218 0c81 1A       		.uleb128 0x1a
 2219 0c82 04       		.byte	0x4
 2220 0c83 870C0000 		.4byte	0xc87
 2221 0c87 1D       		.uleb128 0x1d
 2222 0c88 4C0C0000 		.4byte	0xc4c
 2223 0c8c 960C0000 		.4byte	0xc96
 2224 0c90 1C       		.uleb128 0x1c
 2225 0c91 A1040000 		.4byte	0x4a1
 2226 0c95 00       		.byte	0
 2227 0c96 1E       		.uleb128 0x1e
 2228 0c97 1F060000 		.4byte	.LASF344
 2229 0c9b 4C       		.byte	0x4c
 2230 0c9c 0D       		.byte	0xd
 2231 0c9d C302     		.2byte	0x2c3
 2232 0c9f B50D0000 		.4byte	0xdb5
 2233 0ca3 09       		.uleb128 0x9
 2234 0ca4 C80B0000 		.4byte	.LASF321
 2235 0ca8 0D       		.byte	0xd
 2236 0ca9 C602     		.2byte	0x2c6
 2237 0cab 2B0C0000 		.4byte	0xc2b
 2238 0caf 00       		.byte	0
 2239 0cb0 09       		.uleb128 0x9
 2240 0cb1 A0110000 		.4byte	.LASF322
 2241 0cb5 0D       		.byte	0xd
 2242 0cb6 C702     		.2byte	0x2c7
 2243 0cb8 2B0C0000 		.4byte	0xc2b
 2244 0cbc 01       		.byte	0x1
 2245 0cbd 09       		.uleb128 0x9
 2246 0cbe DB1C0000 		.4byte	.LASF323
 2247 0cc2 0D       		.byte	0xd
 2248 0cc3 C902     		.2byte	0x2c9
 2249 0cc5 7F050000 		.4byte	0x57f
 2250 0cc9 04       		.byte	0x4
 2251 0cca 09       		.uleb128 0x9
 2252 0ccb 36010000 		.4byte	.LASF324
 2253 0ccf 0D       		.byte	0xd
 2254 0cd0 CB02     		.2byte	0x2cb
 2255 0cd2 7F050000 		.4byte	0x57f
 2256 0cd6 08       		.byte	0x8
 2257 0cd7 09       		.uleb128 0x9
 2258 0cd8 90130000 		.4byte	.LASF325
 2259 0cdc 0D       		.byte	0xd
 2260 0cdd CC02     		.2byte	0x2cc
 2261 0cdf 2B0C0000 		.4byte	0xc2b
 2262 0ce3 0C       		.byte	0xc
 2263 0ce4 09       		.uleb128 0x9
 2264 0ce5 E8110000 		.4byte	.LASF326
 2265 0ce9 0D       		.byte	0xd
 2266 0cea CD02     		.2byte	0x2cd
 2267 0cec 2B0C0000 		.4byte	0xc2b
 2268 0cf0 0D       		.byte	0xd
 2269 0cf1 09       		.uleb128 0x9
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 120


 2270 0cf2 C5020000 		.4byte	.LASF327
 2271 0cf6 0D       		.byte	0xd
 2272 0cf7 CF02     		.2byte	0x2cf
 2273 0cf9 B50D0000 		.4byte	0xdb5
 2274 0cfd 10       		.byte	0x10
 2275 0cfe 09       		.uleb128 0x9
 2276 0cff 950E0000 		.4byte	.LASF328
 2277 0d03 0D       		.byte	0xd
 2278 0d04 D002     		.2byte	0x2d0
 2279 0d06 A1040000 		.4byte	0x4a1
 2280 0d0a 14       		.byte	0x14
 2281 0d0b 09       		.uleb128 0x9
 2282 0d0c 2E0B0000 		.4byte	.LASF329
 2283 0d10 0D       		.byte	0xd
 2284 0d11 D102     		.2byte	0x2d1
 2285 0d13 7F050000 		.4byte	0x57f
 2286 0d17 18       		.byte	0x18
 2287 0d18 09       		.uleb128 0x9
 2288 0d19 8B0D0000 		.4byte	.LASF330
 2289 0d1d 0D       		.byte	0xd
 2290 0d1e D202     		.2byte	0x2d2
 2291 0d20 7F050000 		.4byte	0x57f
 2292 0d24 1C       		.byte	0x1c
 2293 0d25 09       		.uleb128 0x9
 2294 0d26 CE200000 		.4byte	.LASF331
 2295 0d2a 0D       		.byte	0xd
 2296 0d2b D402     		.2byte	0x2d4
 2297 0d2d 7F050000 		.4byte	0x57f
 2298 0d31 20       		.byte	0x20
 2299 0d32 09       		.uleb128 0x9
 2300 0d33 221C0000 		.4byte	.LASF332
 2301 0d37 0D       		.byte	0xd
 2302 0d38 D502     		.2byte	0x2d5
 2303 0d3a BB0D0000 		.4byte	0xdbb
 2304 0d3e 24       		.byte	0x24
 2305 0d3f 09       		.uleb128 0x9
 2306 0d40 B5060000 		.4byte	.LASF333
 2307 0d44 0D       		.byte	0xd
 2308 0d45 D702     		.2byte	0x2d7
 2309 0d47 B50D0000 		.4byte	0xdb5
 2310 0d4b 28       		.byte	0x28
 2311 0d4c 09       		.uleb128 0x9
 2312 0d4d A0090000 		.4byte	.LASF334
 2313 0d51 0D       		.byte	0xd
 2314 0d52 D802     		.2byte	0x2d8
 2315 0d54 A1040000 		.4byte	0x4a1
 2316 0d58 2C       		.byte	0x2c
 2317 0d59 09       		.uleb128 0x9
 2318 0d5a F4060000 		.4byte	.LASF335
 2319 0d5e 0D       		.byte	0xd
 2320 0d5f D902     		.2byte	0x2d9
 2321 0d61 7F050000 		.4byte	0x57f
 2322 0d65 30       		.byte	0x30
 2323 0d66 09       		.uleb128 0x9
 2324 0d67 980F0000 		.4byte	.LASF336
 2325 0d6b 0D       		.byte	0xd
 2326 0d6c DA02     		.2byte	0x2da
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 121


 2327 0d6e 7F050000 		.4byte	0x57f
 2328 0d72 34       		.byte	0x34
 2329 0d73 09       		.uleb128 0x9
 2330 0d74 64030000 		.4byte	.LASF337
 2331 0d78 0D       		.byte	0xd
 2332 0d79 DC02     		.2byte	0x2dc
 2333 0d7b B50D0000 		.4byte	0xdb5
 2334 0d7f 38       		.byte	0x38
 2335 0d80 09       		.uleb128 0x9
 2336 0d81 79140000 		.4byte	.LASF338
 2337 0d85 0D       		.byte	0xd
 2338 0d86 DD02     		.2byte	0x2dd
 2339 0d88 A1040000 		.4byte	0x4a1
 2340 0d8c 3C       		.byte	0x3c
 2341 0d8d 09       		.uleb128 0x9
 2342 0d8e 40130000 		.4byte	.LASF339
 2343 0d92 0D       		.byte	0xd
 2344 0d93 DE02     		.2byte	0x2de
 2345 0d95 7F050000 		.4byte	0x57f
 2346 0d99 40       		.byte	0x40
 2347 0d9a 09       		.uleb128 0x9
 2348 0d9b A20B0000 		.4byte	.LASF340
 2349 0d9f 0D       		.byte	0xd
 2350 0da0 E402     		.2byte	0x2e4
 2351 0da2 580C0000 		.4byte	0xc58
 2352 0da6 44       		.byte	0x44
 2353 0da7 09       		.uleb128 0x9
 2354 0da8 BC030000 		.4byte	.LASF341
 2355 0dac 0D       		.byte	0xd
 2356 0dad EB02     		.2byte	0x2eb
 2357 0daf 750C0000 		.4byte	0xc75
 2358 0db3 48       		.byte	0x48
 2359 0db4 00       		.byte	0
 2360 0db5 1A       		.uleb128 0x1a
 2361 0db6 04       		.byte	0x4
 2362 0db7 75040000 		.4byte	0x475
 2363 0dbb 0E       		.uleb128 0xe
 2364 0dbc 2B0C0000 		.4byte	0xc2b
 2365 0dc0 10       		.uleb128 0x10
 2366 0dc1 500A0000 		.4byte	.LASF342
 2367 0dc5 0D       		.byte	0xd
 2368 0dc6 EE02     		.2byte	0x2ee
 2369 0dc8 960C0000 		.4byte	0xc96
 2370 0dcc 10       		.uleb128 0x10
 2371 0dcd 6A000000 		.4byte	.LASF343
 2372 0dd1 0E       		.byte	0xe
 2373 0dd2 F201     		.2byte	0x1f2
 2374 0dd4 640C0000 		.4byte	0xc64
 2375 0dd8 1E       		.uleb128 0x1e
 2376 0dd9 EC000000 		.4byte	.LASF345
 2377 0ddd 24       		.byte	0x24
 2378 0dde 0E       		.byte	0xe
 2379 0ddf 7402     		.2byte	0x274
 2380 0de1 5B0E0000 		.4byte	0xe5b
 2381 0de5 09       		.uleb128 0x9
 2382 0de6 910F0000 		.4byte	.LASF346
 2383 0dea 0E       		.byte	0xe
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 122


 2384 0deb 7702     		.2byte	0x277
 2385 0ded 7F050000 		.4byte	0x57f
 2386 0df1 00       		.byte	0
 2387 0df2 09       		.uleb128 0x9
 2388 0df3 D40A0000 		.4byte	.LASF347
 2389 0df7 0E       		.byte	0xe
 2390 0df8 7902     		.2byte	0x279
 2391 0dfa 290C0000 		.4byte	0xc29
 2392 0dfe 04       		.byte	0x4
 2393 0dff 09       		.uleb128 0x9
 2394 0e00 6F090000 		.4byte	.LASF348
 2395 0e04 0E       		.byte	0xe
 2396 0e05 7A02     		.2byte	0x27a
 2397 0e07 A1040000 		.4byte	0x4a1
 2398 0e0b 08       		.byte	0x8
 2399 0e0c 09       		.uleb128 0x9
 2400 0e0d 0B0F0000 		.4byte	.LASF349
 2401 0e11 0E       		.byte	0xe
 2402 0e12 7B02     		.2byte	0x27b
 2403 0e14 7F050000 		.4byte	0x57f
 2404 0e18 0C       		.byte	0xc
 2405 0e19 09       		.uleb128 0x9
 2406 0e1a 3E140000 		.4byte	.LASF350
 2407 0e1e 0E       		.byte	0xe
 2408 0e1f 7D02     		.2byte	0x27d
 2409 0e21 290C0000 		.4byte	0xc29
 2410 0e25 10       		.byte	0x10
 2411 0e26 09       		.uleb128 0x9
 2412 0e27 C5120000 		.4byte	.LASF351
 2413 0e2b 0E       		.byte	0xe
 2414 0e2c 7E02     		.2byte	0x27e
 2415 0e2e A1040000 		.4byte	0x4a1
 2416 0e32 14       		.byte	0x14
 2417 0e33 09       		.uleb128 0x9
 2418 0e34 D2020000 		.4byte	.LASF352
 2419 0e38 0E       		.byte	0xe
 2420 0e39 7F02     		.2byte	0x27f
 2421 0e3b 7F050000 		.4byte	0x57f
 2422 0e3f 18       		.byte	0x18
 2423 0e40 09       		.uleb128 0x9
 2424 0e41 A20B0000 		.4byte	.LASF340
 2425 0e45 0E       		.byte	0xe
 2426 0e46 8502     		.2byte	0x285
 2427 0e48 CC0D0000 		.4byte	0xdcc
 2428 0e4c 1C       		.byte	0x1c
 2429 0e4d 09       		.uleb128 0x9
 2430 0e4e EF1E0000 		.4byte	.LASF353
 2431 0e52 0E       		.byte	0xe
 2432 0e53 8802     		.2byte	0x288
 2433 0e55 A1040000 		.4byte	0x4a1
 2434 0e59 20       		.byte	0x20
 2435 0e5a 00       		.byte	0
 2436 0e5b 10       		.uleb128 0x10
 2437 0e5c 26120000 		.4byte	.LASF354
 2438 0e60 0E       		.byte	0xe
 2439 0e61 8B02     		.2byte	0x28b
 2440 0e63 D80D0000 		.4byte	0xdd8
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 123


 2441 0e67 10       		.uleb128 0x10
 2442 0e68 30100000 		.4byte	.LASF355
 2443 0e6c 0F       		.byte	0xf
 2444 0e6d D901     		.2byte	0x1d9
 2445 0e6f 640C0000 		.4byte	0xc64
 2446 0e73 1E       		.uleb128 0x1e
 2447 0e74 2C080000 		.4byte	.LASF356
 2448 0e78 38       		.byte	0x38
 2449 0e79 0F       		.byte	0xf
 2450 0e7a 7502     		.2byte	0x275
 2451 0e7c 370F0000 		.4byte	0xf37
 2452 0e80 09       		.uleb128 0x9
 2453 0e81 98010000 		.4byte	.LASF357
 2454 0e85 0F       		.byte	0xf
 2455 0e86 7802     		.2byte	0x278
 2456 0e88 7F050000 		.4byte	0x57f
 2457 0e8c 00       		.byte	0
 2458 0e8d 09       		.uleb128 0x9
 2459 0e8e CB0A0000 		.4byte	.LASF358
 2460 0e92 0F       		.byte	0xf
 2461 0e93 7902     		.2byte	0x279
 2462 0e95 7F050000 		.4byte	0x57f
 2463 0e99 04       		.byte	0x4
 2464 0e9a 09       		.uleb128 0x9
 2465 0e9b BD140000 		.4byte	.LASF359
 2466 0e9f 0F       		.byte	0xf
 2467 0ea0 7B02     		.2byte	0x27b
 2468 0ea2 290C0000 		.4byte	0xc29
 2469 0ea6 08       		.byte	0x8
 2470 0ea7 09       		.uleb128 0x9
 2471 0ea8 F9030000 		.4byte	.LASF360
 2472 0eac 0F       		.byte	0xf
 2473 0ead 7C02     		.2byte	0x27c
 2474 0eaf A1040000 		.4byte	0x4a1
 2475 0eb3 0C       		.byte	0xc
 2476 0eb4 09       		.uleb128 0x9
 2477 0eb5 3F120000 		.4byte	.LASF361
 2478 0eb9 0F       		.byte	0xf
 2479 0eba 7D02     		.2byte	0x27d
 2480 0ebc 7F050000 		.4byte	0x57f
 2481 0ec0 10       		.byte	0x10
 2482 0ec1 09       		.uleb128 0x9
 2483 0ec2 1C0E0000 		.4byte	.LASF362
 2484 0ec6 0F       		.byte	0xf
 2485 0ec7 7E02     		.2byte	0x27e
 2486 0ec9 7F050000 		.4byte	0x57f
 2487 0ecd 14       		.byte	0x14
 2488 0ece 09       		.uleb128 0x9
 2489 0ecf D40A0000 		.4byte	.LASF347
 2490 0ed3 0F       		.byte	0xf
 2491 0ed4 8002     		.2byte	0x280
 2492 0ed6 290C0000 		.4byte	0xc29
 2493 0eda 18       		.byte	0x18
 2494 0edb 09       		.uleb128 0x9
 2495 0edc 6F090000 		.4byte	.LASF348
 2496 0ee0 0F       		.byte	0xf
 2497 0ee1 8102     		.2byte	0x281
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 124


 2498 0ee3 A1040000 		.4byte	0x4a1
 2499 0ee7 1C       		.byte	0x1c
 2500 0ee8 09       		.uleb128 0x9
 2501 0ee9 0B0F0000 		.4byte	.LASF349
 2502 0eed 0F       		.byte	0xf
 2503 0eee 8202     		.2byte	0x282
 2504 0ef0 7F050000 		.4byte	0x57f
 2505 0ef4 20       		.byte	0x20
 2506 0ef5 09       		.uleb128 0x9
 2507 0ef6 3E140000 		.4byte	.LASF350
 2508 0efa 0F       		.byte	0xf
 2509 0efb 8402     		.2byte	0x284
 2510 0efd 290C0000 		.4byte	0xc29
 2511 0f01 24       		.byte	0x24
 2512 0f02 09       		.uleb128 0x9
 2513 0f03 C5120000 		.4byte	.LASF351
 2514 0f07 0F       		.byte	0xf
 2515 0f08 8502     		.2byte	0x285
 2516 0f0a A1040000 		.4byte	0x4a1
 2517 0f0e 28       		.byte	0x28
 2518 0f0f 09       		.uleb128 0x9
 2519 0f10 D6170000 		.4byte	.LASF363
 2520 0f14 0F       		.byte	0xf
 2521 0f15 8602     		.2byte	0x286
 2522 0f17 7F050000 		.4byte	0x57f
 2523 0f1b 2C       		.byte	0x2c
 2524 0f1c 09       		.uleb128 0x9
 2525 0f1d A20B0000 		.4byte	.LASF340
 2526 0f21 0F       		.byte	0xf
 2527 0f22 8B02     		.2byte	0x28b
 2528 0f24 670E0000 		.4byte	0xe67
 2529 0f28 30       		.byte	0x30
 2530 0f29 09       		.uleb128 0x9
 2531 0f2a EF1E0000 		.4byte	.LASF353
 2532 0f2e 0F       		.byte	0xf
 2533 0f2f 8E02     		.2byte	0x28e
 2534 0f31 A1040000 		.4byte	0x4a1
 2535 0f35 34       		.byte	0x34
 2536 0f36 00       		.byte	0
 2537 0f37 10       		.uleb128 0x10
 2538 0f38 E8070000 		.4byte	.LASF364
 2539 0f3c 0F       		.byte	0xf
 2540 0f3d 9102     		.2byte	0x291
 2541 0f3f 730E0000 		.4byte	0xe73
 2542 0f43 1F       		.uleb128 0x1f
 2543 0f44 351E0000 		.4byte	.LASF365
 2544 0f48 4C       		.byte	0x4c
 2545 0f49 10       		.byte	0x10
 2546 0f4a 2F       		.byte	0x2f
 2547 0f4b 34100000 		.4byte	0x1034
 2548 0f4f 14       		.uleb128 0x14
 2549 0f50 FD1D0000 		.4byte	.LASF366
 2550 0f54 10       		.byte	0x10
 2551 0f55 31       		.byte	0x31
 2552 0f56 A1040000 		.4byte	0x4a1
 2553 0f5a 00       		.byte	0
 2554 0f5b 14       		.uleb128 0x14
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 125


 2555 0f5c C70E0000 		.4byte	.LASF367
 2556 0f60 10       		.byte	0x10
 2557 0f61 33       		.byte	0x33
 2558 0f62 A1040000 		.4byte	0x4a1
 2559 0f66 04       		.byte	0x4
 2560 0f67 14       		.uleb128 0x14
 2561 0f68 17150000 		.4byte	.LASF368
 2562 0f6c 10       		.byte	0x10
 2563 0f6d 34       		.byte	0x34
 2564 0f6e A1040000 		.4byte	0x4a1
 2565 0f72 08       		.byte	0x8
 2566 0f73 14       		.uleb128 0x14
 2567 0f74 B3170000 		.4byte	.LASF369
 2568 0f78 10       		.byte	0x10
 2569 0f79 35       		.byte	0x35
 2570 0f7a A1040000 		.4byte	0x4a1
 2571 0f7e 0C       		.byte	0xc
 2572 0f7f 14       		.uleb128 0x14
 2573 0f80 3D070000 		.4byte	.LASF370
 2574 0f84 10       		.byte	0x10
 2575 0f85 37       		.byte	0x37
 2576 0f86 A1040000 		.4byte	0x4a1
 2577 0f8a 10       		.byte	0x10
 2578 0f8b 14       		.uleb128 0x14
 2579 0f8c 43050000 		.4byte	.LASF371
 2580 0f90 10       		.byte	0x10
 2581 0f91 38       		.byte	0x38
 2582 0f92 A1040000 		.4byte	0x4a1
 2583 0f96 14       		.byte	0x14
 2584 0f97 14       		.uleb128 0x14
 2585 0f98 4C050000 		.4byte	.LASF372
 2586 0f9c 10       		.byte	0x10
 2587 0f9d 39       		.byte	0x39
 2588 0f9e A1040000 		.4byte	0x4a1
 2589 0fa2 18       		.byte	0x18
 2590 0fa3 14       		.uleb128 0x14
 2591 0fa4 D5160000 		.4byte	.LASF373
 2592 0fa8 10       		.byte	0x10
 2593 0fa9 3A       		.byte	0x3a
 2594 0faa 2B0C0000 		.4byte	0xc2b
 2595 0fae 1C       		.byte	0x1c
 2596 0faf 14       		.uleb128 0x14
 2597 0fb0 C4160000 		.4byte	.LASF374
 2598 0fb4 10       		.byte	0x10
 2599 0fb5 3C       		.byte	0x3c
 2600 0fb6 A1040000 		.4byte	0x4a1
 2601 0fba 20       		.byte	0x20
 2602 0fbb 14       		.uleb128 0x14
 2603 0fbc 280A0000 		.4byte	.LASF375
 2604 0fc0 10       		.byte	0x10
 2605 0fc1 3D       		.byte	0x3d
 2606 0fc2 A1040000 		.4byte	0x4a1
 2607 0fc6 24       		.byte	0x24
 2608 0fc7 14       		.uleb128 0x14
 2609 0fc8 D10D0000 		.4byte	.LASF376
 2610 0fcc 10       		.byte	0x10
 2611 0fcd 3F       		.byte	0x3f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 126


 2612 0fce A1040000 		.4byte	0x4a1
 2613 0fd2 28       		.byte	0x28
 2614 0fd3 14       		.uleb128 0x14
 2615 0fd4 63120000 		.4byte	.LASF377
 2616 0fd8 10       		.byte	0x10
 2617 0fd9 40       		.byte	0x40
 2618 0fda A1040000 		.4byte	0x4a1
 2619 0fde 2C       		.byte	0x2c
 2620 0fdf 14       		.uleb128 0x14
 2621 0fe0 4C080000 		.4byte	.LASF378
 2622 0fe4 10       		.byte	0x10
 2623 0fe5 42       		.byte	0x42
 2624 0fe6 A1040000 		.4byte	0x4a1
 2625 0fea 30       		.byte	0x30
 2626 0feb 14       		.uleb128 0x14
 2627 0fec 020A0000 		.4byte	.LASF379
 2628 0ff0 10       		.byte	0x10
 2629 0ff1 43       		.byte	0x43
 2630 0ff2 A1040000 		.4byte	0x4a1
 2631 0ff6 34       		.byte	0x34
 2632 0ff7 14       		.uleb128 0x14
 2633 0ff8 F1020000 		.4byte	.LASF380
 2634 0ffc 10       		.byte	0x10
 2635 0ffd 45       		.byte	0x45
 2636 0ffe A1040000 		.4byte	0x4a1
 2637 1002 38       		.byte	0x38
 2638 1003 14       		.uleb128 0x14
 2639 1004 A3000000 		.4byte	.LASF381
 2640 1008 10       		.byte	0x10
 2641 1009 46       		.byte	0x46
 2642 100a A1040000 		.4byte	0x4a1
 2643 100e 3C       		.byte	0x3c
 2644 100f 14       		.uleb128 0x14
 2645 1010 EF030000 		.4byte	.LASF382
 2646 1014 10       		.byte	0x10
 2647 1015 48       		.byte	0x48
 2648 1016 A1040000 		.4byte	0x4a1
 2649 101a 40       		.byte	0x40
 2650 101b 14       		.uleb128 0x14
 2651 101c 35170000 		.4byte	.LASF383
 2652 1020 10       		.byte	0x10
 2653 1021 49       		.byte	0x49
 2654 1022 A1040000 		.4byte	0x4a1
 2655 1026 44       		.byte	0x44
 2656 1027 14       		.uleb128 0x14
 2657 1028 A60E0000 		.4byte	.LASF384
 2658 102c 10       		.byte	0x10
 2659 102d 4B       		.byte	0x4b
 2660 102e A1040000 		.4byte	0x4a1
 2661 1032 48       		.byte	0x48
 2662 1033 00       		.byte	0
 2663 1034 07       		.uleb128 0x7
 2664 1035 B8150000 		.4byte	.LASF385
 2665 1039 10       		.byte	0x10
 2666 103a 4C       		.byte	0x4c
 2667 103b 430F0000 		.4byte	0xf43
 2668 103f 07       		.uleb128 0x7
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 127


 2669 1040 7B130000 		.4byte	.LASF386
 2670 1044 11       		.byte	0x11
 2671 1045 35       		.byte	0x35
 2672 1046 18040000 		.4byte	0x418
 2673 104a 07       		.uleb128 0x7
 2674 104b 151F0000 		.4byte	.LASF387
 2675 104f 12       		.byte	0x12
 2676 1050 6C       		.byte	0x6c
 2677 1051 6E040000 		.4byte	0x46e
 2678 1055 07       		.uleb128 0x7
 2679 1056 9E1E0000 		.4byte	.LASF388
 2680 105a 13       		.byte	0x13
 2681 105b 69       		.byte	0x69
 2682 105c 3F100000 		.4byte	0x103f
 2683 1060 04       		.uleb128 0x4
 2684 1061 01       		.byte	0x1
 2685 1062 18040000 		.4byte	0x418
 2686 1066 13       		.byte	0x13
 2687 1067 6E       		.byte	0x6e
 2688 1068 7F100000 		.4byte	0x107f
 2689 106c 06       		.uleb128 0x6
 2690 106d 9C130000 		.4byte	.LASF389
 2691 1071 00       		.byte	0
 2692 1072 06       		.uleb128 0x6
 2693 1073 BB190000 		.4byte	.LASF390
 2694 1077 01       		.byte	0x1
 2695 1078 06       		.uleb128 0x6
 2696 1079 8E100000 		.4byte	.LASF391
 2697 107d 02       		.byte	0x2
 2698 107e 00       		.byte	0
 2699 107f 07       		.uleb128 0x7
 2700 1080 D4040000 		.4byte	.LASF392
 2701 1084 13       		.byte	0x13
 2702 1085 72       		.byte	0x72
 2703 1086 60100000 		.4byte	0x1060
 2704 108a 07       		.uleb128 0x7
 2705 108b 140F0000 		.4byte	.LASF393
 2706 108f 14       		.byte	0x14
 2707 1090 2E       		.byte	0x2e
 2708 1091 290C0000 		.4byte	0xc29
 2709 1095 07       		.uleb128 0x7
 2710 1096 64170000 		.4byte	.LASF394
 2711 109a 15       		.byte	0x15
 2712 109b 25       		.byte	0x25
 2713 109c 8A100000 		.4byte	0x108a
 2714 10a0 20       		.uleb128 0x20
 2715 10a1 9A030000 		.4byte	.LASF395
 2716 10a5 03       		.byte	0x3
 2717 10a6 6503     		.2byte	0x365
 2718 10a8 03       		.byte	0x3
 2719 10a9 20       		.uleb128 0x20
 2720 10aa 93040000 		.4byte	.LASF396
 2721 10ae 03       		.byte	0x3
 2722 10af 7003     		.2byte	0x370
 2723 10b1 03       		.byte	0x3
 2724 10b2 21       		.uleb128 0x21
 2725 10b3 07090000 		.4byte	.LASF401
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 128


 2726 10b7 02       		.byte	0x2
 2727 10b8 2503     		.2byte	0x325
 2728 10ba 03       		.byte	0x3
 2729 10bb E4100000 		.4byte	0x10e4
 2730 10bf 22       		.uleb128 0x22
 2731 10c0 0E080000 		.4byte	.LASF397
 2732 10c4 02       		.byte	0x2
 2733 10c5 2503     		.2byte	0x325
 2734 10c7 E4100000 		.4byte	0x10e4
 2735 10cb 22       		.uleb128 0x22
 2736 10cc A41D0000 		.4byte	.LASF398
 2737 10d0 02       		.byte	0x2
 2738 10d1 2503     		.2byte	0x325
 2739 10d3 A1040000 		.4byte	0x4a1
 2740 10d7 22       		.uleb128 0x22
 2741 10d8 BD0A0000 		.4byte	.LASF399
 2742 10dc 02       		.byte	0x2
 2743 10dd 2503     		.2byte	0x325
 2744 10df A1040000 		.4byte	0x4a1
 2745 10e3 00       		.byte	0
 2746 10e4 1A       		.uleb128 0x1a
 2747 10e5 04       		.byte	0x4
 2748 10e6 98070000 		.4byte	0x798
 2749 10ea 23       		.uleb128 0x23
 2750 10eb CA1E0000 		.4byte	.LASF400
 2751 10ef 03       		.byte	0x3
 2752 10f0 81       		.byte	0x81
 2753 10f1 03       		.byte	0x3
 2754 10f2 21       		.uleb128 0x21
 2755 10f3 390A0000 		.4byte	.LASF402
 2756 10f7 04       		.byte	0x4
 2757 10f8 E606     		.2byte	0x6e6
 2758 10fa 03       		.byte	0x3
 2759 10fb 0C110000 		.4byte	0x110c
 2760 10ff 22       		.uleb128 0x22
 2761 1100 0F100000 		.4byte	.LASF403
 2762 1104 04       		.byte	0x4
 2763 1105 E606     		.2byte	0x6e6
 2764 1107 FB030000 		.4byte	0x3fb
 2765 110b 00       		.byte	0
 2766 110c 21       		.uleb128 0x21
 2767 110d 4E070000 		.4byte	.LASF404
 2768 1111 02       		.byte	0x2
 2769 1112 3E06     		.2byte	0x63e
 2770 1114 03       		.byte	0x3
 2771 1115 32110000 		.4byte	0x1132
 2772 1119 22       		.uleb128 0x22
 2773 111a 0E080000 		.4byte	.LASF397
 2774 111e 02       		.byte	0x2
 2775 111f 3E06     		.2byte	0x63e
 2776 1121 E4100000 		.4byte	0x10e4
 2777 1125 22       		.uleb128 0x22
 2778 1126 A41D0000 		.4byte	.LASF398
 2779 112a 02       		.byte	0x2
 2780 112b 3E06     		.2byte	0x63e
 2781 112d A1040000 		.4byte	0x4a1
 2782 1131 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 129


 2783 1132 21       		.uleb128 0x21
 2784 1133 9A0D0000 		.4byte	.LASF405
 2785 1137 04       		.byte	0x4
 2786 1138 B106     		.2byte	0x6b1
 2787 113a 03       		.byte	0x3
 2788 113b 4C110000 		.4byte	0x114c
 2789 113f 22       		.uleb128 0x22
 2790 1140 0F100000 		.4byte	.LASF403
 2791 1144 04       		.byte	0x4
 2792 1145 B106     		.2byte	0x6b1
 2793 1147 FB030000 		.4byte	0x3fb
 2794 114b 00       		.byte	0
 2795 114c 24       		.uleb128 0x24
 2796 114d A4170000 		.4byte	.LASF457
 2797 1151 01       		.byte	0x1
 2798 1152 25       		.byte	0x25
 2799 1153 00000000 		.4byte	.LFB660
 2800 1157 58000000 		.4byte	.LFE660-.LFB660
 2801 115b 01       		.uleb128 0x1
 2802 115c 9C       		.byte	0x9c
 2803 115d 22120000 		.4byte	0x1222
 2804 1161 25       		.uleb128 0x25
 2805 1162 16000000 		.4byte	.LBB29
 2806 1166 18000000 		.4byte	.LBE29-.LBB29
 2807 116a 8F110000 		.4byte	0x118f
 2808 116e 26       		.uleb128 0x26
 2809 116f 6900     		.ascii	"i\000"
 2810 1171 01       		.byte	0x1
 2811 1172 31       		.byte	0x31
 2812 1173 25000000 		.4byte	0x25
 2813 1177 00000000 		.4byte	.LLST0
 2814 117b 27       		.uleb128 0x27
 2815 117c 26000000 		.4byte	.LVL3
 2816 1180 DB170000 		.4byte	0x17db
 2817 1184 28       		.uleb128 0x28
 2818 1185 01       		.uleb128 0x1
 2819 1186 50       		.byte	0x50
 2820 1187 05       		.uleb128 0x5
 2821 1188 03       		.byte	0x3
 2822 1189 00000000 		.4byte	.LC0
 2823 118d 00       		.byte	0
 2824 118e 00       		.byte	0
 2825 118f 29       		.uleb128 0x29
 2826 1190 B2100000 		.4byte	0x10b2
 2827 1194 36000000 		.4byte	.LBB30
 2828 1198 06000000 		.4byte	.LBE30-.LBB30
 2829 119c 01       		.byte	0x1
 2830 119d 3A       		.byte	0x3a
 2831 119e BE110000 		.4byte	0x11be
 2832 11a2 2A       		.uleb128 0x2a
 2833 11a3 D7100000 		.4byte	0x10d7
 2834 11a7 1F000000 		.4byte	.LLST1
 2835 11ab 2A       		.uleb128 0x2a
 2836 11ac CB100000 		.4byte	0x10cb
 2837 11b0 33000000 		.4byte	.LLST2
 2838 11b4 2A       		.uleb128 0x2a
 2839 11b5 BF100000 		.4byte	0x10bf
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 130


 2840 11b9 47000000 		.4byte	.LLST3
 2841 11bd 00       		.byte	0
 2842 11be 29       		.uleb128 0x29
 2843 11bf B2100000 		.4byte	0x10b2
 2844 11c3 3C000000 		.4byte	.LBB32
 2845 11c7 1C000000 		.4byte	.LBE32-.LBB32
 2846 11cb 01       		.byte	0x1
 2847 11cc 3B       		.byte	0x3b
 2848 11cd E7110000 		.4byte	0x11e7
 2849 11d1 2B       		.uleb128 0x2b
 2850 11d2 D7100000 		.4byte	0x10d7
 2851 11d6 01       		.byte	0x1
 2852 11d7 2B       		.uleb128 0x2b
 2853 11d8 CB100000 		.4byte	0x10cb
 2854 11dc 03       		.byte	0x3
 2855 11dd 2C       		.uleb128 0x2c
 2856 11de BF100000 		.4byte	0x10bf
 2857 11e2 00003240 		.4byte	0x40320000
 2858 11e6 00       		.byte	0
 2859 11e7 2D       		.uleb128 0x2d
 2860 11e8 06000000 		.4byte	.LVL0
 2861 11ec E6170000 		.4byte	0x17e6
 2862 11f0 2E       		.uleb128 0x2e
 2863 11f1 16000000 		.4byte	.LVL1
 2864 11f5 F1170000 		.4byte	0x17f1
 2865 11f9 10120000 		.4byte	0x1210
 2866 11fd 28       		.uleb128 0x28
 2867 11fe 01       		.uleb128 0x1
 2868 11ff 50       		.byte	0x50
 2869 1200 05       		.uleb128 0x5
 2870 1201 03       		.byte	0x3
 2871 1202 00000000 		.4byte	IR_data
 2872 1206 28       		.uleb128 0x28
 2873 1207 01       		.uleb128 0x1
 2874 1208 51       		.byte	0x51
 2875 1209 05       		.uleb128 0x5
 2876 120a 03       		.byte	0x3
 2877 120b 00000000 		.4byte	RED_data
 2878 120f 00       		.byte	0
 2879 1210 27       		.uleb128 0x27
 2880 1211 36000000 		.4byte	.LVL5
 2881 1215 FC170000 		.4byte	0x17fc
 2882 1219 28       		.uleb128 0x28
 2883 121a 01       		.uleb128 0x1
 2884 121b 50       		.byte	0x50
 2885 121c 03       		.uleb128 0x3
 2886 121d 0A       		.byte	0xa
 2887 121e E803     		.2byte	0x3e8
 2888 1220 00       		.byte	0
 2889 1221 00       		.byte	0
 2890 1222 2F       		.uleb128 0x2f
 2891 1223 E7170000 		.4byte	.LASF409
 2892 1227 01       		.byte	0x1
 2893 1228 58       		.byte	0x58
 2894 1229 00000000 		.4byte	.LFB661
 2895 122d 2C000000 		.4byte	.LFE661-.LFB661
 2896 1231 01       		.uleb128 0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 131


 2897 1232 9C       		.byte	0x9c
 2898 1233 B1120000 		.4byte	0x12b1
 2899 1237 30       		.uleb128 0x30
 2900 1238 D7180000 		.4byte	.LASF406
 2901 123c 01       		.byte	0x1
 2902 123d 58       		.byte	0x58
 2903 123e 7F100000 		.4byte	0x107f
 2904 1242 5F000000 		.4byte	.LLST4
 2905 1246 30       		.uleb128 0x30
 2906 1247 7C020000 		.4byte	.LASF407
 2907 124b 01       		.byte	0x1
 2908 124c 58       		.byte	0x58
 2909 124d 2B0C0000 		.4byte	0xc2b
 2910 1251 80000000 		.4byte	.LLST5
 2911 1255 31       		.uleb128 0x31
 2912 1256 8B090000 		.4byte	.LASF408
 2913 125a 01       		.byte	0x1
 2914 125b 5A       		.byte	0x5a
 2915 125c B1120000 		.4byte	0x12b1
 2916 1260 A1000000 		.4byte	.LLST6
 2917 1264 2D       		.uleb128 0x2d
 2918 1265 0A000000 		.4byte	.LVL8
 2919 1269 08180000 		.4byte	0x1808
 2920 126d 2E       		.uleb128 0x2e
 2921 126e 1A000000 		.4byte	.LVL11
 2922 1272 13180000 		.4byte	0x1813
 2923 1276 93120000 		.4byte	0x1293
 2924 127a 28       		.uleb128 0x28
 2925 127b 01       		.uleb128 0x1
 2926 127c 50       		.byte	0x50
 2927 127d 02       		.uleb128 0x2
 2928 127e 74       		.byte	0x74
 2929 127f 00       		.sleb128 0
 2930 1280 28       		.uleb128 0x28
 2931 1281 01       		.uleb128 0x1
 2932 1282 51       		.byte	0x51
 2933 1283 02       		.uleb128 0x2
 2934 1284 75       		.byte	0x75
 2935 1285 00       		.sleb128 0
 2936 1286 28       		.uleb128 0x28
 2937 1287 01       		.uleb128 0x1
 2938 1288 52       		.byte	0x52
 2939 1289 02       		.uleb128 0x2
 2940 128a 76       		.byte	0x76
 2941 128b 00       		.sleb128 0
 2942 128c 28       		.uleb128 0x28
 2943 128d 01       		.uleb128 0x1
 2944 128e 53       		.byte	0x53
 2945 128f 02       		.uleb128 0x2
 2946 1290 77       		.byte	0x77
 2947 1291 00       		.sleb128 0
 2948 1292 00       		.byte	0
 2949 1293 27       		.uleb128 0x27
 2950 1294 26000000 		.4byte	.LVL12
 2951 1298 1E180000 		.4byte	0x181e
 2952 129c 28       		.uleb128 0x28
 2953 129d 01       		.uleb128 0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 132


 2954 129e 50       		.byte	0x50
 2955 129f 02       		.uleb128 0x2
 2956 12a0 74       		.byte	0x74
 2957 12a1 00       		.sleb128 0
 2958 12a2 28       		.uleb128 0x28
 2959 12a3 01       		.uleb128 0x1
 2960 12a4 51       		.byte	0x51
 2961 12a5 02       		.uleb128 0x2
 2962 12a6 75       		.byte	0x75
 2963 12a7 00       		.sleb128 0
 2964 12a8 28       		.uleb128 0x28
 2965 12a9 01       		.uleb128 0x1
 2966 12aa 52       		.byte	0x52
 2967 12ab 03       		.uleb128 0x3
 2968 12ac 0A       		.byte	0xa
 2969 12ad B016     		.2byte	0x16b0
 2970 12af 00       		.byte	0
 2971 12b0 00       		.byte	0
 2972 12b1 1A       		.uleb128 0x1a
 2973 12b2 04       		.byte	0x4
 2974 12b3 55100000 		.4byte	0x1055
 2975 12b7 2F       		.uleb128 0x2f
 2976 12b8 E71F0000 		.4byte	.LASF410
 2977 12bc 01       		.byte	0x1
 2978 12bd 74       		.byte	0x74
 2979 12be 00000000 		.4byte	.LFB662
 2980 12c2 1E000000 		.4byte	.LFE662-.LFB662
 2981 12c6 01       		.uleb128 0x1
 2982 12c7 9C       		.byte	0x9c
 2983 12c8 14130000 		.4byte	0x1314
 2984 12cc 2E       		.uleb128 0x2e
 2985 12cd 08000000 		.4byte	.LVL14
 2986 12d1 27180000 		.4byte	0x1827
 2987 12d5 DF120000 		.4byte	0x12df
 2988 12d9 28       		.uleb128 0x28
 2989 12da 01       		.uleb128 0x1
 2990 12db 50       		.byte	0x50
 2991 12dc 01       		.uleb128 0x1
 2992 12dd 30       		.byte	0x30
 2993 12de 00       		.byte	0
 2994 12df 2E       		.uleb128 0x2e
 2995 12e0 10000000 		.4byte	.LVL15
 2996 12e4 33180000 		.4byte	0x1833
 2997 12e8 F6120000 		.4byte	0x12f6
 2998 12ec 28       		.uleb128 0x28
 2999 12ed 01       		.uleb128 0x1
 3000 12ee 50       		.byte	0x50
 3001 12ef 05       		.uleb128 0x5
 3002 12f0 0C       		.byte	0xc
 3003 12f1 FFFFFF00 		.4byte	0xffffff
 3004 12f5 00       		.byte	0
 3005 12f6 2D       		.uleb128 0x2d
 3006 12f7 14000000 		.4byte	.LVL16
 3007 12fb 3F180000 		.4byte	0x183f
 3008 12ff 27       		.uleb128 0x27
 3009 1300 1C000000 		.4byte	.LVL17
 3010 1304 22120000 		.4byte	0x1222
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 133


 3011 1308 28       		.uleb128 0x28
 3012 1309 01       		.uleb128 0x1
 3013 130a 50       		.byte	0x50
 3014 130b 01       		.uleb128 0x1
 3015 130c 31       		.byte	0x31
 3016 130d 28       		.uleb128 0x28
 3017 130e 01       		.uleb128 0x1
 3018 130f 51       		.byte	0x51
 3019 1310 01       		.uleb128 0x1
 3020 1311 31       		.byte	0x31
 3021 1312 00       		.byte	0
 3022 1313 00       		.byte	0
 3023 1314 2F       		.uleb128 0x2f
 3024 1315 0E070000 		.4byte	.LASF411
 3025 1319 01       		.byte	0x1
 3026 131a 8D       		.byte	0x8d
 3027 131b 00000000 		.4byte	.LFB663
 3028 131f 14000000 		.4byte	.LFE663-.LFB663
 3029 1323 01       		.uleb128 0x1
 3030 1324 9C       		.byte	0x9c
 3031 1325 3C130000 		.4byte	0x133c
 3032 1329 2D       		.uleb128 0x2d
 3033 132a 06000000 		.4byte	.LVL18
 3034 132e 4B180000 		.4byte	0x184b
 3035 1332 2D       		.uleb128 0x2d
 3036 1333 0E000000 		.4byte	.LVL19
 3037 1337 4B180000 		.4byte	0x184b
 3038 133b 00       		.byte	0
 3039 133c 2F       		.uleb128 0x2f
 3040 133d 15090000 		.4byte	.LASF412
 3041 1341 01       		.byte	0x1
 3042 1342 97       		.byte	0x97
 3043 1343 00000000 		.4byte	.LFB664
 3044 1347 7C000000 		.4byte	.LFE664-.LFB664
 3045 134b 01       		.uleb128 0x1
 3046 134c 9C       		.byte	0x9c
 3047 134d 0C140000 		.4byte	0x140c
 3048 1351 30       		.uleb128 0x30
 3049 1352 CB1B0000 		.4byte	.LASF413
 3050 1356 01       		.byte	0x1
 3051 1357 97       		.byte	0x97
 3052 1358 0C140000 		.4byte	0x140c
 3053 135c CA000000 		.4byte	.LLST7
 3054 1360 26       		.uleb128 0x26
 3055 1361 783100   		.ascii	"x1\000"
 3056 1364 01       		.byte	0x1
 3057 1365 9A       		.byte	0x9a
 3058 1366 25000000 		.4byte	0x25
 3059 136a F6000000 		.4byte	.LLST8
 3060 136e 26       		.uleb128 0x26
 3061 136f 793100   		.ascii	"y1\000"
 3062 1372 01       		.byte	0x1
 3063 1373 9B       		.byte	0x9b
 3064 1374 25000000 		.4byte	0x25
 3065 1378 2B010000 		.4byte	.LLST9
 3066 137c 26       		.uleb128 0x26
 3067 137d 783200   		.ascii	"x2\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 134


 3068 1380 01       		.byte	0x1
 3069 1381 9C       		.byte	0x9c
 3070 1382 25000000 		.4byte	0x25
 3071 1386 5D010000 		.4byte	.LLST10
 3072 138a 26       		.uleb128 0x26
 3073 138b 793200   		.ascii	"y2\000"
 3074 138e 01       		.byte	0x1
 3075 138f 9D       		.byte	0x9d
 3076 1390 25000000 		.4byte	0x25
 3077 1394 94010000 		.4byte	.LLST11
 3078 1398 32       		.uleb128 0x32
 3079 1399 00000000 		.4byte	.Ldebug_ranges0+0
 3080 139d BF130000 		.4byte	0x13bf
 3081 13a1 26       		.uleb128 0x26
 3082 13a2 6900     		.ascii	"i\000"
 3083 13a4 01       		.byte	0x1
 3084 13a5 9E       		.byte	0x9e
 3085 13a6 4A100000 		.4byte	0x104a
 3086 13aa C6010000 		.4byte	.LLST12
 3087 13ae 27       		.uleb128 0x27
 3088 13af 60000000 		.4byte	.LVL30
 3089 13b3 56180000 		.4byte	0x1856
 3090 13b7 28       		.uleb128 0x28
 3091 13b8 01       		.uleb128 0x1
 3092 13b9 52       		.byte	0x52
 3093 13ba 02       		.uleb128 0x2
 3094 13bb 75       		.byte	0x75
 3095 13bc 00       		.sleb128 0
 3096 13bd 00       		.byte	0
 3097 13be 00       		.byte	0
 3098 13bf 2E       		.uleb128 0x2e
 3099 13c0 0A000000 		.4byte	.LVL22
 3100 13c4 62180000 		.4byte	0x1862
 3101 13c8 D2130000 		.4byte	0x13d2
 3102 13cc 28       		.uleb128 0x28
 3103 13cd 01       		.uleb128 0x1
 3104 13ce 50       		.byte	0x50
 3105 13cf 01       		.uleb128 0x1
 3106 13d0 31       		.byte	0x31
 3107 13d1 00       		.byte	0
 3108 13d2 2E       		.uleb128 0x2e
 3109 13d3 18000000 		.4byte	.LVL23
 3110 13d7 6E180000 		.4byte	0x186e
 3111 13db F7130000 		.4byte	0x13f7
 3112 13df 28       		.uleb128 0x28
 3113 13e0 01       		.uleb128 0x1
 3114 13e1 50       		.byte	0x50
 3115 13e2 01       		.uleb128 0x1
 3116 13e3 37       		.byte	0x37
 3117 13e4 28       		.uleb128 0x28
 3118 13e5 01       		.uleb128 0x1
 3119 13e6 51       		.byte	0x51
 3120 13e7 01       		.uleb128 0x1
 3121 13e8 35       		.byte	0x35
 3122 13e9 28       		.uleb128 0x28
 3123 13ea 01       		.uleb128 0x1
 3124 13eb 52       		.byte	0x52
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 135


 3125 13ec 03       		.uleb128 0x3
 3126 13ed 0A       		.byte	0xa
 3127 13ee 0101     		.2byte	0x101
 3128 13f0 28       		.uleb128 0x28
 3129 13f1 01       		.uleb128 0x1
 3130 13f2 53       		.byte	0x53
 3131 13f3 02       		.uleb128 0x2
 3132 13f4 08       		.byte	0x8
 3133 13f5 9B       		.byte	0x9b
 3134 13f6 00       		.byte	0
 3135 13f7 27       		.uleb128 0x27
 3136 13f8 70000000 		.4byte	.LVL33
 3137 13fc 22120000 		.4byte	0x1222
 3138 1400 28       		.uleb128 0x28
 3139 1401 01       		.uleb128 0x1
 3140 1402 50       		.byte	0x50
 3141 1403 01       		.uleb128 0x1
 3142 1404 31       		.byte	0x31
 3143 1405 28       		.uleb128 0x28
 3144 1406 01       		.uleb128 0x1
 3145 1407 51       		.byte	0x51
 3146 1408 01       		.uleb128 0x1
 3147 1409 31       		.byte	0x31
 3148 140a 00       		.byte	0
 3149 140b 00       		.byte	0
 3150 140c 1A       		.uleb128 0x1a
 3151 140d 04       		.byte	0x4
 3152 140e 2C000000 		.4byte	0x2c
 3153 1412 2F       		.uleb128 0x2f
 3154 1413 570E0000 		.4byte	.LASF414
 3155 1417 01       		.byte	0x1
 3156 1418 A9       		.byte	0xa9
 3157 1419 00000000 		.4byte	.LFB665
 3158 141d 2C000000 		.4byte	.LFE665-.LFB665
 3159 1421 01       		.uleb128 0x1
 3160 1422 9C       		.byte	0x9c
 3161 1423 B6140000 		.4byte	0x14b6
 3162 1427 30       		.uleb128 0x30
 3163 1428 871F0000 		.4byte	.LASF415
 3164 142c 01       		.byte	0x1
 3165 142d A9       		.byte	0xa9
 3166 142e 25000000 		.4byte	0x25
 3167 1432 FD010000 		.4byte	.LLST13
 3168 1436 30       		.uleb128 0x30
 3169 1437 8E1F0000 		.4byte	.LASF416
 3170 143b 01       		.byte	0x1
 3171 143c A9       		.byte	0xa9
 3172 143d 25000000 		.4byte	0x25
 3173 1441 29020000 		.4byte	.LLST14
 3174 1445 33       		.uleb128 0x33
 3175 1446 73747200 		.ascii	"str\000"
 3176 144a 01       		.byte	0x1
 3177 144b AB       		.byte	0xab
 3178 144c B6140000 		.4byte	0x14b6
 3179 1450 03       		.uleb128 0x3
 3180 1451 91       		.byte	0x91
 3181 1452 947F     		.sleb128 -108
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 136


 3182 1454 2E       		.uleb128 0x2e
 3183 1455 10000000 		.4byte	.LVL38
 3184 1459 7A180000 		.4byte	0x187a
 3185 145d 80140000 		.4byte	0x1480
 3186 1461 28       		.uleb128 0x28
 3187 1462 01       		.uleb128 0x1
 3188 1463 50       		.byte	0x50
 3189 1464 03       		.uleb128 0x3
 3190 1465 91       		.byte	0x91
 3191 1466 947F     		.sleb128 -108
 3192 1468 28       		.uleb128 0x28
 3193 1469 01       		.uleb128 0x1
 3194 146a 51       		.byte	0x51
 3195 146b 05       		.uleb128 0x5
 3196 146c 03       		.byte	0x3
 3197 146d 08000000 		.4byte	.LC1
 3198 1471 28       		.uleb128 0x28
 3199 1472 01       		.uleb128 0x1
 3200 1473 52       		.byte	0x52
 3201 1474 03       		.uleb128 0x3
 3202 1475 F3       		.byte	0xf3
 3203 1476 01       		.uleb128 0x1
 3204 1477 50       		.byte	0x50
 3205 1478 28       		.uleb128 0x28
 3206 1479 01       		.uleb128 0x1
 3207 147a 53       		.byte	0x53
 3208 147b 03       		.uleb128 0x3
 3209 147c F3       		.byte	0xf3
 3210 147d 01       		.uleb128 0x1
 3211 147e 51       		.byte	0x51
 3212 147f 00       		.byte	0
 3213 1480 2E       		.uleb128 0x2e
 3214 1481 1A000000 		.4byte	.LVL39
 3215 1485 85180000 		.4byte	0x1885
 3216 1489 A1140000 		.4byte	0x14a1
 3217 148d 28       		.uleb128 0x28
 3218 148e 01       		.uleb128 0x1
 3219 148f 50       		.byte	0x50
 3220 1490 03       		.uleb128 0x3
 3221 1491 91       		.byte	0x91
 3222 1492 947F     		.sleb128 -108
 3223 1494 28       		.uleb128 0x28
 3224 1495 01       		.uleb128 0x1
 3225 1496 51       		.byte	0x51
 3226 1497 02       		.uleb128 0x2
 3227 1498 08       		.byte	0x8
 3228 1499 81       		.byte	0x81
 3229 149a 28       		.uleb128 0x28
 3230 149b 01       		.uleb128 0x1
 3231 149c 52       		.byte	0x52
 3232 149d 02       		.uleb128 0x2
 3233 149e 08       		.byte	0x8
 3234 149f A0       		.byte	0xa0
 3235 14a0 00       		.byte	0
 3236 14a1 27       		.uleb128 0x27
 3237 14a2 22000000 		.4byte	.LVL40
 3238 14a6 22120000 		.4byte	0x1222
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 137


 3239 14aa 28       		.uleb128 0x28
 3240 14ab 01       		.uleb128 0x1
 3241 14ac 50       		.byte	0x50
 3242 14ad 01       		.uleb128 0x1
 3243 14ae 31       		.byte	0x31
 3244 14af 28       		.uleb128 0x28
 3245 14b0 01       		.uleb128 0x1
 3246 14b1 51       		.byte	0x51
 3247 14b2 01       		.uleb128 0x1
 3248 14b3 31       		.byte	0x31
 3249 14b4 00       		.byte	0
 3250 14b5 00       		.byte	0
 3251 14b6 0C       		.uleb128 0xc
 3252 14b7 DF0B0000 		.4byte	0xbdf
 3253 14bb C6140000 		.4byte	0x14c6
 3254 14bf 0D       		.uleb128 0xd
 3255 14c0 78050000 		.4byte	0x578
 3256 14c4 63       		.byte	0x63
 3257 14c5 00       		.byte	0
 3258 14c6 34       		.uleb128 0x34
 3259 14c7 6E1E0000 		.4byte	.LASF458
 3260 14cb 01       		.byte	0x1
 3261 14cc BF       		.byte	0xbf
 3262 14cd 25000000 		.4byte	0x25
 3263 14d1 00000000 		.4byte	.LFB666
 3264 14d5 E4000000 		.4byte	.LFE666-.LFB666
 3265 14d9 01       		.uleb128 0x1
 3266 14da 9C       		.byte	0x9c
 3267 14db C5160000 		.4byte	0x16c5
 3268 14df 35       		.uleb128 0x35
 3269 14e0 EA100000 		.4byte	0x10ea
 3270 14e4 04000000 		.4byte	.LBB36
 3271 14e8 02000000 		.4byte	.LBE36-.LBB36
 3272 14ec 01       		.byte	0x1
 3273 14ed C2       		.byte	0xc2
 3274 14ee 29       		.uleb128 0x29
 3275 14ef 32110000 		.4byte	0x1132
 3276 14f3 0C000000 		.4byte	.LBB38
 3277 14f7 20000000 		.4byte	.LBE38-.LBB38
 3278 14fb 01       		.byte	0x1
 3279 14fc C5       		.byte	0xc5
 3280 14fd 2B150000 		.4byte	0x152b
 3281 1501 2A       		.uleb128 0x2a
 3282 1502 3F110000 		.4byte	0x113f
 3283 1506 55020000 		.4byte	.LLST15
 3284 150a 36       		.uleb128 0x36
 3285 150b A9100000 		.4byte	0x10a9
 3286 150f 24000000 		.4byte	.LBB40
 3287 1513 04000000 		.4byte	.LBE40-.LBB40
 3288 1517 04       		.byte	0x4
 3289 1518 B606     		.2byte	0x6b6
 3290 151a 36       		.uleb128 0x36
 3291 151b A0100000 		.4byte	0x10a0
 3292 151f 28000000 		.4byte	.LBB42
 3293 1523 04000000 		.4byte	.LBE42-.LBB42
 3294 1527 04       		.byte	0x4
 3295 1528 B706     		.2byte	0x6b7
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 138


 3296 152a 00       		.byte	0
 3297 152b 29       		.uleb128 0x29
 3298 152c 0C110000 		.4byte	0x110c
 3299 1530 2C000000 		.4byte	.LBB44
 3300 1534 0A000000 		.4byte	.LBE44-.LBB44
 3301 1538 01       		.byte	0x1
 3302 1539 C6       		.byte	0xc6
 3303 153a 51150000 		.4byte	0x1551
 3304 153e 2A       		.uleb128 0x2a
 3305 153f 25110000 		.4byte	0x1125
 3306 1543 68020000 		.4byte	.LLST16
 3307 1547 2A       		.uleb128 0x2a
 3308 1548 19110000 		.4byte	0x1119
 3309 154c 7C020000 		.4byte	.LLST17
 3310 1550 00       		.byte	0
 3311 1551 29       		.uleb128 0x29
 3312 1552 F2100000 		.4byte	0x10f2
 3313 1556 3C000000 		.4byte	.LBB46
 3314 155a 18000000 		.4byte	.LBE46-.LBB46
 3315 155e 01       		.byte	0x1
 3316 155f C7       		.byte	0xc7
 3317 1560 6E150000 		.4byte	0x156e
 3318 1564 2A       		.uleb128 0x2a
 3319 1565 FF100000 		.4byte	0x10ff
 3320 1569 94020000 		.4byte	.LLST18
 3321 156d 00       		.byte	0
 3322 156e 29       		.uleb128 0x29
 3323 156f B2100000 		.4byte	0x10b2
 3324 1573 58000000 		.4byte	.LBB48
 3325 1577 06000000 		.4byte	.LBE48-.LBB48
 3326 157b 01       		.byte	0x1
 3327 157c CB       		.byte	0xcb
 3328 157d 9D150000 		.4byte	0x159d
 3329 1581 2A       		.uleb128 0x2a
 3330 1582 D7100000 		.4byte	0x10d7
 3331 1586 A7020000 		.4byte	.LLST19
 3332 158a 2A       		.uleb128 0x2a
 3333 158b CB100000 		.4byte	0x10cb
 3334 158f BB020000 		.4byte	.LLST20
 3335 1593 2A       		.uleb128 0x2a
 3336 1594 BF100000 		.4byte	0x10bf
 3337 1598 CF020000 		.4byte	.LLST21
 3338 159c 00       		.byte	0
 3339 159d 25       		.uleb128 0x25
 3340 159e 64000000 		.4byte	.LBB50
 3341 15a2 1A000000 		.4byte	.LBE50-.LBB50
 3342 15a6 E6150000 		.4byte	0x15e6
 3343 15aa 26       		.uleb128 0x26
 3344 15ab 6900     		.ascii	"i\000"
 3345 15ad 01       		.byte	0x1
 3346 15ae CE       		.byte	0xce
 3347 15af 25000000 		.4byte	0x25
 3348 15b3 E7020000 		.4byte	.LLST22
 3349 15b7 2E       		.uleb128 0x2e
 3350 15b8 70000000 		.4byte	.LVL52
 3351 15bc DB170000 		.4byte	0x17db
 3352 15c0 D4150000 		.4byte	0x15d4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 139


 3353 15c4 28       		.uleb128 0x28
 3354 15c5 01       		.uleb128 0x1
 3355 15c6 50       		.byte	0x50
 3356 15c7 05       		.uleb128 0x5
 3357 15c8 03       		.byte	0x3
 3358 15c9 48000000 		.4byte	.LC3
 3359 15cd 28       		.uleb128 0x28
 3360 15ce 01       		.uleb128 0x1
 3361 15cf 51       		.byte	0x51
 3362 15d0 02       		.uleb128 0x2
 3363 15d1 74       		.byte	0x74
 3364 15d2 00       		.sleb128 0
 3365 15d3 00       		.byte	0
 3366 15d4 27       		.uleb128 0x27
 3367 15d5 78000000 		.4byte	.LVL53
 3368 15d9 91180000 		.4byte	0x1891
 3369 15dd 28       		.uleb128 0x28
 3370 15de 01       		.uleb128 0x1
 3371 15df 50       		.byte	0x50
 3372 15e0 03       		.uleb128 0x3
 3373 15e1 0A       		.byte	0xa
 3374 15e2 E803     		.2byte	0x3e8
 3375 15e4 00       		.byte	0
 3376 15e5 00       		.byte	0
 3377 15e6 2D       		.uleb128 0x2d
 3378 15e7 58000000 		.4byte	.LVL48
 3379 15eb 9D180000 		.4byte	0x189d
 3380 15ef 2E       		.uleb128 0x2e
 3381 15f0 64000000 		.4byte	.LVL50
 3382 15f4 A8180000 		.4byte	0x18a8
 3383 15f8 06160000 		.4byte	0x1606
 3384 15fc 28       		.uleb128 0x28
 3385 15fd 01       		.uleb128 0x1
 3386 15fe 50       		.byte	0x50
 3387 15ff 05       		.uleb128 0x5
 3388 1600 03       		.byte	0x3
 3389 1601 30000000 		.4byte	.LC2
 3390 1605 00       		.byte	0
 3391 1606 2D       		.uleb128 0x2d
 3392 1607 82000000 		.4byte	.LVL55
 3393 160b B7180000 		.4byte	0x18b7
 3394 160f 2E       		.uleb128 0x2e
 3395 1610 88000000 		.4byte	.LVL56
 3396 1614 C3180000 		.4byte	0x18c3
 3397 1618 22160000 		.4byte	0x1622
 3398 161c 28       		.uleb128 0x28
 3399 161d 01       		.uleb128 0x1
 3400 161e 50       		.byte	0x50
 3401 161f 01       		.uleb128 0x1
 3402 1620 44       		.byte	0x44
 3403 1621 00       		.byte	0
 3404 1622 2E       		.uleb128 0x2e
 3405 1623 8E000000 		.4byte	.LVL57
 3406 1627 CE180000 		.4byte	0x18ce
 3407 162b 35160000 		.4byte	0x1635
 3408 162f 28       		.uleb128 0x28
 3409 1630 01       		.uleb128 0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 140


 3410 1631 50       		.byte	0x50
 3411 1632 01       		.uleb128 0x1
 3412 1633 31       		.byte	0x31
 3413 1634 00       		.byte	0
 3414 1635 2D       		.uleb128 0x2d
 3415 1636 92000000 		.4byte	.LVL58
 3416 163a B7120000 		.4byte	0x12b7
 3417 163e 2E       		.uleb128 0x2e
 3418 163f 98000000 		.4byte	.LVL59
 3419 1643 62180000 		.4byte	0x1862
 3420 1647 51160000 		.4byte	0x1651
 3421 164b 28       		.uleb128 0x28
 3422 164c 01       		.uleb128 0x1
 3423 164d 50       		.byte	0x50
 3424 164e 01       		.uleb128 0x1
 3425 164f 31       		.byte	0x31
 3426 1650 00       		.byte	0
 3427 1651 2E       		.uleb128 0x2e
 3428 1652 9E000000 		.4byte	.LVL60
 3429 1656 27180000 		.4byte	0x1827
 3430 165a 64160000 		.4byte	0x1664
 3431 165e 28       		.uleb128 0x28
 3432 165f 01       		.uleb128 0x1
 3433 1660 50       		.byte	0x50
 3434 1661 01       		.uleb128 0x1
 3435 1662 30       		.byte	0x30
 3436 1663 00       		.byte	0
 3437 1664 2E       		.uleb128 0x2e
 3438 1665 A6000000 		.4byte	.LVL61
 3439 1669 33180000 		.4byte	0x1833
 3440 166d 7B160000 		.4byte	0x167b
 3441 1671 28       		.uleb128 0x28
 3442 1672 01       		.uleb128 0x1
 3443 1673 50       		.byte	0x50
 3444 1674 05       		.uleb128 0x5
 3445 1675 0C       		.byte	0xc
 3446 1676 FFFFFF00 		.4byte	0xffffff
 3447 167a 00       		.byte	0
 3448 167b 2D       		.uleb128 0x2d
 3449 167c AA000000 		.4byte	.LVL62
 3450 1680 3F180000 		.4byte	0x183f
 3451 1684 2E       		.uleb128 0x2e
 3452 1685 BC000000 		.4byte	.LVL63
 3453 1689 D9180000 		.4byte	0x18d9
 3454 168d BB160000 		.4byte	0x16bb
 3455 1691 28       		.uleb128 0x28
 3456 1692 01       		.uleb128 0x1
 3457 1693 50       		.byte	0x50
 3458 1694 05       		.uleb128 0x5
 3459 1695 03       		.byte	0x3
 3460 1696 00000000 		.4byte	Task_principal
 3461 169a 28       		.uleb128 0x28
 3462 169b 01       		.uleb128 0x1
 3463 169c 51       		.byte	0x51
 3464 169d 05       		.uleb128 0x5
 3465 169e 03       		.byte	0x3
 3466 169f 50000000 		.4byte	.LC4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 141


 3467 16a3 28       		.uleb128 0x28
 3468 16a4 01       		.uleb128 0x1
 3469 16a5 52       		.byte	0x52
 3470 16a6 02       		.uleb128 0x2
 3471 16a7 08       		.byte	0x8
 3472 16a8 80       		.byte	0x80
 3473 16a9 28       		.uleb128 0x28
 3474 16aa 01       		.uleb128 0x1
 3475 16ab 53       		.byte	0x53
 3476 16ac 01       		.uleb128 0x1
 3477 16ad 30       		.byte	0x30
 3478 16ae 28       		.uleb128 0x28
 3479 16af 02       		.uleb128 0x2
 3480 16b0 7D       		.byte	0x7d
 3481 16b1 00       		.sleb128 0
 3482 16b2 01       		.uleb128 0x1
 3483 16b3 36       		.byte	0x36
 3484 16b4 28       		.uleb128 0x28
 3485 16b5 02       		.uleb128 0x2
 3486 16b6 7D       		.byte	0x7d
 3487 16b7 04       		.sleb128 4
 3488 16b8 01       		.uleb128 0x1
 3489 16b9 30       		.byte	0x30
 3490 16ba 00       		.byte	0
 3491 16bb 2D       		.uleb128 0x2d
 3492 16bc C0000000 		.4byte	.LVL64
 3493 16c0 E5180000 		.4byte	0x18e5
 3494 16c4 00       		.byte	0
 3495 16c5 37       		.uleb128 0x37
 3496 16c6 28170000 		.4byte	.LASF417
 3497 16ca 04       		.byte	0x4
 3498 16cb F907     		.2byte	0x7f9
 3499 16cd D1160000 		.4byte	0x16d1
 3500 16d1 0E       		.uleb128 0xe
 3501 16d2 96040000 		.4byte	0x496
 3502 16d6 38       		.uleb128 0x38
 3503 16d7 CB000000 		.4byte	.LASF418
 3504 16db 0A       		.byte	0xa
 3505 16dc A7       		.byte	0xa7
 3506 16dd E1160000 		.4byte	0x16e1
 3507 16e1 1A       		.uleb128 0x1a
 3508 16e2 04       		.byte	0x4
 3509 16e3 E7160000 		.4byte	0x16e7
 3510 16e7 11       		.uleb128 0x11
 3511 16e8 C80B0000 		.4byte	0xbc8
 3512 16ec 38       		.uleb128 0x38
 3513 16ed 44190000 		.4byte	.LASF419
 3514 16f1 16       		.byte	0x16
 3515 16f2 25       		.byte	0x25
 3516 16f3 F7160000 		.4byte	0x16f7
 3517 16f7 11       		.uleb128 0x11
 3518 16f8 1D0C0000 		.4byte	0xc1d
 3519 16fc 38       		.uleb128 0x38
 3520 16fd 43010000 		.4byte	.LASF420
 3521 1701 17       		.byte	0x17
 3522 1702 5E       		.byte	0x5e
 3523 1703 5B0E0000 		.4byte	0xe5b
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 142


 3524 1707 38       		.uleb128 0x38
 3525 1708 6B100000 		.4byte	.LASF421
 3526 170c 18       		.byte	0x18
 3527 170d 1F       		.byte	0x1f
 3528 170e 12170000 		.4byte	0x1712
 3529 1712 11       		.uleb128 0x11
 3530 1713 34100000 		.4byte	0x1034
 3531 1717 38       		.uleb128 0x38
 3532 1718 C71D0000 		.4byte	.LASF422
 3533 171c 19       		.byte	0x19
 3534 171d 87       		.byte	0x87
 3535 171e 370F0000 		.4byte	0xf37
 3536 1722 38       		.uleb128 0x38
 3537 1723 F31F0000 		.4byte	.LASF423
 3538 1727 1A       		.byte	0x1a
 3539 1728 7F       		.byte	0x7f
 3540 1729 C00D0000 		.4byte	0xdc0
 3541 172d 38       		.uleb128 0x38
 3542 172e 18030000 		.4byte	.LASF424
 3543 1732 1B       		.byte	0x1b
 3544 1733 7F       		.byte	0x7f
 3545 1734 C00D0000 		.4byte	0xdc0
 3546 1738 39       		.uleb128 0x39
 3547 1739 4E1C0000 		.4byte	.LASF425
 3548 173d 1C       		.byte	0x1c
 3549 173e 14       		.byte	0x14
 3550 173f 95100000 		.4byte	0x1095
 3551 1743 05       		.uleb128 0x5
 3552 1744 03       		.byte	0x3
 3553 1745 00000000 		.4byte	xSemaphoreI2C_MAX
 3554 1749 39       		.uleb128 0x39
 3555 174a 79090000 		.4byte	.LASF426
 3556 174e 1C       		.byte	0x1c
 3557 174f 15       		.byte	0x15
 3558 1750 95100000 		.4byte	0x1095
 3559 1754 05       		.uleb128 0x5
 3560 1755 03       		.byte	0x3
 3561 1756 00000000 		.4byte	xSemaphoreI2C_BMI
 3562 175a 0C       		.uleb128 0xc
 3563 175b ED0B0000 		.4byte	0xbed
 3564 175f 6B170000 		.4byte	0x176b
 3565 1763 0F       		.uleb128 0xf
 3566 1764 78050000 		.4byte	0x578
 3567 1768 AF16     		.2byte	0x16af
 3568 176a 00       		.byte	0
 3569 176b 39       		.uleb128 0x39
 3570 176c 23020000 		.4byte	.LASF427
 3571 1770 01       		.byte	0x1
 3572 1771 1A       		.byte	0x1a
 3573 1772 5A170000 		.4byte	0x175a
 3574 1776 05       		.uleb128 0x5
 3575 1777 03       		.byte	0x3
 3576 1778 00000000 		.4byte	imageBufferCache
 3577 177c 0C       		.uleb128 0xc
 3578 177d 7F050000 		.4byte	0x57f
 3579 1781 8D170000 		.4byte	0x178d
 3580 1785 0F       		.uleb128 0xf
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 143


 3581 1786 78050000 		.4byte	0x578
 3582 178a E703     		.2byte	0x3e7
 3583 178c 00       		.byte	0
 3584 178d 39       		.uleb128 0x39
 3585 178e 3C190000 		.4byte	.LASF428
 3586 1792 01       		.byte	0x1
 3587 1793 1C       		.byte	0x1c
 3588 1794 9E170000 		.4byte	0x179e
 3589 1798 05       		.uleb128 0x5
 3590 1799 03       		.byte	0x3
 3591 179a 00000000 		.4byte	IR_data
 3592 179e 0E       		.uleb128 0xe
 3593 179f 7C170000 		.4byte	0x177c
 3594 17a3 39       		.uleb128 0x39
 3595 17a4 AF150000 		.4byte	.LASF429
 3596 17a8 01       		.byte	0x1
 3597 17a9 1D       		.byte	0x1d
 3598 17aa B4170000 		.4byte	0x17b4
 3599 17ae 05       		.uleb128 0x5
 3600 17af 03       		.byte	0x3
 3601 17b0 00000000 		.4byte	RED_data
 3602 17b4 0E       		.uleb128 0xe
 3603 17b5 7C170000 		.4byte	0x177c
 3604 17b9 39       		.uleb128 0x39
 3605 17ba 8B140000 		.4byte	.LASF430
 3606 17be 01       		.byte	0x1
 3607 17bf 1E       		.byte	0x1e
 3608 17c0 CD050000 		.4byte	0x5cd
 3609 17c4 05       		.uleb128 0x5
 3610 17c5 03       		.byte	0x3
 3611 17c6 00000000 		.4byte	data
 3612 17ca 39       		.uleb128 0x39
 3613 17cb 36060000 		.4byte	.LASF431
 3614 17cf 01       		.byte	0x1
 3615 17d0 22       		.byte	0x22
 3616 17d1 25000000 		.4byte	0x25
 3617 17d5 05       		.uleb128 0x5
 3618 17d6 03       		.byte	0x3
 3619 17d7 00000000 		.4byte	FLAG_mesure
 3620 17db 3A       		.uleb128 0x3a
 3621 17dc EE100000 		.4byte	.LASF432
 3622 17e0 EE100000 		.4byte	.LASF432
 3623 17e4 1D       		.byte	0x1d
 3624 17e5 BB       		.byte	0xbb
 3625 17e6 3A       		.uleb128 0x3a
 3626 17e7 B1000000 		.4byte	.LASF433
 3627 17eb B1000000 		.4byte	.LASF433
 3628 17ef 1C       		.byte	0x1c
 3629 17f0 26       		.byte	0x26
 3630 17f1 3A       		.uleb128 0x3a
 3631 17f2 BA010000 		.4byte	.LASF434
 3632 17f6 BA010000 		.4byte	.LASF434
 3633 17fa 1C       		.byte	0x1c
 3634 17fb 23       		.byte	0x23
 3635 17fc 3B       		.uleb128 0x3b
 3636 17fd AB0B0000 		.4byte	.LASF435
 3637 1801 AB0B0000 		.4byte	.LASF435
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 144


 3638 1805 1E       		.byte	0x1e
 3639 1806 ED02     		.2byte	0x2ed
 3640 1808 3A       		.uleb128 0x3a
 3641 1809 9C200000 		.4byte	.LASF436
 3642 180d 9C200000 		.4byte	.LASF436
 3643 1811 1F       		.byte	0x1f
 3644 1812 34       		.byte	0x34
 3645 1813 3A       		.uleb128 0x3a
 3646 1814 2B070000 		.4byte	.LASF437
 3647 1818 2B070000 		.4byte	.LASF437
 3648 181c 13       		.byte	0x13
 3649 181d 7E       		.byte	0x7e
 3650 181e 3C       		.uleb128 0x3c
 3651 181f 671E0000 		.4byte	.LASF459
 3652 1823 671E0000 		.4byte	.LASF459
 3653 1827 3B       		.uleb128 0x3b
 3654 1828 A2150000 		.4byte	.LASF438
 3655 182c A2150000 		.4byte	.LASF438
 3656 1830 20       		.byte	0x20
 3657 1831 C101     		.2byte	0x1c1
 3658 1833 3B       		.uleb128 0x3b
 3659 1834 F8010000 		.4byte	.LASF439
 3660 1838 F8010000 		.4byte	.LASF439
 3661 183c 20       		.byte	0x20
 3662 183d C001     		.2byte	0x1c0
 3663 183f 3B       		.uleb128 0x3b
 3664 1840 FA200000 		.4byte	.LASF440
 3665 1844 FA200000 		.4byte	.LASF440
 3666 1848 20       		.byte	0x20
 3667 1849 F601     		.2byte	0x1f6
 3668 184b 3A       		.uleb128 0x3a
 3669 184c 04130000 		.4byte	.LASF441
 3670 1850 04130000 		.4byte	.LASF441
 3671 1854 21       		.byte	0x21
 3672 1855 30       		.byte	0x30
 3673 1856 3B       		.uleb128 0x3b
 3674 1857 490C0000 		.4byte	.LASF442
 3675 185b 490C0000 		.4byte	.LASF442
 3676 185f 20       		.byte	0x20
 3677 1860 0902     		.2byte	0x209
 3678 1862 3B       		.uleb128 0x3b
 3679 1863 6D010000 		.4byte	.LASF443
 3680 1867 6D010000 		.4byte	.LASF443
 3681 186b 20       		.byte	0x20
 3682 186c C501     		.2byte	0x1c5
 3683 186e 3B       		.uleb128 0x3b
 3684 186f D1110000 		.4byte	.LASF444
 3685 1873 D1110000 		.4byte	.LASF444
 3686 1877 20       		.byte	0x20
 3687 1878 1202     		.2byte	0x212
 3688 187a 3A       		.uleb128 0x3a
 3689 187b F0140000 		.4byte	.LASF445
 3690 187f F0140000 		.4byte	.LASF445
 3691 1883 1D       		.byte	0x1d
 3692 1884 E7       		.byte	0xe7
 3693 1885 3B       		.uleb128 0x3b
 3694 1886 081D0000 		.4byte	.LASF446
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 145


 3695 188a 081D0000 		.4byte	.LASF446
 3696 188e 20       		.byte	0x20
 3697 188f 0703     		.2byte	0x307
 3698 1891 3B       		.uleb128 0x3b
 3699 1892 13080000 		.4byte	.LASF447
 3700 1896 13080000 		.4byte	.LASF447
 3701 189a 0B       		.byte	0xb
 3702 189b 8903     		.2byte	0x389
 3703 189d 3A       		.uleb128 0x3a
 3704 189e D3080000 		.4byte	.LASF448
 3705 18a2 D3080000 		.4byte	.LASF448
 3706 18a6 19       		.byte	0x19
 3707 18a7 31       		.byte	0x31
 3708 18a8 3D       		.uleb128 0x3d
 3709 18a9 710B0000 		.4byte	.LASF460
 3710 18ad 820F0000 		.4byte	.LASF461
 3711 18b1 22       		.byte	0x22
 3712 18b2 00       		.byte	0
 3713 18b3 710B0000 		.4byte	.LASF460
 3714 18b7 3B       		.uleb128 0x3b
 3715 18b8 11110000 		.4byte	.LASF449
 3716 18bc 11110000 		.4byte	.LASF449
 3717 18c0 20       		.byte	0x20
 3718 18c1 6D01     		.2byte	0x16d
 3719 18c3 3A       		.uleb128 0x3a
 3720 18c4 2B160000 		.4byte	.LASF450
 3721 18c8 2B160000 		.4byte	.LASF450
 3722 18cc 13       		.byte	0x13
 3723 18cd 79       		.byte	0x79
 3724 18ce 3A       		.uleb128 0x3a
 3725 18cf 76170000 		.4byte	.LASF451
 3726 18d3 76170000 		.4byte	.LASF451
 3727 18d7 13       		.byte	0x13
 3728 18d8 7A       		.byte	0x7a
 3729 18d9 3B       		.uleb128 0x3b
 3730 18da F71C0000 		.4byte	.LASF452
 3731 18de F71C0000 		.4byte	.LASF452
 3732 18e2 1E       		.byte	0x1e
 3733 18e3 4101     		.2byte	0x141
 3734 18e5 3B       		.uleb128 0x3b
 3735 18e6 F51A0000 		.4byte	.LASF453
 3736 18ea F51A0000 		.4byte	.LASF453
 3737 18ee 1E       		.byte	0x1e
 3738 18ef 8E04     		.2byte	0x48e
 3739 18f1 00       		.byte	0
 3740              		.section	.debug_abbrev,"",%progbits
 3741              	.Ldebug_abbrev0:
 3742 0000 01       		.uleb128 0x1
 3743 0001 11       		.uleb128 0x11
 3744 0002 01       		.byte	0x1
 3745 0003 25       		.uleb128 0x25
 3746 0004 0E       		.uleb128 0xe
 3747 0005 13       		.uleb128 0x13
 3748 0006 0B       		.uleb128 0xb
 3749 0007 03       		.uleb128 0x3
 3750 0008 0E       		.uleb128 0xe
 3751 0009 1B       		.uleb128 0x1b
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 146


 3752 000a 0E       		.uleb128 0xe
 3753 000b 55       		.uleb128 0x55
 3754 000c 17       		.uleb128 0x17
 3755 000d 11       		.uleb128 0x11
 3756 000e 01       		.uleb128 0x1
 3757 000f 10       		.uleb128 0x10
 3758 0010 17       		.uleb128 0x17
 3759 0011 00       		.byte	0
 3760 0012 00       		.byte	0
 3761 0013 02       		.uleb128 0x2
 3762 0014 24       		.uleb128 0x24
 3763 0015 00       		.byte	0
 3764 0016 0B       		.uleb128 0xb
 3765 0017 0B       		.uleb128 0xb
 3766 0018 3E       		.uleb128 0x3e
 3767 0019 0B       		.uleb128 0xb
 3768 001a 03       		.uleb128 0x3
 3769 001b 08       		.uleb128 0x8
 3770 001c 00       		.byte	0
 3771 001d 00       		.byte	0
 3772 001e 03       		.uleb128 0x3
 3773 001f 24       		.uleb128 0x24
 3774 0020 00       		.byte	0
 3775 0021 0B       		.uleb128 0xb
 3776 0022 0B       		.uleb128 0xb
 3777 0023 3E       		.uleb128 0x3e
 3778 0024 0B       		.uleb128 0xb
 3779 0025 03       		.uleb128 0x3
 3780 0026 0E       		.uleb128 0xe
 3781 0027 00       		.byte	0
 3782 0028 00       		.byte	0
 3783 0029 04       		.uleb128 0x4
 3784 002a 04       		.uleb128 0x4
 3785 002b 01       		.byte	0x1
 3786 002c 0B       		.uleb128 0xb
 3787 002d 0B       		.uleb128 0xb
 3788 002e 49       		.uleb128 0x49
 3789 002f 13       		.uleb128 0x13
 3790 0030 3A       		.uleb128 0x3a
 3791 0031 0B       		.uleb128 0xb
 3792 0032 3B       		.uleb128 0x3b
 3793 0033 0B       		.uleb128 0xb
 3794 0034 01       		.uleb128 0x1
 3795 0035 13       		.uleb128 0x13
 3796 0036 00       		.byte	0
 3797 0037 00       		.byte	0
 3798 0038 05       		.uleb128 0x5
 3799 0039 28       		.uleb128 0x28
 3800 003a 00       		.byte	0
 3801 003b 03       		.uleb128 0x3
 3802 003c 0E       		.uleb128 0xe
 3803 003d 1C       		.uleb128 0x1c
 3804 003e 0D       		.uleb128 0xd
 3805 003f 00       		.byte	0
 3806 0040 00       		.byte	0
 3807 0041 06       		.uleb128 0x6
 3808 0042 28       		.uleb128 0x28
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 147


 3809 0043 00       		.byte	0
 3810 0044 03       		.uleb128 0x3
 3811 0045 0E       		.uleb128 0xe
 3812 0046 1C       		.uleb128 0x1c
 3813 0047 0B       		.uleb128 0xb
 3814 0048 00       		.byte	0
 3815 0049 00       		.byte	0
 3816 004a 07       		.uleb128 0x7
 3817 004b 16       		.uleb128 0x16
 3818 004c 00       		.byte	0
 3819 004d 03       		.uleb128 0x3
 3820 004e 0E       		.uleb128 0xe
 3821 004f 3A       		.uleb128 0x3a
 3822 0050 0B       		.uleb128 0xb
 3823 0051 3B       		.uleb128 0x3b
 3824 0052 0B       		.uleb128 0xb
 3825 0053 49       		.uleb128 0x49
 3826 0054 13       		.uleb128 0x13
 3827 0055 00       		.byte	0
 3828 0056 00       		.byte	0
 3829 0057 08       		.uleb128 0x8
 3830 0058 13       		.uleb128 0x13
 3831 0059 01       		.byte	0x1
 3832 005a 0B       		.uleb128 0xb
 3833 005b 05       		.uleb128 0x5
 3834 005c 3A       		.uleb128 0x3a
 3835 005d 0B       		.uleb128 0xb
 3836 005e 3B       		.uleb128 0x3b
 3837 005f 05       		.uleb128 0x5
 3838 0060 01       		.uleb128 0x1
 3839 0061 13       		.uleb128 0x13
 3840 0062 00       		.byte	0
 3841 0063 00       		.byte	0
 3842 0064 09       		.uleb128 0x9
 3843 0065 0D       		.uleb128 0xd
 3844 0066 00       		.byte	0
 3845 0067 03       		.uleb128 0x3
 3846 0068 0E       		.uleb128 0xe
 3847 0069 3A       		.uleb128 0x3a
 3848 006a 0B       		.uleb128 0xb
 3849 006b 3B       		.uleb128 0x3b
 3850 006c 05       		.uleb128 0x5
 3851 006d 49       		.uleb128 0x49
 3852 006e 13       		.uleb128 0x13
 3853 006f 38       		.uleb128 0x38
 3854 0070 0B       		.uleb128 0xb
 3855 0071 00       		.byte	0
 3856 0072 00       		.byte	0
 3857 0073 0A       		.uleb128 0xa
 3858 0074 0D       		.uleb128 0xd
 3859 0075 00       		.byte	0
 3860 0076 03       		.uleb128 0x3
 3861 0077 0E       		.uleb128 0xe
 3862 0078 3A       		.uleb128 0x3a
 3863 0079 0B       		.uleb128 0xb
 3864 007a 3B       		.uleb128 0x3b
 3865 007b 05       		.uleb128 0x5
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 148


 3866 007c 49       		.uleb128 0x49
 3867 007d 13       		.uleb128 0x13
 3868 007e 38       		.uleb128 0x38
 3869 007f 05       		.uleb128 0x5
 3870 0080 00       		.byte	0
 3871 0081 00       		.byte	0
 3872 0082 0B       		.uleb128 0xb
 3873 0083 0D       		.uleb128 0xd
 3874 0084 00       		.byte	0
 3875 0085 03       		.uleb128 0x3
 3876 0086 08       		.uleb128 0x8
 3877 0087 3A       		.uleb128 0x3a
 3878 0088 0B       		.uleb128 0xb
 3879 0089 3B       		.uleb128 0x3b
 3880 008a 05       		.uleb128 0x5
 3881 008b 49       		.uleb128 0x49
 3882 008c 13       		.uleb128 0x13
 3883 008d 38       		.uleb128 0x38
 3884 008e 05       		.uleb128 0x5
 3885 008f 00       		.byte	0
 3886 0090 00       		.byte	0
 3887 0091 0C       		.uleb128 0xc
 3888 0092 01       		.uleb128 0x1
 3889 0093 01       		.byte	0x1
 3890 0094 49       		.uleb128 0x49
 3891 0095 13       		.uleb128 0x13
 3892 0096 01       		.uleb128 0x1
 3893 0097 13       		.uleb128 0x13
 3894 0098 00       		.byte	0
 3895 0099 00       		.byte	0
 3896 009a 0D       		.uleb128 0xd
 3897 009b 21       		.uleb128 0x21
 3898 009c 00       		.byte	0
 3899 009d 49       		.uleb128 0x49
 3900 009e 13       		.uleb128 0x13
 3901 009f 2F       		.uleb128 0x2f
 3902 00a0 0B       		.uleb128 0xb
 3903 00a1 00       		.byte	0
 3904 00a2 00       		.byte	0
 3905 00a3 0E       		.uleb128 0xe
 3906 00a4 35       		.uleb128 0x35
 3907 00a5 00       		.byte	0
 3908 00a6 49       		.uleb128 0x49
 3909 00a7 13       		.uleb128 0x13
 3910 00a8 00       		.byte	0
 3911 00a9 00       		.byte	0
 3912 00aa 0F       		.uleb128 0xf
 3913 00ab 21       		.uleb128 0x21
 3914 00ac 00       		.byte	0
 3915 00ad 49       		.uleb128 0x49
 3916 00ae 13       		.uleb128 0x13
 3917 00af 2F       		.uleb128 0x2f
 3918 00b0 05       		.uleb128 0x5
 3919 00b1 00       		.byte	0
 3920 00b2 00       		.byte	0
 3921 00b3 10       		.uleb128 0x10
 3922 00b4 16       		.uleb128 0x16
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 149


 3923 00b5 00       		.byte	0
 3924 00b6 03       		.uleb128 0x3
 3925 00b7 0E       		.uleb128 0xe
 3926 00b8 3A       		.uleb128 0x3a
 3927 00b9 0B       		.uleb128 0xb
 3928 00ba 3B       		.uleb128 0x3b
 3929 00bb 05       		.uleb128 0x5
 3930 00bc 49       		.uleb128 0x49
 3931 00bd 13       		.uleb128 0x13
 3932 00be 00       		.byte	0
 3933 00bf 00       		.byte	0
 3934 00c0 11       		.uleb128 0x11
 3935 00c1 26       		.uleb128 0x26
 3936 00c2 00       		.byte	0
 3937 00c3 49       		.uleb128 0x49
 3938 00c4 13       		.uleb128 0x13
 3939 00c5 00       		.byte	0
 3940 00c6 00       		.byte	0
 3941 00c7 12       		.uleb128 0x12
 3942 00c8 13       		.uleb128 0x13
 3943 00c9 01       		.byte	0x1
 3944 00ca 0B       		.uleb128 0xb
 3945 00cb 0B       		.uleb128 0xb
 3946 00cc 3A       		.uleb128 0x3a
 3947 00cd 0B       		.uleb128 0xb
 3948 00ce 3B       		.uleb128 0x3b
 3949 00cf 0B       		.uleb128 0xb
 3950 00d0 01       		.uleb128 0x1
 3951 00d1 13       		.uleb128 0x13
 3952 00d2 00       		.byte	0
 3953 00d3 00       		.byte	0
 3954 00d4 13       		.uleb128 0x13
 3955 00d5 0D       		.uleb128 0xd
 3956 00d6 00       		.byte	0
 3957 00d7 03       		.uleb128 0x3
 3958 00d8 08       		.uleb128 0x8
 3959 00d9 3A       		.uleb128 0x3a
 3960 00da 0B       		.uleb128 0xb
 3961 00db 3B       		.uleb128 0x3b
 3962 00dc 0B       		.uleb128 0xb
 3963 00dd 49       		.uleb128 0x49
 3964 00de 13       		.uleb128 0x13
 3965 00df 38       		.uleb128 0x38
 3966 00e0 0B       		.uleb128 0xb
 3967 00e1 00       		.byte	0
 3968 00e2 00       		.byte	0
 3969 00e3 14       		.uleb128 0x14
 3970 00e4 0D       		.uleb128 0xd
 3971 00e5 00       		.byte	0
 3972 00e6 03       		.uleb128 0x3
 3973 00e7 0E       		.uleb128 0xe
 3974 00e8 3A       		.uleb128 0x3a
 3975 00e9 0B       		.uleb128 0xb
 3976 00ea 3B       		.uleb128 0x3b
 3977 00eb 0B       		.uleb128 0xb
 3978 00ec 49       		.uleb128 0x49
 3979 00ed 13       		.uleb128 0x13
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 150


 3980 00ee 38       		.uleb128 0x38
 3981 00ef 0B       		.uleb128 0xb
 3982 00f0 00       		.byte	0
 3983 00f1 00       		.byte	0
 3984 00f2 15       		.uleb128 0x15
 3985 00f3 13       		.uleb128 0x13
 3986 00f4 01       		.byte	0x1
 3987 00f5 0B       		.uleb128 0xb
 3988 00f6 05       		.uleb128 0x5
 3989 00f7 3A       		.uleb128 0x3a
 3990 00f8 0B       		.uleb128 0xb
 3991 00f9 3B       		.uleb128 0x3b
 3992 00fa 0B       		.uleb128 0xb
 3993 00fb 01       		.uleb128 0x1
 3994 00fc 13       		.uleb128 0x13
 3995 00fd 00       		.byte	0
 3996 00fe 00       		.byte	0
 3997 00ff 16       		.uleb128 0x16
 3998 0100 0D       		.uleb128 0xd
 3999 0101 00       		.byte	0
 4000 0102 03       		.uleb128 0x3
 4001 0103 0E       		.uleb128 0xe
 4002 0104 3A       		.uleb128 0x3a
 4003 0105 0B       		.uleb128 0xb
 4004 0106 3B       		.uleb128 0x3b
 4005 0107 0B       		.uleb128 0xb
 4006 0108 49       		.uleb128 0x49
 4007 0109 13       		.uleb128 0x13
 4008 010a 38       		.uleb128 0x38
 4009 010b 05       		.uleb128 0x5
 4010 010c 00       		.byte	0
 4011 010d 00       		.byte	0
 4012 010e 17       		.uleb128 0x17
 4013 010f 13       		.uleb128 0x13
 4014 0110 01       		.byte	0x1
 4015 0111 0B       		.uleb128 0xb
 4016 0112 0B       		.uleb128 0xb
 4017 0113 3A       		.uleb128 0x3a
 4018 0114 0B       		.uleb128 0xb
 4019 0115 3B       		.uleb128 0x3b
 4020 0116 05       		.uleb128 0x5
 4021 0117 01       		.uleb128 0x1
 4022 0118 13       		.uleb128 0x13
 4023 0119 00       		.byte	0
 4024 011a 00       		.byte	0
 4025 011b 18       		.uleb128 0x18
 4026 011c 0F       		.uleb128 0xf
 4027 011d 00       		.byte	0
 4028 011e 0B       		.uleb128 0xb
 4029 011f 0B       		.uleb128 0xb
 4030 0120 00       		.byte	0
 4031 0121 00       		.byte	0
 4032 0122 19       		.uleb128 0x19
 4033 0123 04       		.uleb128 0x4
 4034 0124 01       		.byte	0x1
 4035 0125 0B       		.uleb128 0xb
 4036 0126 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 151


 4037 0127 49       		.uleb128 0x49
 4038 0128 13       		.uleb128 0x13
 4039 0129 3A       		.uleb128 0x3a
 4040 012a 0B       		.uleb128 0xb
 4041 012b 3B       		.uleb128 0x3b
 4042 012c 05       		.uleb128 0x5
 4043 012d 01       		.uleb128 0x1
 4044 012e 13       		.uleb128 0x13
 4045 012f 00       		.byte	0
 4046 0130 00       		.byte	0
 4047 0131 1A       		.uleb128 0x1a
 4048 0132 0F       		.uleb128 0xf
 4049 0133 00       		.byte	0
 4050 0134 0B       		.uleb128 0xb
 4051 0135 0B       		.uleb128 0xb
 4052 0136 49       		.uleb128 0x49
 4053 0137 13       		.uleb128 0x13
 4054 0138 00       		.byte	0
 4055 0139 00       		.byte	0
 4056 013a 1B       		.uleb128 0x1b
 4057 013b 15       		.uleb128 0x15
 4058 013c 01       		.byte	0x1
 4059 013d 27       		.uleb128 0x27
 4060 013e 19       		.uleb128 0x19
 4061 013f 01       		.uleb128 0x1
 4062 0140 13       		.uleb128 0x13
 4063 0141 00       		.byte	0
 4064 0142 00       		.byte	0
 4065 0143 1C       		.uleb128 0x1c
 4066 0144 05       		.uleb128 0x5
 4067 0145 00       		.byte	0
 4068 0146 49       		.uleb128 0x49
 4069 0147 13       		.uleb128 0x13
 4070 0148 00       		.byte	0
 4071 0149 00       		.byte	0
 4072 014a 1D       		.uleb128 0x1d
 4073 014b 15       		.uleb128 0x15
 4074 014c 01       		.byte	0x1
 4075 014d 27       		.uleb128 0x27
 4076 014e 19       		.uleb128 0x19
 4077 014f 49       		.uleb128 0x49
 4078 0150 13       		.uleb128 0x13
 4079 0151 01       		.uleb128 0x1
 4080 0152 13       		.uleb128 0x13
 4081 0153 00       		.byte	0
 4082 0154 00       		.byte	0
 4083 0155 1E       		.uleb128 0x1e
 4084 0156 13       		.uleb128 0x13
 4085 0157 01       		.byte	0x1
 4086 0158 03       		.uleb128 0x3
 4087 0159 0E       		.uleb128 0xe
 4088 015a 0B       		.uleb128 0xb
 4089 015b 0B       		.uleb128 0xb
 4090 015c 3A       		.uleb128 0x3a
 4091 015d 0B       		.uleb128 0xb
 4092 015e 3B       		.uleb128 0x3b
 4093 015f 05       		.uleb128 0x5
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 152


 4094 0160 01       		.uleb128 0x1
 4095 0161 13       		.uleb128 0x13
 4096 0162 00       		.byte	0
 4097 0163 00       		.byte	0
 4098 0164 1F       		.uleb128 0x1f
 4099 0165 13       		.uleb128 0x13
 4100 0166 01       		.byte	0x1
 4101 0167 03       		.uleb128 0x3
 4102 0168 0E       		.uleb128 0xe
 4103 0169 0B       		.uleb128 0xb
 4104 016a 0B       		.uleb128 0xb
 4105 016b 3A       		.uleb128 0x3a
 4106 016c 0B       		.uleb128 0xb
 4107 016d 3B       		.uleb128 0x3b
 4108 016e 0B       		.uleb128 0xb
 4109 016f 01       		.uleb128 0x1
 4110 0170 13       		.uleb128 0x13
 4111 0171 00       		.byte	0
 4112 0172 00       		.byte	0
 4113 0173 20       		.uleb128 0x20
 4114 0174 2E       		.uleb128 0x2e
 4115 0175 00       		.byte	0
 4116 0176 03       		.uleb128 0x3
 4117 0177 0E       		.uleb128 0xe
 4118 0178 3A       		.uleb128 0x3a
 4119 0179 0B       		.uleb128 0xb
 4120 017a 3B       		.uleb128 0x3b
 4121 017b 05       		.uleb128 0x5
 4122 017c 27       		.uleb128 0x27
 4123 017d 19       		.uleb128 0x19
 4124 017e 20       		.uleb128 0x20
 4125 017f 0B       		.uleb128 0xb
 4126 0180 00       		.byte	0
 4127 0181 00       		.byte	0
 4128 0182 21       		.uleb128 0x21
 4129 0183 2E       		.uleb128 0x2e
 4130 0184 01       		.byte	0x1
 4131 0185 03       		.uleb128 0x3
 4132 0186 0E       		.uleb128 0xe
 4133 0187 3A       		.uleb128 0x3a
 4134 0188 0B       		.uleb128 0xb
 4135 0189 3B       		.uleb128 0x3b
 4136 018a 05       		.uleb128 0x5
 4137 018b 27       		.uleb128 0x27
 4138 018c 19       		.uleb128 0x19
 4139 018d 20       		.uleb128 0x20
 4140 018e 0B       		.uleb128 0xb
 4141 018f 01       		.uleb128 0x1
 4142 0190 13       		.uleb128 0x13
 4143 0191 00       		.byte	0
 4144 0192 00       		.byte	0
 4145 0193 22       		.uleb128 0x22
 4146 0194 05       		.uleb128 0x5
 4147 0195 00       		.byte	0
 4148 0196 03       		.uleb128 0x3
 4149 0197 0E       		.uleb128 0xe
 4150 0198 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 153


 4151 0199 0B       		.uleb128 0xb
 4152 019a 3B       		.uleb128 0x3b
 4153 019b 05       		.uleb128 0x5
 4154 019c 49       		.uleb128 0x49
 4155 019d 13       		.uleb128 0x13
 4156 019e 00       		.byte	0
 4157 019f 00       		.byte	0
 4158 01a0 23       		.uleb128 0x23
 4159 01a1 2E       		.uleb128 0x2e
 4160 01a2 00       		.byte	0
 4161 01a3 03       		.uleb128 0x3
 4162 01a4 0E       		.uleb128 0xe
 4163 01a5 3A       		.uleb128 0x3a
 4164 01a6 0B       		.uleb128 0xb
 4165 01a7 3B       		.uleb128 0x3b
 4166 01a8 0B       		.uleb128 0xb
 4167 01a9 27       		.uleb128 0x27
 4168 01aa 19       		.uleb128 0x19
 4169 01ab 20       		.uleb128 0x20
 4170 01ac 0B       		.uleb128 0xb
 4171 01ad 00       		.byte	0
 4172 01ae 00       		.byte	0
 4173 01af 24       		.uleb128 0x24
 4174 01b0 2E       		.uleb128 0x2e
 4175 01b1 01       		.byte	0x1
 4176 01b2 3F       		.uleb128 0x3f
 4177 01b3 19       		.uleb128 0x19
 4178 01b4 03       		.uleb128 0x3
 4179 01b5 0E       		.uleb128 0xe
 4180 01b6 3A       		.uleb128 0x3a
 4181 01b7 0B       		.uleb128 0xb
 4182 01b8 3B       		.uleb128 0x3b
 4183 01b9 0B       		.uleb128 0xb
 4184 01ba 27       		.uleb128 0x27
 4185 01bb 19       		.uleb128 0x19
 4186 01bc 8701     		.uleb128 0x87
 4187 01be 19       		.uleb128 0x19
 4188 01bf 11       		.uleb128 0x11
 4189 01c0 01       		.uleb128 0x1
 4190 01c1 12       		.uleb128 0x12
 4191 01c2 06       		.uleb128 0x6
 4192 01c3 40       		.uleb128 0x40
 4193 01c4 18       		.uleb128 0x18
 4194 01c5 9742     		.uleb128 0x2117
 4195 01c7 19       		.uleb128 0x19
 4196 01c8 01       		.uleb128 0x1
 4197 01c9 13       		.uleb128 0x13
 4198 01ca 00       		.byte	0
 4199 01cb 00       		.byte	0
 4200 01cc 25       		.uleb128 0x25
 4201 01cd 0B       		.uleb128 0xb
 4202 01ce 01       		.byte	0x1
 4203 01cf 11       		.uleb128 0x11
 4204 01d0 01       		.uleb128 0x1
 4205 01d1 12       		.uleb128 0x12
 4206 01d2 06       		.uleb128 0x6
 4207 01d3 01       		.uleb128 0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 154


 4208 01d4 13       		.uleb128 0x13
 4209 01d5 00       		.byte	0
 4210 01d6 00       		.byte	0
 4211 01d7 26       		.uleb128 0x26
 4212 01d8 34       		.uleb128 0x34
 4213 01d9 00       		.byte	0
 4214 01da 03       		.uleb128 0x3
 4215 01db 08       		.uleb128 0x8
 4216 01dc 3A       		.uleb128 0x3a
 4217 01dd 0B       		.uleb128 0xb
 4218 01de 3B       		.uleb128 0x3b
 4219 01df 0B       		.uleb128 0xb
 4220 01e0 49       		.uleb128 0x49
 4221 01e1 13       		.uleb128 0x13
 4222 01e2 02       		.uleb128 0x2
 4223 01e3 17       		.uleb128 0x17
 4224 01e4 00       		.byte	0
 4225 01e5 00       		.byte	0
 4226 01e6 27       		.uleb128 0x27
 4227 01e7 898201   		.uleb128 0x4109
 4228 01ea 01       		.byte	0x1
 4229 01eb 11       		.uleb128 0x11
 4230 01ec 01       		.uleb128 0x1
 4231 01ed 31       		.uleb128 0x31
 4232 01ee 13       		.uleb128 0x13
 4233 01ef 00       		.byte	0
 4234 01f0 00       		.byte	0
 4235 01f1 28       		.uleb128 0x28
 4236 01f2 8A8201   		.uleb128 0x410a
 4237 01f5 00       		.byte	0
 4238 01f6 02       		.uleb128 0x2
 4239 01f7 18       		.uleb128 0x18
 4240 01f8 9142     		.uleb128 0x2111
 4241 01fa 18       		.uleb128 0x18
 4242 01fb 00       		.byte	0
 4243 01fc 00       		.byte	0
 4244 01fd 29       		.uleb128 0x29
 4245 01fe 1D       		.uleb128 0x1d
 4246 01ff 01       		.byte	0x1
 4247 0200 31       		.uleb128 0x31
 4248 0201 13       		.uleb128 0x13
 4249 0202 11       		.uleb128 0x11
 4250 0203 01       		.uleb128 0x1
 4251 0204 12       		.uleb128 0x12
 4252 0205 06       		.uleb128 0x6
 4253 0206 58       		.uleb128 0x58
 4254 0207 0B       		.uleb128 0xb
 4255 0208 59       		.uleb128 0x59
 4256 0209 0B       		.uleb128 0xb
 4257 020a 01       		.uleb128 0x1
 4258 020b 13       		.uleb128 0x13
 4259 020c 00       		.byte	0
 4260 020d 00       		.byte	0
 4261 020e 2A       		.uleb128 0x2a
 4262 020f 05       		.uleb128 0x5
 4263 0210 00       		.byte	0
 4264 0211 31       		.uleb128 0x31
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 155


 4265 0212 13       		.uleb128 0x13
 4266 0213 02       		.uleb128 0x2
 4267 0214 17       		.uleb128 0x17
 4268 0215 00       		.byte	0
 4269 0216 00       		.byte	0
 4270 0217 2B       		.uleb128 0x2b
 4271 0218 05       		.uleb128 0x5
 4272 0219 00       		.byte	0
 4273 021a 31       		.uleb128 0x31
 4274 021b 13       		.uleb128 0x13
 4275 021c 1C       		.uleb128 0x1c
 4276 021d 0B       		.uleb128 0xb
 4277 021e 00       		.byte	0
 4278 021f 00       		.byte	0
 4279 0220 2C       		.uleb128 0x2c
 4280 0221 05       		.uleb128 0x5
 4281 0222 00       		.byte	0
 4282 0223 31       		.uleb128 0x31
 4283 0224 13       		.uleb128 0x13
 4284 0225 1C       		.uleb128 0x1c
 4285 0226 06       		.uleb128 0x6
 4286 0227 00       		.byte	0
 4287 0228 00       		.byte	0
 4288 0229 2D       		.uleb128 0x2d
 4289 022a 898201   		.uleb128 0x4109
 4290 022d 00       		.byte	0
 4291 022e 11       		.uleb128 0x11
 4292 022f 01       		.uleb128 0x1
 4293 0230 31       		.uleb128 0x31
 4294 0231 13       		.uleb128 0x13
 4295 0232 00       		.byte	0
 4296 0233 00       		.byte	0
 4297 0234 2E       		.uleb128 0x2e
 4298 0235 898201   		.uleb128 0x4109
 4299 0238 01       		.byte	0x1
 4300 0239 11       		.uleb128 0x11
 4301 023a 01       		.uleb128 0x1
 4302 023b 31       		.uleb128 0x31
 4303 023c 13       		.uleb128 0x13
 4304 023d 01       		.uleb128 0x1
 4305 023e 13       		.uleb128 0x13
 4306 023f 00       		.byte	0
 4307 0240 00       		.byte	0
 4308 0241 2F       		.uleb128 0x2f
 4309 0242 2E       		.uleb128 0x2e
 4310 0243 01       		.byte	0x1
 4311 0244 3F       		.uleb128 0x3f
 4312 0245 19       		.uleb128 0x19
 4313 0246 03       		.uleb128 0x3
 4314 0247 0E       		.uleb128 0xe
 4315 0248 3A       		.uleb128 0x3a
 4316 0249 0B       		.uleb128 0xb
 4317 024a 3B       		.uleb128 0x3b
 4318 024b 0B       		.uleb128 0xb
 4319 024c 27       		.uleb128 0x27
 4320 024d 19       		.uleb128 0x19
 4321 024e 11       		.uleb128 0x11
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 156


 4322 024f 01       		.uleb128 0x1
 4323 0250 12       		.uleb128 0x12
 4324 0251 06       		.uleb128 0x6
 4325 0252 40       		.uleb128 0x40
 4326 0253 18       		.uleb128 0x18
 4327 0254 9742     		.uleb128 0x2117
 4328 0256 19       		.uleb128 0x19
 4329 0257 01       		.uleb128 0x1
 4330 0258 13       		.uleb128 0x13
 4331 0259 00       		.byte	0
 4332 025a 00       		.byte	0
 4333 025b 30       		.uleb128 0x30
 4334 025c 05       		.uleb128 0x5
 4335 025d 00       		.byte	0
 4336 025e 03       		.uleb128 0x3
 4337 025f 0E       		.uleb128 0xe
 4338 0260 3A       		.uleb128 0x3a
 4339 0261 0B       		.uleb128 0xb
 4340 0262 3B       		.uleb128 0x3b
 4341 0263 0B       		.uleb128 0xb
 4342 0264 49       		.uleb128 0x49
 4343 0265 13       		.uleb128 0x13
 4344 0266 02       		.uleb128 0x2
 4345 0267 17       		.uleb128 0x17
 4346 0268 00       		.byte	0
 4347 0269 00       		.byte	0
 4348 026a 31       		.uleb128 0x31
 4349 026b 34       		.uleb128 0x34
 4350 026c 00       		.byte	0
 4351 026d 03       		.uleb128 0x3
 4352 026e 0E       		.uleb128 0xe
 4353 026f 3A       		.uleb128 0x3a
 4354 0270 0B       		.uleb128 0xb
 4355 0271 3B       		.uleb128 0x3b
 4356 0272 0B       		.uleb128 0xb
 4357 0273 49       		.uleb128 0x49
 4358 0274 13       		.uleb128 0x13
 4359 0275 02       		.uleb128 0x2
 4360 0276 17       		.uleb128 0x17
 4361 0277 00       		.byte	0
 4362 0278 00       		.byte	0
 4363 0279 32       		.uleb128 0x32
 4364 027a 0B       		.uleb128 0xb
 4365 027b 01       		.byte	0x1
 4366 027c 55       		.uleb128 0x55
 4367 027d 17       		.uleb128 0x17
 4368 027e 01       		.uleb128 0x1
 4369 027f 13       		.uleb128 0x13
 4370 0280 00       		.byte	0
 4371 0281 00       		.byte	0
 4372 0282 33       		.uleb128 0x33
 4373 0283 34       		.uleb128 0x34
 4374 0284 00       		.byte	0
 4375 0285 03       		.uleb128 0x3
 4376 0286 08       		.uleb128 0x8
 4377 0287 3A       		.uleb128 0x3a
 4378 0288 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 157


 4379 0289 3B       		.uleb128 0x3b
 4380 028a 0B       		.uleb128 0xb
 4381 028b 49       		.uleb128 0x49
 4382 028c 13       		.uleb128 0x13
 4383 028d 02       		.uleb128 0x2
 4384 028e 18       		.uleb128 0x18
 4385 028f 00       		.byte	0
 4386 0290 00       		.byte	0
 4387 0291 34       		.uleb128 0x34
 4388 0292 2E       		.uleb128 0x2e
 4389 0293 01       		.byte	0x1
 4390 0294 3F       		.uleb128 0x3f
 4391 0295 19       		.uleb128 0x19
 4392 0296 03       		.uleb128 0x3
 4393 0297 0E       		.uleb128 0xe
 4394 0298 3A       		.uleb128 0x3a
 4395 0299 0B       		.uleb128 0xb
 4396 029a 3B       		.uleb128 0x3b
 4397 029b 0B       		.uleb128 0xb
 4398 029c 27       		.uleb128 0x27
 4399 029d 19       		.uleb128 0x19
 4400 029e 49       		.uleb128 0x49
 4401 029f 13       		.uleb128 0x13
 4402 02a0 8701     		.uleb128 0x87
 4403 02a2 19       		.uleb128 0x19
 4404 02a3 11       		.uleb128 0x11
 4405 02a4 01       		.uleb128 0x1
 4406 02a5 12       		.uleb128 0x12
 4407 02a6 06       		.uleb128 0x6
 4408 02a7 40       		.uleb128 0x40
 4409 02a8 18       		.uleb128 0x18
 4410 02a9 9742     		.uleb128 0x2117
 4411 02ab 19       		.uleb128 0x19
 4412 02ac 01       		.uleb128 0x1
 4413 02ad 13       		.uleb128 0x13
 4414 02ae 00       		.byte	0
 4415 02af 00       		.byte	0
 4416 02b0 35       		.uleb128 0x35
 4417 02b1 1D       		.uleb128 0x1d
 4418 02b2 00       		.byte	0
 4419 02b3 31       		.uleb128 0x31
 4420 02b4 13       		.uleb128 0x13
 4421 02b5 11       		.uleb128 0x11
 4422 02b6 01       		.uleb128 0x1
 4423 02b7 12       		.uleb128 0x12
 4424 02b8 06       		.uleb128 0x6
 4425 02b9 58       		.uleb128 0x58
 4426 02ba 0B       		.uleb128 0xb
 4427 02bb 59       		.uleb128 0x59
 4428 02bc 0B       		.uleb128 0xb
 4429 02bd 00       		.byte	0
 4430 02be 00       		.byte	0
 4431 02bf 36       		.uleb128 0x36
 4432 02c0 1D       		.uleb128 0x1d
 4433 02c1 00       		.byte	0
 4434 02c2 31       		.uleb128 0x31
 4435 02c3 13       		.uleb128 0x13
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 158


 4436 02c4 11       		.uleb128 0x11
 4437 02c5 01       		.uleb128 0x1
 4438 02c6 12       		.uleb128 0x12
 4439 02c7 06       		.uleb128 0x6
 4440 02c8 58       		.uleb128 0x58
 4441 02c9 0B       		.uleb128 0xb
 4442 02ca 59       		.uleb128 0x59
 4443 02cb 05       		.uleb128 0x5
 4444 02cc 00       		.byte	0
 4445 02cd 00       		.byte	0
 4446 02ce 37       		.uleb128 0x37
 4447 02cf 34       		.uleb128 0x34
 4448 02d0 00       		.byte	0
 4449 02d1 03       		.uleb128 0x3
 4450 02d2 0E       		.uleb128 0xe
 4451 02d3 3A       		.uleb128 0x3a
 4452 02d4 0B       		.uleb128 0xb
 4453 02d5 3B       		.uleb128 0x3b
 4454 02d6 05       		.uleb128 0x5
 4455 02d7 49       		.uleb128 0x49
 4456 02d8 13       		.uleb128 0x13
 4457 02d9 3F       		.uleb128 0x3f
 4458 02da 19       		.uleb128 0x19
 4459 02db 3C       		.uleb128 0x3c
 4460 02dc 19       		.uleb128 0x19
 4461 02dd 00       		.byte	0
 4462 02de 00       		.byte	0
 4463 02df 38       		.uleb128 0x38
 4464 02e0 34       		.uleb128 0x34
 4465 02e1 00       		.byte	0
 4466 02e2 03       		.uleb128 0x3
 4467 02e3 0E       		.uleb128 0xe
 4468 02e4 3A       		.uleb128 0x3a
 4469 02e5 0B       		.uleb128 0xb
 4470 02e6 3B       		.uleb128 0x3b
 4471 02e7 0B       		.uleb128 0xb
 4472 02e8 49       		.uleb128 0x49
 4473 02e9 13       		.uleb128 0x13
 4474 02ea 3F       		.uleb128 0x3f
 4475 02eb 19       		.uleb128 0x19
 4476 02ec 3C       		.uleb128 0x3c
 4477 02ed 19       		.uleb128 0x19
 4478 02ee 00       		.byte	0
 4479 02ef 00       		.byte	0
 4480 02f0 39       		.uleb128 0x39
 4481 02f1 34       		.uleb128 0x34
 4482 02f2 00       		.byte	0
 4483 02f3 03       		.uleb128 0x3
 4484 02f4 0E       		.uleb128 0xe
 4485 02f5 3A       		.uleb128 0x3a
 4486 02f6 0B       		.uleb128 0xb
 4487 02f7 3B       		.uleb128 0x3b
 4488 02f8 0B       		.uleb128 0xb
 4489 02f9 49       		.uleb128 0x49
 4490 02fa 13       		.uleb128 0x13
 4491 02fb 3F       		.uleb128 0x3f
 4492 02fc 19       		.uleb128 0x19
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 159


 4493 02fd 02       		.uleb128 0x2
 4494 02fe 18       		.uleb128 0x18
 4495 02ff 00       		.byte	0
 4496 0300 00       		.byte	0
 4497 0301 3A       		.uleb128 0x3a
 4498 0302 2E       		.uleb128 0x2e
 4499 0303 00       		.byte	0
 4500 0304 3F       		.uleb128 0x3f
 4501 0305 19       		.uleb128 0x19
 4502 0306 3C       		.uleb128 0x3c
 4503 0307 19       		.uleb128 0x19
 4504 0308 6E       		.uleb128 0x6e
 4505 0309 0E       		.uleb128 0xe
 4506 030a 03       		.uleb128 0x3
 4507 030b 0E       		.uleb128 0xe
 4508 030c 3A       		.uleb128 0x3a
 4509 030d 0B       		.uleb128 0xb
 4510 030e 3B       		.uleb128 0x3b
 4511 030f 0B       		.uleb128 0xb
 4512 0310 00       		.byte	0
 4513 0311 00       		.byte	0
 4514 0312 3B       		.uleb128 0x3b
 4515 0313 2E       		.uleb128 0x2e
 4516 0314 00       		.byte	0
 4517 0315 3F       		.uleb128 0x3f
 4518 0316 19       		.uleb128 0x19
 4519 0317 3C       		.uleb128 0x3c
 4520 0318 19       		.uleb128 0x19
 4521 0319 6E       		.uleb128 0x6e
 4522 031a 0E       		.uleb128 0xe
 4523 031b 03       		.uleb128 0x3
 4524 031c 0E       		.uleb128 0xe
 4525 031d 3A       		.uleb128 0x3a
 4526 031e 0B       		.uleb128 0xb
 4527 031f 3B       		.uleb128 0x3b
 4528 0320 05       		.uleb128 0x5
 4529 0321 00       		.byte	0
 4530 0322 00       		.byte	0
 4531 0323 3C       		.uleb128 0x3c
 4532 0324 2E       		.uleb128 0x2e
 4533 0325 00       		.byte	0
 4534 0326 3F       		.uleb128 0x3f
 4535 0327 19       		.uleb128 0x19
 4536 0328 3C       		.uleb128 0x3c
 4537 0329 19       		.uleb128 0x19
 4538 032a 6E       		.uleb128 0x6e
 4539 032b 0E       		.uleb128 0xe
 4540 032c 03       		.uleb128 0x3
 4541 032d 0E       		.uleb128 0xe
 4542 032e 00       		.byte	0
 4543 032f 00       		.byte	0
 4544 0330 3D       		.uleb128 0x3d
 4545 0331 2E       		.uleb128 0x2e
 4546 0332 00       		.byte	0
 4547 0333 3F       		.uleb128 0x3f
 4548 0334 19       		.uleb128 0x19
 4549 0335 3C       		.uleb128 0x3c
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 160


 4550 0336 19       		.uleb128 0x19
 4551 0337 6E       		.uleb128 0x6e
 4552 0338 0E       		.uleb128 0xe
 4553 0339 03       		.uleb128 0x3
 4554 033a 0E       		.uleb128 0xe
 4555 033b 3A       		.uleb128 0x3a
 4556 033c 0B       		.uleb128 0xb
 4557 033d 3B       		.uleb128 0x3b
 4558 033e 0B       		.uleb128 0xb
 4559 033f 6E       		.uleb128 0x6e
 4560 0340 0E       		.uleb128 0xe
 4561 0341 00       		.byte	0
 4562 0342 00       		.byte	0
 4563 0343 00       		.byte	0
 4564              		.section	.debug_loc,"",%progbits
 4565              	.Ldebug_loc0:
 4566              	.LLST0:
 4567 0000 16000000 		.4byte	.LVL1
 4568 0004 1A000000 		.4byte	.LVL2
 4569 0008 0200     		.2byte	0x2
 4570 000a 30       		.byte	0x30
 4571 000b 9F       		.byte	0x9f
 4572 000c 1A000000 		.4byte	.LVL2
 4573 0010 58000000 		.4byte	.LFE660
 4574 0014 0100     		.2byte	0x1
 4575 0016 54       		.byte	0x54
 4576 0017 00000000 		.4byte	0
 4577 001b 00000000 		.4byte	0
 4578              	.LLST1:
 4579 001f 36000000 		.4byte	.LVL5
 4580 0023 3C000000 		.4byte	.LVL6
 4581 0027 0200     		.2byte	0x2
 4582 0029 30       		.byte	0x30
 4583 002a 9F       		.byte	0x9f
 4584 002b 00000000 		.4byte	0
 4585 002f 00000000 		.4byte	0
 4586              	.LLST2:
 4587 0033 36000000 		.4byte	.LVL5
 4588 0037 3C000000 		.4byte	.LVL6
 4589 003b 0200     		.2byte	0x2
 4590 003d 31       		.byte	0x31
 4591 003e 9F       		.byte	0x9f
 4592 003f 00000000 		.4byte	0
 4593 0043 00000000 		.4byte	0
 4594              	.LLST3:
 4595 0047 36000000 		.4byte	.LVL5
 4596 004b 3C000000 		.4byte	.LVL6
 4597 004f 0600     		.2byte	0x6
 4598 0051 0C       		.byte	0xc
 4599 0052 80003240 		.4byte	0x40320080
 4600 0056 9F       		.byte	0x9f
 4601 0057 00000000 		.4byte	0
 4602 005b 00000000 		.4byte	0
 4603              	.LLST4:
 4604 005f 00000000 		.4byte	.LVL7
 4605 0063 09000000 		.4byte	.LVL8-1
 4606 0067 0100     		.2byte	0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 161


 4607 0069 50       		.byte	0x50
 4608 006a 09000000 		.4byte	.LVL8-1
 4609 006e 2C000000 		.4byte	.LFE661
 4610 0072 0400     		.2byte	0x4
 4611 0074 F3       		.byte	0xf3
 4612 0075 01       		.uleb128 0x1
 4613 0076 50       		.byte	0x50
 4614 0077 9F       		.byte	0x9f
 4615 0078 00000000 		.4byte	0
 4616 007c 00000000 		.4byte	0
 4617              	.LLST5:
 4618 0080 00000000 		.4byte	.LVL7
 4619 0084 09000000 		.4byte	.LVL8-1
 4620 0088 0100     		.2byte	0x1
 4621 008a 51       		.byte	0x51
 4622 008b 09000000 		.4byte	.LVL8-1
 4623 008f 2C000000 		.4byte	.LFE661
 4624 0093 0400     		.2byte	0x4
 4625 0095 F3       		.byte	0xf3
 4626 0096 01       		.uleb128 0x1
 4627 0097 51       		.byte	0x51
 4628 0098 9F       		.byte	0x9f
 4629 0099 00000000 		.4byte	0
 4630 009d 00000000 		.4byte	0
 4631              	.LLST6:
 4632 00a1 0C000000 		.4byte	.LVL9
 4633 00a5 16000000 		.4byte	.LVL10
 4634 00a9 0100     		.2byte	0x1
 4635 00ab 50       		.byte	0x50
 4636 00ac 16000000 		.4byte	.LVL10
 4637 00b0 19000000 		.4byte	.LVL11-1
 4638 00b4 0100     		.2byte	0x1
 4639 00b6 51       		.byte	0x51
 4640 00b7 19000000 		.4byte	.LVL11-1
 4641 00bb 28000000 		.4byte	.LVL13
 4642 00bf 0100     		.2byte	0x1
 4643 00c1 55       		.byte	0x55
 4644 00c2 00000000 		.4byte	0
 4645 00c6 00000000 		.4byte	0
 4646              	.LLST7:
 4647 00ca 00000000 		.4byte	.LVL20
 4648 00ce 06000000 		.4byte	.LVL21
 4649 00d2 0100     		.2byte	0x1
 4650 00d4 50       		.byte	0x50
 4651 00d5 06000000 		.4byte	.LVL21
 4652 00d9 72000000 		.4byte	.LVL34
 4653 00dd 0100     		.2byte	0x1
 4654 00df 56       		.byte	0x56
 4655 00e0 72000000 		.4byte	.LVL34
 4656 00e4 7C000000 		.4byte	.LFE664
 4657 00e8 0400     		.2byte	0x4
 4658 00ea F3       		.byte	0xf3
 4659 00eb 01       		.uleb128 0x1
 4660 00ec 50       		.byte	0x50
 4661 00ed 9F       		.byte	0x9f
 4662 00ee 00000000 		.4byte	0
 4663 00f2 00000000 		.4byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 162


 4664              	.LLST8:
 4665 00f6 18000000 		.4byte	.LVL23
 4666 00fa 20000000 		.4byte	.LVL24
 4667 00fe 0200     		.2byte	0x2
 4668 0100 37       		.byte	0x37
 4669 0101 9F       		.byte	0x9f
 4670 0102 20000000 		.4byte	.LVL24
 4671 0106 5F000000 		.4byte	.LVL30-1
 4672 010a 0100     		.2byte	0x1
 4673 010c 50       		.byte	0x50
 4674 010d 60000000 		.4byte	.LVL30
 4675 0111 64000000 		.4byte	.LVL31
 4676 0115 0100     		.2byte	0x1
 4677 0117 55       		.byte	0x55
 4678 0118 64000000 		.4byte	.LVL31
 4679 011c 6C000000 		.4byte	.LVL32
 4680 0120 0100     		.2byte	0x1
 4681 0122 50       		.byte	0x50
 4682 0123 00000000 		.4byte	0
 4683 0127 00000000 		.4byte	0
 4684              	.LLST9:
 4685 012b 18000000 		.4byte	.LVL23
 4686 012f 20000000 		.4byte	.LVL24
 4687 0133 0200     		.2byte	0x2
 4688 0135 30       		.byte	0x30
 4689 0136 9F       		.byte	0x9f
 4690 0137 38000000 		.4byte	.LVL25
 4691 013b 58000000 		.4byte	.LVL29
 4692 013f 0800     		.2byte	0x8
 4693 0141 F5       		.byte	0xf5
 4694 0142 4F       		.uleb128 0x4f
 4695 0143 2C       		.uleb128 0x2c
 4696 0144 F7       		.byte	0xf7
 4697 0145 25       		.uleb128 0x25
 4698 0146 F7       		.byte	0xf7
 4699 0147 00       		.uleb128 0
 4700 0148 9F       		.byte	0x9f
 4701 0149 58000000 		.4byte	.LVL29
 4702 014d 5F000000 		.4byte	.LVL30-1
 4703 0151 0200     		.2byte	0x2
 4704 0153 90       		.byte	0x90
 4705 0154 4F       		.uleb128 0x4f
 4706 0155 00000000 		.4byte	0
 4707 0159 00000000 		.4byte	0
 4708              	.LLST10:
 4709 015d 18000000 		.4byte	.LVL23
 4710 0161 20000000 		.4byte	.LVL24
 4711 0165 0200     		.2byte	0x2
 4712 0167 39       		.byte	0x39
 4713 0168 9F       		.byte	0x9f
 4714 0169 20000000 		.4byte	.LVL24
 4715 016d 60000000 		.4byte	.LVL30
 4716 0171 0100     		.2byte	0x1
 4717 0173 55       		.byte	0x55
 4718 0174 60000000 		.4byte	.LVL30
 4719 0178 64000000 		.4byte	.LVL31
 4720 017c 0300     		.2byte	0x3
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 163


 4721 017e 75       		.byte	0x75
 4722 017f 02       		.sleb128 2
 4723 0180 9F       		.byte	0x9f
 4724 0181 64000000 		.4byte	.LVL31
 4725 0185 72000000 		.4byte	.LVL34
 4726 0189 0100     		.2byte	0x1
 4727 018b 55       		.byte	0x55
 4728 018c 00000000 		.4byte	0
 4729 0190 00000000 		.4byte	0
 4730              	.LLST11:
 4731 0194 18000000 		.4byte	.LVL23
 4732 0198 20000000 		.4byte	.LVL24
 4733 019c 0200     		.2byte	0x2
 4734 019e 30       		.byte	0x30
 4735 019f 9F       		.byte	0x9f
 4736 01a0 4A000000 		.4byte	.LVL27
 4737 01a4 4E000000 		.4byte	.LVL28
 4738 01a8 0800     		.2byte	0x8
 4739 01aa F5       		.byte	0xf5
 4740 01ab 4E       		.uleb128 0x4e
 4741 01ac 2C       		.uleb128 0x2c
 4742 01ad F7       		.byte	0xf7
 4743 01ae 25       		.uleb128 0x25
 4744 01af F7       		.byte	0xf7
 4745 01b0 00       		.uleb128 0
 4746 01b1 9F       		.byte	0x9f
 4747 01b2 4E000000 		.4byte	.LVL28
 4748 01b6 5F000000 		.4byte	.LVL30-1
 4749 01ba 0200     		.2byte	0x2
 4750 01bc 90       		.byte	0x90
 4751 01bd 4E       		.uleb128 0x4e
 4752 01be 00000000 		.4byte	0
 4753 01c2 00000000 		.4byte	0
 4754              	.LLST12:
 4755 01c6 18000000 		.4byte	.LVL23
 4756 01ca 20000000 		.4byte	.LVL24
 4757 01ce 0200     		.2byte	0x2
 4758 01d0 30       		.byte	0x30
 4759 01d1 9F       		.byte	0x9f
 4760 01d2 20000000 		.4byte	.LVL24
 4761 01d6 3A000000 		.4byte	.LVL26
 4762 01da 0100     		.2byte	0x1
 4763 01dc 54       		.byte	0x54
 4764 01dd 3A000000 		.4byte	.LVL26
 4765 01e1 60000000 		.4byte	.LVL30
 4766 01e5 0300     		.2byte	0x3
 4767 01e7 74       		.byte	0x74
 4768 01e8 7F       		.sleb128 -1
 4769 01e9 9F       		.byte	0x9f
 4770 01ea 60000000 		.4byte	.LVL30
 4771 01ee 72000000 		.4byte	.LVL34
 4772 01f2 0100     		.2byte	0x1
 4773 01f4 54       		.byte	0x54
 4774 01f5 00000000 		.4byte	0
 4775 01f9 00000000 		.4byte	0
 4776              	.LLST13:
 4777 01fd 00000000 		.4byte	.LVL35
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 164


 4778 0201 0C000000 		.4byte	.LVL37
 4779 0205 0100     		.2byte	0x1
 4780 0207 50       		.byte	0x50
 4781 0208 0C000000 		.4byte	.LVL37
 4782 020c 0F000000 		.4byte	.LVL38-1
 4783 0210 0100     		.2byte	0x1
 4784 0212 52       		.byte	0x52
 4785 0213 0F000000 		.4byte	.LVL38-1
 4786 0217 2C000000 		.4byte	.LFE665
 4787 021b 0400     		.2byte	0x4
 4788 021d F3       		.byte	0xf3
 4789 021e 01       		.uleb128 0x1
 4790 021f 50       		.byte	0x50
 4791 0220 9F       		.byte	0x9f
 4792 0221 00000000 		.4byte	0
 4793 0225 00000000 		.4byte	0
 4794              	.LLST14:
 4795 0229 00000000 		.4byte	.LVL35
 4796 022d 0A000000 		.4byte	.LVL36
 4797 0231 0100     		.2byte	0x1
 4798 0233 51       		.byte	0x51
 4799 0234 0A000000 		.4byte	.LVL36
 4800 0238 0F000000 		.4byte	.LVL38-1
 4801 023c 0100     		.2byte	0x1
 4802 023e 53       		.byte	0x53
 4803 023f 0F000000 		.4byte	.LVL38-1
 4804 0243 2C000000 		.4byte	.LFE665
 4805 0247 0400     		.2byte	0x4
 4806 0249 F3       		.byte	0xf3
 4807 024a 01       		.uleb128 0x1
 4808 024b 51       		.byte	0x51
 4809 024c 9F       		.byte	0x9f
 4810 024d 00000000 		.4byte	0
 4811 0251 00000000 		.4byte	0
 4812              	.LLST15:
 4813 0255 0C000000 		.4byte	.LVL41
 4814 0259 16000000 		.4byte	.LVL42
 4815 025d 0100     		.2byte	0x1
 4816 025f 53       		.byte	0x53
 4817 0260 00000000 		.4byte	0
 4818 0264 00000000 		.4byte	0
 4819              	.LLST16:
 4820 0268 2C000000 		.4byte	.LVL43
 4821 026c 36000000 		.4byte	.LVL44
 4822 0270 0200     		.2byte	0x2
 4823 0272 30       		.byte	0x30
 4824 0273 9F       		.byte	0x9f
 4825 0274 00000000 		.4byte	0
 4826 0278 00000000 		.4byte	0
 4827              	.LLST17:
 4828 027c 2C000000 		.4byte	.LVL43
 4829 0280 36000000 		.4byte	.LVL44
 4830 0284 0600     		.2byte	0x6
 4831 0286 0C       		.byte	0xc
 4832 0287 80063240 		.4byte	0x40320680
 4833 028b 9F       		.byte	0x9f
 4834 028c 00000000 		.4byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 165


 4835 0290 00000000 		.4byte	0
 4836              	.LLST18:
 4837 0294 3C000000 		.4byte	.LVL45
 4838 0298 46000000 		.4byte	.LVL46
 4839 029c 0100     		.2byte	0x1
 4840 029e 53       		.byte	0x53
 4841 029f 00000000 		.4byte	0
 4842 02a3 00000000 		.4byte	0
 4843              	.LLST19:
 4844 02a7 58000000 		.4byte	.LVL48
 4845 02ab 5E000000 		.4byte	.LVL49
 4846 02af 0200     		.2byte	0x2
 4847 02b1 31       		.byte	0x31
 4848 02b2 9F       		.byte	0x9f
 4849 02b3 00000000 		.4byte	0
 4850 02b7 00000000 		.4byte	0
 4851              	.LLST20:
 4852 02bb 58000000 		.4byte	.LVL48
 4853 02bf 5E000000 		.4byte	.LVL49
 4854 02c3 0200     		.2byte	0x2
 4855 02c5 32       		.byte	0x32
 4856 02c6 9F       		.byte	0x9f
 4857 02c7 00000000 		.4byte	0
 4858 02cb 00000000 		.4byte	0
 4859              	.LLST21:
 4860 02cf 58000000 		.4byte	.LVL48
 4861 02d3 5E000000 		.4byte	.LVL49
 4862 02d7 0600     		.2byte	0x6
 4863 02d9 0C       		.byte	0xc
 4864 02da 80043240 		.4byte	0x40320480
 4865 02de 9F       		.byte	0x9f
 4866 02df 00000000 		.4byte	0
 4867 02e3 00000000 		.4byte	0
 4868              	.LLST22:
 4869 02e7 64000000 		.4byte	.LVL50
 4870 02eb 68000000 		.4byte	.LVL51
 4871 02ef 0200     		.2byte	0x2
 4872 02f1 31       		.byte	0x31
 4873 02f2 9F       		.byte	0x9f
 4874 02f3 68000000 		.4byte	.LVL51
 4875 02f7 E4000000 		.4byte	.LFE666
 4876 02fb 0100     		.2byte	0x1
 4877 02fd 54       		.byte	0x54
 4878 02fe 00000000 		.4byte	0
 4879 0302 00000000 		.4byte	0
 4880              		.section	.debug_aranges,"",%progbits
 4881 0000 4C000000 		.4byte	0x4c
 4882 0004 0200     		.2byte	0x2
 4883 0006 00000000 		.4byte	.Ldebug_info0
 4884 000a 04       		.byte	0x4
 4885 000b 00       		.byte	0
 4886 000c 0000     		.2byte	0
 4887 000e 0000     		.2byte	0
 4888 0010 00000000 		.4byte	.LFB660
 4889 0014 58000000 		.4byte	.LFE660-.LFB660
 4890 0018 00000000 		.4byte	.LFB661
 4891 001c 2C000000 		.4byte	.LFE661-.LFB661
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 166


 4892 0020 00000000 		.4byte	.LFB662
 4893 0024 1E000000 		.4byte	.LFE662-.LFB662
 4894 0028 00000000 		.4byte	.LFB663
 4895 002c 14000000 		.4byte	.LFE663-.LFB663
 4896 0030 00000000 		.4byte	.LFB664
 4897 0034 7C000000 		.4byte	.LFE664-.LFB664
 4898 0038 00000000 		.4byte	.LFB665
 4899 003c 2C000000 		.4byte	.LFE665-.LFB665
 4900 0040 00000000 		.4byte	.LFB666
 4901 0044 E4000000 		.4byte	.LFE666-.LFB666
 4902 0048 00000000 		.4byte	0
 4903 004c 00000000 		.4byte	0
 4904              		.section	.debug_ranges,"",%progbits
 4905              	.Ldebug_ranges0:
 4906 0000 18000000 		.4byte	.LBB34
 4907 0004 1A000000 		.4byte	.LBE34
 4908 0008 1E000000 		.4byte	.LBB35
 4909 000c 68000000 		.4byte	.LBE35
 4910 0010 00000000 		.4byte	0
 4911 0014 00000000 		.4byte	0
 4912 0018 00000000 		.4byte	.LFB660
 4913 001c 58000000 		.4byte	.LFE660
 4914 0020 00000000 		.4byte	.LFB661
 4915 0024 2C000000 		.4byte	.LFE661
 4916 0028 00000000 		.4byte	.LFB662
 4917 002c 1E000000 		.4byte	.LFE662
 4918 0030 00000000 		.4byte	.LFB663
 4919 0034 14000000 		.4byte	.LFE663
 4920 0038 00000000 		.4byte	.LFB664
 4921 003c 7C000000 		.4byte	.LFE664
 4922 0040 00000000 		.4byte	.LFB665
 4923 0044 2C000000 		.4byte	.LFE665
 4924 0048 00000000 		.4byte	.LFB666
 4925 004c E4000000 		.4byte	.LFE666
 4926 0050 00000000 		.4byte	0
 4927 0054 00000000 		.4byte	0
 4928              		.section	.debug_line,"",%progbits
 4929              	.Ldebug_line0:
 4930 0000 0C070000 		.section	.debug_str,"MS",%progbits,1
 4930      0200DC05 
 4930      00000201 
 4930      FB0E0D00 
 4930      01010101 
 4931              	.LASF138:
 4932 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4932      696E7465 
 4932      72727570 
 4932      74735F35 
 4932      5F495251 
 4933              	.LASF63:
 4934 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 4934      735F696E 
 4934      74657272 
 4934      75707473 
 4934      5F647730 
 4935              	.LASF204:
 4936 0032 52455345 		.ascii	"RESERVED\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 167


 4936      52564544 
 4936      00
 4937              	.LASF212:
 4938 003b 5644445F 		.ascii	"VDD_ACTIVE\000"
 4938      41435449 
 4938      564500
 4939              	.LASF208:
 4940 0046 494E5452 		.ascii	"INTR_CAUSE0\000"
 4940      5F434155 
 4940      53453000 
 4941              	.LASF209:
 4942 0052 494E5452 		.ascii	"INTR_CAUSE1\000"
 4942      5F434155 
 4942      53453100 
 4943              	.LASF210:
 4944 005e 494E5452 		.ascii	"INTR_CAUSE2\000"
 4944      5F434155 
 4944      53453200 
 4945              	.LASF343:
 4946 006a 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 4946      625F7363 
 4946      625F7370 
 4946      695F6861 
 4946      6E646C65 
 4947              	.LASF124:
 4948 0088 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4948      6D5F315F 
 4948      696E7465 
 4948      72727570 
 4948      74735F31 
 4949              	.LASF381:
 4950 00a3 73746F70 		.ascii	"stopInputMode\000"
 4950      496E7075 
 4950      744D6F64 
 4950      6500
 4951              	.LASF433:
 4952 00b1 53746172 		.ascii	"Start_Oxymeter\000"
 4952      745F4F78 
 4952      796D6574 
 4952      657200
 4953              	.LASF455:
 4954 00c0 6D61696E 		.ascii	"main_cm4.c\000"
 4954      5F636D34 
 4954      2E6300
 4955              	.LASF418:
 4956 00cb 63795F64 		.ascii	"cy_device\000"
 4956      65766963 
 4956      6500
 4957              	.LASF143:
 4958 00d5 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4958      696E7465 
 4958      72727570 
 4958      74735F31 
 4958      305F4952 
 4959              	.LASF345:
 4960 00ec 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 4960      74635F73 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 168


 4960      63625F73 
 4960      70695F63 
 4960      6F6E7465 
 4961              	.LASF291:
 4962 0103 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4962      73436D30 
 4962      436C6F63 
 4962      6B43746C 
 4962      4F666673 
 4963              	.LASF68:
 4964 011a 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4964      735F696E 
 4964      74657272 
 4964      75707473 
 4964      5F647730 
 4965              	.LASF324:
 4966 0136 6D617374 		.ascii	"masterStatus\000"
 4966      65725374 
 4966      61747573 
 4966      00
 4967              	.LASF420:
 4968 0143 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 4968      494E4B5F 
 4968      5350494D 
 4968      5F636F6E 
 4968      74657874 
 4969              	.LASF55:
 4970 0158 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4970      335F696E 
 4970      74657272 
 4970      7570745F 
 4970      4952516E 
 4971              	.LASF443:
 4972 016d 4755495F 		.ascii	"GUI_SetPenSize\000"
 4972      53657450 
 4972      656E5369 
 4972      7A6500
 4973              	.LASF85:
 4974 017c 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4974      735F696E 
 4974      74657272 
 4974      75707473 
 4974      5F647731 
 4975              	.LASF357:
 4976 0198 74785374 		.ascii	"txStatus\000"
 4976      61747573 
 4976      00
 4977              	.LASF223:
 4978 01a1 70657269 		.ascii	"periBase\000"
 4978      42617365 
 4978      00
 4979              	.LASF314:
 4980 01aa 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4980      74635F73 
 4980      7973696E 
 4980      745F7400 
 4981              	.LASF434:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 169


 4982 01ba 4D41585F 		.ascii	"MAX_ReadFIFO\000"
 4982      52656164 
 4982      4649464F 
 4982      00
 4983              	.LASF222:
 4984 01c7 666C6173 		.ascii	"flashcBase\000"
 4984      68634261 
 4984      736500
 4985              	.LASF91:
 4986 01d2 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4986      735F696E 
 4986      74657272 
 4986      75707473 
 4986      5F647731 
 4987              	.LASF269:
 4988 01ef 64774368 		.ascii	"dwChSize\000"
 4988      53697A65 
 4988      00
 4989              	.LASF439:
 4990 01f8 4755495F 		.ascii	"GUI_SetBkColor\000"
 4990      53657442 
 4990      6B436F6C 
 4990      6F7200
 4991              	.LASF40:
 4992 0207 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4992      735F696E 
 4992      74657272 
 4992      75707473 
 4992      5F697063 
 4993              	.LASF427:
 4994 0223 696D6167 		.ascii	"imageBufferCache\000"
 4994      65427566 
 4994      66657243 
 4994      61636865 
 4994      00
 4995              	.LASF173:
 4996 0234 756E7369 		.ascii	"unsigned int\000"
 4996      676E6564 
 4996      20696E74 
 4996      00
 4997              	.LASF319:
 4998 0241 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 4998      625F7363 
 4998      625F6932 
 4998      635F6861 
 4998      6E646C65 
 4999              	.LASF47:
 5000 025f 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 5000      735F696E 
 5000      74657272 
 5000      75707473 
 5000      5F697063 
 5001              	.LASF407:
 5002 027c 706F7765 		.ascii	"powerCycle\000"
 5002      72437963 
 5002      6C6500
 5003              	.LASF251:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 170


 5004 0287 736D6966 		.ascii	"smifDeviceNr\000"
 5004      44657669 
 5004      63654E72 
 5004      00
 5005              	.LASF281:
 5006 0294 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 5006      44697643 
 5006      6D645061 
 5006      54797065 
 5006      53656C50 
 5007              	.LASF116:
 5008 02ab 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 5008      6D5F315F 
 5008      696E7465 
 5008      72727570 
 5008      74735F37 
 5009              	.LASF327:
 5010 02c5 6D617374 		.ascii	"masterBuffer\000"
 5010      65724275 
 5010      66666572 
 5010      00
 5011              	.LASF352:
 5012 02d2 74784275 		.ascii	"txBufIdx\000"
 5012      66496478 
 5012      00
 5013              	.LASF141:
 5014 02db 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 5014      696E7465 
 5014      72727570 
 5014      74735F38 
 5014      5F495251 
 5015              	.LASF380:
 5016 02f1 73746172 		.ascii	"startInput\000"
 5016      74496E70 
 5016      757400
 5017              	.LASF77:
 5018 02fc 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 5018      735F696E 
 5018      74657272 
 5018      75707473 
 5018      5F647731 
 5019              	.LASF424:
 5020 0318 424D495F 		.ascii	"BMI_I2C_context\000"
 5020      4932435F 
 5020      636F6E74 
 5020      65787400 
 5021              	.LASF167:
 5022 0328 5F5F696E 		.ascii	"__int32_t\000"
 5022      7433325F 
 5022      7400
 5023              	.LASF34:
 5024 0332 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 5024      5F696E74 
 5024      65727275 
 5024      70745F63 
 5024      7462735F 
 5025              	.LASF247:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 171


 5026 034b 73727373 		.ascii	"srssNumClkpath\000"
 5026      4E756D43 
 5026      6C6B7061 
 5026      746800
 5027              	.LASF221:
 5028 035a 63707573 		.ascii	"cpussBase\000"
 5028      73426173 
 5028      6500
 5029              	.LASF337:
 5030 0364 736C6176 		.ascii	"slaveRxBuffer\000"
 5030      65527842 
 5030      75666665 
 5030      7200
 5031              	.LASF238:
 5032 0372 70657269 		.ascii	"periVersion\000"
 5032      56657273 
 5032      696F6E00 
 5033              	.LASF31:
 5034 037e 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 5034      5F696E74 
 5034      65727275 
 5034      70745F6D 
 5034      63776474 
 5035              	.LASF395:
 5036 039a 5F5F4953 		.ascii	"__ISB\000"
 5036      4200
 5037              	.LASF13:
 5038 03a0 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 5038      5F696E74 
 5038      65727275 
 5038      7074735F 
 5038      6770696F 
 5039              	.LASF341:
 5040 03bc 63624164 		.ascii	"cbAddr\000"
 5040      647200
 5041              	.LASF74:
 5042 03c3 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 5042      735F696E 
 5042      74657272 
 5042      75707473 
 5042      5F647730 
 5043              	.LASF316:
 5044 03e0 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 5044      43425F49 
 5044      32435F41 
 5044      434B00
 5045              	.LASF382:
 5046 03ef 73746F70 		.ascii	"stopInput\000"
 5046      496E7075 
 5046      7400
 5047              	.LASF360:
 5048 03f9 72785269 		.ascii	"rxRingBufSize\000"
 5048      6E674275 
 5048      6653697A 
 5048      6500
 5049              	.LASF26:
 5050 0407 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 172


 5050      5F696E74 
 5050      65727275 
 5050      70745F67 
 5050      70696F5F 
 5051              	.LASF150:
 5052 0420 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 5052      6F73735F 
 5052      696E7465 
 5052      72727570 
 5052      745F6932 
 5053              	.LASF130:
 5054 043b 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 5054      6D5F315F 
 5054      696E7465 
 5054      72727570 
 5054      74735F32 
 5055              	.LASF28:
 5056 0456 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 5056      6D705F69 
 5056      6E746572 
 5056      72757074 
 5056      5F495251 
 5057              	.LASF277:
 5058 046c 70657269 		.ascii	"periTrGrSize\000"
 5058      54724772 
 5058      53697A65 
 5058      00
 5059              	.LASF108:
 5060 0479 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 5060      6D5F305F 
 5060      696E7465 
 5060      72727570 
 5060      74735F37 
 5061              	.LASF396:
 5062 0493 5F5F4453 		.ascii	"__DSB\000"
 5062      4200
 5063              	.LASF280:
 5064 0499 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 5064      44697643 
 5064      6D645061 
 5064      44697653 
 5064      656C506F 
 5065              	.LASF199:
 5066 04af 494E5452 		.ascii	"INTR_SET\000"
 5066      5F534554 
 5066      00
 5067              	.LASF257:
 5068 04b8 63727970 		.ascii	"cryptoMemSize\000"
 5068      746F4D65 
 5068      6D53697A 
 5068      6500
 5069              	.LASF303:
 5070 04c6 63707573 		.ascii	"cpussRam1Ctl0\000"
 5070      7352616D 
 5070      3143746C 
 5070      3000
 5071              	.LASF392:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 173


 5072 04d4 63795F65 		.ascii	"cy_eink_update_t\000"
 5072      696E6B5F 
 5072      75706461 
 5072      74655F74 
 5072      00
 5073              	.LASF305:
 5074 04e5 69706353 		.ascii	"ipcStructSize\000"
 5074      74727563 
 5074      7453697A 
 5074      6500
 5075              	.LASF317:
 5076 04f3 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 5076      43425F49 
 5076      32435F4E 
 5076      414B00
 5077              	.LASF245:
 5078 0502 63707573 		.ascii	"cpussFmIrq\000"
 5078      73466D49 
 5078      727100
 5079              	.LASF103:
 5080 050d 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 5080      6D5F305F 
 5080      696E7465 
 5080      72727570 
 5080      74735F32 
 5081              	.LASF320:
 5082 0527 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 5082      625F7363 
 5082      625F6932 
 5082      635F6861 
 5082      6E646C65 
 5083              	.LASF371:
 5084 0543 636F6D70 		.ascii	"compare0\000"
 5084      61726530 
 5084      00
 5085              	.LASF372:
 5086 054c 636F6D70 		.ascii	"compare1\000"
 5086      61726531 
 5086      00
 5087              	.LASF454:
 5088 0555 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 5088      43313120 
 5088      352E342E 
 5088      31203230 
 5088      31363036 
 5089 0588 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 5089      20726576 
 5089      6973696F 
 5089      6E203233 
 5089      37373135 
 5090 05bb 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 5090      70202D6D 
 5090      6670753D 
 5090      66707634 
 5090      2D73702D 
 5091 05ee 65637469 		.ascii	"ections -ffat-lto-objects\000"
 5091      6F6E7320 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 174


 5091      2D666661 
 5091      742D6C74 
 5091      6F2D6F62 
 5092              	.LASF147:
 5093 0608 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 5093      696E7465 
 5093      72727570 
 5093      74735F31 
 5093      345F4952 
 5094              	.LASF344:
 5095 061f 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 5095      74635F73 
 5095      63625F69 
 5095      32635F63 
 5095      6F6E7465 
 5096              	.LASF431:
 5097 0636 464C4147 		.ascii	"FLAG_mesure\000"
 5097      5F6D6573 
 5097      75726500 
 5098              	.LASF279:
 5099 0642 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 5099      44697643 
 5099      6D645479 
 5099      70655365 
 5099      6C506F73 
 5100              	.LASF296:
 5101 0657 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 5101      73547269 
 5101      6D52616D 
 5101      43746C4F 
 5101      66667365 
 5102              	.LASF140:
 5103 066d 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 5103      696E7465 
 5103      72727570 
 5103      74735F37 
 5103      5F495251 
 5104              	.LASF201:
 5105 0683 4346475F 		.ascii	"CFG_IN\000"
 5105      494E00
 5106              	.LASF29:
 5107 068a 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 5107      385F696E 
 5107      74657272 
 5107      7570745F 
 5107      4952516E 
 5108              	.LASF4:
 5109 069f 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 5109      72794D61 
 5109      6E616765 
 5109      6D656E74 
 5109      5F495251 
 5110              	.LASF333:
 5111 06b5 736C6176 		.ascii	"slaveTxBuffer\000"
 5111      65547842 
 5111      75666665 
 5111      7200
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 175


 5112              	.LASF126:
 5113 06c3 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 5113      6D5F315F 
 5113      696E7465 
 5113      72727570 
 5113      74735F31 
 5114              	.LASF135:
 5115 06de 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 5115      696E7465 
 5115      72727570 
 5115      74735F32 
 5115      5F495251 
 5116              	.LASF335:
 5117 06f4 736C6176 		.ascii	"slaveTxBufferIdx\000"
 5117      65547842 
 5117      75666665 
 5117      72496478 
 5117      00
 5118              	.LASF178:
 5119 0705 75696E74 		.ascii	"uint32_t\000"
 5119      33325F74 
 5119      00
 5120              	.LASF411:
 5121 070e 57616974 		.ascii	"WaitforSwitchPressAndRelease\000"
 5121      666F7253 
 5121      77697463 
 5121      68507265 
 5121      7373416E 
 5122              	.LASF437:
 5123 072b 43795F45 		.ascii	"Cy_EINK_ShowFrame\000"
 5123      494E4B5F 
 5123      53686F77 
 5123      4672616D 
 5123      6500
 5124              	.LASF370:
 5125 073d 636F6D70 		.ascii	"compareOrCapture\000"
 5125      6172654F 
 5125      72436170 
 5125      74757265 
 5125      00
 5126              	.LASF404:
 5127 074e 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 5127      50494F5F 
 5127      436C6561 
 5127      72496E74 
 5127      65727275 
 5128              	.LASF24:
 5129 0765 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 5129      5F696E74 
 5129      65727275 
 5129      7074735F 
 5129      6770696F 
 5130              	.LASF217:
 5131 0782 4750494F 		.ascii	"GPIO_V1_Type\000"
 5131      5F56315F 
 5131      54797065 
 5131      00
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 176


 5132              	.LASF289:
 5133 078f 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 5133      50727443 
 5133      66674F75 
 5133      744F6666 
 5133      73657400 
 5134              	.LASF179:
 5135 07a3 49534552 		.ascii	"ISER\000"
 5135      00
 5136              	.LASF196:
 5137 07a8 494E5452 		.ascii	"INTR\000"
 5137      00
 5138              	.LASF172:
 5139 07ad 6C6F6E67 		.ascii	"long long unsigned int\000"
 5139      206C6F6E 
 5139      6720756E 
 5139      7369676E 
 5139      65642069 
 5140              	.LASF194:
 5141 07c4 4F55545F 		.ascii	"OUT_SET\000"
 5141      53455400 
 5142              	.LASF65:
 5143 07cc 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 5143      735F696E 
 5143      74657272 
 5143      75707473 
 5143      5F647730 
 5144              	.LASF364:
 5145 07e8 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 5145      74635F73 
 5145      63625F75 
 5145      6172745F 
 5145      636F6E74 
 5146              	.LASF253:
 5147 0802 65704D6F 		.ascii	"epMonitorNr\000"
 5147      6E69746F 
 5147      724E7200 
 5148              	.LASF397:
 5149 080e 62617365 		.ascii	"base\000"
 5149      00
 5150              	.LASF447:
 5151 0813 43795F53 		.ascii	"Cy_SysLib_Delay\000"
 5151      79734C69 
 5151      625F4465 
 5151      6C617900 
 5152              	.LASF182:
 5153 0823 52534552 		.ascii	"RSERVED1\000"
 5153      56454431 
 5153      00
 5154              	.LASF356:
 5155 082c 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 5155      74635F73 
 5155      63625F75 
 5155      6172745F 
 5155      636F6E74 
 5156              	.LASF193:
 5157 0844 4F55545F 		.ascii	"OUT_CLR\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 177


 5157      434C5200 
 5158              	.LASF378:
 5159 084c 72656C6F 		.ascii	"reloadInput\000"
 5159      6164496E 
 5159      70757400 
 5160              	.LASF175:
 5161 0858 696E7431 		.ascii	"int16_t\000"
 5161      365F7400 
 5162              	.LASF288:
 5163 0860 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 5163      50727443 
 5163      6667496E 
 5163      4F666673 
 5163      657400
 5164              	.LASF88:
 5165 0873 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 5165      735F696E 
 5165      74657272 
 5165      75707473 
 5165      5F647731 
 5166              	.LASF155:
 5167 0890 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 5167      696E7465 
 5167      72727570 
 5167      745F6D65 
 5167      645F4952 
 5168              	.LASF17:
 5169 08a7 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 5169      5F696E74 
 5169      65727275 
 5169      7074735F 
 5169      6770696F 
 5170              	.LASF260:
 5171 08c3 666C6173 		.ascii	"flashWriteDelay\000"
 5171      68577269 
 5171      74654465 
 5171      6C617900 
 5172              	.LASF448:
 5173 08d3 55415254 		.ascii	"UART_Start\000"
 5173      5F537461 
 5173      727400
 5174              	.LASF285:
 5175 08de 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 5175      44697632 
 5175      345F3543 
 5175      746C4F66 
 5175      66736574 
 5176              	.LASF290:
 5177 08f3 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 5177      50727443 
 5177      66675369 
 5177      6F4F6666 
 5177      73657400 
 5178              	.LASF401:
 5179 0907 43795F47 		.ascii	"Cy_GPIO_Write\000"
 5179      50494F5F 
 5179      57726974 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 178


 5179      6500
 5180              	.LASF412:
 5181 0915 64726177 		.ascii	"drawGraph\000"
 5181      47726170 
 5181      6800
 5182              	.LASF244:
 5183 091f 63707573 		.ascii	"cpussIpc0Irq\000"
 5183      73497063 
 5183      30497271 
 5183      00
 5184              	.LASF32:
 5185 092c 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 5185      5F696E74 
 5185      65727275 
 5185      70745F62 
 5185      61636B75 
 5186              	.LASF249:
 5187 0947 73727373 		.ascii	"srssNumHfroot\000"
 5187      4E756D48 
 5187      66726F6F 
 5187      7400
 5188              	.LASF118:
 5189 0955 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 5189      6D5F315F 
 5189      696E7465 
 5189      72727570 
 5189      74735F39 
 5190              	.LASF348:
 5191 096f 72784275 		.ascii	"rxBufSize\000"
 5191      6653697A 
 5191      6500
 5192              	.LASF426:
 5193 0979 7853656D 		.ascii	"xSemaphoreI2C_BMI\000"
 5193      6170686F 
 5193      72654932 
 5193      435F424D 
 5193      4900
 5194              	.LASF408:
 5195 098b 70456D77 		.ascii	"pEmwinBuffer\000"
 5195      696E4275 
 5195      66666572 
 5195      00
 5196              	.LASF224:
 5197 0998 75646242 		.ascii	"udbBase\000"
 5197      61736500 
 5198              	.LASF334:
 5199 09a0 736C6176 		.ascii	"slaveTxBufferSize\000"
 5199      65547842 
 5199      75666665 
 5199      7253697A 
 5199      6500
 5200              	.LASF52:
 5201 09b2 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 5201      305F696E 
 5201      74657272 
 5201      7570745F 
 5201      4952516E 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 179


 5202              	.LASF113:
 5203 09c7 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 5203      6D5F315F 
 5203      696E7465 
 5203      72727570 
 5203      74735F34 
 5204              	.LASF293:
 5205 09e1 63707573 		.ascii	"cpussCm4StatusOffset\000"
 5205      73436D34 
 5205      53746174 
 5205      75734F66 
 5205      66736574 
 5206              	.LASF250:
 5207 09f6 70657269 		.ascii	"periClockNr\000"
 5207      436C6F63 
 5207      6B4E7200 
 5208              	.LASF379:
 5209 0a02 73746172 		.ascii	"startInputMode\000"
 5209      74496E70 
 5209      75744D6F 
 5209      646500
 5210              	.LASF152:
 5211 0a11 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 5211      696C655F 
 5211      696E7465 
 5211      72727570 
 5211      745F4952 
 5212              	.LASF375:
 5213 0a28 63617074 		.ascii	"captureInputMode\000"
 5213      75726549 
 5213      6E707574 
 5213      4D6F6465 
 5213      00
 5214              	.LASF402:
 5215 0a39 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 5215      49435F43 
 5215      6C656172 
 5215      50656E64 
 5215      696E6749 
 5216              	.LASF342:
 5217 0a50 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 5217      74635F73 
 5217      63625F69 
 5217      32635F63 
 5217      6F6E7465 
 5218              	.LASF22:
 5219 0a69 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 5219      5F696E74 
 5219      65727275 
 5219      7074735F 
 5219      6770696F 
 5220              	.LASF121:
 5221 0a86 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 5221      6D5F315F 
 5221      696E7465 
 5221      72727570 
 5221      74735F31 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 180


 5222              	.LASF44:
 5223 0aa1 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 5223      735F696E 
 5223      74657272 
 5223      75707473 
 5223      5F697063 
 5224              	.LASF399:
 5225 0abd 76616C75 		.ascii	"value\000"
 5225      6500
 5226              	.LASF202:
 5227 0ac3 4346475F 		.ascii	"CFG_OUT\000"
 5227      4F555400 
 5228              	.LASF358:
 5229 0acb 72785374 		.ascii	"rxStatus\000"
 5229      61747573 
 5229      00
 5230              	.LASF347:
 5231 0ad4 72784275 		.ascii	"rxBuf\000"
 5231      6600
 5232              	.LASF6:
 5233 0ada 55736167 		.ascii	"UsageFault_IRQn\000"
 5233      65466175 
 5233      6C745F49 
 5233      52516E00 
 5234              	.LASF132:
 5235 0aea 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 5235      6D5F315F 
 5235      696E7465 
 5235      72727570 
 5235      74735F32 
 5236              	.LASF266:
 5237 0b05 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 5237      6843746C 
 5237      4D61696E 
 5237      57733346 
 5237      72657100 
 5238              	.LASF161:
 5239 0b19 4952516E 		.ascii	"IRQn_Type\000"
 5239      5F547970 
 5239      6500
 5240              	.LASF248:
 5241 0b23 73727373 		.ascii	"srssNumPll\000"
 5241      4E756D50 
 5241      6C6C00
 5242              	.LASF329:
 5243 0b2e 6D617374 		.ascii	"masterBufferIdx\000"
 5243      65724275 
 5243      66666572 
 5243      49647800 
 5244              	.LASF144:
 5245 0b3e 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 5245      696E7465 
 5245      72727570 
 5245      74735F31 
 5245      315F4952 
 5246              	.LASF38:
 5247 0b55 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 181


 5247      735F696E 
 5247      74657272 
 5247      75707473 
 5247      5F697063 
 5248              	.LASF460:
 5249 0b71 70757473 		.ascii	"puts\000"
 5249      00
 5250              	.LASF105:
 5251 0b76 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 5251      6D5F305F 
 5251      696E7465 
 5251      72727570 
 5251      74735F34 
 5252              	.LASF259:
 5253 0b90 666C6173 		.ascii	"flashPipeRequired\000"
 5253      68506970 
 5253      65526571 
 5253      75697265 
 5253      6400
 5254              	.LASF340:
 5255 0ba2 63624576 		.ascii	"cbEvents\000"
 5255      656E7473 
 5255      00
 5256              	.LASF435:
 5257 0bab 76546173 		.ascii	"vTaskDelay\000"
 5257      6B44656C 
 5257      617900
 5258              	.LASF315:
 5259 0bb6 5F426F6F 		.ascii	"_Bool\000"
 5259      6C00
 5260              	.LASF242:
 5261 0bbc 63707573 		.ascii	"cpussDwChNr\000"
 5261      73447743 
 5261      684E7200 
 5262              	.LASF321:
 5263 0bc8 75736552 		.ascii	"useRxFifo\000"
 5263      78466966 
 5263      6F00
 5264              	.LASF213:
 5265 0bd2 5644445F 		.ascii	"VDD_INTR\000"
 5265      494E5452 
 5265      00
 5266              	.LASF227:
 5267 0bdb 6770696F 		.ascii	"gpioBase\000"
 5267      42617365 
 5267      00
 5268              	.LASF157:
 5269 0be4 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 5269      5F696E74 
 5269      65727275 
 5269      70745F64 
 5269      6163735F 
 5270              	.LASF110:
 5271 0bfd 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 5271      6D5F315F 
 5271      696E7465 
 5271      72727570 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 182


 5271      74735F31 
 5272              	.LASF137:
 5273 0c17 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 5273      696E7465 
 5273      72727570 
 5273      74735F34 
 5273      5F495251 
 5274              	.LASF62:
 5275 0c2d 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 5275      735F696E 
 5275      74657272 
 5275      75707473 
 5275      5F647730 
 5276              	.LASF442:
 5277 0c49 4755495F 		.ascii	"GUI_DrawLine\000"
 5277      44726177 
 5277      4C696E65 
 5277      00
 5278              	.LASF151:
 5279 0c56 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 5279      6F73735F 
 5279      696E7465 
 5279      72727570 
 5279      745F7064 
 5280              	.LASF71:
 5281 0c71 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 5281      735F696E 
 5281      74657272 
 5281      75707473 
 5281      5F647730 
 5282              	.LASF69:
 5283 0c8e 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5283      735F696E 
 5283      74657272 
 5283      75707473 
 5283      5F647730 
 5284              	.LASF123:
 5285 0caa 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 5285      6D5F315F 
 5285      696E7465 
 5285      72727570 
 5285      74735F31 
 5286              	.LASF20:
 5287 0cc5 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 5287      5F696E74 
 5287      65727275 
 5287      7074735F 
 5287      6770696F 
 5288              	.LASF298:
 5289 0ce1 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 5289      73537973 
 5289      5469636B 
 5289      43746C4F 
 5289      66667365 
 5290              	.LASF254:
 5291 0cf7 75646250 		.ascii	"udbPresent\000"
 5291      72657365 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 183


 5291      6E7400
 5292              	.LASF218:
 5293 0d02 4750494F 		.ascii	"GPIO_PRT_Type\000"
 5293      5F505254 
 5293      5F547970 
 5293      6500
 5294              	.LASF272:
 5295 0d10 64775374 		.ascii	"dwStatusChIdxPos\000"
 5295      61747573 
 5295      43684964 
 5295      78506F73 
 5295      00
 5296              	.LASF165:
 5297 0d21 5F5F7569 		.ascii	"__uint16_t\000"
 5297      6E743136 
 5297      5F7400
 5298              	.LASF197:
 5299 0d2c 494E5452 		.ascii	"INTR_MASK\000"
 5299      5F4D4153 
 5299      4B00
 5300              	.LASF67:
 5301 0d36 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 5301      735F696E 
 5301      74657272 
 5301      75707473 
 5301      5F647730 
 5302              	.LASF15:
 5303 0d52 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 5303      5F696E74 
 5303      65727275 
 5303      7074735F 
 5303      6770696F 
 5304              	.LASF21:
 5305 0d6e 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 5305      5F696E74 
 5305      65727275 
 5305      7074735F 
 5305      6770696F 
 5306              	.LASF330:
 5307 0d8b 6D617374 		.ascii	"masterNumBytes\000"
 5307      65724E75 
 5307      6D427974 
 5307      657300
 5308              	.LASF405:
 5309 0d9a 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 5309      49435F44 
 5309      69736162 
 5309      6C654952 
 5309      5100
 5310              	.LASF33:
 5311 0dac 73727373 		.ascii	"srss_interrupt_IRQn\000"
 5311      5F696E74 
 5311      65727275 
 5311      70745F49 
 5311      52516E00 
 5312              	.LASF243:
 5313 0dc0 63707573 		.ascii	"cpussFlashPaSize\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 184


 5313      73466C61 
 5313      73685061 
 5313      53697A65 
 5313      00
 5314              	.LASF376:
 5315 0dd1 63617074 		.ascii	"captureInput\000"
 5315      75726549 
 5315      6E707574 
 5315      00
 5316              	.LASF84:
 5317 0dde 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 5317      735F696E 
 5317      74657272 
 5317      75707473 
 5317      5F647731 
 5318              	.LASF90:
 5319 0dfa 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 5319      735F696E 
 5319      74657272 
 5319      75707473 
 5319      5F647731 
 5320              	.LASF309:
 5321 0e17 63686172 		.ascii	"char\000"
 5321      00
 5322              	.LASF362:
 5323 0e1c 72785269 		.ascii	"rxRingBufTail\000"
 5323      6E674275 
 5323      66546169 
 5323      6C00
 5324              	.LASF42:
 5325 0e2a 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 5325      735F696E 
 5325      74657272 
 5325      75707473 
 5325      5F697063 
 5326              	.LASF158:
 5327 0e46 756E636F 		.ascii	"unconnected_IRQn\000"
 5327      6E6E6563 
 5327      7465645F 
 5327      4952516E 
 5327      00
 5328              	.LASF414:
 5329 0e57 75706461 		.ascii	"updateParameters\000"
 5329      74655061 
 5329      72616D65 
 5329      74657273 
 5329      00
 5330              	.LASF79:
 5331 0e68 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 5331      735F696E 
 5331      74657272 
 5331      75707473 
 5331      5F647731 
 5332              	.LASF255:
 5333 0e84 73797350 		.ascii	"sysPmSimoPresent\000"
 5333      6D53696D 
 5333      6F507265 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 185


 5333      73656E74 
 5333      00
 5334              	.LASF328:
 5335 0e95 6D617374 		.ascii	"masterBufferSize\000"
 5335      65724275 
 5335      66666572 
 5335      53697A65 
 5335      00
 5336              	.LASF384:
 5337 0ea6 636F756E 		.ascii	"countInput\000"
 5337      74496E70 
 5337      757400
 5338              	.LASF156:
 5339 0eb1 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 5339      696E7465 
 5339      72727570 
 5339      745F6C6F 
 5339      5F495251 
 5340              	.LASF367:
 5341 0ec7 636C6F63 		.ascii	"clockPrescaler\000"
 5341      6B507265 
 5341      7363616C 
 5341      657200
 5342              	.LASF46:
 5343 0ed6 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 5343      735F696E 
 5343      74657272 
 5343      75707473 
 5343      5F697063 
 5344              	.LASF96:
 5345 0ef3 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 5345      735F696E 
 5345      74657272 
 5345      7570745F 
 5345      666D5F49 
 5346              	.LASF349:
 5347 0f0b 72784275 		.ascii	"rxBufIdx\000"
 5347      66496478 
 5347      00
 5348              	.LASF393:
 5349 0f14 51756575 		.ascii	"QueueHandle_t\000"
 5349      6548616E 
 5349      646C655F 
 5349      7400
 5350              	.LASF115:
 5351 0f22 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 5351      6D5F315F 
 5351      696E7465 
 5351      72727570 
 5351      74735F36 
 5352              	.LASF142:
 5353 0f3c 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 5353      696E7465 
 5353      72727570 
 5353      74735F39 
 5353      5F495251 
 5354              	.LASF273:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 186


 5355 0f52 64775374 		.ascii	"dwStatusChIdxMsk\000"
 5355      61747573 
 5355      43684964 
 5355      784D736B 
 5355      00
 5356              	.LASF146:
 5357 0f63 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 5357      696E7465 
 5357      72727570 
 5357      74735F31 
 5357      335F4952 
 5358              	.LASF174:
 5359 0f7a 75696E74 		.ascii	"uint8_t\000"
 5359      385F7400 
 5360              	.LASF461:
 5361 0f82 5F5F6275 		.ascii	"__builtin_puts\000"
 5361      696C7469 
 5361      6E5F7075 
 5361      747300
 5362              	.LASF346:
 5363 0f91 73746174 		.ascii	"status\000"
 5363      757300
 5364              	.LASF336:
 5365 0f98 736C6176 		.ascii	"slaveTxBufferCnt\000"
 5365      65547842 
 5365      75666665 
 5365      72436E74 
 5365      00
 5366              	.LASF278:
 5367 0fa9 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 5367      44697643 
 5367      6D644469 
 5367      7653656C 
 5367      4D736B00 
 5368              	.LASF211:
 5369 0fbd 494E5452 		.ascii	"INTR_CAUSE3\000"
 5369      5F434155 
 5369      53453300 
 5370              	.LASF30:
 5371 0fc9 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 5371      5F696E74 
 5371      65727275 
 5371      70745F6D 
 5371      63776474 
 5372              	.LASF286:
 5373 0fe5 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 5373      50727449 
 5373      6E747243 
 5373      66674F66 
 5373      66736574 
 5374              	.LASF284:
 5375 0ffa 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 5375      44697631 
 5375      365F3543 
 5375      746C4F66 
 5375      66736574 
 5376              	.LASF403:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 187


 5377 100f 4952516E 		.ascii	"IRQn\000"
 5377      00
 5378              	.LASF41:
 5379 1014 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 5379      735F696E 
 5379      74657272 
 5379      75707473 
 5379      5F697063 
 5380              	.LASF355:
 5381 1030 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 5381      625F7363 
 5381      625F7561 
 5381      72745F68 
 5381      616E646C 
 5382              	.LASF70:
 5383 104f 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 5383      735F696E 
 5383      74657272 
 5383      75707473 
 5383      5F647730 
 5384              	.LASF421:
 5385 106b 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 5385      494E4B5F 
 5385      54696D65 
 5385      725F636F 
 5385      6E666967 
 5386              	.LASF302:
 5387 1080 63707573 		.ascii	"cpussRam0Ctl0\000"
 5387      7352616D 
 5387      3043746C 
 5387      3000
 5388              	.LASF391:
 5389 108e 43595F45 		.ascii	"CY_EINK_FULL_2STAGE\000"
 5389      494E4B5F 
 5389      46554C4C 
 5389      5F325354 
 5389      41474500 
 5390              	.LASF171:
 5391 10a2 6C6F6E67 		.ascii	"long long int\000"
 5391      206C6F6E 
 5391      6720696E 
 5391      7400
 5392              	.LASF229:
 5393 10b0 69706342 		.ascii	"ipcBase\000"
 5393      61736500 
 5394              	.LASF270:
 5395 10b8 64774368 		.ascii	"dwChCtlPrioPos\000"
 5395      43746C50 
 5395      72696F50 
 5395      6F7300
 5396              	.LASF230:
 5397 10c7 63727970 		.ascii	"cryptoBase\000"
 5397      746F4261 
 5397      736500
 5398              	.LASF43:
 5399 10d2 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 5399      735F696E 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 188


 5399      74657272 
 5399      75707473 
 5399      5F697063 
 5400              	.LASF432:
 5401 10ee 7072696E 		.ascii	"printf\000"
 5401      746600
 5402              	.LASF36:
 5403 10f5 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 5403      735F696E 
 5403      74657272 
 5403      75707473 
 5403      5F697063 
 5404              	.LASF449:
 5405 1111 4755495F 		.ascii	"GUI_Init\000"
 5405      496E6974 
 5405      00
 5406              	.LASF102:
 5407 111a 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 5407      6D5F305F 
 5407      696E7465 
 5407      72727570 
 5407      74735F31 
 5408              	.LASF57:
 5409 1134 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 5409      355F696E 
 5409      74657272 
 5409      7570745F 
 5409      4952516E 
 5410              	.LASF456:
 5411 1149 433A5C55 		.ascii	"C:\\Users\\Mathieu\\OneDrive\\Documents\\Repos_Proj"
 5411      73657273 
 5411      5C4D6174 
 5411      68696575 
 5411      5C4F6E65 
 5412 1177 6574325C 		.ascii	"et2\\WorkspaceProjet2Eq1\\Projet2Eq1.cydsn\000"
 5412      576F726B 
 5412      73706163 
 5412      6550726F 
 5412      6A657432 
 5413              	.LASF322:
 5414 11a0 75736554 		.ascii	"useTxFifo\000"
 5414      78466966 
 5414      6F00
 5415              	.LASF51:
 5416 11aa 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 5416      735F696E 
 5416      74657272 
 5416      75707473 
 5416      5F697063 
 5417              	.LASF164:
 5418 11c7 5F5F696E 		.ascii	"__int16_t\000"
 5418      7431365F 
 5418      7400
 5419              	.LASF444:
 5420 11d1 4755495F 		.ascii	"GUI_DrawRect\000"
 5420      44726177 
 5420      52656374 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 189


 5420      00
 5421              	.LASF226:
 5422 11de 6873696F 		.ascii	"hsiomBase\000"
 5422      6D426173 
 5422      6500
 5423              	.LASF326:
 5424 11e8 6D617374 		.ascii	"masterRdDir\000"
 5424      65725264 
 5424      44697200 
 5425              	.LASF5:
 5426 11f4 42757346 		.ascii	"BusFault_IRQn\000"
 5426      61756C74 
 5426      5F495251 
 5426      6E00
 5427              	.LASF276:
 5428 1202 70657269 		.ascii	"periTrGrOffset\000"
 5428      54724772 
 5428      4F666673 
 5428      657400
 5429              	.LASF246:
 5430 1211 63707573 		.ascii	"cpussNotConnectedIrq\000"
 5430      734E6F74 
 5430      436F6E6E 
 5430      65637465 
 5430      64497271 
 5431              	.LASF354:
 5432 1226 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 5432      74635F73 
 5432      63625F73 
 5432      70695F63 
 5432      6F6E7465 
 5433              	.LASF361:
 5434 123f 72785269 		.ascii	"rxRingBufHead\000"
 5434      6E674275 
 5434      66486561 
 5434      6400
 5435              	.LASF134:
 5436 124d 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 5436      696E7465 
 5436      72727570 
 5436      74735F31 
 5436      5F495251 
 5437              	.LASF377:
 5438 1263 72656C6F 		.ascii	"reloadInputMode\000"
 5438      6164496E 
 5438      7075744D 
 5438      6F646500 
 5439              	.LASF9:
 5440 1273 50656E64 		.ascii	"PendSV_IRQn\000"
 5440      53565F49 
 5440      52516E00 
 5441              	.LASF154:
 5442 127f 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 5442      696E7465 
 5442      72727570 
 5442      745F6869 
 5442      5F495251 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 190


 5443              	.LASF53:
 5444 1295 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 5444      315F696E 
 5444      74657272 
 5444      7570745F 
 5444      4952516E 
 5445              	.LASF120:
 5446 12aa 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 5446      6D5F315F 
 5446      696E7465 
 5446      72727570 
 5446      74735F31 
 5447              	.LASF351:
 5448 12c5 74784275 		.ascii	"txBufSize\000"
 5448      6653697A 
 5448      6500
 5449              	.LASF240:
 5450 12cf 63707573 		.ascii	"cpussIpcNr\000"
 5450      73497063 
 5450      4E7200
 5451              	.LASF159:
 5452 12da 73686F72 		.ascii	"short int\000"
 5452      7420696E 
 5452      7400
 5453              	.LASF97:
 5454 12e4 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 5454      735F696E 
 5454      74657272 
 5454      75707473 
 5454      5F636D30 
 5455              	.LASF441:
 5456 1304 53746174 		.ascii	"Status_SW2_Read\000"
 5456      75735F53 
 5456      57325F52 
 5456      65616400 
 5457              	.LASF86:
 5458 1314 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 5458      735F696E 
 5458      74657272 
 5458      75707473 
 5458      5F647731 
 5459              	.LASF252:
 5460 1330 70617373 		.ascii	"passSarChannels\000"
 5460      53617243 
 5460      68616E6E 
 5460      656C7300 
 5461              	.LASF339:
 5462 1340 736C6176 		.ascii	"slaveRxBufferIdx\000"
 5462      65527842 
 5462      75666665 
 5462      72496478 
 5462      00
 5463              	.LASF64:
 5464 1351 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 5464      735F696E 
 5464      74657272 
 5464      75707473 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 191


 5464      5F647730 
 5465              	.LASF304:
 5466 136d 63707573 		.ascii	"cpussRam2Ctl0\000"
 5466      7352616D 
 5466      3243746C 
 5466      3000
 5467              	.LASF386:
 5468 137b 70765F65 		.ascii	"pv_eink_frame_data_t\000"
 5468      696E6B5F 
 5468      6672616D 
 5468      655F6461 
 5468      74615F74 
 5469              	.LASF325:
 5470 1390 6D617374 		.ascii	"masterPause\000"
 5470      65725061 
 5470      75736500 
 5471              	.LASF389:
 5472 139c 43595F45 		.ascii	"CY_EINK_PARTIAL\000"
 5472      494E4B5F 
 5472      50415254 
 5472      49414C00 
 5473              	.LASF185:
 5474 13ac 49435052 		.ascii	"ICPR\000"
 5474      00
 5475              	.LASF73:
 5476 13b1 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 5476      735F696E 
 5476      74657272 
 5476      75707473 
 5476      5F647730 
 5477              	.LASF49:
 5478 13ce 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 5478      735F696E 
 5478      74657272 
 5478      75707473 
 5478      5F697063 
 5479              	.LASF81:
 5480 13eb 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 5480      735F696E 
 5480      74657272 
 5480      75707473 
 5480      5F647731 
 5481              	.LASF87:
 5482 1407 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 5482      735F696E 
 5482      74657272 
 5482      75707473 
 5482      5F647731 
 5483              	.LASF107:
 5484 1424 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 5484      6D5F305F 
 5484      696E7465 
 5484      72727570 
 5484      74735F36 
 5485              	.LASF350:
 5486 143e 74784275 		.ascii	"txBuf\000"
 5486      6600
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 192


 5487              	.LASF215:
 5488 1444 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 5488      494E5452 
 5488      5F4D4153 
 5488      4B454400 
 5489              	.LASF261:
 5490 1454 666C6173 		.ascii	"flashProgramDelay\000"
 5490      6850726F 
 5490      6772616D 
 5490      44656C61 
 5490      7900
 5491              	.LASF283:
 5492 1466 70657269 		.ascii	"periDiv16CtlOffset\000"
 5492      44697631 
 5492      3643746C 
 5492      4F666673 
 5492      657400
 5493              	.LASF338:
 5494 1479 736C6176 		.ascii	"slaveRxBufferSize\000"
 5494      65527842 
 5494      75666665 
 5494      7253697A 
 5494      6500
 5495              	.LASF430:
 5496 148b 64617461 		.ascii	"data\000"
 5496      00
 5497              	.LASF117:
 5498 1490 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 5498      6D5F315F 
 5498      696E7465 
 5498      72727570 
 5498      74735F38 
 5499              	.LASF166:
 5500 14aa 73686F72 		.ascii	"short unsigned int\000"
 5500      7420756E 
 5500      7369676E 
 5500      65642069 
 5500      6E7400
 5501              	.LASF359:
 5502 14bd 72785269 		.ascii	"rxRingBuf\000"
 5502      6E674275 
 5502      6600
 5503              	.LASF220:
 5504 14c7 6C6F6E67 		.ascii	"long double\000"
 5504      20646F75 
 5504      626C6500 
 5505              	.LASF76:
 5506 14d3 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 5506      735F696E 
 5506      74657272 
 5506      75707473 
 5506      5F647730 
 5507              	.LASF445:
 5508 14f0 73707269 		.ascii	"sprintf\000"
 5508      6E746600 
 5509              	.LASF176:
 5510 14f8 75696E74 		.ascii	"uint16_t\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 193


 5510      31365F74 
 5510      00
 5511              	.LASF225:
 5512 1501 70726F74 		.ascii	"protBase\000"
 5512      42617365 
 5512      00
 5513              	.LASF216:
 5514 150a 5644445F 		.ascii	"VDD_INTR_SET\000"
 5514      494E5452 
 5514      5F534554 
 5514      00
 5515              	.LASF368:
 5516 1517 72756E4D 		.ascii	"runMode\000"
 5516      6F646500 
 5517              	.LASF275:
 5518 151f 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 5518      5472436D 
 5518      64477253 
 5518      656C4D73 
 5518      6B00
 5519              	.LASF100:
 5520 1531 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 5520      735F696E 
 5520      74657272 
 5520      75707473 
 5520      5F636D34 
 5521              	.LASF37:
 5522 1551 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 5522      735F696E 
 5522      74657272 
 5522      75707473 
 5522      5F697063 
 5523              	.LASF112:
 5524 156d 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 5524      6D5F315F 
 5524      696E7465 
 5524      72727570 
 5524      74735F33 
 5525              	.LASF139:
 5526 1587 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 5526      696E7465 
 5526      72727570 
 5526      74735F36 
 5526      5F495251 
 5527              	.LASF190:
 5528 159d 53544952 		.ascii	"STIR\000"
 5528      00
 5529              	.LASF438:
 5530 15a2 4755495F 		.ascii	"GUI_SetColor\000"
 5530      53657443 
 5530      6F6C6F72 
 5530      00
 5531              	.LASF429:
 5532 15af 5245445F 		.ascii	"RED_data\000"
 5532      64617461 
 5532      00
 5533              	.LASF385:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 194


 5534 15b8 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 5534      74635F74 
 5534      6370776D 
 5534      5F636F75 
 5534      6E746572 
 5535              	.LASF233:
 5536 15d6 64775665 		.ascii	"dwVersion\000"
 5536      7273696F 
 5536      6E00
 5537              	.LASF125:
 5538 15e0 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 5538      6D5F315F 
 5538      696E7465 
 5538      72727570 
 5538      74735F31 
 5539              	.LASF274:
 5540 15fb 70657269 		.ascii	"periTrCmdOffset\000"
 5540      5472436D 
 5540      644F6666 
 5540      73657400 
 5541              	.LASF148:
 5542 160b 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 5542      696E7465 
 5542      72727570 
 5542      74735F31 
 5542      355F4952 
 5543              	.LASF191:
 5544 1622 73697A65 		.ascii	"sizetype\000"
 5544      74797065 
 5544      00
 5545              	.LASF450:
 5546 162b 43795F45 		.ascii	"Cy_EINK_Start\000"
 5546      494E4B5F 
 5546      53746172 
 5546      7400
 5547              	.LASF300:
 5548 1639 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 5548      73436D34 
 5548      4E6D6943 
 5548      746C4F66 
 5548      66736574 
 5549              	.LASF180:
 5550 164e 52455345 		.ascii	"RESERVED0\000"
 5550      52564544 
 5550      3000
 5551              	.LASF282:
 5552 1658 70657269 		.ascii	"periDiv8CtlOffset\000"
 5552      44697638 
 5552      43746C4F 
 5552      66667365 
 5552      7400
 5553              	.LASF184:
 5554 166a 52455345 		.ascii	"RESERVED2\000"
 5554      52564544 
 5554      3200
 5555              	.LASF186:
 5556 1674 52455345 		.ascii	"RESERVED3\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 195


 5556      52564544 
 5556      3300
 5557              	.LASF188:
 5558 167e 52455345 		.ascii	"RESERVED4\000"
 5558      52564544 
 5558      3400
 5559              	.LASF189:
 5560 1688 52455345 		.ascii	"RESERVED5\000"
 5560      52564544 
 5560      3500
 5561              	.LASF23:
 5562 1692 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 5562      5F696E74 
 5562      65727275 
 5562      7074735F 
 5562      6770696F 
 5563              	.LASF35:
 5564 16af 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 5564      735F696E 
 5564      74657272 
 5564      7570745F 
 5564      4952516E 
 5565              	.LASF374:
 5566 16c4 696E7465 		.ascii	"interruptSources\000"
 5566      72727570 
 5566      74536F75 
 5566      72636573 
 5566      00
 5567              	.LASF373:
 5568 16d5 656E6162 		.ascii	"enableCompareSwap\000"
 5568      6C65436F 
 5568      6D706172 
 5568      65537761 
 5568      7000
 5569              	.LASF232:
 5570 16e7 63727970 		.ascii	"cryptoVersion\000"
 5570      746F5665 
 5570      7273696F 
 5570      6E00
 5571              	.LASF168:
 5572 16f5 6C6F6E67 		.ascii	"long int\000"
 5572      20696E74 
 5572      00
 5573              	.LASF92:
 5574 16fe 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 5574      735F696E 
 5574      74657272 
 5574      75707473 
 5574      5F647731 
 5575              	.LASF231:
 5576 171b 63707573 		.ascii	"cpussVersion\000"
 5576      73566572 
 5576      73696F6E 
 5576      00
 5577              	.LASF417:
 5578 1728 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5578      52784275 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 196


 5578      66666572 
 5578      00
 5579              	.LASF383:
 5580 1735 636F756E 		.ascii	"countInputMode\000"
 5580      74496E70 
 5580      75744D6F 
 5580      646500
 5581              	.LASF235:
 5582 1744 6770696F 		.ascii	"gpioVersion\000"
 5582      56657273 
 5582      696F6E00 
 5583              	.LASF2:
 5584 1750 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5584      61736B61 
 5584      626C6549 
 5584      6E745F49 
 5584      52516E00 
 5585              	.LASF394:
 5586 1764 53656D61 		.ascii	"SemaphoreHandle_t\000"
 5586      70686F72 
 5586      6548616E 
 5586      646C655F 
 5586      7400
 5587              	.LASF451:
 5588 1776 43795F45 		.ascii	"Cy_EINK_Power\000"
 5588      494E4B5F 
 5588      506F7765 
 5588      7200
 5589              	.LASF234:
 5590 1784 666C6173 		.ascii	"flashcVersion\000"
 5590      68635665 
 5590      7273696F 
 5590      6E00
 5591              	.LASF256:
 5592 1792 70726F74 		.ascii	"protBusMasterMask\000"
 5592      4275734D 
 5592      61737465 
 5592      724D6173 
 5592      6B00
 5593              	.LASF457:
 5594 17a4 5461736B 		.ascii	"Task_principal\000"
 5594      5F707269 
 5594      6E636970 
 5594      616C00
 5595              	.LASF369:
 5596 17b3 636F756E 		.ascii	"countDirection\000"
 5596      74446972 
 5596      65637469 
 5596      6F6E00
 5597              	.LASF153:
 5598 17c2 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 5598      5F696E74 
 5598      65727275 
 5598      70745F49 
 5598      52516E00 
 5599              	.LASF363:
 5600 17d6 74784C65 		.ascii	"txLeftToTransmit\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 197


 5600      6674546F 
 5600      5472616E 
 5600      736D6974 
 5600      00
 5601              	.LASF409:
 5602 17e7 55706461 		.ascii	"UpdateDisplay\000"
 5602      74654469 
 5602      73706C61 
 5602      7900
 5603              	.LASF200:
 5604 17f5 494E5452 		.ascii	"INTR_CFG\000"
 5604      5F434647 
 5604      00
 5605              	.LASF48:
 5606 17fe 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5606      735F696E 
 5606      74657272 
 5606      75707473 
 5606      5F697063 
 5607              	.LASF25:
 5608 181b 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5608      5F696E74 
 5608      65727275 
 5608      7074735F 
 5608      6770696F 
 5609              	.LASF56:
 5610 1838 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 5610      345F696E 
 5610      74657272 
 5610      7570745F 
 5610      4952516E 
 5611              	.LASF205:
 5612 184d 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 5612      494E5F47 
 5612      50494F35 
 5612      5600
 5613              	.LASF16:
 5614 185b 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5614      5F696E74 
 5614      65727275 
 5614      7074735F 
 5614      6770696F 
 5615              	.LASF89:
 5616 1877 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5616      735F696E 
 5616      74657272 
 5616      75707473 
 5616      5F647731 
 5617              	.LASF19:
 5618 1894 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5618      5F696E74 
 5618      65727275 
 5618      7074735F 
 5618      6770696F 
 5619              	.LASF195:
 5620 18b0 4F55545F 		.ascii	"OUT_INV\000"
 5620      494E5600 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 198


 5621              	.LASF295:
 5622 18b8 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5622      73436D34 
 5622      50777243 
 5622      746C4F66 
 5622      66736574 
 5623              	.LASF162:
 5624 18cd 5F5F7569 		.ascii	"__uint8_t\000"
 5624      6E74385F 
 5624      7400
 5625              	.LASF406:
 5626 18d7 75706461 		.ascii	"updateMethod\000"
 5626      74654D65 
 5626      74686F64 
 5626      00
 5627              	.LASF54:
 5628 18e4 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5628      325F696E 
 5628      74657272 
 5628      7570745F 
 5628      4952516E 
 5629              	.LASF192:
 5630 18f9 4E564943 		.ascii	"NVIC_Type\000"
 5630      5F547970 
 5630      6500
 5631              	.LASF14:
 5632 1903 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5632      5F696E74 
 5632      65727275 
 5632      7074735F 
 5632      6770696F 
 5633              	.LASF75:
 5634 191f 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5634      735F696E 
 5634      74657272 
 5634      75707473 
 5634      5F647730 
 5635              	.LASF428:
 5636 193c 49525F64 		.ascii	"IR_data\000"
 5636      61746100 
 5637              	.LASF419:
 5638 1944 53797349 		.ascii	"SysInt_AnyMotionINT_cfg\000"
 5638      6E745F41 
 5638      6E794D6F 
 5638      74696F6E 
 5638      494E545F 
 5639              	.LASF299:
 5640 195c 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 5640      73436D30 
 5640      4E6D6943 
 5640      746C4F66 
 5640      66736574 
 5641              	.LASF239:
 5642 1971 70726F74 		.ascii	"protVersion\000"
 5642      56657273 
 5642      696F6E00 
 5643              	.LASF292:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 199


 5644 197d 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 5644      73436D34 
 5644      436C6F63 
 5644      6B43746C 
 5644      4F666673 
 5645              	.LASF131:
 5646 1994 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5646      6D5F315F 
 5646      696E7465 
 5646      72727570 
 5646      74735F32 
 5647              	.LASF198:
 5648 19af 494E5452 		.ascii	"INTR_MASKED\000"
 5648      5F4D4153 
 5648      4B454400 
 5649              	.LASF390:
 5650 19bb 43595F45 		.ascii	"CY_EINK_FULL_4STAGE\000"
 5650      494E4B5F 
 5650      46554C4C 
 5650      5F345354 
 5650      41474500 
 5651              	.LASF61:
 5652 19cf 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5652      735F696E 
 5652      74657272 
 5652      75707473 
 5652      5F647730 
 5653              	.LASF297:
 5654 19eb 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5654      73547269 
 5654      6D526F6D 
 5654      43746C4F 
 5654      66667365 
 5655              	.LASF313:
 5656 1a01 696E7472 		.ascii	"intrPriority\000"
 5656      5072696F 
 5656      72697479 
 5656      00
 5657              	.LASF145:
 5658 1a0e 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5658      696E7465 
 5658      72727570 
 5658      74735F31 
 5658      325F4952 
 5659              	.LASF10:
 5660 1a25 53797354 		.ascii	"SysTick_IRQn\000"
 5660      69636B5F 
 5660      4952516E 
 5660      00
 5661              	.LASF236:
 5662 1a32 6873696F 		.ascii	"hsiomVersion\000"
 5662      6D566572 
 5662      73696F6E 
 5662      00
 5663              	.LASF78:
 5664 1a3f 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5664      735F696E 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 200


 5664      74657272 
 5664      75707473 
 5664      5F647731 
 5665              	.LASF170:
 5666 1a5b 6C6F6E67 		.ascii	"long unsigned int\000"
 5666      20756E73 
 5666      69676E65 
 5666      6420696E 
 5666      7400
 5667              	.LASF104:
 5668 1a6d 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5668      6D5F305F 
 5668      696E7465 
 5668      72727570 
 5668      74735F33 
 5669              	.LASF207:
 5670 1a87 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 5670      5F505254 
 5670      5F56315F 
 5670      54797065 
 5670      00
 5671              	.LASF301:
 5672 1a98 63707573 		.ascii	"cpussRomCtl\000"
 5672      73526F6D 
 5672      43746C00 
 5673              	.LASF0:
 5674 1aa4 666C6F61 		.ascii	"float\000"
 5674      7400
 5675              	.LASF58:
 5676 1aaa 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5676      365F696E 
 5676      74657272 
 5676      7570745F 
 5676      4952516E 
 5677              	.LASF177:
 5678 1abf 696E7433 		.ascii	"int32_t\000"
 5678      325F7400 
 5679              	.LASF264:
 5680 1ac7 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 5680      6843746C 
 5680      4D61696E 
 5680      57733146 
 5680      72657100 
 5681              	.LASF114:
 5682 1adb 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 5682      6D5F315F 
 5682      696E7465 
 5682      72727570 
 5682      74735F35 
 5683              	.LASF453:
 5684 1af5 76546173 		.ascii	"vTaskStartScheduler\000"
 5684      6B537461 
 5684      72745363 
 5684      68656475 
 5684      6C657200 
 5685              	.LASF294:
 5686 1b09 63707573 		.ascii	"cpussCm0StatusOffset\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 201


 5686      73436D30 
 5686      53746174 
 5686      75734F66 
 5686      66736574 
 5687              	.LASF127:
 5688 1b1e 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5688      6D5F315F 
 5688      696E7465 
 5688      72727570 
 5688      74735F31 
 5689              	.LASF8:
 5690 1b39 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5690      674D6F6E 
 5690      69746F72 
 5690      5F495251 
 5690      6E00
 5691              	.LASF18:
 5692 1b4b 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 5692      5F696E74 
 5692      65727275 
 5692      7074735F 
 5692      6770696F 
 5693              	.LASF128:
 5694 1b67 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 5694      6D5F315F 
 5694      696E7465 
 5694      72727570 
 5694      74735F31 
 5695              	.LASF109:
 5696 1b82 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5696      6D5F315F 
 5696      696E7465 
 5696      72727570 
 5696      74735F30 
 5697              	.LASF136:
 5698 1b9c 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5698      696E7465 
 5698      72727570 
 5698      74735F33 
 5698      5F495251 
 5699              	.LASF163:
 5700 1bb2 756E7369 		.ascii	"unsigned char\000"
 5700      676E6564 
 5700      20636861 
 5700      7200
 5701              	.LASF169:
 5702 1bc0 5F5F7569 		.ascii	"__uint32_t\000"
 5702      6E743332 
 5702      5F7400
 5703              	.LASF413:
 5704 1bcb 76656374 		.ascii	"vector150elements\000"
 5704      6F723135 
 5704      30656C65 
 5704      6D656E74 
 5704      7300
 5705              	.LASF219:
 5706 1bdd 4750494F 		.ascii	"GPIO_Type\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 202


 5706      5F547970 
 5706      6500
 5707              	.LASF306:
 5708 1be7 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5708      6F636B53 
 5708      74617475 
 5708      734F6666 
 5708      73657400 
 5709              	.LASF122:
 5710 1bfb 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5710      6D5F315F 
 5710      696E7465 
 5710      72727570 
 5710      74735F31 
 5711              	.LASF7:
 5712 1c16 53564361 		.ascii	"SVCall_IRQn\000"
 5712      6C6C5F49 
 5712      52516E00 
 5713              	.LASF332:
 5714 1c22 736C6176 		.ascii	"slaveRdBufEmpty\000"
 5714      65526442 
 5714      7566456D 
 5714      70747900 
 5715              	.LASF12:
 5716 1c32 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 5716      5F696E74 
 5716      65727275 
 5716      7074735F 
 5716      6770696F 
 5717              	.LASF425:
 5718 1c4e 7853656D 		.ascii	"xSemaphoreI2C_MAX\000"
 5718      6170686F 
 5718      72654932 
 5718      435F4D41 
 5718      5800
 5719              	.LASF93:
 5720 1c60 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 5720      735F696E 
 5720      74657272 
 5720      75707473 
 5720      5F666175 
 5721              	.LASF318:
 5722 1c7e 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 5722      6E5F7363 
 5722      625F6932 
 5722      635F636F 
 5722      6D6D616E 
 5723              	.LASF262:
 5724 1c96 666C6173 		.ascii	"flashEraseDelay\000"
 5724      68457261 
 5724      73654465 
 5724      6C617900 
 5725              	.LASF66:
 5726 1ca6 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5726      735F696E 
 5726      74657272 
 5726      75707473 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 203


 5726      5F647730 
 5727              	.LASF263:
 5728 1cc2 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 5728      6843746C 
 5728      4D61696E 
 5728      57733046 
 5728      72657100 
 5729              	.LASF181:
 5730 1cd6 49434552 		.ascii	"ICER\000"
 5730      00
 5731              	.LASF323:
 5732 1cdb 73746174 		.ascii	"state\000"
 5732      6500
 5733              	.LASF133:
 5734 1ce1 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5734      696E7465 
 5734      72727570 
 5734      74735F30 
 5734      5F495251 
 5735              	.LASF452:
 5736 1cf7 78546173 		.ascii	"xTaskCreate\000"
 5736      6B437265 
 5736      61746500 
 5737              	.LASF187:
 5738 1d03 49414252 		.ascii	"IABR\000"
 5738      00
 5739              	.LASF446:
 5740 1d08 4755495F 		.ascii	"GUI_DispStringHCenterAt\000"
 5740      44697370 
 5740      53747269 
 5740      6E674843 
 5740      656E7465 
 5741              	.LASF27:
 5742 1d20 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5742      5F696E74 
 5742      65727275 
 5742      70745F76 
 5742      64645F49 
 5743              	.LASF50:
 5744 1d38 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5744      735F696E 
 5744      74657272 
 5744      75707473 
 5744      5F697063 
 5745              	.LASF1:
 5746 1d55 52657365 		.ascii	"Reset_IRQn\000"
 5746      745F4952 
 5746      516E00
 5747              	.LASF308:
 5748 1d60 63686172 		.ascii	"char_t\000"
 5748      5F7400
 5749              	.LASF258:
 5750 1d67 666C6173 		.ascii	"flashRwwRequired\000"
 5750      68527777 
 5750      52657175 
 5750      69726564 
 5750      00
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 204


 5751              	.LASF287:
 5752 1d78 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 5752      50727443 
 5752      66674F66 
 5752      66736574 
 5752      00
 5753              	.LASF129:
 5754 1d89 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5754      6D5F315F 
 5754      696E7465 
 5754      72727570 
 5754      74735F32 
 5755              	.LASF398:
 5756 1da4 70696E4E 		.ascii	"pinNum\000"
 5756      756D00
 5757              	.LASF82:
 5758 1dab 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 5758      735F696E 
 5758      74657272 
 5758      75707473 
 5758      5F647731 
 5759              	.LASF422:
 5760 1dc7 55415254 		.ascii	"UART_context\000"
 5760      5F636F6E 
 5760      74657874 
 5760      00
 5761              	.LASF214:
 5762 1dd4 5644445F 		.ascii	"VDD_INTR_MASK\000"
 5762      494E5452 
 5762      5F4D4153 
 5762      4B00
 5763              	.LASF3:
 5764 1de2 48617264 		.ascii	"HardFault_IRQn\000"
 5764      4661756C 
 5764      745F4952 
 5764      516E00
 5765              	.LASF160:
 5766 1df1 7369676E 		.ascii	"signed char\000"
 5766      65642063 
 5766      68617200 
 5767              	.LASF366:
 5768 1dfd 70657269 		.ascii	"period\000"
 5768      6F6400
 5769              	.LASF149:
 5770 1e04 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5770      5F696E74 
 5770      65727275 
 5770      70745F73 
 5770      61725F49 
 5771              	.LASF268:
 5772 1e1c 64774368 		.ascii	"dwChOffset\000"
 5772      4F666673 
 5772      657400
 5773              	.LASF241:
 5774 1e27 63707573 		.ascii	"cpussIpcIrqNr\000"
 5774      73497063 
 5774      4972714E 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 205


 5774      7200
 5775              	.LASF365:
 5776 1e35 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 5776      74635F74 
 5776      6370776D 
 5776      5F636F75 
 5776      6E746572 
 5777              	.LASF271:
 5778 1e51 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 5778      43746C50 
 5778      7265656D 
 5778      70746162 
 5778      6C65506F 
 5779              	.LASF459:
 5780 1e67 6D656D63 		.ascii	"memcpy\000"
 5780      707900
 5781              	.LASF458:
 5782 1e6e 6D61696E 		.ascii	"main\000"
 5782      00
 5783              	.LASF119:
 5784 1e73 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5784      6D5F315F 
 5784      696E7465 
 5784      72727570 
 5784      74735F31 
 5785              	.LASF307:
 5786 1e8e 63795F73 		.ascii	"cy_stc_device_t\000"
 5786      74635F64 
 5786      65766963 
 5786      655F7400 
 5787              	.LASF388:
 5788 1e9e 63795F65 		.ascii	"cy_eink_frame_t\000"
 5788      696E6B5F 
 5788      6672616D 
 5788      655F7400 
 5789              	.LASF45:
 5790 1eae 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5790      735F696E 
 5790      74657272 
 5790      75707473 
 5790      5F697063 
 5791              	.LASF400:
 5792 1eca 5F5F656E 		.ascii	"__enable_irq\000"
 5792      61626C65 
 5792      5F697271 
 5792      00
 5793              	.LASF183:
 5794 1ed7 49535052 		.ascii	"ISPR\000"
 5794      00
 5795              	.LASF60:
 5796 1edc 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 5796      696E7465 
 5796      72727570 
 5796      745F4952 
 5796      516E00
 5797              	.LASF353:
 5798 1eef 696E6974 		.ascii	"initKey\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 206


 5798      4B657900 
 5799              	.LASF94:
 5800 1ef7 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5800      735F696E 
 5800      74657272 
 5800      75707473 
 5800      5F666175 
 5801              	.LASF387:
 5802 1f15 75696E74 		.ascii	"uint\000"
 5802      00
 5803              	.LASF311:
 5804 1f1a 75696E74 		.ascii	"uint8\000"
 5804      3800
 5805              	.LASF310:
 5806 1f20 646F7562 		.ascii	"double\000"
 5806      6C6500
 5807              	.LASF228:
 5808 1f27 70617373 		.ascii	"passBase\000"
 5808      42617365 
 5808      00
 5809              	.LASF265:
 5810 1f30 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5810      6843746C 
 5810      4D61696E 
 5810      57733246 
 5810      72657100 
 5811              	.LASF11:
 5812 1f44 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5812      5F696E74 
 5812      65727275 
 5812      7074735F 
 5812      6770696F 
 5813              	.LASF206:
 5814 1f60 52455345 		.ascii	"RESERVED1\000"
 5814      52564544 
 5814      3100
 5815              	.LASF72:
 5816 1f6a 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 5816      735F696E 
 5816      74657272 
 5816      75707473 
 5816      5F647730 
 5817              	.LASF415:
 5818 1f87 70617261 		.ascii	"param1\000"
 5818      6D3100
 5819              	.LASF416:
 5820 1f8e 70617261 		.ascii	"param2\000"
 5820      6D3200
 5821              	.LASF203:
 5822 1f95 4346475F 		.ascii	"CFG_SIO\000"
 5822      53494F00 
 5823              	.LASF267:
 5824 1f9d 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5824      6843746C 
 5824      4D61696E 
 5824      57733446 
 5824      72657100 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 207


 5825              	.LASF80:
 5826 1fb1 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5826      735F696E 
 5826      74657272 
 5826      75707473 
 5826      5F647731 
 5827              	.LASF106:
 5828 1fcd 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5828      6D5F305F 
 5828      696E7465 
 5828      72727570 
 5828      74735F35 
 5829              	.LASF410:
 5830 1fe7 436C6561 		.ascii	"ClearScreen\000"
 5830      72536372 
 5830      65656E00 
 5831              	.LASF423:
 5832 1ff3 4D41585F 		.ascii	"MAX_I2C_context\000"
 5832      4932435F 
 5832      636F6E74 
 5832      65787400 
 5833              	.LASF95:
 5834 2003 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5834      735F696E 
 5834      74657272 
 5834      7570745F 
 5834      63727970 
 5835              	.LASF98:
 5836 201f 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 5836      735F696E 
 5836      74657272 
 5836      75707473 
 5836      5F636D30 
 5837              	.LASF101:
 5838 203f 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5838      6D5F305F 
 5838      696E7465 
 5838      72727570 
 5838      74735F30 
 5839              	.LASF83:
 5840 2059 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5840      735F696E 
 5840      74657272 
 5840      75707473 
 5840      5F647731 
 5841              	.LASF237:
 5842 2075 69706356 		.ascii	"ipcVersion\000"
 5842      65727369 
 5842      6F6E00
 5843              	.LASF39:
 5844 2080 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5844      735F696E 
 5844      74657272 
 5844      75707473 
 5844      5F697063 
 5845              	.LASF436:
 5846 209c 4C43445F 		.ascii	"LCD_GetDisplayBuffer\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cca41gNJ.s 			page 208


 5846      47657444 
 5846      6973706C 
 5846      61794275 
 5846      66666572 
 5847              	.LASF59:
 5848 20b1 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5848      375F696E 
 5848      74657272 
 5848      7570745F 
 5848      4952516E 
 5849              	.LASF312:
 5850 20c6 696E7472 		.ascii	"intrSrc\000"
 5850      53726300 
 5851              	.LASF331:
 5852 20ce 736C6176 		.ascii	"slaveStatus\000"
 5852      65537461 
 5852      74757300 
 5853              	.LASF99:
 5854 20da 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5854      735F696E 
 5854      74657272 
 5854      75707473 
 5854      5F636D34 
 5855              	.LASF440:
 5856 20fa 4755495F 		.ascii	"GUI_Clear\000"
 5856      436C6561 
 5856      7200
 5857              	.LASF111:
 5858 2104 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5858      6D5F315F 
 5858      696E7465 
 5858      72727570 
 5858      74735F32 
 5859              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
