Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 26 22:14:23 2024
| Host         : DESKTOP-LUJNASU running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 152
+---------+----------+-------------------------------------------------+------------+
| Rule    | Severity | Description                                     | Violations |
+---------+----------+-------------------------------------------------+------------+
| DPIP-1  | Warning  | Input pipelining                                | 132        |
| REQP-20 | Advisory | enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND | 20         |
+---------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[4].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[12].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[1].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[1].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[0].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[0].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[1].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[5].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[2].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[1].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[0].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[0].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[1].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[4].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[6].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[0].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[0].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[1].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[4].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[6].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[7].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[6].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[1].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[5].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[1].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[1].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[1].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[2].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[2].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[3].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[3].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[4].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[4].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[5].MAC_elements/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[5].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[5].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[6].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[6].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[7].MAC_elements/acc0 input design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[7].MAC_elements/acc0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

REQP-20#1 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[10].mac_row[4].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#2 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[13].mac_row[1].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#3 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[14].mac_row[1].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#4 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[0].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#5 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[1].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#6 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[1].mac_row[5].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#7 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[1].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#8 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[0].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#9 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[1].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#10 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[4].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#11 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[4].mac_row[6].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#12 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[0].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#13 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[1].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#14 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[4].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#15 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[6].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#16 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[5].mac_row[7].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#17 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[1].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#18 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[5].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#19 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[1].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#20 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[9].mac_row[5].MAC_elements/acc0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>


