;redcode
;assert 1
	SPL @0, <332
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN <-1, @25
	SUB #72, @200
	SUB 26, 10
	SUB 30, 39
	SUB #0, -25
	SUB -207, <-120
	SUB -0, 0
	CMP @-127, 100
	SUB -207, <-120
	SUB #0, -220
	SUB #0, -220
	SPL 0, <200
	SUB #6, <0
	SPL 0, <200
	SUB #0, -220
	SUB #0, -220
	SUB @121, 103
	SUB 26, 10
	SUB #6, <0
	SUB #6, <0
	SUB #-0, -20
	SUB @-127, 100
	SUB @-127, 100
	DJN <-1, @25
	SUB @-127, 100
	ADD 0, 900
	SUB -0, 0
	SUB -0, 0
	SUB 260, 100
	CMP @-127, 100
	SUB 30, 39
	SUB 26, 10
	SUB #6, <0
	SLT 0, @200
	SUB #6, <0
	SUB #6, <0
	SUB #6, <0
	SUB #6, <0
	SPL 0, <332
	CMP -207, <-120
	SPL @0, <332
	SPL 0, <332
	CMP -207, <-120
	SUB 26, 10
