
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fincore_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017d0 <.init>:
  4017d0:	stp	x29, x30, [sp, #-16]!
  4017d4:	mov	x29, sp
  4017d8:	bl	401ca0 <ferror@plt+0x60>
  4017dc:	ldp	x29, x30, [sp], #16
  4017e0:	ret

Disassembly of section .plt:

00000000004017f0 <memcpy@plt-0x20>:
  4017f0:	stp	x16, x30, [sp, #-16]!
  4017f4:	adrp	x16, 415000 <ferror@plt+0x133c0>
  4017f8:	ldr	x17, [x16, #4088]
  4017fc:	add	x16, x16, #0xff8
  401800:	br	x17
  401804:	nop
  401808:	nop
  40180c:	nop

0000000000401810 <memcpy@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401814:	ldr	x17, [x16]
  401818:	add	x16, x16, #0x0
  40181c:	br	x17

0000000000401820 <scols_column_set_json_type@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401824:	ldr	x17, [x16, #8]
  401828:	add	x16, x16, #0x8
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401834:	ldr	x17, [x16, #16]
  401838:	add	x16, x16, #0x10
  40183c:	br	x17

0000000000401840 <strtoul@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401844:	ldr	x17, [x16, #24]
  401848:	add	x16, x16, #0x18
  40184c:	br	x17

0000000000401850 <strlen@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401854:	ldr	x17, [x16, #32]
  401858:	add	x16, x16, #0x20
  40185c:	br	x17

0000000000401860 <fputs@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401864:	ldr	x17, [x16, #40]
  401868:	add	x16, x16, #0x28
  40186c:	br	x17

0000000000401870 <scols_line_set_data@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401874:	ldr	x17, [x16, #48]
  401878:	add	x16, x16, #0x30
  40187c:	br	x17

0000000000401880 <exit@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401884:	ldr	x17, [x16, #56]
  401888:	add	x16, x16, #0x38
  40188c:	br	x17

0000000000401890 <dup@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401894:	ldr	x17, [x16, #64]
  401898:	add	x16, x16, #0x40
  40189c:	br	x17

00000000004018a0 <scols_line_refer_data@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  4018a4:	ldr	x17, [x16, #72]
  4018a8:	add	x16, x16, #0x48
  4018ac:	br	x17

00000000004018b0 <scols_table_set_name@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  4018b4:	ldr	x17, [x16, #80]
  4018b8:	add	x16, x16, #0x50
  4018bc:	br	x17

00000000004018c0 <strtod@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  4018c4:	ldr	x17, [x16, #88]
  4018c8:	add	x16, x16, #0x58
  4018cc:	br	x17

00000000004018d0 <scols_table_enable_noheadings@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  4018d4:	ldr	x17, [x16, #96]
  4018d8:	add	x16, x16, #0x60
  4018dc:	br	x17

00000000004018e0 <scols_table_new_column@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  4018e4:	ldr	x17, [x16, #104]
  4018e8:	add	x16, x16, #0x68
  4018ec:	br	x17

00000000004018f0 <__cxa_atexit@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  4018f4:	ldr	x17, [x16, #112]
  4018f8:	add	x16, x16, #0x70
  4018fc:	br	x17

0000000000401900 <fputc@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401904:	ldr	x17, [x16, #120]
  401908:	add	x16, x16, #0x78
  40190c:	br	x17

0000000000401910 <scols_table_enable_raw@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401914:	ldr	x17, [x16, #128]
  401918:	add	x16, x16, #0x80
  40191c:	br	x17

0000000000401920 <snprintf@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401924:	ldr	x17, [x16, #136]
  401928:	add	x16, x16, #0x88
  40192c:	br	x17

0000000000401930 <localeconv@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401934:	ldr	x17, [x16, #144]
  401938:	add	x16, x16, #0x90
  40193c:	br	x17

0000000000401940 <fileno@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401944:	ldr	x17, [x16, #152]
  401948:	add	x16, x16, #0x98
  40194c:	br	x17

0000000000401950 <malloc@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401954:	ldr	x17, [x16, #160]
  401958:	add	x16, x16, #0xa0
  40195c:	br	x17

0000000000401960 <open@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401964:	ldr	x17, [x16, #168]
  401968:	add	x16, x16, #0xa8
  40196c:	br	x17

0000000000401970 <__strtol_internal@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401974:	ldr	x17, [x16, #176]
  401978:	add	x16, x16, #0xb0
  40197c:	br	x17

0000000000401980 <strncmp@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401984:	ldr	x17, [x16, #184]
  401988:	add	x16, x16, #0xb8
  40198c:	br	x17

0000000000401990 <bindtextdomain@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401994:	ldr	x17, [x16, #192]
  401998:	add	x16, x16, #0xc0
  40199c:	br	x17

00000000004019a0 <__libc_start_main@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  4019a4:	ldr	x17, [x16, #200]
  4019a8:	add	x16, x16, #0xc8
  4019ac:	br	x17

00000000004019b0 <fgetc@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  4019b4:	ldr	x17, [x16, #208]
  4019b8:	add	x16, x16, #0xd0
  4019bc:	br	x17

00000000004019c0 <scols_new_table@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  4019c4:	ldr	x17, [x16, #216]
  4019c8:	add	x16, x16, #0xd8
  4019cc:	br	x17

00000000004019d0 <mincore@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  4019d4:	ldr	x17, [x16, #224]
  4019d8:	add	x16, x16, #0xe0
  4019dc:	br	x17

00000000004019e0 <__strtoul_internal@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  4019e4:	ldr	x17, [x16, #232]
  4019e8:	add	x16, x16, #0xe8
  4019ec:	br	x17

00000000004019f0 <getpagesize@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  4019f4:	ldr	x17, [x16, #240]
  4019f8:	add	x16, x16, #0xf0
  4019fc:	br	x17

0000000000401a00 <strdup@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401a04:	ldr	x17, [x16, #248]
  401a08:	add	x16, x16, #0xf8
  401a0c:	br	x17

0000000000401a10 <scols_table_new_line@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401a14:	ldr	x17, [x16, #256]
  401a18:	add	x16, x16, #0x100
  401a1c:	br	x17

0000000000401a20 <scols_unref_table@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401a24:	ldr	x17, [x16, #264]
  401a28:	add	x16, x16, #0x108
  401a2c:	br	x17

0000000000401a30 <close@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401a34:	ldr	x17, [x16, #272]
  401a38:	add	x16, x16, #0x110
  401a3c:	br	x17

0000000000401a40 <__gmon_start__@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401a44:	ldr	x17, [x16, #280]
  401a48:	add	x16, x16, #0x118
  401a4c:	br	x17

0000000000401a50 <abort@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401a54:	ldr	x17, [x16, #288]
  401a58:	add	x16, x16, #0x120
  401a5c:	br	x17

0000000000401a60 <textdomain@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401a64:	ldr	x17, [x16, #296]
  401a68:	add	x16, x16, #0x128
  401a6c:	br	x17

0000000000401a70 <getopt_long@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401a74:	ldr	x17, [x16, #304]
  401a78:	add	x16, x16, #0x130
  401a7c:	br	x17

0000000000401a80 <strcmp@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401a84:	ldr	x17, [x16, #312]
  401a88:	add	x16, x16, #0x138
  401a8c:	br	x17

0000000000401a90 <warn@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401a94:	ldr	x17, [x16, #320]
  401a98:	add	x16, x16, #0x140
  401a9c:	br	x17

0000000000401aa0 <__ctype_b_loc@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401aa4:	ldr	x17, [x16, #328]
  401aa8:	add	x16, x16, #0x148
  401aac:	br	x17

0000000000401ab0 <mmap@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401ab4:	ldr	x17, [x16, #336]
  401ab8:	add	x16, x16, #0x150
  401abc:	br	x17

0000000000401ac0 <strtol@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401ac4:	ldr	x17, [x16, #344]
  401ac8:	add	x16, x16, #0x158
  401acc:	br	x17

0000000000401ad0 <free@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401ad4:	ldr	x17, [x16, #352]
  401ad8:	add	x16, x16, #0x160
  401adc:	br	x17

0000000000401ae0 <scols_table_enable_json@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401ae4:	ldr	x17, [x16, #360]
  401ae8:	add	x16, x16, #0x168
  401aec:	br	x17

0000000000401af0 <strncasecmp@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401af4:	ldr	x17, [x16, #368]
  401af8:	add	x16, x16, #0x170
  401afc:	br	x17

0000000000401b00 <vasprintf@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401b04:	ldr	x17, [x16, #376]
  401b08:	add	x16, x16, #0x178
  401b0c:	br	x17

0000000000401b10 <strndup@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401b14:	ldr	x17, [x16, #384]
  401b18:	add	x16, x16, #0x180
  401b1c:	br	x17

0000000000401b20 <strspn@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401b24:	ldr	x17, [x16, #392]
  401b28:	add	x16, x16, #0x188
  401b2c:	br	x17

0000000000401b30 <strchr@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401b34:	ldr	x17, [x16, #400]
  401b38:	add	x16, x16, #0x190
  401b3c:	br	x17

0000000000401b40 <munmap@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401b44:	ldr	x17, [x16, #408]
  401b48:	add	x16, x16, #0x198
  401b4c:	br	x17

0000000000401b50 <fflush@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401b54:	ldr	x17, [x16, #416]
  401b58:	add	x16, x16, #0x1a0
  401b5c:	br	x17

0000000000401b60 <scols_print_table@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401b64:	ldr	x17, [x16, #424]
  401b68:	add	x16, x16, #0x1a8
  401b6c:	br	x17

0000000000401b70 <warnx@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401b74:	ldr	x17, [x16, #432]
  401b78:	add	x16, x16, #0x1b0
  401b7c:	br	x17

0000000000401b80 <memchr@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401b84:	ldr	x17, [x16, #440]
  401b88:	add	x16, x16, #0x1b8
  401b8c:	br	x17

0000000000401b90 <__fxstat@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401b94:	ldr	x17, [x16, #448]
  401b98:	add	x16, x16, #0x1c0
  401b9c:	br	x17

0000000000401ba0 <dcgettext@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401ba4:	ldr	x17, [x16, #456]
  401ba8:	add	x16, x16, #0x1c8
  401bac:	br	x17

0000000000401bb0 <errx@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401bb4:	ldr	x17, [x16, #464]
  401bb8:	add	x16, x16, #0x1d0
  401bbc:	br	x17

0000000000401bc0 <strcspn@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401bc4:	ldr	x17, [x16, #472]
  401bc8:	add	x16, x16, #0x1d8
  401bcc:	br	x17

0000000000401bd0 <printf@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401bd4:	ldr	x17, [x16, #480]
  401bd8:	add	x16, x16, #0x1e0
  401bdc:	br	x17

0000000000401be0 <__assert_fail@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401be4:	ldr	x17, [x16, #488]
  401be8:	add	x16, x16, #0x1e8
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401bf4:	ldr	x17, [x16, #496]
  401bf8:	add	x16, x16, #0x1f0
  401bfc:	br	x17

0000000000401c00 <fprintf@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401c04:	ldr	x17, [x16, #504]
  401c08:	add	x16, x16, #0x1f8
  401c0c:	br	x17

0000000000401c10 <scols_init_debug@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401c14:	ldr	x17, [x16, #512]
  401c18:	add	x16, x16, #0x200
  401c1c:	br	x17

0000000000401c20 <err@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401c24:	ldr	x17, [x16, #520]
  401c28:	add	x16, x16, #0x208
  401c2c:	br	x17

0000000000401c30 <setlocale@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401c34:	ldr	x17, [x16, #528]
  401c38:	add	x16, x16, #0x210
  401c3c:	br	x17

0000000000401c40 <ferror@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x143c0>
  401c44:	ldr	x17, [x16, #536]
  401c48:	add	x16, x16, #0x218
  401c4c:	br	x17

Disassembly of section .text:

0000000000401c50 <.text>:
  401c50:	mov	x29, #0x0                   	// #0
  401c54:	mov	x30, #0x0                   	// #0
  401c58:	mov	x5, x0
  401c5c:	ldr	x1, [sp]
  401c60:	add	x2, sp, #0x8
  401c64:	mov	x6, sp
  401c68:	movz	x0, #0x0, lsl #48
  401c6c:	movk	x0, #0x0, lsl #32
  401c70:	movk	x0, #0x40, lsl #16
  401c74:	movk	x0, #0x1d5c
  401c78:	movz	x3, #0x0, lsl #48
  401c7c:	movk	x3, #0x0, lsl #32
  401c80:	movk	x3, #0x40, lsl #16
  401c84:	movk	x3, #0x4790
  401c88:	movz	x4, #0x0, lsl #48
  401c8c:	movk	x4, #0x0, lsl #32
  401c90:	movk	x4, #0x40, lsl #16
  401c94:	movk	x4, #0x4810
  401c98:	bl	4019a0 <__libc_start_main@plt>
  401c9c:	bl	401a50 <abort@plt>
  401ca0:	adrp	x0, 415000 <ferror@plt+0x133c0>
  401ca4:	ldr	x0, [x0, #4064]
  401ca8:	cbz	x0, 401cb0 <ferror@plt+0x70>
  401cac:	b	401a40 <__gmon_start__@plt>
  401cb0:	ret
  401cb4:	nop
  401cb8:	adrp	x0, 416000 <ferror@plt+0x143c0>
  401cbc:	add	x0, x0, #0x258
  401cc0:	adrp	x1, 416000 <ferror@plt+0x143c0>
  401cc4:	add	x1, x1, #0x258
  401cc8:	cmp	x1, x0
  401ccc:	b.eq	401ce4 <ferror@plt+0xa4>  // b.none
  401cd0:	adrp	x1, 404000 <ferror@plt+0x23c0>
  401cd4:	ldr	x1, [x1, #2120]
  401cd8:	cbz	x1, 401ce4 <ferror@plt+0xa4>
  401cdc:	mov	x16, x1
  401ce0:	br	x16
  401ce4:	ret
  401ce8:	adrp	x0, 416000 <ferror@plt+0x143c0>
  401cec:	add	x0, x0, #0x258
  401cf0:	adrp	x1, 416000 <ferror@plt+0x143c0>
  401cf4:	add	x1, x1, #0x258
  401cf8:	sub	x1, x1, x0
  401cfc:	lsr	x2, x1, #63
  401d00:	add	x1, x2, x1, asr #3
  401d04:	cmp	xzr, x1, asr #1
  401d08:	asr	x1, x1, #1
  401d0c:	b.eq	401d24 <ferror@plt+0xe4>  // b.none
  401d10:	adrp	x2, 404000 <ferror@plt+0x23c0>
  401d14:	ldr	x2, [x2, #2128]
  401d18:	cbz	x2, 401d24 <ferror@plt+0xe4>
  401d1c:	mov	x16, x2
  401d20:	br	x16
  401d24:	ret
  401d28:	stp	x29, x30, [sp, #-32]!
  401d2c:	mov	x29, sp
  401d30:	str	x19, [sp, #16]
  401d34:	adrp	x19, 416000 <ferror@plt+0x143c0>
  401d38:	ldrb	w0, [x19, #640]
  401d3c:	cbnz	w0, 401d4c <ferror@plt+0x10c>
  401d40:	bl	401cb8 <ferror@plt+0x78>
  401d44:	mov	w0, #0x1                   	// #1
  401d48:	strb	w0, [x19, #640]
  401d4c:	ldr	x19, [sp, #16]
  401d50:	ldp	x29, x30, [sp], #32
  401d54:	ret
  401d58:	b	401ce8 <ferror@plt+0xa8>
  401d5c:	sub	sp, sp, #0x120
  401d60:	stp	x29, x30, [sp, #192]
  401d64:	stp	x28, x27, [sp, #208]
  401d68:	stp	x26, x25, [sp, #224]
  401d6c:	stp	x24, x23, [sp, #240]
  401d70:	stp	x22, x21, [sp, #256]
  401d74:	stp	x20, x19, [sp, #272]
  401d78:	add	x29, sp, #0xc0
  401d7c:	mov	x27, x1
  401d80:	str	w0, [sp, #36]
  401d84:	bl	4019f0 <getpagesize@plt>
  401d88:	adrp	x1, 404000 <ferror@plt+0x23c0>
  401d8c:	sxtw	x8, w0
  401d90:	add	x1, x1, #0xb5c
  401d94:	mov	w0, #0x6                   	// #6
  401d98:	str	x8, [sp, #40]
  401d9c:	bl	401c30 <setlocale@plt>
  401da0:	adrp	x21, 404000 <ferror@plt+0x23c0>
  401da4:	add	x21, x21, #0xa6b
  401da8:	adrp	x1, 404000 <ferror@plt+0x23c0>
  401dac:	add	x1, x1, #0xa76
  401db0:	mov	x0, x21
  401db4:	bl	401990 <bindtextdomain@plt>
  401db8:	mov	x0, x21
  401dbc:	bl	401a60 <textdomain@plt>
  401dc0:	adrp	x0, 402000 <ferror@plt+0x3c0>
  401dc4:	add	x0, x0, #0xa08
  401dc8:	bl	404818 <ferror@plt+0x2bd8>
  401dcc:	adrp	x22, 404000 <ferror@plt+0x23c0>
  401dd0:	adrp	x23, 404000 <ferror@plt+0x23c0>
  401dd4:	adrp	x20, 404000 <ferror@plt+0x23c0>
  401dd8:	mov	w25, wzr
  401ddc:	mov	x21, xzr
  401de0:	add	x22, x22, #0xa88
  401de4:	add	x23, x23, #0x8d0
  401de8:	add	x20, x20, #0x870
  401dec:	adrp	x24, 416000 <ferror@plt+0x143c0>
  401df0:	ldr	w0, [sp, #36]
  401df4:	mov	x1, x27
  401df8:	mov	x2, x22
  401dfc:	mov	x3, x23
  401e00:	mov	x4, xzr
  401e04:	bl	401a70 <getopt_long@plt>
  401e08:	sub	w8, w0, #0x4a
  401e0c:	cmp	w8, #0x28
  401e10:	b.hi	401e5c <ferror@plt+0x21c>  // b.pmore
  401e14:	adr	x9, 401e24 <ferror@plt+0x1e4>
  401e18:	ldrh	w10, [x20, x8, lsl #1]
  401e1c:	add	x9, x9, x10, lsl #2
  401e20:	br	x9
  401e24:	mov	w8, #0x8                   	// #8
  401e28:	orr	w25, w25, w8
  401e2c:	b	401df0 <ferror@plt+0x1b0>
  401e30:	mov	w8, #0x1                   	// #1
  401e34:	orr	w25, w25, w8
  401e38:	b	401df0 <ferror@plt+0x1b0>
  401e3c:	mov	w8, #0x2                   	// #2
  401e40:	orr	w25, w25, w8
  401e44:	b	401df0 <ferror@plt+0x1b0>
  401e48:	mov	w8, #0x4                   	// #4
  401e4c:	orr	w25, w25, w8
  401e50:	b	401df0 <ferror@plt+0x1b0>
  401e54:	ldr	x21, [x24, #608]
  401e58:	b	401df0 <ferror@plt+0x1b0>
  401e5c:	cmn	w0, #0x1
  401e60:	b.ne	40266c <ferror@plt+0xa2c>  // b.any
  401e64:	adrp	x24, 416000 <ferror@plt+0x143c0>
  401e68:	ldr	w8, [x24, #616]
  401e6c:	ldr	w9, [sp, #36]
  401e70:	cmp	w8, w9
  401e74:	b.eq	402654 <ferror@plt+0xa14>  // b.none
  401e78:	adrp	x9, 416000 <ferror@plt+0x143c0>
  401e7c:	ldr	x8, [x9, #648]
  401e80:	cbz	x8, 401e8c <ferror@plt+0x24c>
  401e84:	cbnz	x21, 401ea8 <ferror@plt+0x268>
  401e88:	b	401ed0 <ferror@plt+0x290>
  401e8c:	adrp	x8, 404000 <ferror@plt+0x23c0>
  401e90:	ldr	q0, [x8, #2144]
  401e94:	mov	w8, #0x4                   	// #4
  401e98:	str	x8, [x9, #648]
  401e9c:	adrp	x8, 416000 <ferror@plt+0x143c0>
  401ea0:	str	q0, [x8, #560]
  401ea4:	cbz	x21, 401ed0 <ferror@plt+0x290>
  401ea8:	adrp	x1, 416000 <ferror@plt+0x143c0>
  401eac:	adrp	x3, 416000 <ferror@plt+0x143c0>
  401eb0:	adrp	x4, 402000 <ferror@plt+0x3c0>
  401eb4:	add	x1, x1, #0x230
  401eb8:	add	x3, x3, #0x288
  401ebc:	add	x4, x4, #0x90c
  401ec0:	mov	w2, #0x8                   	// #8
  401ec4:	mov	x0, x21
  401ec8:	bl	403cd0 <ferror@plt+0x2090>
  401ecc:	tbnz	w0, #31, 402554 <ferror@plt+0x914>
  401ed0:	mov	w0, wzr
  401ed4:	bl	401c10 <scols_init_debug@plt>
  401ed8:	bl	4019c0 <scols_new_table@plt>
  401edc:	cbz	x0, 4026a4 <ferror@plt+0xa64>
  401ee0:	and	w19, w25, #0xff
  401ee4:	ubfx	w1, w19, #1, #1
  401ee8:	mov	x26, x0
  401eec:	bl	4018d0 <scols_table_enable_noheadings@plt>
  401ef0:	ubfx	w1, w19, #2, #1
  401ef4:	mov	x0, x26
  401ef8:	bl	401910 <scols_table_enable_raw@plt>
  401efc:	ubfx	w1, w19, #3, #1
  401f00:	mov	x0, x26
  401f04:	bl	401ae0 <scols_table_enable_json@plt>
  401f08:	tbz	w25, #3, 401f1c <ferror@plt+0x2dc>
  401f0c:	adrp	x1, 404000 <ferror@plt+0x23c0>
  401f10:	add	x1, x1, #0xb08
  401f14:	mov	x0, x26
  401f18:	bl	4018b0 <scols_table_set_name@plt>
  401f1c:	adrp	x19, 416000 <ferror@plt+0x143c0>
  401f20:	ldr	x8, [x19, #648]
  401f24:	cbz	x8, 402014 <ferror@plt+0x3d4>
  401f28:	adrp	x20, 404000 <ferror@plt+0x23c0>
  401f2c:	add	x20, x20, #0x9d0
  401f30:	mov	x21, xzr
  401f34:	mov	w22, #0x80000000            	// #-2147483648
  401f38:	tbnz	w25, #3, 401f94 <ferror@plt+0x354>
  401f3c:	cmp	x21, x22
  401f40:	b.eq	4025b8 <ferror@plt+0x978>  // b.none
  401f44:	and	x9, x21, #0xffffffff
  401f48:	cmp	x8, x9
  401f4c:	b.ls	402578 <ferror@plt+0x938>  // b.plast
  401f50:	adrp	x8, 416000 <ferror@plt+0x143c0>
  401f54:	add	x8, x8, #0x230
  401f58:	ldrsw	x8, [x8, x9, lsl #2]
  401f5c:	cmp	w8, #0x3
  401f60:	b.gt	402598 <ferror@plt+0x958>
  401f64:	add	x8, x20, x8, lsl #5
  401f68:	ldr	x1, [x8]
  401f6c:	ldr	d0, [x8, #8]
  401f70:	ldr	w2, [x8, #16]
  401f74:	mov	x0, x26
  401f78:	bl	4018e0 <scols_table_new_column@plt>
  401f7c:	cbz	x0, 4025e4 <ferror@plt+0x9a4>
  401f80:	ldr	x8, [x19, #648]
  401f84:	add	x21, x21, #0x1
  401f88:	cmp	x21, x8
  401f8c:	b.cc	401f3c <ferror@plt+0x2fc>  // b.lo, b.ul, b.last
  401f90:	b	402014 <ferror@plt+0x3d4>
  401f94:	tbz	w25, #0, 4024b0 <ferror@plt+0x870>
  401f98:	cmp	x21, x22
  401f9c:	b.eq	4025b8 <ferror@plt+0x978>  // b.none
  401fa0:	cmp	x8, x21
  401fa4:	b.ls	402578 <ferror@plt+0x938>  // b.plast
  401fa8:	adrp	x8, 416000 <ferror@plt+0x143c0>
  401fac:	add	x8, x8, #0x230
  401fb0:	ldrsw	x8, [x8, x21, lsl #2]
  401fb4:	cmp	w8, #0x4
  401fb8:	b.ge	402598 <ferror@plt+0x958>  // b.tcont
  401fbc:	add	x8, x20, x8, lsl #5
  401fc0:	ldr	x1, [x8]
  401fc4:	ldr	d0, [x8, #8]
  401fc8:	ldr	w2, [x8, #16]
  401fcc:	mov	x0, x26
  401fd0:	bl	4018e0 <scols_table_new_column@plt>
  401fd4:	cbz	x0, 4025e4 <ferror@plt+0x9a4>
  401fd8:	ldr	x8, [x19, #648]
  401fdc:	cmp	x8, x21
  401fe0:	b.ls	402578 <ferror@plt+0x938>  // b.plast
  401fe4:	adrp	x8, 416000 <ferror@plt+0x143c0>
  401fe8:	add	x8, x8, #0x230
  401fec:	ldr	w8, [x8, x21, lsl #2]
  401ff0:	cmp	w8, #0x4
  401ff4:	b.ge	402598 <ferror@plt+0x958>  // b.tcont
  401ff8:	cmp	w8, #0x2
  401ffc:	cset	w1, ne  // ne = any
  402000:	bl	401820 <scols_column_set_json_type@plt>
  402004:	ldr	x8, [x19, #648]
  402008:	add	x21, x21, #0x1
  40200c:	cmp	x21, x8
  402010:	b.cc	401f98 <ferror@plt+0x358>  // b.lo, b.ul, b.last
  402014:	ldr	w8, [x24, #616]
  402018:	ldr	w9, [sp, #36]
  40201c:	str	x26, [sp, #16]
  402020:	cmp	w8, w9
  402024:	b.ge	402534 <ferror@plt+0x8f4>  // b.tcont
  402028:	ldr	x9, [sp, #40]
  40202c:	adrp	x28, 416000 <ferror@plt+0x143c0>
  402030:	add	x28, x28, #0x290
  402034:	stp	w25, wzr, [sp, #8]
  402038:	lsl	x20, x9, #15
  40203c:	str	x27, [sp, #24]
  402040:	b	402064 <ferror@plt+0x424>
  402044:	mov	w8, #0x1                   	// #1
  402048:	str	w8, [sp, #12]
  40204c:	ldr	w8, [x24, #616]
  402050:	ldr	w9, [sp, #36]
  402054:	add	w8, w8, #0x1
  402058:	cmp	w8, w9
  40205c:	str	w8, [x24, #616]
  402060:	b.ge	402538 <ferror@plt+0x8f8>  // b.tcont
  402064:	ldr	x26, [x27, w8, sxtw #3]
  402068:	mov	w1, wzr
  40206c:	mov	x0, x26
  402070:	bl	401960 <open@plt>
  402074:	tbnz	w0, #31, 4020ac <ferror@plt+0x46c>
  402078:	mov	w25, w0
  40207c:	add	x2, sp, #0x30
  402080:	mov	w0, wzr
  402084:	mov	w1, w25
  402088:	bl	401b90 <__fxstat@plt>
  40208c:	tbnz	w0, #31, 4020cc <ferror@plt+0x48c>
  402090:	ldr	w8, [sp, #64]
  402094:	and	w8, w8, #0xf000
  402098:	cmp	w8, #0x4, lsl #12
  40209c:	b.ne	40210c <ferror@plt+0x4cc>  // b.any
  4020a0:	mov	x23, xzr
  4020a4:	mov	w21, #0x1                   	// #1
  4020a8:	b	4022c8 <ferror@plt+0x688>
  4020ac:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4020b0:	mov	w2, #0x5                   	// #5
  4020b4:	mov	x0, xzr
  4020b8:	add	x1, x1, #0xe08
  4020bc:	bl	401ba0 <dcgettext@plt>
  4020c0:	mov	x1, x26
  4020c4:	bl	401a90 <warn@plt>
  4020c8:	b	4020f0 <ferror@plt+0x4b0>
  4020cc:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4020d0:	mov	w2, #0x5                   	// #5
  4020d4:	mov	x0, xzr
  4020d8:	add	x1, x1, #0xe1b
  4020dc:	bl	401ba0 <dcgettext@plt>
  4020e0:	mov	x1, x26
  4020e4:	bl	401a90 <warn@plt>
  4020e8:	mov	w0, w25
  4020ec:	bl	401a30 <close@plt>
  4020f0:	bl	401bf0 <__errno_location@plt>
  4020f4:	ldr	w8, [x0]
  4020f8:	mov	x23, xzr
  4020fc:	neg	w21, w8
  402100:	cmp	w21, #0x1
  402104:	b.ne	4022d8 <ferror@plt+0x698>  // b.any
  402108:	b	40204c <ferror@plt+0x40c>
  40210c:	ldr	x21, [sp, #96]
  402110:	cmp	x21, #0x1
  402114:	b.lt	402284 <ferror@plt+0x644>  // b.tstop
  402118:	mov	x23, xzr
  40211c:	mov	x22, xzr
  402120:	b	402168 <ferror@plt+0x528>
  402124:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402128:	mov	w2, #0x5                   	// #5
  40212c:	mov	x0, xzr
  402130:	add	x1, x1, #0xe48
  402134:	bl	401ba0 <dcgettext@plt>
  402138:	mov	x1, x26
  40213c:	bl	401a90 <warn@plt>
  402140:	bl	401bf0 <__errno_location@plt>
  402144:	ldr	w8, [x0]
  402148:	adrp	x19, 416000 <ferror@plt+0x143c0>
  40214c:	cbnz	w8, 4022bc <ferror@plt+0x67c>
  402150:	mov	x0, x24
  402154:	mov	x1, x27
  402158:	bl	401b40 <munmap@plt>
  40215c:	add	x22, x27, x22
  402160:	cmp	x22, x21
  402164:	b.ge	4022b4 <ferror@plt+0x674>  // b.tcont
  402168:	sub	x8, x21, x22
  40216c:	cmp	x8, x20
  402170:	csel	x27, x8, x20, lt  // lt = tstop
  402174:	mov	w3, #0x2                   	// #2
  402178:	mov	x0, xzr
  40217c:	mov	x1, x27
  402180:	mov	w2, wzr
  402184:	mov	w4, w25
  402188:	mov	x5, x22
  40218c:	bl	401ab0 <mmap@plt>
  402190:	cmn	x0, #0x1
  402194:	b.eq	402290 <ferror@plt+0x650>  // b.none
  402198:	ldr	x9, [sp, #40]
  40219c:	mov	x1, x27
  4021a0:	mov	x2, x28
  4021a4:	mov	x24, x0
  4021a8:	udiv	x8, x27, x9
  4021ac:	msub	x9, x8, x9, x27
  4021b0:	cmp	x9, #0x0
  4021b4:	cinc	x19, x8, ne  // ne = any
  4021b8:	bl	4019d0 <mincore@plt>
  4021bc:	tbnz	w0, #31, 402124 <ferror@plt+0x4e4>
  4021c0:	cmp	w19, #0x1
  4021c4:	b.lt	4021e8 <ferror@plt+0x5a8>  // b.tstop
  4021c8:	sxtw	x9, w19
  4021cc:	cmp	x9, #0x1
  4021d0:	csinc	x10, x9, xzr, gt
  4021d4:	cmp	x10, #0x2
  4021d8:	b.cs	4021f0 <ferror@plt+0x5b0>  // b.hs, b.nlast
  4021dc:	mov	x8, x9
  4021e0:	adrp	x19, 416000 <ferror@plt+0x143c0>
  4021e4:	b	402268 <ferror@plt+0x628>
  4021e8:	adrp	x19, 416000 <ferror@plt+0x143c0>
  4021ec:	b	402150 <ferror@plt+0x510>
  4021f0:	and	x12, x10, #0x7ffffffffffffffe
  4021f4:	mov	x13, xzr
  4021f8:	mov	x11, xzr
  4021fc:	sub	x8, x9, x12
  402200:	adrp	x19, 416000 <ferror@plt+0x143c0>
  402204:	b	40221c <ferror@plt+0x5dc>
  402208:	add	x13, x13, #0x2
  40220c:	add	x23, x23, x16
  402210:	cmp	x13, x12
  402214:	add	x11, x11, x14
  402218:	b.eq	40224c <ferror@plt+0x60c>  // b.none
  40221c:	sub	x14, x9, x13
  402220:	sub	x17, x14, #0x1
  402224:	sub	x15, x14, #0x2
  402228:	ldrb	w14, [x28, x17]
  40222c:	ldrb	w18, [x28, x15]
  402230:	and	x16, x14, #0x1
  402234:	and	x14, x18, #0x1
  402238:	cbz	w16, 402240 <ferror@plt+0x600>
  40223c:	strb	wzr, [x28, x17]
  402240:	cbz	w14, 402208 <ferror@plt+0x5c8>
  402244:	strb	wzr, [x28, x15]
  402248:	b	402208 <ferror@plt+0x5c8>
  40224c:	cmp	x10, x12
  402250:	add	x23, x11, x23
  402254:	b.ne	402268 <ferror@plt+0x628>  // b.any
  402258:	b	402150 <ferror@plt+0x510>
  40225c:	add	x9, x8, #0x1
  402260:	cmp	x9, #0x1
  402264:	b.le	402150 <ferror@plt+0x510>
  402268:	add	x9, x28, x8
  40226c:	ldurb	w10, [x9, #-1]
  402270:	sub	x8, x8, #0x1
  402274:	tbz	w10, #0, 40225c <ferror@plt+0x61c>
  402278:	add	x23, x23, #0x1
  40227c:	sturb	wzr, [x9, #-1]
  402280:	b	40225c <ferror@plt+0x61c>
  402284:	mov	x23, xzr
  402288:	mov	w21, wzr
  40228c:	b	4022c8 <ferror@plt+0x688>
  402290:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402294:	mov	w2, #0x5                   	// #5
  402298:	mov	x0, xzr
  40229c:	add	x1, x1, #0xe32
  4022a0:	bl	401ba0 <dcgettext@plt>
  4022a4:	mov	x1, x26
  4022a8:	bl	401a90 <warn@plt>
  4022ac:	mov	w21, #0xffffffea            	// #-22
  4022b0:	b	4022c0 <ferror@plt+0x680>
  4022b4:	mov	w21, wzr
  4022b8:	b	4022c0 <ferror@plt+0x680>
  4022bc:	neg	w21, w8
  4022c0:	ldr	x27, [sp, #24]
  4022c4:	adrp	x24, 416000 <ferror@plt+0x143c0>
  4022c8:	mov	w0, w25
  4022cc:	bl	401a30 <close@plt>
  4022d0:	cmp	w21, #0x1
  4022d4:	b.eq	40204c <ferror@plt+0x40c>  // b.none
  4022d8:	cbnz	w21, 402044 <ferror@plt+0x404>
  4022dc:	ldr	x0, [sp, #16]
  4022e0:	ldr	x25, [sp, #96]
  4022e4:	mov	x1, xzr
  4022e8:	bl	401a10 <scols_table_new_line@plt>
  4022ec:	cbz	x0, 402638 <ferror@plt+0x9f8>
  4022f0:	ldr	x8, [x19, #648]
  4022f4:	mov	w21, #0x80000000            	// #-2147483648
  4022f8:	cbz	x8, 40248c <ferror@plt+0x84c>
  4022fc:	ldr	x9, [sp, #40]
  402300:	mov	x27, x0
  402304:	mul	x22, x23, x9
  402308:	ldr	w9, [sp, #8]
  40230c:	tbnz	w9, #0, 4023cc <ferror@plt+0x78c>
  402310:	mov	x24, xzr
  402314:	cmp	x24, x21
  402318:	b.eq	4025b8 <ferror@plt+0x978>  // b.none
  40231c:	cmp	x8, x24
  402320:	b.ls	402578 <ferror@plt+0x938>  // b.plast
  402324:	adrp	x8, 416000 <ferror@plt+0x143c0>
  402328:	add	x8, x8, #0x230
  40232c:	ldr	w8, [x8, x24, lsl #2]
  402330:	cmp	w8, #0x3
  402334:	b.gt	402598 <ferror@plt+0x958>
  402338:	b.hi	40248c <ferror@plt+0x84c>  // b.pmore
  40233c:	adrp	x11, 404000 <ferror@plt+0x23c0>
  402340:	mov	w8, w8
  402344:	add	x11, x11, #0x8c6
  402348:	adr	x9, 402358 <ferror@plt+0x718>
  40234c:	ldrb	w10, [x11, x8]
  402350:	add	x9, x9, x10, lsl #2
  402354:	br	x9
  402358:	adrp	x1, 404000 <ferror@plt+0x23c0>
  40235c:	sub	x0, x29, #0x10
  402360:	add	x1, x1, #0xe80
  402364:	mov	x2, x23
  402368:	bl	402b18 <ferror@plt+0xed8>
  40236c:	ldur	x2, [x29, #-16]
  402370:	b	4023a8 <ferror@plt+0x768>
  402374:	mov	x0, x27
  402378:	mov	x1, x24
  40237c:	mov	x2, x26
  402380:	bl	401870 <scols_line_set_data@plt>
  402384:	b	4023b4 <ferror@plt+0x774>
  402388:	mov	w0, wzr
  40238c:	mov	x1, x22
  402390:	b	40239c <ferror@plt+0x75c>
  402394:	mov	w0, wzr
  402398:	mov	x1, x25
  40239c:	bl	403a10 <ferror@plt+0x1dd0>
  4023a0:	mov	x2, x0
  4023a4:	stur	x0, [x29, #-16]
  4023a8:	mov	x0, x27
  4023ac:	mov	x1, x24
  4023b0:	bl	4018a0 <scols_line_refer_data@plt>
  4023b4:	cbnz	w0, 4025d8 <ferror@plt+0x998>
  4023b8:	ldr	x8, [x19, #648]
  4023bc:	add	x24, x24, #0x1
  4023c0:	cmp	x24, x8
  4023c4:	b.cc	402314 <ferror@plt+0x6d4>  // b.lo, b.ul, b.last
  4023c8:	b	40248c <ferror@plt+0x84c>
  4023cc:	mov	x24, xzr
  4023d0:	cmp	x24, x21
  4023d4:	b.eq	4025b8 <ferror@plt+0x978>  // b.none
  4023d8:	cmp	x8, x24
  4023dc:	b.ls	402578 <ferror@plt+0x938>  // b.plast
  4023e0:	adrp	x8, 416000 <ferror@plt+0x143c0>
  4023e4:	add	x8, x8, #0x230
  4023e8:	ldr	w8, [x8, x24, lsl #2]
  4023ec:	cmp	w8, #0x4
  4023f0:	b.ge	402598 <ferror@plt+0x958>  // b.tcont
  4023f4:	cmp	w8, #0x3
  4023f8:	b.hi	40248c <ferror@plt+0x84c>  // b.pmore
  4023fc:	adrp	x11, 404000 <ferror@plt+0x23c0>
  402400:	mov	w8, w8
  402404:	add	x11, x11, #0x8c2
  402408:	adr	x9, 402418 <ferror@plt+0x7d8>
  40240c:	ldrb	w10, [x11, x8]
  402410:	add	x9, x9, x10, lsl #2
  402414:	br	x9
  402418:	adrp	x1, 404000 <ferror@plt+0x23c0>
  40241c:	sub	x0, x29, #0x10
  402420:	add	x1, x1, #0xe80
  402424:	mov	x2, x23
  402428:	b	402464 <ferror@plt+0x824>
  40242c:	mov	x0, x27
  402430:	mov	x1, x24
  402434:	mov	x2, x26
  402438:	bl	401870 <scols_line_set_data@plt>
  40243c:	b	402478 <ferror@plt+0x838>
  402440:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402444:	sub	x0, x29, #0x10
  402448:	add	x1, x1, #0xe84
  40244c:	mov	x2, x22
  402450:	b	402464 <ferror@plt+0x824>
  402454:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402458:	sub	x0, x29, #0x10
  40245c:	add	x1, x1, #0xe80
  402460:	mov	x2, x25
  402464:	bl	402b18 <ferror@plt+0xed8>
  402468:	ldur	x2, [x29, #-16]
  40246c:	mov	x0, x27
  402470:	mov	x1, x24
  402474:	bl	4018a0 <scols_line_refer_data@plt>
  402478:	cbnz	w0, 4025d8 <ferror@plt+0x998>
  40247c:	ldr	x8, [x19, #648]
  402480:	add	x24, x24, #0x1
  402484:	cmp	x24, x8
  402488:	b.cc	4023d0 <ferror@plt+0x790>  // b.lo, b.ul, b.last
  40248c:	ldr	x27, [sp, #24]
  402490:	adrp	x24, 416000 <ferror@plt+0x143c0>
  402494:	b	40204c <ferror@plt+0x40c>
  402498:	mov	w1, #0x1                   	// #1
  40249c:	bl	401820 <scols_column_set_json_type@plt>
  4024a0:	ldr	x8, [x19, #648]
  4024a4:	add	x21, x21, #0x1
  4024a8:	cmp	x21, x8
  4024ac:	b.cs	402014 <ferror@plt+0x3d4>  // b.hs, b.nlast
  4024b0:	cmp	x21, x22
  4024b4:	b.eq	4025b8 <ferror@plt+0x978>  // b.none
  4024b8:	and	x23, x21, #0xffffffff
  4024bc:	cmp	x8, x23
  4024c0:	b.ls	402578 <ferror@plt+0x938>  // b.plast
  4024c4:	adrp	x8, 416000 <ferror@plt+0x143c0>
  4024c8:	add	x8, x8, #0x230
  4024cc:	ldrsw	x8, [x8, x23, lsl #2]
  4024d0:	cmp	w8, #0x3
  4024d4:	b.gt	402598 <ferror@plt+0x958>
  4024d8:	add	x8, x20, x8, lsl #5
  4024dc:	ldr	x1, [x8]
  4024e0:	ldr	d0, [x8, #8]
  4024e4:	ldr	w2, [x8, #16]
  4024e8:	mov	x0, x26
  4024ec:	bl	4018e0 <scols_table_new_column@plt>
  4024f0:	cbz	x0, 4025e4 <ferror@plt+0x9a4>
  4024f4:	ldr	x8, [x19, #648]
  4024f8:	cmp	x8, x23
  4024fc:	b.ls	402578 <ferror@plt+0x938>  // b.plast
  402500:	adrp	x8, 416000 <ferror@plt+0x143c0>
  402504:	add	x8, x8, #0x230
  402508:	ldr	w8, [x8, x23, lsl #2]
  40250c:	cmp	w8, #0x3
  402510:	b.gt	402598 <ferror@plt+0x958>
  402514:	cmp	w8, #0x1
  402518:	b.eq	4024a0 <ferror@plt+0x860>  // b.none
  40251c:	cmp	w8, #0x3
  402520:	b.eq	4024a0 <ferror@plt+0x860>  // b.none
  402524:	cmp	w8, #0x2
  402528:	b.ne	402498 <ferror@plt+0x858>  // b.any
  40252c:	mov	w1, wzr
  402530:	b	40249c <ferror@plt+0x85c>
  402534:	str	wzr, [sp, #12]
  402538:	ldr	x19, [sp, #16]
  40253c:	mov	x0, x19
  402540:	bl	401b60 <scols_print_table@plt>
  402544:	mov	x0, x19
  402548:	bl	401a20 <scols_unref_table@plt>
  40254c:	ldr	w0, [sp, #12]
  402550:	b	402558 <ferror@plt+0x918>
  402554:	mov	w0, #0x1                   	// #1
  402558:	ldp	x20, x19, [sp, #272]
  40255c:	ldp	x22, x21, [sp, #256]
  402560:	ldp	x24, x23, [sp, #240]
  402564:	ldp	x26, x25, [sp, #224]
  402568:	ldp	x28, x27, [sp, #208]
  40256c:	ldp	x29, x30, [sp, #192]
  402570:	add	sp, sp, #0x120
  402574:	ret
  402578:	adrp	x0, 404000 <ferror@plt+0x23c0>
  40257c:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402580:	adrp	x3, 404000 <ferror@plt+0x23c0>
  402584:	add	x0, x0, #0xdc9
  402588:	add	x1, x1, #0xd9d
  40258c:	add	x3, x3, #0xdb2
  402590:	mov	w2, #0x63                  	// #99
  402594:	bl	401be0 <__assert_fail@plt>
  402598:	adrp	x0, 404000 <ferror@plt+0x23c0>
  40259c:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4025a0:	adrp	x3, 404000 <ferror@plt+0x23c0>
  4025a4:	add	x0, x0, #0xde1
  4025a8:	add	x1, x1, #0xd9d
  4025ac:	add	x3, x3, #0xdb2
  4025b0:	mov	w2, #0x64                  	// #100
  4025b4:	bl	401be0 <__assert_fail@plt>
  4025b8:	adrp	x0, 404000 <ferror@plt+0x23c0>
  4025bc:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4025c0:	adrp	x3, 404000 <ferror@plt+0x23c0>
  4025c4:	add	x0, x0, #0xd94
  4025c8:	add	x1, x1, #0xd9d
  4025cc:	add	x3, x3, #0xdb2
  4025d0:	mov	w2, #0x62                  	// #98
  4025d4:	bl	401be0 <__assert_fail@plt>
  4025d8:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4025dc:	add	x1, x1, #0xe88
  4025e0:	b	4025ec <ferror@plt+0x9ac>
  4025e4:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4025e8:	add	x1, x1, #0xb10
  4025ec:	mov	w2, #0x5                   	// #5
  4025f0:	mov	x0, xzr
  4025f4:	bl	401ba0 <dcgettext@plt>
  4025f8:	mov	x1, x0
  4025fc:	mov	w0, #0x1                   	// #1
  402600:	bl	401c20 <err@plt>
  402604:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402608:	add	x1, x1, #0xa91
  40260c:	mov	w2, #0x5                   	// #5
  402610:	mov	x0, xzr
  402614:	bl	401ba0 <dcgettext@plt>
  402618:	adrp	x8, 416000 <ferror@plt+0x143c0>
  40261c:	ldr	x1, [x8, #632]
  402620:	adrp	x2, 404000 <ferror@plt+0x23c0>
  402624:	add	x2, x2, #0xa9d
  402628:	bl	401bd0 <printf@plt>
  40262c:	mov	w0, wzr
  402630:	bl	401880 <exit@plt>
  402634:	bl	4026b0 <ferror@plt+0xa70>
  402638:	adrp	x1, 404000 <ferror@plt+0x23c0>
  40263c:	add	x1, x1, #0xe61
  402640:	mov	w2, #0x5                   	// #5
  402644:	bl	401ba0 <dcgettext@plt>
  402648:	mov	x1, x0
  40264c:	mov	w0, #0x1                   	// #1
  402650:	bl	401c20 <err@plt>
  402654:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402658:	add	x1, x1, #0xad6
  40265c:	mov	w2, #0x5                   	// #5
  402660:	mov	x0, xzr
  402664:	bl	401ba0 <dcgettext@plt>
  402668:	bl	401b70 <warnx@plt>
  40266c:	adrp	x8, 416000 <ferror@plt+0x143c0>
  402670:	ldr	x19, [x8, #600]
  402674:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402678:	add	x1, x1, #0xaaf
  40267c:	mov	w2, #0x5                   	// #5
  402680:	mov	x0, xzr
  402684:	bl	401ba0 <dcgettext@plt>
  402688:	adrp	x8, 416000 <ferror@plt+0x143c0>
  40268c:	ldr	x2, [x8, #632]
  402690:	mov	x1, x0
  402694:	mov	x0, x19
  402698:	bl	401c00 <fprintf@plt>
  40269c:	mov	w0, #0x1                   	// #1
  4026a0:	bl	401880 <exit@plt>
  4026a4:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4026a8:	add	x1, x1, #0xae8
  4026ac:	b	402640 <ferror@plt+0xa00>
  4026b0:	stp	x29, x30, [sp, #-32]!
  4026b4:	adrp	x8, 416000 <ferror@plt+0x143c0>
  4026b8:	stp	x20, x19, [sp, #16]
  4026bc:	ldr	x19, [x8, #624]
  4026c0:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4026c4:	add	x1, x1, #0xb3d
  4026c8:	mov	w2, #0x5                   	// #5
  4026cc:	mov	x0, xzr
  4026d0:	mov	x29, sp
  4026d4:	bl	401ba0 <dcgettext@plt>
  4026d8:	mov	x1, x19
  4026dc:	bl	401860 <fputs@plt>
  4026e0:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4026e4:	add	x1, x1, #0xb46
  4026e8:	mov	w2, #0x5                   	// #5
  4026ec:	mov	x0, xzr
  4026f0:	bl	401ba0 <dcgettext@plt>
  4026f4:	adrp	x8, 416000 <ferror@plt+0x143c0>
  4026f8:	ldr	x2, [x8, #632]
  4026fc:	mov	x1, x0
  402700:	mov	x0, x19
  402704:	bl	401c00 <fprintf@plt>
  402708:	adrp	x1, 404000 <ferror@plt+0x23c0>
  40270c:	add	x1, x1, #0xb5d
  402710:	mov	w2, #0x5                   	// #5
  402714:	mov	x0, xzr
  402718:	bl	401ba0 <dcgettext@plt>
  40271c:	mov	x1, x19
  402720:	bl	401860 <fputs@plt>
  402724:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402728:	add	x1, x1, #0xb68
  40272c:	mov	w2, #0x5                   	// #5
  402730:	mov	x0, xzr
  402734:	bl	401ba0 <dcgettext@plt>
  402738:	mov	x1, x19
  40273c:	bl	401860 <fputs@plt>
  402740:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402744:	add	x1, x1, #0xb97
  402748:	mov	w2, #0x5                   	// #5
  40274c:	mov	x0, xzr
  402750:	bl	401ba0 <dcgettext@plt>
  402754:	mov	x1, x19
  402758:	bl	401860 <fputs@plt>
  40275c:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402760:	add	x1, x1, #0xbe9
  402764:	mov	w2, #0x5                   	// #5
  402768:	mov	x0, xzr
  40276c:	bl	401ba0 <dcgettext@plt>
  402770:	mov	x1, x19
  402774:	bl	401860 <fputs@plt>
  402778:	adrp	x1, 404000 <ferror@plt+0x23c0>
  40277c:	add	x1, x1, #0xc16
  402780:	mov	w2, #0x5                   	// #5
  402784:	mov	x0, xzr
  402788:	bl	401ba0 <dcgettext@plt>
  40278c:	mov	x1, x19
  402790:	bl	401860 <fputs@plt>
  402794:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402798:	add	x1, x1, #0xc3d
  40279c:	mov	w2, #0x5                   	// #5
  4027a0:	mov	x0, xzr
  4027a4:	bl	401ba0 <dcgettext@plt>
  4027a8:	mov	x1, x19
  4027ac:	bl	401860 <fputs@plt>
  4027b0:	mov	w0, #0xa                   	// #10
  4027b4:	mov	x1, x19
  4027b8:	bl	401900 <fputc@plt>
  4027bc:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4027c0:	add	x1, x1, #0xc88
  4027c4:	mov	w2, #0x5                   	// #5
  4027c8:	mov	x0, xzr
  4027cc:	bl	401ba0 <dcgettext@plt>
  4027d0:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4027d4:	mov	x20, x0
  4027d8:	add	x1, x1, #0xca9
  4027dc:	mov	w2, #0x5                   	// #5
  4027e0:	mov	x0, xzr
  4027e4:	bl	401ba0 <dcgettext@plt>
  4027e8:	mov	x4, x0
  4027ec:	adrp	x0, 404000 <ferror@plt+0x23c0>
  4027f0:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4027f4:	adrp	x3, 404000 <ferror@plt+0x23c0>
  4027f8:	add	x0, x0, #0xc6b
  4027fc:	add	x1, x1, #0xc7c
  402800:	add	x3, x3, #0xc9a
  402804:	mov	x2, x20
  402808:	bl	401bd0 <printf@plt>
  40280c:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402810:	add	x1, x1, #0xcb9
  402814:	mov	w2, #0x5                   	// #5
  402818:	mov	x0, xzr
  40281c:	bl	401ba0 <dcgettext@plt>
  402820:	mov	x1, x0
  402824:	mov	x0, x19
  402828:	bl	401c00 <fprintf@plt>
  40282c:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402830:	add	x1, x1, #0xd0c
  402834:	mov	w2, #0x5                   	// #5
  402838:	mov	x0, xzr
  40283c:	bl	401ba0 <dcgettext@plt>
  402840:	adrp	x20, 404000 <ferror@plt+0x23c0>
  402844:	add	x20, x20, #0xcd5
  402848:	adrp	x2, 404000 <ferror@plt+0x23c0>
  40284c:	mov	x3, x0
  402850:	add	x2, x2, #0xd06
  402854:	mov	x0, x19
  402858:	mov	x1, x20
  40285c:	bl	401c00 <fprintf@plt>
  402860:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402864:	add	x1, x1, #0xd37
  402868:	mov	w2, #0x5                   	// #5
  40286c:	mov	x0, xzr
  402870:	bl	401ba0 <dcgettext@plt>
  402874:	adrp	x2, 404000 <ferror@plt+0x23c0>
  402878:	mov	x3, x0
  40287c:	add	x2, x2, #0xd32
  402880:	mov	x0, x19
  402884:	mov	x1, x20
  402888:	bl	401c00 <fprintf@plt>
  40288c:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402890:	add	x1, x1, #0xd4d
  402894:	mov	w2, #0x5                   	// #5
  402898:	mov	x0, xzr
  40289c:	bl	401ba0 <dcgettext@plt>
  4028a0:	adrp	x2, 404000 <ferror@plt+0x23c0>
  4028a4:	mov	x3, x0
  4028a8:	add	x2, x2, #0xd48
  4028ac:	mov	x0, x19
  4028b0:	mov	x1, x20
  4028b4:	bl	401c00 <fprintf@plt>
  4028b8:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4028bc:	add	x1, x1, #0xd5b
  4028c0:	mov	w2, #0x5                   	// #5
  4028c4:	mov	x0, xzr
  4028c8:	bl	401ba0 <dcgettext@plt>
  4028cc:	adrp	x2, 404000 <ferror@plt+0x23c0>
  4028d0:	mov	x3, x0
  4028d4:	add	x2, x2, #0xd57
  4028d8:	mov	x0, x19
  4028dc:	mov	x1, x20
  4028e0:	bl	401c00 <fprintf@plt>
  4028e4:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4028e8:	add	x1, x1, #0xce0
  4028ec:	mov	w2, #0x5                   	// #5
  4028f0:	mov	x0, xzr
  4028f4:	bl	401ba0 <dcgettext@plt>
  4028f8:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4028fc:	add	x1, x1, #0xcfb
  402900:	bl	401bd0 <printf@plt>
  402904:	mov	w0, wzr
  402908:	bl	401880 <exit@plt>
  40290c:	stp	x29, x30, [sp, #-32]!
  402910:	stp	x20, x19, [sp, #16]
  402914:	mov	x20, x1
  402918:	adrp	x1, 404000 <ferror@plt+0x23c0>
  40291c:	add	x1, x1, #0xd06
  402920:	mov	x2, x20
  402924:	mov	x29, sp
  402928:	mov	x19, x0
  40292c:	bl	401af0 <strncasecmp@plt>
  402930:	cbnz	w0, 40294c <ferror@plt+0xd0c>
  402934:	cmp	x20, #0x5
  402938:	b.ne	40294c <ferror@plt+0xd0c>  // b.any
  40293c:	mov	w0, wzr
  402940:	ldp	x20, x19, [sp, #16]
  402944:	ldp	x29, x30, [sp], #32
  402948:	ret
  40294c:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402950:	add	x1, x1, #0xd32
  402954:	mov	x0, x19
  402958:	mov	x2, x20
  40295c:	bl	401af0 <strncasecmp@plt>
  402960:	cbnz	w0, 40297c <ferror@plt+0xd3c>
  402964:	cmp	x20, #0x4
  402968:	b.ne	40297c <ferror@plt+0xd3c>  // b.any
  40296c:	mov	w0, #0x1                   	// #1
  402970:	ldp	x20, x19, [sp, #16]
  402974:	ldp	x29, x30, [sp], #32
  402978:	ret
  40297c:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402980:	add	x1, x1, #0xd48
  402984:	mov	x0, x19
  402988:	mov	x2, x20
  40298c:	bl	401af0 <strncasecmp@plt>
  402990:	cbnz	w0, 4029ac <ferror@plt+0xd6c>
  402994:	cmp	x20, #0x4
  402998:	b.ne	4029ac <ferror@plt+0xd6c>  // b.any
  40299c:	mov	w0, #0x2                   	// #2
  4029a0:	ldp	x20, x19, [sp, #16]
  4029a4:	ldp	x29, x30, [sp], #32
  4029a8:	ret
  4029ac:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4029b0:	add	x1, x1, #0xd57
  4029b4:	mov	x0, x19
  4029b8:	mov	x2, x20
  4029bc:	bl	401af0 <strncasecmp@plt>
  4029c0:	cbnz	w0, 4029dc <ferror@plt+0xd9c>
  4029c4:	cmp	x20, #0x3
  4029c8:	b.ne	4029dc <ferror@plt+0xd9c>  // b.any
  4029cc:	mov	w0, #0x3                   	// #3
  4029d0:	ldp	x20, x19, [sp, #16]
  4029d4:	ldp	x29, x30, [sp], #32
  4029d8:	ret
  4029dc:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4029e0:	add	x1, x1, #0xd81
  4029e4:	mov	w2, #0x5                   	// #5
  4029e8:	mov	x0, xzr
  4029ec:	bl	401ba0 <dcgettext@plt>
  4029f0:	mov	x1, x19
  4029f4:	bl	401b70 <warnx@plt>
  4029f8:	mov	w0, #0xffffffff            	// #-1
  4029fc:	ldp	x20, x19, [sp, #16]
  402a00:	ldp	x29, x30, [sp], #32
  402a04:	ret
  402a08:	stp	x29, x30, [sp, #-32]!
  402a0c:	adrp	x8, 416000 <ferror@plt+0x143c0>
  402a10:	stp	x20, x19, [sp, #16]
  402a14:	ldr	x20, [x8, #624]
  402a18:	mov	x29, sp
  402a1c:	bl	401bf0 <__errno_location@plt>
  402a20:	mov	x19, x0
  402a24:	str	wzr, [x0]
  402a28:	mov	x0, x20
  402a2c:	bl	401c40 <ferror@plt>
  402a30:	cbnz	w0, 402ad0 <ferror@plt+0xe90>
  402a34:	mov	x0, x20
  402a38:	bl	401b50 <fflush@plt>
  402a3c:	cbz	w0, 402a90 <ferror@plt+0xe50>
  402a40:	ldr	w20, [x19]
  402a44:	cmp	w20, #0x9
  402a48:	b.eq	402a54 <ferror@plt+0xe14>  // b.none
  402a4c:	cmp	w20, #0x20
  402a50:	b.ne	402ae8 <ferror@plt+0xea8>  // b.any
  402a54:	adrp	x8, 416000 <ferror@plt+0x143c0>
  402a58:	ldr	x20, [x8, #600]
  402a5c:	str	wzr, [x19]
  402a60:	mov	x0, x20
  402a64:	bl	401c40 <ferror@plt>
  402a68:	cbnz	w0, 402b10 <ferror@plt+0xed0>
  402a6c:	mov	x0, x20
  402a70:	bl	401b50 <fflush@plt>
  402a74:	cbz	w0, 402ab0 <ferror@plt+0xe70>
  402a78:	ldr	w8, [x19]
  402a7c:	cmp	w8, #0x9
  402a80:	b.ne	402b10 <ferror@plt+0xed0>  // b.any
  402a84:	ldp	x20, x19, [sp, #16]
  402a88:	ldp	x29, x30, [sp], #32
  402a8c:	ret
  402a90:	mov	x0, x20
  402a94:	bl	401940 <fileno@plt>
  402a98:	tbnz	w0, #31, 402a40 <ferror@plt+0xe00>
  402a9c:	bl	401890 <dup@plt>
  402aa0:	tbnz	w0, #31, 402a40 <ferror@plt+0xe00>
  402aa4:	bl	401a30 <close@plt>
  402aa8:	cbnz	w0, 402a40 <ferror@plt+0xe00>
  402aac:	b	402a54 <ferror@plt+0xe14>
  402ab0:	mov	x0, x20
  402ab4:	bl	401940 <fileno@plt>
  402ab8:	tbnz	w0, #31, 402a78 <ferror@plt+0xe38>
  402abc:	bl	401890 <dup@plt>
  402ac0:	tbnz	w0, #31, 402a78 <ferror@plt+0xe38>
  402ac4:	bl	401a30 <close@plt>
  402ac8:	cbnz	w0, 402a78 <ferror@plt+0xe38>
  402acc:	b	402a84 <ferror@plt+0xe44>
  402ad0:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402ad4:	add	x1, x1, #0xb31
  402ad8:	mov	w2, #0x5                   	// #5
  402adc:	mov	x0, xzr
  402ae0:	bl	401ba0 <dcgettext@plt>
  402ae4:	b	402b00 <ferror@plt+0xec0>
  402ae8:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402aec:	add	x1, x1, #0xb31
  402af0:	mov	w2, #0x5                   	// #5
  402af4:	mov	x0, xzr
  402af8:	bl	401ba0 <dcgettext@plt>
  402afc:	cbnz	w20, 402b0c <ferror@plt+0xecc>
  402b00:	bl	401b70 <warnx@plt>
  402b04:	mov	w0, #0x1                   	// #1
  402b08:	bl	401830 <_exit@plt>
  402b0c:	bl	401a90 <warn@plt>
  402b10:	mov	w0, #0x1                   	// #1
  402b14:	bl	401830 <_exit@plt>
  402b18:	sub	sp, sp, #0x100
  402b1c:	stp	x29, x30, [sp, #240]
  402b20:	add	x29, sp, #0xf0
  402b24:	mov	x8, #0xffffffffffffffd0    	// #-48
  402b28:	mov	x9, sp
  402b2c:	sub	x10, x29, #0x70
  402b30:	movk	x8, #0xff80, lsl #32
  402b34:	add	x11, x29, #0x10
  402b38:	add	x9, x9, #0x80
  402b3c:	add	x10, x10, #0x30
  402b40:	stp	x9, x8, [x29, #-16]
  402b44:	stp	x11, x10, [x29, #-32]
  402b48:	stp	x2, x3, [x29, #-112]
  402b4c:	stp	x4, x5, [x29, #-96]
  402b50:	stp	x6, x7, [x29, #-80]
  402b54:	stp	q1, q2, [sp, #16]
  402b58:	str	q0, [sp]
  402b5c:	ldp	q0, q1, [x29, #-32]
  402b60:	sub	x2, x29, #0x40
  402b64:	stp	q3, q4, [sp, #48]
  402b68:	stp	q5, q6, [sp, #80]
  402b6c:	str	q7, [sp, #112]
  402b70:	stp	q0, q1, [x29, #-64]
  402b74:	bl	401b00 <vasprintf@plt>
  402b78:	tbnz	w0, #31, 402b88 <ferror@plt+0xf48>
  402b7c:	ldp	x29, x30, [sp, #240]
  402b80:	add	sp, sp, #0x100
  402b84:	ret
  402b88:	adrp	x1, 404000 <ferror@plt+0x23c0>
  402b8c:	add	x1, x1, #0xea2
  402b90:	mov	w0, #0x1                   	// #1
  402b94:	bl	401c20 <err@plt>
  402b98:	adrp	x8, 416000 <ferror@plt+0x143c0>
  402b9c:	str	w0, [x8, #592]
  402ba0:	ret
  402ba4:	sub	sp, sp, #0x70
  402ba8:	stp	x29, x30, [sp, #16]
  402bac:	stp	x28, x27, [sp, #32]
  402bb0:	stp	x26, x25, [sp, #48]
  402bb4:	stp	x24, x23, [sp, #64]
  402bb8:	stp	x22, x21, [sp, #80]
  402bbc:	stp	x20, x19, [sp, #96]
  402bc0:	add	x29, sp, #0x10
  402bc4:	str	xzr, [x1]
  402bc8:	cbz	x0, 402c0c <ferror@plt+0xfcc>
  402bcc:	ldrb	w22, [x0]
  402bd0:	mov	x20, x0
  402bd4:	cbz	x22, 402c0c <ferror@plt+0xfcc>
  402bd8:	mov	x21, x2
  402bdc:	mov	x19, x1
  402be0:	bl	401aa0 <__ctype_b_loc@plt>
  402be4:	ldr	x8, [x0]
  402be8:	mov	x23, x0
  402bec:	ldrh	w9, [x8, x22, lsl #1]
  402bf0:	tbz	w9, #13, 402c04 <ferror@plt+0xfc4>
  402bf4:	add	x9, x20, #0x1
  402bf8:	ldrb	w22, [x9], #1
  402bfc:	ldrh	w10, [x8, x22, lsl #1]
  402c00:	tbnz	w10, #13, 402bf8 <ferror@plt+0xfb8>
  402c04:	cmp	w22, #0x2d
  402c08:	b.ne	402c40 <ferror@plt+0x1000>  // b.any
  402c0c:	mov	w22, #0xffffffea            	// #-22
  402c10:	neg	w19, w22
  402c14:	bl	401bf0 <__errno_location@plt>
  402c18:	str	w19, [x0]
  402c1c:	mov	w0, w22
  402c20:	ldp	x20, x19, [sp, #96]
  402c24:	ldp	x22, x21, [sp, #80]
  402c28:	ldp	x24, x23, [sp, #64]
  402c2c:	ldp	x26, x25, [sp, #48]
  402c30:	ldp	x28, x27, [sp, #32]
  402c34:	ldp	x29, x30, [sp, #16]
  402c38:	add	sp, sp, #0x70
  402c3c:	ret
  402c40:	bl	401bf0 <__errno_location@plt>
  402c44:	mov	x24, x0
  402c48:	str	wzr, [x0]
  402c4c:	add	x1, sp, #0x8
  402c50:	mov	x0, x20
  402c54:	mov	w2, wzr
  402c58:	mov	w3, wzr
  402c5c:	str	xzr, [sp, #8]
  402c60:	bl	4019e0 <__strtoul_internal@plt>
  402c64:	ldr	x25, [sp, #8]
  402c68:	ldr	w8, [x24]
  402c6c:	cmp	x25, x20
  402c70:	b.eq	402df0 <ferror@plt+0x11b0>  // b.none
  402c74:	add	x9, x0, #0x1
  402c78:	mov	x20, x0
  402c7c:	cmp	x9, #0x1
  402c80:	b.hi	402c88 <ferror@plt+0x1048>  // b.pmore
  402c84:	cbnz	w8, 402df4 <ferror@plt+0x11b4>
  402c88:	cbz	x25, 402e00 <ferror@plt+0x11c0>
  402c8c:	ldrb	w8, [x25]
  402c90:	cbz	w8, 402e00 <ferror@plt+0x11c0>
  402c94:	mov	w27, wzr
  402c98:	mov	x28, xzr
  402c9c:	b	402cac <ferror@plt+0x106c>
  402ca0:	mov	x28, xzr
  402ca4:	str	x22, [sp, #8]
  402ca8:	mov	x25, x22
  402cac:	ldrb	w8, [x25, #1]
  402cb0:	cmp	w8, #0x61
  402cb4:	b.le	402ce4 <ferror@plt+0x10a4>
  402cb8:	cmp	w8, #0x62
  402cbc:	b.eq	402cec <ferror@plt+0x10ac>  // b.none
  402cc0:	cmp	w8, #0x69
  402cc4:	b.ne	402cfc <ferror@plt+0x10bc>  // b.any
  402cc8:	ldrb	w8, [x25, #2]
  402ccc:	orr	w8, w8, #0x20
  402cd0:	cmp	w8, #0x62
  402cd4:	b.ne	402cfc <ferror@plt+0x10bc>  // b.any
  402cd8:	ldrb	w8, [x25, #3]
  402cdc:	cbnz	w8, 402cfc <ferror@plt+0x10bc>
  402ce0:	b	402e10 <ferror@plt+0x11d0>
  402ce4:	cmp	w8, #0x42
  402ce8:	b.ne	402cf8 <ferror@plt+0x10b8>  // b.any
  402cec:	ldrb	w8, [x25, #2]
  402cf0:	cbnz	w8, 402cfc <ferror@plt+0x10bc>
  402cf4:	b	402e18 <ferror@plt+0x11d8>
  402cf8:	cbz	w8, 402e10 <ferror@plt+0x11d0>
  402cfc:	bl	401930 <localeconv@plt>
  402d00:	cbz	x0, 402d20 <ferror@plt+0x10e0>
  402d04:	ldr	x22, [x0]
  402d08:	cbz	x22, 402d2c <ferror@plt+0x10ec>
  402d0c:	mov	x0, x22
  402d10:	bl	401850 <strlen@plt>
  402d14:	mov	x26, x0
  402d18:	mov	w8, #0x1                   	// #1
  402d1c:	b	402d34 <ferror@plt+0x10f4>
  402d20:	mov	w8, wzr
  402d24:	mov	x22, xzr
  402d28:	b	402d30 <ferror@plt+0x10f0>
  402d2c:	mov	w8, wzr
  402d30:	mov	x26, xzr
  402d34:	cbnz	x28, 402c0c <ferror@plt+0xfcc>
  402d38:	ldrb	w9, [x25]
  402d3c:	eor	w8, w8, #0x1
  402d40:	cmp	w9, #0x0
  402d44:	cset	w9, eq  // eq = none
  402d48:	orr	w8, w8, w9
  402d4c:	tbnz	w8, #0, 402c0c <ferror@plt+0xfcc>
  402d50:	mov	x0, x22
  402d54:	mov	x1, x25
  402d58:	mov	x2, x26
  402d5c:	bl	401980 <strncmp@plt>
  402d60:	cbnz	w0, 402c0c <ferror@plt+0xfcc>
  402d64:	add	x22, x25, x26
  402d68:	ldrb	w8, [x22]
  402d6c:	cmp	w8, #0x30
  402d70:	b.ne	402d84 <ferror@plt+0x1144>  // b.any
  402d74:	ldrb	w8, [x22, #1]!
  402d78:	add	w27, w27, #0x1
  402d7c:	cmp	w8, #0x30
  402d80:	b.eq	402d74 <ferror@plt+0x1134>  // b.none
  402d84:	ldr	x9, [x23]
  402d88:	sxtb	x8, w8
  402d8c:	ldrh	w8, [x9, x8, lsl #1]
  402d90:	tbz	w8, #11, 402ca0 <ferror@plt+0x1060>
  402d94:	add	x1, sp, #0x8
  402d98:	mov	x0, x22
  402d9c:	mov	w2, wzr
  402da0:	mov	w3, wzr
  402da4:	str	wzr, [x24]
  402da8:	str	xzr, [sp, #8]
  402dac:	bl	4019e0 <__strtoul_internal@plt>
  402db0:	ldr	x25, [sp, #8]
  402db4:	ldr	w8, [x24]
  402db8:	cmp	x25, x22
  402dbc:	b.eq	402df0 <ferror@plt+0x11b0>  // b.none
  402dc0:	add	x9, x0, #0x1
  402dc4:	cmp	x9, #0x1
  402dc8:	b.hi	402dd0 <ferror@plt+0x1190>  // b.pmore
  402dcc:	cbnz	w8, 402df4 <ferror@plt+0x11b4>
  402dd0:	mov	x28, xzr
  402dd4:	cbz	x0, 402cac <ferror@plt+0x106c>
  402dd8:	cbz	x25, 402c0c <ferror@plt+0xfcc>
  402ddc:	ldrb	w8, [x25]
  402de0:	mov	w22, #0xffffffea            	// #-22
  402de4:	mov	x28, x0
  402de8:	cbnz	w8, 402cac <ferror@plt+0x106c>
  402dec:	b	402c10 <ferror@plt+0xfd0>
  402df0:	cbz	w8, 402c0c <ferror@plt+0xfcc>
  402df4:	neg	w22, w8
  402df8:	tbz	w22, #31, 402c1c <ferror@plt+0xfdc>
  402dfc:	b	402c10 <ferror@plt+0xfd0>
  402e00:	mov	w22, wzr
  402e04:	str	x20, [x19]
  402e08:	tbz	w22, #31, 402c1c <ferror@plt+0xfdc>
  402e0c:	b	402c10 <ferror@plt+0xfd0>
  402e10:	mov	w24, #0x400                 	// #1024
  402e14:	b	402e1c <ferror@plt+0x11dc>
  402e18:	mov	w24, #0x3e8                 	// #1000
  402e1c:	ldrsb	w22, [x25]
  402e20:	adrp	x23, 404000 <ferror@plt+0x23c0>
  402e24:	add	x23, x23, #0xec5
  402e28:	mov	w2, #0x9                   	// #9
  402e2c:	mov	x0, x23
  402e30:	mov	w1, w22
  402e34:	bl	401b80 <memchr@plt>
  402e38:	cbnz	x0, 402e58 <ferror@plt+0x1218>
  402e3c:	adrp	x23, 404000 <ferror@plt+0x23c0>
  402e40:	add	x23, x23, #0xece
  402e44:	mov	w2, #0x9                   	// #9
  402e48:	mov	x0, x23
  402e4c:	mov	w1, w22
  402e50:	bl	401b80 <memchr@plt>
  402e54:	cbz	x0, 402c0c <ferror@plt+0xfcc>
  402e58:	sub	w8, w0, w23
  402e5c:	adds	w8, w8, #0x1
  402e60:	b.cs	402e84 <ferror@plt+0x1244>  // b.hs, b.nlast
  402e64:	mvn	w9, w0
  402e68:	add	w9, w9, w23
  402e6c:	umulh	x10, x24, x20
  402e70:	cmp	xzr, x10
  402e74:	b.ne	402e8c <ferror@plt+0x124c>  // b.any
  402e78:	adds	w9, w9, #0x1
  402e7c:	mul	x20, x20, x24
  402e80:	b.cc	402e6c <ferror@plt+0x122c>  // b.lo, b.ul, b.last
  402e84:	mov	w22, wzr
  402e88:	b	402e90 <ferror@plt+0x1250>
  402e8c:	mov	w22, #0xffffffde            	// #-34
  402e90:	cbz	x21, 402e98 <ferror@plt+0x1258>
  402e94:	str	w8, [x21]
  402e98:	cbz	x28, 402e04 <ferror@plt+0x11c4>
  402e9c:	cbz	w8, 402e04 <ferror@plt+0x11c4>
  402ea0:	mvn	w8, w0
  402ea4:	add	w9, w8, w23
  402ea8:	mov	w8, #0x1                   	// #1
  402eac:	umulh	x10, x24, x8
  402eb0:	cmp	xzr, x10
  402eb4:	b.ne	402ec4 <ferror@plt+0x1284>  // b.any
  402eb8:	adds	w9, w9, #0x1
  402ebc:	mul	x8, x8, x24
  402ec0:	b.cc	402eac <ferror@plt+0x126c>  // b.lo, b.ul, b.last
  402ec4:	mov	w9, #0xa                   	// #10
  402ec8:	cmp	x28, #0xb
  402ecc:	b.cc	402ee0 <ferror@plt+0x12a0>  // b.lo, b.ul, b.last
  402ed0:	add	x9, x9, x9, lsl #2
  402ed4:	lsl	x9, x9, #1
  402ed8:	cmp	x9, x28
  402edc:	b.cc	402ed0 <ferror@plt+0x1290>  // b.lo, b.ul, b.last
  402ee0:	cmp	w27, #0x1
  402ee4:	b.lt	402f90 <ferror@plt+0x1350>  // b.tstop
  402ee8:	cmp	w27, #0x3
  402eec:	b.hi	402ef8 <ferror@plt+0x12b8>  // b.pmore
  402ef0:	mov	w10, wzr
  402ef4:	b	402f7c <ferror@plt+0x133c>
  402ef8:	mov	w10, #0x1                   	// #1
  402efc:	dup	v0.2d, x10
  402f00:	and	w10, w27, #0xfffffffc
  402f04:	mov	v1.16b, v0.16b
  402f08:	mov	v1.d[0], x9
  402f0c:	mov	w9, w10
  402f10:	fmov	x12, d1
  402f14:	mov	x11, v1.d[1]
  402f18:	add	x12, x12, x12, lsl #2
  402f1c:	fmov	x13, d0
  402f20:	lsl	x12, x12, #1
  402f24:	add	x11, x11, x11, lsl #2
  402f28:	add	x13, x13, x13, lsl #2
  402f2c:	mov	x14, v0.d[1]
  402f30:	fmov	d1, x12
  402f34:	lsl	x11, x11, #1
  402f38:	lsl	x13, x13, #1
  402f3c:	mov	v1.d[1], x11
  402f40:	add	x11, x14, x14, lsl #2
  402f44:	fmov	d0, x13
  402f48:	lsl	x11, x11, #1
  402f4c:	subs	w9, w9, #0x4
  402f50:	mov	v0.d[1], x11
  402f54:	b.ne	402f10 <ferror@plt+0x12d0>  // b.any
  402f58:	mov	x9, v1.d[1]
  402f5c:	mov	x11, v0.d[1]
  402f60:	fmov	x12, d1
  402f64:	fmov	x13, d0
  402f68:	mul	x12, x13, x12
  402f6c:	mul	x9, x11, x9
  402f70:	cmp	w27, w10
  402f74:	mul	x9, x12, x9
  402f78:	b.eq	402f90 <ferror@plt+0x1350>  // b.none
  402f7c:	sub	w10, w27, w10
  402f80:	add	x9, x9, x9, lsl #2
  402f84:	subs	w10, w10, #0x1
  402f88:	lsl	x9, x9, #1
  402f8c:	b.ne	402f80 <ferror@plt+0x1340>  // b.any
  402f90:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402f94:	mov	w12, #0x1                   	// #1
  402f98:	movk	x10, #0xcccd
  402f9c:	mov	w11, #0xa                   	// #10
  402fa0:	b	402fb4 <ferror@plt+0x1374>
  402fa4:	cmp	x28, #0x9
  402fa8:	mov	x28, x13
  402fac:	mov	x12, x14
  402fb0:	b.ls	402e04 <ferror@plt+0x11c4>  // b.plast
  402fb4:	umulh	x13, x28, x10
  402fb8:	lsr	x13, x13, #3
  402fbc:	add	x14, x12, x12, lsl #2
  402fc0:	msub	x15, x13, x11, x28
  402fc4:	lsl	x14, x14, #1
  402fc8:	cbz	x15, 402fa4 <ferror@plt+0x1364>
  402fcc:	udiv	x12, x9, x12
  402fd0:	udiv	x12, x12, x15
  402fd4:	udiv	x12, x8, x12
  402fd8:	add	x20, x12, x20
  402fdc:	b	402fa4 <ferror@plt+0x1364>
  402fe0:	mov	x2, xzr
  402fe4:	b	402ba4 <ferror@plt+0xf64>
  402fe8:	stp	x29, x30, [sp, #-48]!
  402fec:	stp	x20, x19, [sp, #32]
  402ff0:	mov	x20, x1
  402ff4:	mov	x19, x0
  402ff8:	str	x21, [sp, #16]
  402ffc:	mov	x29, sp
  403000:	cbz	x0, 403034 <ferror@plt+0x13f4>
  403004:	ldrb	w21, [x19]
  403008:	mov	x8, x19
  40300c:	cbz	w21, 403038 <ferror@plt+0x13f8>
  403010:	bl	401aa0 <__ctype_b_loc@plt>
  403014:	ldr	x9, [x0]
  403018:	mov	x8, x19
  40301c:	and	x10, x21, #0xff
  403020:	ldrh	w10, [x9, x10, lsl #1]
  403024:	tbz	w10, #11, 403038 <ferror@plt+0x13f8>
  403028:	ldrb	w21, [x8, #1]!
  40302c:	cbnz	w21, 40301c <ferror@plt+0x13dc>
  403030:	b	403038 <ferror@plt+0x13f8>
  403034:	mov	x8, xzr
  403038:	cbz	x20, 403040 <ferror@plt+0x1400>
  40303c:	str	x8, [x20]
  403040:	cmp	x8, x19
  403044:	b.ls	403064 <ferror@plt+0x1424>  // b.plast
  403048:	ldrb	w8, [x8]
  40304c:	cmp	w8, #0x0
  403050:	cset	w0, eq  // eq = none
  403054:	ldp	x20, x19, [sp, #32]
  403058:	ldr	x21, [sp, #16]
  40305c:	ldp	x29, x30, [sp], #48
  403060:	ret
  403064:	mov	w0, wzr
  403068:	ldp	x20, x19, [sp, #32]
  40306c:	ldr	x21, [sp, #16]
  403070:	ldp	x29, x30, [sp], #48
  403074:	ret
  403078:	stp	x29, x30, [sp, #-48]!
  40307c:	stp	x20, x19, [sp, #32]
  403080:	mov	x20, x1
  403084:	mov	x19, x0
  403088:	str	x21, [sp, #16]
  40308c:	mov	x29, sp
  403090:	cbz	x0, 4030c4 <ferror@plt+0x1484>
  403094:	ldrb	w21, [x19]
  403098:	mov	x8, x19
  40309c:	cbz	w21, 4030c8 <ferror@plt+0x1488>
  4030a0:	bl	401aa0 <__ctype_b_loc@plt>
  4030a4:	ldr	x9, [x0]
  4030a8:	mov	x8, x19
  4030ac:	and	x10, x21, #0xff
  4030b0:	ldrh	w10, [x9, x10, lsl #1]
  4030b4:	tbz	w10, #12, 4030c8 <ferror@plt+0x1488>
  4030b8:	ldrb	w21, [x8, #1]!
  4030bc:	cbnz	w21, 4030ac <ferror@plt+0x146c>
  4030c0:	b	4030c8 <ferror@plt+0x1488>
  4030c4:	mov	x8, xzr
  4030c8:	cbz	x20, 4030d0 <ferror@plt+0x1490>
  4030cc:	str	x8, [x20]
  4030d0:	cmp	x8, x19
  4030d4:	b.ls	4030f4 <ferror@plt+0x14b4>  // b.plast
  4030d8:	ldrb	w8, [x8]
  4030dc:	cmp	w8, #0x0
  4030e0:	cset	w0, eq  // eq = none
  4030e4:	ldp	x20, x19, [sp, #32]
  4030e8:	ldr	x21, [sp, #16]
  4030ec:	ldp	x29, x30, [sp], #48
  4030f0:	ret
  4030f4:	mov	w0, wzr
  4030f8:	ldp	x20, x19, [sp, #32]
  4030fc:	ldr	x21, [sp, #16]
  403100:	ldp	x29, x30, [sp], #48
  403104:	ret
  403108:	sub	sp, sp, #0x110
  40310c:	stp	x29, x30, [sp, #208]
  403110:	add	x29, sp, #0xd0
  403114:	mov	x8, #0xffffffffffffffd0    	// #-48
  403118:	mov	x9, sp
  40311c:	sub	x10, x29, #0x50
  403120:	stp	x28, x23, [sp, #224]
  403124:	stp	x22, x21, [sp, #240]
  403128:	stp	x20, x19, [sp, #256]
  40312c:	mov	x20, x1
  403130:	mov	x19, x0
  403134:	movk	x8, #0xff80, lsl #32
  403138:	add	x11, x29, #0x40
  40313c:	add	x9, x9, #0x80
  403140:	add	x22, x10, #0x30
  403144:	mov	w23, #0xffffffd0            	// #-48
  403148:	stp	x2, x3, [x29, #-80]
  40314c:	stp	x4, x5, [x29, #-64]
  403150:	stp	x6, x7, [x29, #-48]
  403154:	stp	q1, q2, [sp, #16]
  403158:	stp	q3, q4, [sp, #48]
  40315c:	str	q0, [sp]
  403160:	stp	q5, q6, [sp, #80]
  403164:	str	q7, [sp, #112]
  403168:	stp	x9, x8, [x29, #-16]
  40316c:	stp	x11, x22, [x29, #-32]
  403170:	tbnz	w23, #31, 40317c <ferror@plt+0x153c>
  403174:	mov	w8, w23
  403178:	b	403194 <ferror@plt+0x1554>
  40317c:	add	w8, w23, #0x8
  403180:	cmn	w23, #0x8
  403184:	stur	w8, [x29, #-8]
  403188:	b.gt	403194 <ferror@plt+0x1554>
  40318c:	add	x9, x22, w23, sxtw
  403190:	b	4031a0 <ferror@plt+0x1560>
  403194:	ldur	x9, [x29, #-32]
  403198:	add	x10, x9, #0x8
  40319c:	stur	x10, [x29, #-32]
  4031a0:	ldr	x1, [x9]
  4031a4:	cbz	x1, 40321c <ferror@plt+0x15dc>
  4031a8:	tbnz	w8, #31, 4031b4 <ferror@plt+0x1574>
  4031ac:	mov	w23, w8
  4031b0:	b	4031cc <ferror@plt+0x158c>
  4031b4:	add	w23, w8, #0x8
  4031b8:	cmn	w8, #0x8
  4031bc:	stur	w23, [x29, #-8]
  4031c0:	b.gt	4031cc <ferror@plt+0x158c>
  4031c4:	add	x8, x22, w8, sxtw
  4031c8:	b	4031d8 <ferror@plt+0x1598>
  4031cc:	ldur	x8, [x29, #-32]
  4031d0:	add	x9, x8, #0x8
  4031d4:	stur	x9, [x29, #-32]
  4031d8:	ldr	x21, [x8]
  4031dc:	cbz	x21, 40321c <ferror@plt+0x15dc>
  4031e0:	mov	x0, x19
  4031e4:	bl	401a80 <strcmp@plt>
  4031e8:	cbz	w0, 403200 <ferror@plt+0x15c0>
  4031ec:	mov	x0, x19
  4031f0:	mov	x1, x21
  4031f4:	bl	401a80 <strcmp@plt>
  4031f8:	cbnz	w0, 403170 <ferror@plt+0x1530>
  4031fc:	b	403204 <ferror@plt+0x15c4>
  403200:	mov	w0, #0x1                   	// #1
  403204:	ldp	x20, x19, [sp, #256]
  403208:	ldp	x22, x21, [sp, #240]
  40320c:	ldp	x28, x23, [sp, #224]
  403210:	ldp	x29, x30, [sp, #208]
  403214:	add	sp, sp, #0x110
  403218:	ret
  40321c:	adrp	x8, 416000 <ferror@plt+0x143c0>
  403220:	ldr	w0, [x8, #592]
  403224:	adrp	x1, 404000 <ferror@plt+0x23c0>
  403228:	add	x1, x1, #0xed7
  40322c:	mov	x2, x20
  403230:	mov	x3, x19
  403234:	bl	401bb0 <errx@plt>
  403238:	cbz	x1, 40325c <ferror@plt+0x161c>
  40323c:	sxtb	w8, w2
  403240:	ldrsb	w9, [x0]
  403244:	cbz	w9, 40325c <ferror@plt+0x161c>
  403248:	cmp	w8, w9
  40324c:	b.eq	403260 <ferror@plt+0x1620>  // b.none
  403250:	sub	x1, x1, #0x1
  403254:	add	x0, x0, #0x1
  403258:	cbnz	x1, 403240 <ferror@plt+0x1600>
  40325c:	mov	x0, xzr
  403260:	ret
  403264:	stp	x29, x30, [sp, #-32]!
  403268:	stp	x20, x19, [sp, #16]
  40326c:	mov	x29, sp
  403270:	mov	x20, x1
  403274:	mov	x19, x0
  403278:	bl	4033d4 <ferror@plt+0x1794>
  40327c:	cmp	x0, w0, sxtw
  403280:	b.ne	403298 <ferror@plt+0x1658>  // b.any
  403284:	cmp	w0, w0, sxth
  403288:	b.ne	403298 <ferror@plt+0x1658>  // b.any
  40328c:	ldp	x20, x19, [sp, #16]
  403290:	ldp	x29, x30, [sp], #32
  403294:	ret
  403298:	bl	401bf0 <__errno_location@plt>
  40329c:	mov	w8, #0x22                  	// #34
  4032a0:	str	w8, [x0]
  4032a4:	adrp	x8, 416000 <ferror@plt+0x143c0>
  4032a8:	ldr	w0, [x8, #592]
  4032ac:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4032b0:	add	x1, x1, #0xed7
  4032b4:	mov	x2, x20
  4032b8:	mov	x3, x19
  4032bc:	bl	401c20 <err@plt>
  4032c0:	stp	x29, x30, [sp, #-32]!
  4032c4:	stp	x20, x19, [sp, #16]
  4032c8:	mov	x29, sp
  4032cc:	mov	x20, x1
  4032d0:	mov	x19, x0
  4032d4:	bl	4033d4 <ferror@plt+0x1794>
  4032d8:	cmp	x0, w0, sxtw
  4032dc:	b.ne	4032ec <ferror@plt+0x16ac>  // b.any
  4032e0:	ldp	x20, x19, [sp, #16]
  4032e4:	ldp	x29, x30, [sp], #32
  4032e8:	ret
  4032ec:	bl	401bf0 <__errno_location@plt>
  4032f0:	mov	w8, #0x22                  	// #34
  4032f4:	str	w8, [x0]
  4032f8:	adrp	x8, 416000 <ferror@plt+0x143c0>
  4032fc:	ldr	w0, [x8, #592]
  403300:	adrp	x1, 404000 <ferror@plt+0x23c0>
  403304:	add	x1, x1, #0xed7
  403308:	mov	x2, x20
  40330c:	mov	x3, x19
  403310:	bl	401c20 <err@plt>
  403314:	stp	x29, x30, [sp, #-32]!
  403318:	mov	w2, #0xa                   	// #10
  40331c:	stp	x20, x19, [sp, #16]
  403320:	mov	x29, sp
  403324:	mov	x20, x1
  403328:	mov	x19, x0
  40332c:	bl	403544 <ferror@plt+0x1904>
  403330:	lsr	x8, x0, #32
  403334:	cbnz	x8, 40334c <ferror@plt+0x170c>
  403338:	cmp	w0, #0x10, lsl #12
  40333c:	b.cs	40334c <ferror@plt+0x170c>  // b.hs, b.nlast
  403340:	ldp	x20, x19, [sp, #16]
  403344:	ldp	x29, x30, [sp], #32
  403348:	ret
  40334c:	bl	401bf0 <__errno_location@plt>
  403350:	mov	w8, #0x22                  	// #34
  403354:	str	w8, [x0]
  403358:	adrp	x8, 416000 <ferror@plt+0x143c0>
  40335c:	ldr	w0, [x8, #592]
  403360:	adrp	x1, 404000 <ferror@plt+0x23c0>
  403364:	add	x1, x1, #0xed7
  403368:	mov	x2, x20
  40336c:	mov	x3, x19
  403370:	bl	401c20 <err@plt>
  403374:	stp	x29, x30, [sp, #-32]!
  403378:	mov	w2, #0x10                  	// #16
  40337c:	stp	x20, x19, [sp, #16]
  403380:	mov	x29, sp
  403384:	mov	x20, x1
  403388:	mov	x19, x0
  40338c:	bl	403544 <ferror@plt+0x1904>
  403390:	lsr	x8, x0, #32
  403394:	cbnz	x8, 4033ac <ferror@plt+0x176c>
  403398:	cmp	w0, #0x10, lsl #12
  40339c:	b.cs	4033ac <ferror@plt+0x176c>  // b.hs, b.nlast
  4033a0:	ldp	x20, x19, [sp, #16]
  4033a4:	ldp	x29, x30, [sp], #32
  4033a8:	ret
  4033ac:	bl	401bf0 <__errno_location@plt>
  4033b0:	mov	w8, #0x22                  	// #34
  4033b4:	str	w8, [x0]
  4033b8:	adrp	x8, 416000 <ferror@plt+0x143c0>
  4033bc:	ldr	w0, [x8, #592]
  4033c0:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4033c4:	add	x1, x1, #0xed7
  4033c8:	mov	x2, x20
  4033cc:	mov	x3, x19
  4033d0:	bl	401c20 <err@plt>
  4033d4:	stp	x29, x30, [sp, #-48]!
  4033d8:	mov	x29, sp
  4033dc:	str	x21, [sp, #16]
  4033e0:	stp	x20, x19, [sp, #32]
  4033e4:	mov	x20, x1
  4033e8:	mov	x19, x0
  4033ec:	str	xzr, [x29, #24]
  4033f0:	bl	401bf0 <__errno_location@plt>
  4033f4:	str	wzr, [x0]
  4033f8:	cbz	x19, 40344c <ferror@plt+0x180c>
  4033fc:	ldrb	w8, [x19]
  403400:	cbz	w8, 40344c <ferror@plt+0x180c>
  403404:	mov	x21, x0
  403408:	add	x1, x29, #0x18
  40340c:	mov	w2, #0xa                   	// #10
  403410:	mov	x0, x19
  403414:	mov	w3, wzr
  403418:	bl	401970 <__strtol_internal@plt>
  40341c:	ldr	w8, [x21]
  403420:	cbnz	w8, 403468 <ferror@plt+0x1828>
  403424:	ldr	x8, [x29, #24]
  403428:	cmp	x8, x19
  40342c:	b.eq	40344c <ferror@plt+0x180c>  // b.none
  403430:	cbz	x8, 40343c <ferror@plt+0x17fc>
  403434:	ldrb	w8, [x8]
  403438:	cbnz	w8, 40344c <ferror@plt+0x180c>
  40343c:	ldp	x20, x19, [sp, #32]
  403440:	ldr	x21, [sp, #16]
  403444:	ldp	x29, x30, [sp], #48
  403448:	ret
  40344c:	adrp	x8, 416000 <ferror@plt+0x143c0>
  403450:	ldr	w0, [x8, #592]
  403454:	adrp	x1, 404000 <ferror@plt+0x23c0>
  403458:	add	x1, x1, #0xed7
  40345c:	mov	x2, x20
  403460:	mov	x3, x19
  403464:	bl	401bb0 <errx@plt>
  403468:	adrp	x9, 416000 <ferror@plt+0x143c0>
  40346c:	ldr	w0, [x9, #592]
  403470:	cmp	w8, #0x22
  403474:	b.ne	403454 <ferror@plt+0x1814>  // b.any
  403478:	adrp	x1, 404000 <ferror@plt+0x23c0>
  40347c:	add	x1, x1, #0xed7
  403480:	mov	x2, x20
  403484:	mov	x3, x19
  403488:	bl	401c20 <err@plt>
  40348c:	stp	x29, x30, [sp, #-32]!
  403490:	mov	w2, #0xa                   	// #10
  403494:	stp	x20, x19, [sp, #16]
  403498:	mov	x29, sp
  40349c:	mov	x20, x1
  4034a0:	mov	x19, x0
  4034a4:	bl	403544 <ferror@plt+0x1904>
  4034a8:	lsr	x8, x0, #32
  4034ac:	cbnz	x8, 4034bc <ferror@plt+0x187c>
  4034b0:	ldp	x20, x19, [sp, #16]
  4034b4:	ldp	x29, x30, [sp], #32
  4034b8:	ret
  4034bc:	bl	401bf0 <__errno_location@plt>
  4034c0:	mov	w8, #0x22                  	// #34
  4034c4:	str	w8, [x0]
  4034c8:	adrp	x8, 416000 <ferror@plt+0x143c0>
  4034cc:	ldr	w0, [x8, #592]
  4034d0:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4034d4:	add	x1, x1, #0xed7
  4034d8:	mov	x2, x20
  4034dc:	mov	x3, x19
  4034e0:	bl	401c20 <err@plt>
  4034e4:	stp	x29, x30, [sp, #-32]!
  4034e8:	mov	w2, #0x10                  	// #16
  4034ec:	stp	x20, x19, [sp, #16]
  4034f0:	mov	x29, sp
  4034f4:	mov	x20, x1
  4034f8:	mov	x19, x0
  4034fc:	bl	403544 <ferror@plt+0x1904>
  403500:	lsr	x8, x0, #32
  403504:	cbnz	x8, 403514 <ferror@plt+0x18d4>
  403508:	ldp	x20, x19, [sp, #16]
  40350c:	ldp	x29, x30, [sp], #32
  403510:	ret
  403514:	bl	401bf0 <__errno_location@plt>
  403518:	mov	w8, #0x22                  	// #34
  40351c:	str	w8, [x0]
  403520:	adrp	x8, 416000 <ferror@plt+0x143c0>
  403524:	ldr	w0, [x8, #592]
  403528:	adrp	x1, 404000 <ferror@plt+0x23c0>
  40352c:	add	x1, x1, #0xed7
  403530:	mov	x2, x20
  403534:	mov	x3, x19
  403538:	bl	401c20 <err@plt>
  40353c:	mov	w2, #0xa                   	// #10
  403540:	b	403544 <ferror@plt+0x1904>
  403544:	sub	sp, sp, #0x40
  403548:	stp	x29, x30, [sp, #16]
  40354c:	stp	x22, x21, [sp, #32]
  403550:	stp	x20, x19, [sp, #48]
  403554:	add	x29, sp, #0x10
  403558:	mov	w21, w2
  40355c:	mov	x20, x1
  403560:	mov	x19, x0
  403564:	str	xzr, [sp, #8]
  403568:	bl	401bf0 <__errno_location@plt>
  40356c:	str	wzr, [x0]
  403570:	cbz	x19, 4035c8 <ferror@plt+0x1988>
  403574:	ldrb	w8, [x19]
  403578:	cbz	w8, 4035c8 <ferror@plt+0x1988>
  40357c:	mov	x22, x0
  403580:	add	x1, sp, #0x8
  403584:	mov	x0, x19
  403588:	mov	w2, w21
  40358c:	mov	w3, wzr
  403590:	bl	4019e0 <__strtoul_internal@plt>
  403594:	ldr	w8, [x22]
  403598:	cbnz	w8, 4035e4 <ferror@plt+0x19a4>
  40359c:	ldr	x8, [sp, #8]
  4035a0:	cmp	x8, x19
  4035a4:	b.eq	4035c8 <ferror@plt+0x1988>  // b.none
  4035a8:	cbz	x8, 4035b4 <ferror@plt+0x1974>
  4035ac:	ldrb	w8, [x8]
  4035b0:	cbnz	w8, 4035c8 <ferror@plt+0x1988>
  4035b4:	ldp	x20, x19, [sp, #48]
  4035b8:	ldp	x22, x21, [sp, #32]
  4035bc:	ldp	x29, x30, [sp, #16]
  4035c0:	add	sp, sp, #0x40
  4035c4:	ret
  4035c8:	adrp	x8, 416000 <ferror@plt+0x143c0>
  4035cc:	ldr	w0, [x8, #592]
  4035d0:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4035d4:	add	x1, x1, #0xed7
  4035d8:	mov	x2, x20
  4035dc:	mov	x3, x19
  4035e0:	bl	401bb0 <errx@plt>
  4035e4:	adrp	x9, 416000 <ferror@plt+0x143c0>
  4035e8:	ldr	w0, [x9, #592]
  4035ec:	cmp	w8, #0x22
  4035f0:	b.ne	4035d0 <ferror@plt+0x1990>  // b.any
  4035f4:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4035f8:	add	x1, x1, #0xed7
  4035fc:	mov	x2, x20
  403600:	mov	x3, x19
  403604:	bl	401c20 <err@plt>
  403608:	mov	w2, #0x10                  	// #16
  40360c:	b	403544 <ferror@plt+0x1904>
  403610:	stp	x29, x30, [sp, #-48]!
  403614:	mov	x29, sp
  403618:	str	x21, [sp, #16]
  40361c:	stp	x20, x19, [sp, #32]
  403620:	mov	x20, x1
  403624:	mov	x19, x0
  403628:	str	xzr, [x29, #24]
  40362c:	bl	401bf0 <__errno_location@plt>
  403630:	str	wzr, [x0]
  403634:	cbz	x19, 403680 <ferror@plt+0x1a40>
  403638:	ldrb	w8, [x19]
  40363c:	cbz	w8, 403680 <ferror@plt+0x1a40>
  403640:	mov	x21, x0
  403644:	add	x1, x29, #0x18
  403648:	mov	x0, x19
  40364c:	bl	4018c0 <strtod@plt>
  403650:	ldr	w8, [x21]
  403654:	cbnz	w8, 40369c <ferror@plt+0x1a5c>
  403658:	ldr	x8, [x29, #24]
  40365c:	cmp	x8, x19
  403660:	b.eq	403680 <ferror@plt+0x1a40>  // b.none
  403664:	cbz	x8, 403670 <ferror@plt+0x1a30>
  403668:	ldrb	w8, [x8]
  40366c:	cbnz	w8, 403680 <ferror@plt+0x1a40>
  403670:	ldp	x20, x19, [sp, #32]
  403674:	ldr	x21, [sp, #16]
  403678:	ldp	x29, x30, [sp], #48
  40367c:	ret
  403680:	adrp	x8, 416000 <ferror@plt+0x143c0>
  403684:	ldr	w0, [x8, #592]
  403688:	adrp	x1, 404000 <ferror@plt+0x23c0>
  40368c:	add	x1, x1, #0xed7
  403690:	mov	x2, x20
  403694:	mov	x3, x19
  403698:	bl	401bb0 <errx@plt>
  40369c:	adrp	x9, 416000 <ferror@plt+0x143c0>
  4036a0:	ldr	w0, [x9, #592]
  4036a4:	cmp	w8, #0x22
  4036a8:	b.ne	403688 <ferror@plt+0x1a48>  // b.any
  4036ac:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4036b0:	add	x1, x1, #0xed7
  4036b4:	mov	x2, x20
  4036b8:	mov	x3, x19
  4036bc:	bl	401c20 <err@plt>
  4036c0:	stp	x29, x30, [sp, #-48]!
  4036c4:	mov	x29, sp
  4036c8:	str	x21, [sp, #16]
  4036cc:	stp	x20, x19, [sp, #32]
  4036d0:	mov	x20, x1
  4036d4:	mov	x19, x0
  4036d8:	str	xzr, [x29, #24]
  4036dc:	bl	401bf0 <__errno_location@plt>
  4036e0:	str	wzr, [x0]
  4036e4:	cbz	x19, 403734 <ferror@plt+0x1af4>
  4036e8:	ldrb	w8, [x19]
  4036ec:	cbz	w8, 403734 <ferror@plt+0x1af4>
  4036f0:	mov	x21, x0
  4036f4:	add	x1, x29, #0x18
  4036f8:	mov	w2, #0xa                   	// #10
  4036fc:	mov	x0, x19
  403700:	bl	401ac0 <strtol@plt>
  403704:	ldr	w8, [x21]
  403708:	cbnz	w8, 403750 <ferror@plt+0x1b10>
  40370c:	ldr	x8, [x29, #24]
  403710:	cmp	x8, x19
  403714:	b.eq	403734 <ferror@plt+0x1af4>  // b.none
  403718:	cbz	x8, 403724 <ferror@plt+0x1ae4>
  40371c:	ldrb	w8, [x8]
  403720:	cbnz	w8, 403734 <ferror@plt+0x1af4>
  403724:	ldp	x20, x19, [sp, #32]
  403728:	ldr	x21, [sp, #16]
  40372c:	ldp	x29, x30, [sp], #48
  403730:	ret
  403734:	adrp	x8, 416000 <ferror@plt+0x143c0>
  403738:	ldr	w0, [x8, #592]
  40373c:	adrp	x1, 404000 <ferror@plt+0x23c0>
  403740:	add	x1, x1, #0xed7
  403744:	mov	x2, x20
  403748:	mov	x3, x19
  40374c:	bl	401bb0 <errx@plt>
  403750:	adrp	x9, 416000 <ferror@plt+0x143c0>
  403754:	ldr	w0, [x9, #592]
  403758:	cmp	w8, #0x22
  40375c:	b.ne	40373c <ferror@plt+0x1afc>  // b.any
  403760:	adrp	x1, 404000 <ferror@plt+0x23c0>
  403764:	add	x1, x1, #0xed7
  403768:	mov	x2, x20
  40376c:	mov	x3, x19
  403770:	bl	401c20 <err@plt>
  403774:	stp	x29, x30, [sp, #-48]!
  403778:	mov	x29, sp
  40377c:	str	x21, [sp, #16]
  403780:	stp	x20, x19, [sp, #32]
  403784:	mov	x20, x1
  403788:	mov	x19, x0
  40378c:	str	xzr, [x29, #24]
  403790:	bl	401bf0 <__errno_location@plt>
  403794:	str	wzr, [x0]
  403798:	cbz	x19, 4037e8 <ferror@plt+0x1ba8>
  40379c:	ldrb	w8, [x19]
  4037a0:	cbz	w8, 4037e8 <ferror@plt+0x1ba8>
  4037a4:	mov	x21, x0
  4037a8:	add	x1, x29, #0x18
  4037ac:	mov	w2, #0xa                   	// #10
  4037b0:	mov	x0, x19
  4037b4:	bl	401840 <strtoul@plt>
  4037b8:	ldr	w8, [x21]
  4037bc:	cbnz	w8, 403804 <ferror@plt+0x1bc4>
  4037c0:	ldr	x8, [x29, #24]
  4037c4:	cmp	x8, x19
  4037c8:	b.eq	4037e8 <ferror@plt+0x1ba8>  // b.none
  4037cc:	cbz	x8, 4037d8 <ferror@plt+0x1b98>
  4037d0:	ldrb	w8, [x8]
  4037d4:	cbnz	w8, 4037e8 <ferror@plt+0x1ba8>
  4037d8:	ldp	x20, x19, [sp, #32]
  4037dc:	ldr	x21, [sp, #16]
  4037e0:	ldp	x29, x30, [sp], #48
  4037e4:	ret
  4037e8:	adrp	x8, 416000 <ferror@plt+0x143c0>
  4037ec:	ldr	w0, [x8, #592]
  4037f0:	adrp	x1, 404000 <ferror@plt+0x23c0>
  4037f4:	add	x1, x1, #0xed7
  4037f8:	mov	x2, x20
  4037fc:	mov	x3, x19
  403800:	bl	401bb0 <errx@plt>
  403804:	adrp	x9, 416000 <ferror@plt+0x143c0>
  403808:	ldr	w0, [x9, #592]
  40380c:	cmp	w8, #0x22
  403810:	b.ne	4037f0 <ferror@plt+0x1bb0>  // b.any
  403814:	adrp	x1, 404000 <ferror@plt+0x23c0>
  403818:	add	x1, x1, #0xed7
  40381c:	mov	x2, x20
  403820:	mov	x3, x19
  403824:	bl	401c20 <err@plt>
  403828:	sub	sp, sp, #0x30
  40382c:	stp	x20, x19, [sp, #32]
  403830:	mov	x20, x1
  403834:	add	x1, sp, #0x8
  403838:	mov	x2, xzr
  40383c:	stp	x29, x30, [sp, #16]
  403840:	add	x29, sp, #0x10
  403844:	mov	x19, x0
  403848:	bl	402ba4 <ferror@plt+0xf64>
  40384c:	cbnz	w0, 403864 <ferror@plt+0x1c24>
  403850:	ldr	x0, [sp, #8]
  403854:	ldp	x20, x19, [sp, #32]
  403858:	ldp	x29, x30, [sp, #16]
  40385c:	add	sp, sp, #0x30
  403860:	ret
  403864:	bl	401bf0 <__errno_location@plt>
  403868:	adrp	x9, 416000 <ferror@plt+0x143c0>
  40386c:	ldr	w8, [x0]
  403870:	ldr	w0, [x9, #592]
  403874:	adrp	x1, 404000 <ferror@plt+0x23c0>
  403878:	add	x1, x1, #0xed7
  40387c:	mov	x2, x20
  403880:	mov	x3, x19
  403884:	cbnz	w8, 40388c <ferror@plt+0x1c4c>
  403888:	bl	401bb0 <errx@plt>
  40388c:	bl	401c20 <err@plt>
  403890:	stp	x29, x30, [sp, #-32]!
  403894:	str	x19, [sp, #16]
  403898:	mov	x19, x1
  40389c:	mov	x1, x2
  4038a0:	mov	x29, sp
  4038a4:	bl	403610 <ferror@plt+0x19d0>
  4038a8:	fcvtzs	x8, d0
  4038ac:	mov	x9, #0x848000000000        	// #145685290680320
  4038b0:	movk	x9, #0x412e, lsl #48
  4038b4:	scvtf	d1, x8
  4038b8:	fmov	d2, x9
  4038bc:	fsub	d0, d0, d1
  4038c0:	fmul	d0, d0, d2
  4038c4:	fcvtzs	x9, d0
  4038c8:	stp	x8, x9, [x19]
  4038cc:	ldr	x19, [sp, #16]
  4038d0:	ldp	x29, x30, [sp], #32
  4038d4:	ret
  4038d8:	and	w8, w0, #0xf000
  4038dc:	sub	w8, w8, #0x1, lsl #12
  4038e0:	lsr	w9, w8, #12
  4038e4:	cmp	w9, #0xb
  4038e8:	mov	w8, wzr
  4038ec:	b.hi	403940 <ferror@plt+0x1d00>  // b.pmore
  4038f0:	adrp	x10, 404000 <ferror@plt+0x23c0>
  4038f4:	add	x10, x10, #0xeb9
  4038f8:	adr	x11, 40390c <ferror@plt+0x1ccc>
  4038fc:	ldrb	w12, [x10, x9]
  403900:	add	x11, x11, x12, lsl #2
  403904:	mov	w9, #0x64                  	// #100
  403908:	br	x11
  40390c:	mov	w9, #0x70                  	// #112
  403910:	b	403938 <ferror@plt+0x1cf8>
  403914:	mov	w9, #0x63                  	// #99
  403918:	b	403938 <ferror@plt+0x1cf8>
  40391c:	mov	w9, #0x62                  	// #98
  403920:	b	403938 <ferror@plt+0x1cf8>
  403924:	mov	w9, #0x6c                  	// #108
  403928:	b	403938 <ferror@plt+0x1cf8>
  40392c:	mov	w9, #0x73                  	// #115
  403930:	b	403938 <ferror@plt+0x1cf8>
  403934:	mov	w9, #0x2d                  	// #45
  403938:	mov	w8, #0x1                   	// #1
  40393c:	strb	w9, [x1]
  403940:	tst	w0, #0x100
  403944:	mov	w9, #0x72                  	// #114
  403948:	mov	w10, #0x2d                  	// #45
  40394c:	add	x11, x1, x8
  403950:	mov	w12, #0x77                  	// #119
  403954:	csel	w17, w10, w9, eq  // eq = none
  403958:	tst	w0, #0x80
  40395c:	mov	w14, #0x53                  	// #83
  403960:	mov	w15, #0x73                  	// #115
  403964:	mov	w16, #0x78                  	// #120
  403968:	strb	w17, [x11]
  40396c:	csel	w17, w10, w12, eq  // eq = none
  403970:	tst	w0, #0x40
  403974:	orr	x13, x8, #0x2
  403978:	strb	w17, [x11, #1]
  40397c:	csel	w11, w15, w14, ne  // ne = any
  403980:	csel	w17, w16, w10, ne  // ne = any
  403984:	tst	w0, #0x800
  403988:	csel	w11, w17, w11, eq  // eq = none
  40398c:	add	x13, x13, x1
  403990:	tst	w0, #0x20
  403994:	strb	w11, [x13]
  403998:	csel	w11, w10, w9, eq  // eq = none
  40399c:	tst	w0, #0x10
  4039a0:	strb	w11, [x13, #1]
  4039a4:	csel	w11, w10, w12, eq  // eq = none
  4039a8:	tst	w0, #0x8
  4039ac:	csel	w14, w15, w14, ne  // ne = any
  4039b0:	csel	w15, w16, w10, ne  // ne = any
  4039b4:	tst	w0, #0x400
  4039b8:	orr	x8, x8, #0x6
  4039bc:	csel	w14, w15, w14, eq  // eq = none
  4039c0:	tst	w0, #0x4
  4039c4:	add	x8, x8, x1
  4039c8:	csel	w9, w10, w9, eq  // eq = none
  4039cc:	tst	w0, #0x2
  4039d0:	mov	w17, #0x54                  	// #84
  4039d4:	strb	w11, [x13, #2]
  4039d8:	mov	w11, #0x74                  	// #116
  4039dc:	strb	w14, [x13, #3]
  4039e0:	strb	w9, [x8]
  4039e4:	csel	w9, w10, w12, eq  // eq = none
  4039e8:	tst	w0, #0x1
  4039ec:	strb	w9, [x8, #1]
  4039f0:	csel	w9, w11, w17, ne  // ne = any
  4039f4:	csel	w10, w16, w10, ne  // ne = any
  4039f8:	tst	w0, #0x200
  4039fc:	csel	w9, w10, w9, eq  // eq = none
  403a00:	mov	x0, x1
  403a04:	strb	w9, [x8, #2]
  403a08:	strb	wzr, [x8, #3]
  403a0c:	ret
  403a10:	sub	sp, sp, #0x50
  403a14:	add	x8, sp, #0x8
  403a18:	stp	x29, x30, [sp, #48]
  403a1c:	stp	x20, x19, [sp, #64]
  403a20:	add	x29, sp, #0x30
  403a24:	tbz	w0, #1, 403a34 <ferror@plt+0x1df4>
  403a28:	orr	x8, x8, #0x1
  403a2c:	mov	w9, #0x20                  	// #32
  403a30:	strb	w9, [sp, #8]
  403a34:	cmp	x1, #0x400
  403a38:	b.cs	403a4c <ferror@plt+0x1e0c>  // b.hs, b.nlast
  403a3c:	mov	w9, #0x42                  	// #66
  403a40:	mov	w19, w1
  403a44:	strh	w9, [x8]
  403a48:	b	403bac <ferror@plt+0x1f6c>
  403a4c:	cmp	x1, #0x100, lsl #12
  403a50:	b.cs	403a5c <ferror@plt+0x1e1c>  // b.hs, b.nlast
  403a54:	mov	w9, #0xa                   	// #10
  403a58:	b	403aa0 <ferror@plt+0x1e60>
  403a5c:	lsr	x9, x1, #30
  403a60:	cbnz	x9, 403a6c <ferror@plt+0x1e2c>
  403a64:	mov	w9, #0x14                  	// #20
  403a68:	b	403aa0 <ferror@plt+0x1e60>
  403a6c:	lsr	x9, x1, #40
  403a70:	cbnz	x9, 403a7c <ferror@plt+0x1e3c>
  403a74:	mov	w9, #0x1e                  	// #30
  403a78:	b	403aa0 <ferror@plt+0x1e60>
  403a7c:	lsr	x9, x1, #50
  403a80:	cbnz	x9, 403a8c <ferror@plt+0x1e4c>
  403a84:	mov	w9, #0x28                  	// #40
  403a88:	b	403aa0 <ferror@plt+0x1e60>
  403a8c:	lsr	x9, x1, #60
  403a90:	mov	w10, #0x3c                  	// #60
  403a94:	cmp	x9, #0x0
  403a98:	mov	w9, #0x32                  	// #50
  403a9c:	csel	w9, w9, w10, eq  // eq = none
  403aa0:	mov	w10, #0xcccd                	// #52429
  403aa4:	movk	w10, #0xcccc, lsl #16
  403aa8:	adrp	x11, 404000 <ferror@plt+0x23c0>
  403aac:	umull	x10, w9, w10
  403ab0:	add	x11, x11, #0xee0
  403ab4:	lsr	x10, x10, #35
  403ab8:	ldrb	w12, [x11, x10]
  403abc:	mov	x10, #0xffffffffffffffff    	// #-1
  403ac0:	lsl	x10, x10, x9
  403ac4:	mov	x11, x8
  403ac8:	lsr	x19, x1, x9
  403acc:	bic	x10, x1, x10
  403ad0:	strb	w12, [x11], #1
  403ad4:	tbz	w0, #0, 403aec <ferror@plt+0x1eac>
  403ad8:	cmp	w9, #0xa
  403adc:	b.cc	403aec <ferror@plt+0x1eac>  // b.lo, b.ul, b.last
  403ae0:	mov	w11, #0x4269                	// #17001
  403ae4:	sturh	w11, [x8, #1]
  403ae8:	add	x11, x8, #0x3
  403aec:	strb	wzr, [x11]
  403af0:	cbz	x10, 403bac <ferror@plt+0x1f6c>
  403af4:	sub	w8, w9, #0xa
  403af8:	lsr	x8, x10, x8
  403afc:	tbnz	w0, #2, 403b14 <ferror@plt+0x1ed4>
  403b00:	sub	x9, x8, #0x3b6
  403b04:	cmp	x9, #0x64
  403b08:	b.cs	403b88 <ferror@plt+0x1f48>  // b.hs, b.nlast
  403b0c:	add	w19, w19, #0x1
  403b10:	b	403bac <ferror@plt+0x1f6c>
  403b14:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403b18:	add	x8, x8, #0x5
  403b1c:	movk	x9, #0xcccd
  403b20:	umulh	x10, x8, x9
  403b24:	lsr	x20, x10, #3
  403b28:	mul	x9, x20, x9
  403b2c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403b30:	ror	x9, x9, #1
  403b34:	movk	x10, #0x1999, lsl #48
  403b38:	cmp	x9, x10
  403b3c:	b.ls	403b8c <ferror@plt+0x1f4c>  // b.plast
  403b40:	cbz	x20, 403bac <ferror@plt+0x1f6c>
  403b44:	bl	401930 <localeconv@plt>
  403b48:	cbz	x0, 403b5c <ferror@plt+0x1f1c>
  403b4c:	ldr	x4, [x0]
  403b50:	cbz	x4, 403b5c <ferror@plt+0x1f1c>
  403b54:	ldrb	w8, [x4]
  403b58:	cbnz	w8, 403b64 <ferror@plt+0x1f24>
  403b5c:	adrp	x4, 404000 <ferror@plt+0x23c0>
  403b60:	add	x4, x4, #0xee8
  403b64:	adrp	x2, 404000 <ferror@plt+0x23c0>
  403b68:	add	x2, x2, #0xeea
  403b6c:	add	x0, sp, #0x10
  403b70:	add	x6, sp, #0x8
  403b74:	mov	w1, #0x20                  	// #32
  403b78:	mov	w3, w19
  403b7c:	mov	x5, x20
  403b80:	bl	401920 <snprintf@plt>
  403b84:	b	403bc8 <ferror@plt+0x1f88>
  403b88:	add	x8, x8, #0x32
  403b8c:	mov	x9, #0xf5c3                	// #62915
  403b90:	movk	x9, #0x5c28, lsl #16
  403b94:	movk	x9, #0xc28f, lsl #32
  403b98:	lsr	x8, x8, #2
  403b9c:	movk	x9, #0x28f5, lsl #48
  403ba0:	umulh	x8, x8, x9
  403ba4:	lsr	x20, x8, #2
  403ba8:	cbnz	x20, 403b44 <ferror@plt+0x1f04>
  403bac:	adrp	x2, 404000 <ferror@plt+0x23c0>
  403bb0:	add	x2, x2, #0xef4
  403bb4:	add	x0, sp, #0x10
  403bb8:	add	x4, sp, #0x8
  403bbc:	mov	w1, #0x20                  	// #32
  403bc0:	mov	w3, w19
  403bc4:	bl	401920 <snprintf@plt>
  403bc8:	add	x0, sp, #0x10
  403bcc:	bl	401a00 <strdup@plt>
  403bd0:	ldp	x20, x19, [sp, #64]
  403bd4:	ldp	x29, x30, [sp, #48]
  403bd8:	add	sp, sp, #0x50
  403bdc:	ret
  403be0:	stp	x29, x30, [sp, #-64]!
  403be4:	stp	x24, x23, [sp, #16]
  403be8:	stp	x22, x21, [sp, #32]
  403bec:	stp	x20, x19, [sp, #48]
  403bf0:	mov	x29, sp
  403bf4:	cbz	x0, 403cb0 <ferror@plt+0x2070>
  403bf8:	mov	x19, x3
  403bfc:	mov	x9, x0
  403c00:	mov	w0, #0xffffffff            	// #-1
  403c04:	cbz	x3, 403cb4 <ferror@plt+0x2074>
  403c08:	mov	x20, x2
  403c0c:	cbz	x2, 403cb4 <ferror@plt+0x2074>
  403c10:	mov	x21, x1
  403c14:	cbz	x1, 403cb4 <ferror@plt+0x2074>
  403c18:	ldrb	w10, [x9]
  403c1c:	cbz	w10, 403cb4 <ferror@plt+0x2074>
  403c20:	mov	x23, xzr
  403c24:	mov	x8, xzr
  403c28:	add	x22, x9, #0x1
  403c2c:	b	403c40 <ferror@plt+0x2000>
  403c30:	mov	x0, x23
  403c34:	add	x22, x22, #0x1
  403c38:	mov	x23, x0
  403c3c:	cbz	w10, 403cb4 <ferror@plt+0x2074>
  403c40:	cmp	x23, x20
  403c44:	b.cs	403cc8 <ferror@plt+0x2088>  // b.hs, b.nlast
  403c48:	and	w11, w10, #0xff
  403c4c:	ldrb	w10, [x22]
  403c50:	sub	x9, x22, #0x1
  403c54:	cmp	x8, #0x0
  403c58:	csel	x8, x9, x8, eq  // eq = none
  403c5c:	cmp	w11, #0x2c
  403c60:	csel	x9, x9, xzr, eq  // eq = none
  403c64:	cmp	w10, #0x0
  403c68:	csel	x24, x22, x9, eq  // eq = none
  403c6c:	cbz	x8, 403c30 <ferror@plt+0x1ff0>
  403c70:	cbz	x24, 403c30 <ferror@plt+0x1ff0>
  403c74:	subs	x1, x24, x8
  403c78:	b.ls	403cb0 <ferror@plt+0x2070>  // b.plast
  403c7c:	mov	x0, x8
  403c80:	blr	x19
  403c84:	cmn	w0, #0x1
  403c88:	b.eq	403cb0 <ferror@plt+0x2070>  // b.none
  403c8c:	str	w0, [x21, x23, lsl #2]
  403c90:	ldrb	w8, [x24]
  403c94:	add	x0, x23, #0x1
  403c98:	cbz	w8, 403cb4 <ferror@plt+0x2074>
  403c9c:	ldrb	w10, [x22], #1
  403ca0:	mov	x8, xzr
  403ca4:	mov	x23, x0
  403ca8:	cbnz	w10, 403c40 <ferror@plt+0x2000>
  403cac:	b	403cb4 <ferror@plt+0x2074>
  403cb0:	mov	w0, #0xffffffff            	// #-1
  403cb4:	ldp	x20, x19, [sp, #48]
  403cb8:	ldp	x22, x21, [sp, #32]
  403cbc:	ldp	x24, x23, [sp, #16]
  403cc0:	ldp	x29, x30, [sp], #64
  403cc4:	ret
  403cc8:	mov	w0, #0xfffffffe            	// #-2
  403ccc:	b	403cb4 <ferror@plt+0x2074>
  403cd0:	stp	x29, x30, [sp, #-80]!
  403cd4:	str	x25, [sp, #16]
  403cd8:	stp	x24, x23, [sp, #32]
  403cdc:	stp	x22, x21, [sp, #48]
  403ce0:	stp	x20, x19, [sp, #64]
  403ce4:	mov	x29, sp
  403ce8:	cbz	x0, 403d10 <ferror@plt+0x20d0>
  403cec:	mov	x19, x3
  403cf0:	mov	x9, x0
  403cf4:	mov	w0, #0xffffffff            	// #-1
  403cf8:	cbz	x3, 403d14 <ferror@plt+0x20d4>
  403cfc:	ldrb	w8, [x9]
  403d00:	cbz	w8, 403d14 <ferror@plt+0x20d4>
  403d04:	ldr	x11, [x19]
  403d08:	cmp	x11, x2
  403d0c:	b.ls	403d2c <ferror@plt+0x20ec>  // b.plast
  403d10:	mov	w0, #0xffffffff            	// #-1
  403d14:	ldp	x20, x19, [sp, #64]
  403d18:	ldp	x22, x21, [sp, #48]
  403d1c:	ldp	x24, x23, [sp, #32]
  403d20:	ldr	x25, [sp, #16]
  403d24:	ldp	x29, x30, [sp], #80
  403d28:	ret
  403d2c:	mov	x20, x4
  403d30:	cmp	w8, #0x2b
  403d34:	b.ne	403d40 <ferror@plt+0x2100>  // b.any
  403d38:	add	x9, x9, #0x1
  403d3c:	b	403d48 <ferror@plt+0x2108>
  403d40:	mov	x11, xzr
  403d44:	str	xzr, [x19]
  403d48:	mov	w0, #0xffffffff            	// #-1
  403d4c:	cbz	x20, 403d14 <ferror@plt+0x20d4>
  403d50:	sub	x21, x2, x11
  403d54:	cbz	x21, 403d14 <ferror@plt+0x20d4>
  403d58:	cbz	x1, 403d14 <ferror@plt+0x20d4>
  403d5c:	ldrb	w10, [x9]
  403d60:	cbz	w10, 403d14 <ferror@plt+0x20d4>
  403d64:	mov	x24, xzr
  403d68:	mov	x8, xzr
  403d6c:	add	x22, x1, x11, lsl #2
  403d70:	add	x23, x9, #0x1
  403d74:	b	403d88 <ferror@plt+0x2148>
  403d78:	mov	x0, x24
  403d7c:	add	x23, x23, #0x1
  403d80:	mov	x24, x0
  403d84:	cbz	w10, 403df4 <ferror@plt+0x21b4>
  403d88:	cmp	x24, x21
  403d8c:	b.cs	403e0c <ferror@plt+0x21cc>  // b.hs, b.nlast
  403d90:	and	w11, w10, #0xff
  403d94:	ldrb	w10, [x23]
  403d98:	sub	x9, x23, #0x1
  403d9c:	cmp	x8, #0x0
  403da0:	csel	x8, x9, x8, eq  // eq = none
  403da4:	cmp	w11, #0x2c
  403da8:	csel	x9, x9, xzr, eq  // eq = none
  403dac:	cmp	w10, #0x0
  403db0:	csel	x25, x23, x9, eq  // eq = none
  403db4:	cbz	x8, 403d78 <ferror@plt+0x2138>
  403db8:	cbz	x25, 403d78 <ferror@plt+0x2138>
  403dbc:	subs	x1, x25, x8
  403dc0:	b.ls	403d10 <ferror@plt+0x20d0>  // b.plast
  403dc4:	mov	x0, x8
  403dc8:	blr	x20
  403dcc:	cmn	w0, #0x1
  403dd0:	b.eq	403d10 <ferror@plt+0x20d0>  // b.none
  403dd4:	str	w0, [x22, x24, lsl #2]
  403dd8:	ldrb	w8, [x25]
  403ddc:	add	x0, x24, #0x1
  403de0:	cbz	w8, 403df4 <ferror@plt+0x21b4>
  403de4:	ldrb	w10, [x23], #1
  403de8:	mov	x8, xzr
  403dec:	mov	x24, x0
  403df0:	cbnz	w10, 403d88 <ferror@plt+0x2148>
  403df4:	cmp	w0, #0x1
  403df8:	b.lt	403d14 <ferror@plt+0x20d4>  // b.tstop
  403dfc:	ldr	x8, [x19]
  403e00:	add	x8, x8, w0, uxtw
  403e04:	str	x8, [x19]
  403e08:	b	403d14 <ferror@plt+0x20d4>
  403e0c:	mov	w0, #0xfffffffe            	// #-2
  403e10:	b	403d14 <ferror@plt+0x20d4>
  403e14:	stp	x29, x30, [sp, #-64]!
  403e18:	mov	x8, x0
  403e1c:	mov	w0, #0xffffffea            	// #-22
  403e20:	str	x23, [sp, #16]
  403e24:	stp	x22, x21, [sp, #32]
  403e28:	stp	x20, x19, [sp, #48]
  403e2c:	mov	x29, sp
  403e30:	cbz	x1, 403ed8 <ferror@plt+0x2298>
  403e34:	cbz	x8, 403ed8 <ferror@plt+0x2298>
  403e38:	mov	x19, x2
  403e3c:	cbz	x2, 403ed8 <ferror@plt+0x2298>
  403e40:	ldrb	w9, [x8]
  403e44:	cbz	w9, 403ed4 <ferror@plt+0x2294>
  403e48:	mov	x20, x1
  403e4c:	mov	x0, xzr
  403e50:	add	x21, x8, #0x1
  403e54:	mov	w22, #0x1                   	// #1
  403e58:	b	403e64 <ferror@plt+0x2224>
  403e5c:	add	x21, x21, #0x1
  403e60:	cbz	w9, 403ed4 <ferror@plt+0x2294>
  403e64:	mov	x8, x21
  403e68:	ldrb	w10, [x8], #-1
  403e6c:	and	w9, w9, #0xff
  403e70:	cmp	x0, #0x0
  403e74:	csel	x0, x8, x0, eq  // eq = none
  403e78:	cmp	w9, #0x2c
  403e7c:	csel	x8, x8, xzr, eq  // eq = none
  403e80:	cmp	w10, #0x0
  403e84:	mov	w9, w10
  403e88:	csel	x23, x21, x8, eq  // eq = none
  403e8c:	cbz	x0, 403e5c <ferror@plt+0x221c>
  403e90:	cbz	x23, 403e5c <ferror@plt+0x221c>
  403e94:	subs	x1, x23, x0
  403e98:	b.ls	403eec <ferror@plt+0x22ac>  // b.plast
  403e9c:	blr	x19
  403ea0:	tbnz	w0, #31, 403ed8 <ferror@plt+0x2298>
  403ea4:	mov	w8, w0
  403ea8:	lsr	x8, x8, #3
  403eac:	ldrb	w9, [x20, x8]
  403eb0:	and	w10, w0, #0x7
  403eb4:	lsl	w10, w22, w10
  403eb8:	orr	w9, w9, w10
  403ebc:	strb	w9, [x20, x8]
  403ec0:	ldrb	w8, [x23]
  403ec4:	cbz	w8, 403ed4 <ferror@plt+0x2294>
  403ec8:	ldrb	w9, [x21]
  403ecc:	mov	x0, xzr
  403ed0:	b	403e5c <ferror@plt+0x221c>
  403ed4:	mov	w0, wzr
  403ed8:	ldp	x20, x19, [sp, #48]
  403edc:	ldp	x22, x21, [sp, #32]
  403ee0:	ldr	x23, [sp, #16]
  403ee4:	ldp	x29, x30, [sp], #64
  403ee8:	ret
  403eec:	mov	w0, #0xffffffff            	// #-1
  403ef0:	b	403ed8 <ferror@plt+0x2298>
  403ef4:	stp	x29, x30, [sp, #-48]!
  403ef8:	mov	x8, x0
  403efc:	mov	w0, #0xffffffea            	// #-22
  403f00:	stp	x22, x21, [sp, #16]
  403f04:	stp	x20, x19, [sp, #32]
  403f08:	mov	x29, sp
  403f0c:	cbz	x1, 403fa0 <ferror@plt+0x2360>
  403f10:	cbz	x8, 403fa0 <ferror@plt+0x2360>
  403f14:	mov	x19, x2
  403f18:	cbz	x2, 403fa0 <ferror@plt+0x2360>
  403f1c:	ldrb	w9, [x8]
  403f20:	cbz	w9, 403f9c <ferror@plt+0x235c>
  403f24:	mov	x20, x1
  403f28:	mov	x0, xzr
  403f2c:	add	x21, x8, #0x1
  403f30:	b	403f3c <ferror@plt+0x22fc>
  403f34:	add	x21, x21, #0x1
  403f38:	cbz	w9, 403f9c <ferror@plt+0x235c>
  403f3c:	mov	x8, x21
  403f40:	ldrb	w10, [x8], #-1
  403f44:	and	w9, w9, #0xff
  403f48:	cmp	x0, #0x0
  403f4c:	csel	x0, x8, x0, eq  // eq = none
  403f50:	cmp	w9, #0x2c
  403f54:	csel	x8, x8, xzr, eq  // eq = none
  403f58:	cmp	w10, #0x0
  403f5c:	mov	w9, w10
  403f60:	csel	x22, x21, x8, eq  // eq = none
  403f64:	cbz	x0, 403f34 <ferror@plt+0x22f4>
  403f68:	cbz	x22, 403f34 <ferror@plt+0x22f4>
  403f6c:	subs	x1, x22, x0
  403f70:	b.ls	403fb0 <ferror@plt+0x2370>  // b.plast
  403f74:	blr	x19
  403f78:	tbnz	x0, #63, 403fa0 <ferror@plt+0x2360>
  403f7c:	ldr	x8, [x20]
  403f80:	orr	x8, x8, x0
  403f84:	str	x8, [x20]
  403f88:	ldrb	w8, [x22]
  403f8c:	cbz	w8, 403f9c <ferror@plt+0x235c>
  403f90:	ldrb	w9, [x21]
  403f94:	mov	x0, xzr
  403f98:	b	403f34 <ferror@plt+0x22f4>
  403f9c:	mov	w0, wzr
  403fa0:	ldp	x20, x19, [sp, #32]
  403fa4:	ldp	x22, x21, [sp, #16]
  403fa8:	ldp	x29, x30, [sp], #48
  403fac:	ret
  403fb0:	mov	w0, #0xffffffff            	// #-1
  403fb4:	ldp	x20, x19, [sp, #32]
  403fb8:	ldp	x22, x21, [sp, #16]
  403fbc:	ldp	x29, x30, [sp], #48
  403fc0:	ret
  403fc4:	stp	x29, x30, [sp, #-64]!
  403fc8:	mov	x29, sp
  403fcc:	str	x23, [sp, #16]
  403fd0:	stp	x22, x21, [sp, #32]
  403fd4:	stp	x20, x19, [sp, #48]
  403fd8:	str	xzr, [x29, #24]
  403fdc:	cbz	x0, 4040b4 <ferror@plt+0x2474>
  403fe0:	mov	w21, w3
  403fe4:	mov	x19, x2
  403fe8:	mov	x23, x1
  403fec:	mov	x22, x0
  403ff0:	str	w3, [x1]
  403ff4:	str	w3, [x2]
  403ff8:	bl	401bf0 <__errno_location@plt>
  403ffc:	str	wzr, [x0]
  404000:	ldrb	w8, [x22]
  404004:	mov	x20, x0
  404008:	cmp	w8, #0x3a
  40400c:	b.ne	404018 <ferror@plt+0x23d8>  // b.any
  404010:	add	x21, x22, #0x1
  404014:	b	404074 <ferror@plt+0x2434>
  404018:	add	x1, x29, #0x18
  40401c:	mov	w2, #0xa                   	// #10
  404020:	mov	x0, x22
  404024:	bl	401ac0 <strtol@plt>
  404028:	str	w0, [x23]
  40402c:	str	w0, [x19]
  404030:	ldr	x8, [x29, #24]
  404034:	mov	w0, #0xffffffff            	// #-1
  404038:	cmp	x8, x22
  40403c:	b.eq	4040b4 <ferror@plt+0x2474>  // b.none
  404040:	ldr	w9, [x20]
  404044:	cbnz	w9, 4040b4 <ferror@plt+0x2474>
  404048:	cbz	x8, 4040b4 <ferror@plt+0x2474>
  40404c:	ldrb	w9, [x8]
  404050:	cmp	w9, #0x2d
  404054:	b.eq	404068 <ferror@plt+0x2428>  // b.none
  404058:	cmp	w9, #0x3a
  40405c:	b.ne	4040b0 <ferror@plt+0x2470>  // b.any
  404060:	ldrb	w9, [x8, #1]
  404064:	cbz	w9, 4040c8 <ferror@plt+0x2488>
  404068:	add	x21, x8, #0x1
  40406c:	str	xzr, [x29, #24]
  404070:	str	wzr, [x20]
  404074:	add	x1, x29, #0x18
  404078:	mov	w2, #0xa                   	// #10
  40407c:	mov	x0, x21
  404080:	bl	401ac0 <strtol@plt>
  404084:	str	w0, [x19]
  404088:	ldr	w8, [x20]
  40408c:	mov	w0, #0xffffffff            	// #-1
  404090:	cbnz	w8, 4040b4 <ferror@plt+0x2474>
  404094:	ldr	x8, [x29, #24]
  404098:	cbz	x8, 4040b4 <ferror@plt+0x2474>
  40409c:	cmp	x8, x21
  4040a0:	mov	w0, #0xffffffff            	// #-1
  4040a4:	b.eq	4040b4 <ferror@plt+0x2474>  // b.none
  4040a8:	ldrb	w8, [x8]
  4040ac:	cbnz	w8, 4040b4 <ferror@plt+0x2474>
  4040b0:	mov	w0, wzr
  4040b4:	ldp	x20, x19, [sp, #48]
  4040b8:	ldp	x22, x21, [sp, #32]
  4040bc:	ldr	x23, [sp, #16]
  4040c0:	ldp	x29, x30, [sp], #64
  4040c4:	ret
  4040c8:	str	w21, [x19]
  4040cc:	b	4040b0 <ferror@plt+0x2470>
  4040d0:	stp	x29, x30, [sp, #-48]!
  4040d4:	mov	w8, wzr
  4040d8:	str	x21, [sp, #16]
  4040dc:	stp	x20, x19, [sp, #32]
  4040e0:	mov	x29, sp
  4040e4:	cbz	x1, 404218 <ferror@plt+0x25d8>
  4040e8:	cbz	x0, 404218 <ferror@plt+0x25d8>
  4040ec:	ldrb	w8, [x0]
  4040f0:	and	w8, w8, #0xff
  4040f4:	cmp	w8, #0x2f
  4040f8:	mov	x19, x0
  4040fc:	b.ne	404118 <ferror@plt+0x24d8>  // b.any
  404100:	mov	x0, x19
  404104:	ldrb	w8, [x0, #1]!
  404108:	cmp	w8, #0x2f
  40410c:	mov	w8, #0x2f                  	// #47
  404110:	b.eq	4040f0 <ferror@plt+0x24b0>  // b.none
  404114:	b	404128 <ferror@plt+0x24e8>
  404118:	cbnz	w8, 404128 <ferror@plt+0x24e8>
  40411c:	mov	x20, xzr
  404120:	mov	x19, xzr
  404124:	b	404148 <ferror@plt+0x2508>
  404128:	mov	w20, #0x1                   	// #1
  40412c:	ldrb	w8, [x19, x20]
  404130:	cbz	w8, 404148 <ferror@plt+0x2508>
  404134:	cmp	w8, #0x2f
  404138:	b.eq	404148 <ferror@plt+0x2508>  // b.none
  40413c:	add	x20, x20, #0x1
  404140:	ldrb	w8, [x19, x20]
  404144:	cbnz	w8, 404134 <ferror@plt+0x24f4>
  404148:	ldrb	w8, [x1]
  40414c:	and	w8, w8, #0xff
  404150:	cmp	w8, #0x2f
  404154:	mov	x21, x1
  404158:	b.ne	404174 <ferror@plt+0x2534>  // b.any
  40415c:	mov	x1, x21
  404160:	ldrb	w8, [x1, #1]!
  404164:	cmp	w8, #0x2f
  404168:	mov	w8, #0x2f                  	// #47
  40416c:	b.eq	40414c <ferror@plt+0x250c>  // b.none
  404170:	b	404184 <ferror@plt+0x2544>
  404174:	cbnz	w8, 404184 <ferror@plt+0x2544>
  404178:	mov	x8, xzr
  40417c:	mov	x21, xzr
  404180:	b	4041a4 <ferror@plt+0x2564>
  404184:	mov	w8, #0x1                   	// #1
  404188:	ldrb	w9, [x21, x8]
  40418c:	cbz	w9, 4041a4 <ferror@plt+0x2564>
  404190:	cmp	w9, #0x2f
  404194:	b.eq	4041a4 <ferror@plt+0x2564>  // b.none
  404198:	add	x8, x8, #0x1
  40419c:	ldrb	w9, [x21, x8]
  4041a0:	cbnz	w9, 404190 <ferror@plt+0x2550>
  4041a4:	add	x9, x8, x20
  4041a8:	cmp	x9, #0x1
  4041ac:	b.eq	4041b8 <ferror@plt+0x2578>  // b.none
  4041b0:	cbnz	x9, 4041d8 <ferror@plt+0x2598>
  4041b4:	b	40420c <ferror@plt+0x25cc>
  4041b8:	cbz	x19, 4041c8 <ferror@plt+0x2588>
  4041bc:	ldrb	w9, [x19]
  4041c0:	cmp	w9, #0x2f
  4041c4:	b.eq	40420c <ferror@plt+0x25cc>  // b.none
  4041c8:	cbz	x21, 404214 <ferror@plt+0x25d4>
  4041cc:	ldrb	w9, [x21]
  4041d0:	cmp	w9, #0x2f
  4041d4:	b.eq	40420c <ferror@plt+0x25cc>  // b.none
  4041d8:	cmp	x20, x8
  4041dc:	mov	w8, wzr
  4041e0:	b.ne	404218 <ferror@plt+0x25d8>  // b.any
  4041e4:	cbz	x19, 404218 <ferror@plt+0x25d8>
  4041e8:	cbz	x21, 404218 <ferror@plt+0x25d8>
  4041ec:	mov	x0, x19
  4041f0:	mov	x1, x21
  4041f4:	mov	x2, x20
  4041f8:	bl	401980 <strncmp@plt>
  4041fc:	cbnz	w0, 404214 <ferror@plt+0x25d4>
  404200:	add	x0, x19, x20
  404204:	add	x1, x21, x20
  404208:	b	4040ec <ferror@plt+0x24ac>
  40420c:	mov	w8, #0x1                   	// #1
  404210:	b	404218 <ferror@plt+0x25d8>
  404214:	mov	w8, wzr
  404218:	ldp	x20, x19, [sp, #32]
  40421c:	ldr	x21, [sp, #16]
  404220:	mov	w0, w8
  404224:	ldp	x29, x30, [sp], #48
  404228:	ret
  40422c:	stp	x29, x30, [sp, #-64]!
  404230:	orr	x8, x0, x1
  404234:	stp	x24, x23, [sp, #16]
  404238:	stp	x22, x21, [sp, #32]
  40423c:	stp	x20, x19, [sp, #48]
  404240:	mov	x29, sp
  404244:	cbz	x8, 404278 <ferror@plt+0x2638>
  404248:	mov	x19, x1
  40424c:	mov	x21, x0
  404250:	mov	x20, x2
  404254:	cbz	x0, 404294 <ferror@plt+0x2654>
  404258:	cbz	x19, 4042b0 <ferror@plt+0x2670>
  40425c:	mov	x0, x21
  404260:	bl	401850 <strlen@plt>
  404264:	mvn	x8, x0
  404268:	cmp	x8, x20
  40426c:	b.cs	4042b8 <ferror@plt+0x2678>  // b.hs, b.nlast
  404270:	mov	x22, xzr
  404274:	b	4042f4 <ferror@plt+0x26b4>
  404278:	adrp	x0, 404000 <ferror@plt+0x23c0>
  40427c:	add	x0, x0, #0xb5c
  404280:	ldp	x20, x19, [sp, #48]
  404284:	ldp	x22, x21, [sp, #32]
  404288:	ldp	x24, x23, [sp, #16]
  40428c:	ldp	x29, x30, [sp], #64
  404290:	b	401a00 <strdup@plt>
  404294:	mov	x0, x19
  404298:	mov	x1, x20
  40429c:	ldp	x20, x19, [sp, #48]
  4042a0:	ldp	x22, x21, [sp, #32]
  4042a4:	ldp	x24, x23, [sp, #16]
  4042a8:	ldp	x29, x30, [sp], #64
  4042ac:	b	401b10 <strndup@plt>
  4042b0:	mov	x0, x21
  4042b4:	b	404280 <ferror@plt+0x2640>
  4042b8:	add	x24, x0, x20
  4042bc:	mov	x23, x0
  4042c0:	add	x0, x24, #0x1
  4042c4:	bl	401950 <malloc@plt>
  4042c8:	mov	x22, x0
  4042cc:	cbz	x0, 4042f4 <ferror@plt+0x26b4>
  4042d0:	mov	x0, x22
  4042d4:	mov	x1, x21
  4042d8:	mov	x2, x23
  4042dc:	bl	401810 <memcpy@plt>
  4042e0:	add	x0, x22, x23
  4042e4:	mov	x1, x19
  4042e8:	mov	x2, x20
  4042ec:	bl	401810 <memcpy@plt>
  4042f0:	strb	wzr, [x22, x24]
  4042f4:	mov	x0, x22
  4042f8:	ldp	x20, x19, [sp, #48]
  4042fc:	ldp	x22, x21, [sp, #32]
  404300:	ldp	x24, x23, [sp, #16]
  404304:	ldp	x29, x30, [sp], #64
  404308:	ret
  40430c:	stp	x29, x30, [sp, #-64]!
  404310:	stp	x20, x19, [sp, #48]
  404314:	mov	x20, x0
  404318:	stp	x24, x23, [sp, #16]
  40431c:	stp	x22, x21, [sp, #32]
  404320:	mov	x29, sp
  404324:	cbz	x1, 404358 <ferror@plt+0x2718>
  404328:	mov	x0, x1
  40432c:	mov	x19, x1
  404330:	bl	401850 <strlen@plt>
  404334:	mov	x21, x0
  404338:	cbz	x20, 404364 <ferror@plt+0x2724>
  40433c:	mov	x0, x20
  404340:	bl	401850 <strlen@plt>
  404344:	mvn	x8, x0
  404348:	cmp	x21, x8
  40434c:	b.ls	404380 <ferror@plt+0x2740>  // b.plast
  404350:	mov	x22, xzr
  404354:	b	4043bc <ferror@plt+0x277c>
  404358:	cbz	x20, 4043d4 <ferror@plt+0x2794>
  40435c:	mov	x0, x20
  404360:	b	4043dc <ferror@plt+0x279c>
  404364:	mov	x0, x19
  404368:	mov	x1, x21
  40436c:	ldp	x20, x19, [sp, #48]
  404370:	ldp	x22, x21, [sp, #32]
  404374:	ldp	x24, x23, [sp, #16]
  404378:	ldp	x29, x30, [sp], #64
  40437c:	b	401b10 <strndup@plt>
  404380:	add	x24, x0, x21
  404384:	mov	x23, x0
  404388:	add	x0, x24, #0x1
  40438c:	bl	401950 <malloc@plt>
  404390:	mov	x22, x0
  404394:	cbz	x0, 4043bc <ferror@plt+0x277c>
  404398:	mov	x0, x22
  40439c:	mov	x1, x20
  4043a0:	mov	x2, x23
  4043a4:	bl	401810 <memcpy@plt>
  4043a8:	add	x0, x22, x23
  4043ac:	mov	x1, x19
  4043b0:	mov	x2, x21
  4043b4:	bl	401810 <memcpy@plt>
  4043b8:	strb	wzr, [x22, x24]
  4043bc:	mov	x0, x22
  4043c0:	ldp	x20, x19, [sp, #48]
  4043c4:	ldp	x22, x21, [sp, #32]
  4043c8:	ldp	x24, x23, [sp, #16]
  4043cc:	ldp	x29, x30, [sp], #64
  4043d0:	ret
  4043d4:	adrp	x0, 404000 <ferror@plt+0x23c0>
  4043d8:	add	x0, x0, #0xb5c
  4043dc:	ldp	x20, x19, [sp, #48]
  4043e0:	ldp	x22, x21, [sp, #32]
  4043e4:	ldp	x24, x23, [sp, #16]
  4043e8:	ldp	x29, x30, [sp], #64
  4043ec:	b	401a00 <strdup@plt>
  4043f0:	sub	sp, sp, #0x140
  4043f4:	stp	x29, x30, [sp, #240]
  4043f8:	add	x29, sp, #0xf0
  4043fc:	sub	x9, x29, #0x70
  404400:	mov	x10, sp
  404404:	mov	x11, #0xffffffffffffffd0    	// #-48
  404408:	add	x8, x29, #0x50
  40440c:	movk	x11, #0xff80, lsl #32
  404410:	add	x9, x9, #0x30
  404414:	add	x10, x10, #0x80
  404418:	stp	x8, x9, [x29, #-32]
  40441c:	stp	x10, x11, [x29, #-16]
  404420:	stp	x2, x3, [x29, #-112]
  404424:	stp	x4, x5, [x29, #-96]
  404428:	stp	x6, x7, [x29, #-80]
  40442c:	stp	q1, q2, [sp, #16]
  404430:	str	q0, [sp]
  404434:	ldp	q0, q1, [x29, #-32]
  404438:	stp	x20, x19, [sp, #304]
  40443c:	mov	x19, x0
  404440:	add	x0, x29, #0x18
  404444:	sub	x2, x29, #0x40
  404448:	str	x28, [sp, #256]
  40444c:	stp	x24, x23, [sp, #272]
  404450:	stp	x22, x21, [sp, #288]
  404454:	stp	q3, q4, [sp, #48]
  404458:	stp	q5, q6, [sp, #80]
  40445c:	str	q7, [sp, #112]
  404460:	stp	q0, q1, [x29, #-64]
  404464:	bl	401b00 <vasprintf@plt>
  404468:	tbnz	w0, #31, 4044a0 <ferror@plt+0x2860>
  40446c:	ldr	x21, [x29, #24]
  404470:	orr	x8, x19, x21
  404474:	cbz	x8, 4044a8 <ferror@plt+0x2868>
  404478:	mov	w22, w0
  40447c:	cbz	x19, 4044bc <ferror@plt+0x287c>
  404480:	cbz	x21, 4044d0 <ferror@plt+0x2890>
  404484:	mov	x0, x19
  404488:	bl	401850 <strlen@plt>
  40448c:	mvn	x8, x0
  404490:	cmp	x8, x22
  404494:	b.cs	4044d8 <ferror@plt+0x2898>  // b.hs, b.nlast
  404498:	mov	x20, xzr
  40449c:	b	404514 <ferror@plt+0x28d4>
  4044a0:	mov	x20, xzr
  4044a4:	b	40451c <ferror@plt+0x28dc>
  4044a8:	adrp	x0, 404000 <ferror@plt+0x23c0>
  4044ac:	add	x0, x0, #0xb5c
  4044b0:	bl	401a00 <strdup@plt>
  4044b4:	mov	x20, x0
  4044b8:	b	404514 <ferror@plt+0x28d4>
  4044bc:	mov	x0, x21
  4044c0:	mov	x1, x22
  4044c4:	bl	401b10 <strndup@plt>
  4044c8:	mov	x20, x0
  4044cc:	b	404514 <ferror@plt+0x28d4>
  4044d0:	mov	x0, x19
  4044d4:	b	4044b0 <ferror@plt+0x2870>
  4044d8:	add	x24, x0, x22
  4044dc:	mov	x23, x0
  4044e0:	add	x0, x24, #0x1
  4044e4:	bl	401950 <malloc@plt>
  4044e8:	mov	x20, x0
  4044ec:	cbz	x0, 404514 <ferror@plt+0x28d4>
  4044f0:	mov	x0, x20
  4044f4:	mov	x1, x19
  4044f8:	mov	x2, x23
  4044fc:	bl	401810 <memcpy@plt>
  404500:	add	x0, x20, x23
  404504:	mov	x1, x21
  404508:	mov	x2, x22
  40450c:	bl	401810 <memcpy@plt>
  404510:	strb	wzr, [x20, x24]
  404514:	ldr	x0, [x29, #24]
  404518:	bl	401ad0 <free@plt>
  40451c:	mov	x0, x20
  404520:	ldp	x20, x19, [sp, #304]
  404524:	ldp	x22, x21, [sp, #288]
  404528:	ldp	x24, x23, [sp, #272]
  40452c:	ldr	x28, [sp, #256]
  404530:	ldp	x29, x30, [sp, #240]
  404534:	add	sp, sp, #0x140
  404538:	ret
  40453c:	sub	sp, sp, #0x60
  404540:	stp	x29, x30, [sp, #16]
  404544:	stp	x26, x25, [sp, #32]
  404548:	stp	x24, x23, [sp, #48]
  40454c:	stp	x22, x21, [sp, #64]
  404550:	stp	x20, x19, [sp, #80]
  404554:	ldr	x23, [x0]
  404558:	add	x29, sp, #0x10
  40455c:	ldrb	w8, [x23]
  404560:	cbz	w8, 404720 <ferror@plt+0x2ae0>
  404564:	mov	x20, x0
  404568:	mov	x22, x1
  40456c:	mov	x0, x23
  404570:	mov	x1, x2
  404574:	mov	w24, w3
  404578:	mov	x21, x2
  40457c:	bl	401b20 <strspn@plt>
  404580:	add	x19, x23, x0
  404584:	ldrb	w25, [x19]
  404588:	cbz	x25, 40471c <ferror@plt+0x2adc>
  40458c:	cbz	w24, 40461c <ferror@plt+0x29dc>
  404590:	cmp	w25, #0x3f
  404594:	b.hi	404638 <ferror@plt+0x29f8>  // b.pmore
  404598:	mov	w8, #0x1                   	// #1
  40459c:	mov	x9, #0x1                   	// #1
  4045a0:	lsl	x8, x8, x25
  4045a4:	movk	x9, #0x84, lsl #32
  4045a8:	and	x8, x8, x9
  4045ac:	cbz	x8, 404638 <ferror@plt+0x29f8>
  4045b0:	sturb	w25, [x29, #-4]
  4045b4:	sturb	wzr, [x29, #-3]
  4045b8:	mov	x24, x19
  4045bc:	ldrb	w9, [x24, #1]!
  4045c0:	cbz	w9, 4046b8 <ferror@plt+0x2a78>
  4045c4:	add	x10, x0, x23
  4045c8:	mov	x26, xzr
  4045cc:	mov	w8, wzr
  4045d0:	add	x23, x10, #0x2
  4045d4:	b	4045f8 <ferror@plt+0x29b8>
  4045d8:	sxtb	w1, w9
  4045dc:	sub	x0, x29, #0x4
  4045e0:	bl	401b30 <strchr@plt>
  4045e4:	cbnz	x0, 4046cc <ferror@plt+0x2a8c>
  4045e8:	mov	w8, wzr
  4045ec:	ldrb	w9, [x23, x26]
  4045f0:	add	x26, x26, #0x1
  4045f4:	cbz	w9, 404618 <ferror@plt+0x29d8>
  4045f8:	cbnz	w8, 4045e8 <ferror@plt+0x29a8>
  4045fc:	and	w8, w9, #0xff
  404600:	cmp	w8, #0x5c
  404604:	b.ne	4045d8 <ferror@plt+0x2998>  // b.any
  404608:	mov	w8, #0x1                   	// #1
  40460c:	ldrb	w9, [x23, x26]
  404610:	add	x26, x26, #0x1
  404614:	cbnz	w9, 4045f8 <ferror@plt+0x29b8>
  404618:	b	4046d0 <ferror@plt+0x2a90>
  40461c:	mov	x0, x19
  404620:	mov	x1, x21
  404624:	bl	401bc0 <strcspn@plt>
  404628:	add	x8, x19, x0
  40462c:	str	x0, [x22]
  404630:	str	x8, [x20]
  404634:	b	404724 <ferror@plt+0x2ae4>
  404638:	add	x9, x0, x23
  40463c:	mov	x24, xzr
  404640:	mov	w8, wzr
  404644:	add	x23, x9, #0x1
  404648:	b	40466c <ferror@plt+0x2a2c>
  40464c:	sxtb	w1, w25
  404650:	mov	x0, x21
  404654:	bl	401b30 <strchr@plt>
  404658:	cbnz	x0, 4046c4 <ferror@plt+0x2a84>
  40465c:	mov	w8, wzr
  404660:	ldrb	w25, [x23, x24]
  404664:	add	x24, x24, #0x1
  404668:	cbz	w25, 40468c <ferror@plt+0x2a4c>
  40466c:	cbnz	w8, 40465c <ferror@plt+0x2a1c>
  404670:	and	w8, w25, #0xff
  404674:	cmp	w8, #0x5c
  404678:	b.ne	40464c <ferror@plt+0x2a0c>  // b.any
  40467c:	mov	w8, #0x1                   	// #1
  404680:	ldrb	w25, [x23, x24]
  404684:	add	x24, x24, #0x1
  404688:	cbnz	w25, 40466c <ferror@plt+0x2a2c>
  40468c:	sub	w8, w24, w8
  404690:	sxtw	x8, w8
  404694:	str	x8, [x22]
  404698:	add	x22, x19, x8
  40469c:	ldrsb	w1, [x22]
  4046a0:	cbz	w1, 4046b0 <ferror@plt+0x2a70>
  4046a4:	mov	x0, x21
  4046a8:	bl	401b30 <strchr@plt>
  4046ac:	cbz	x0, 40471c <ferror@plt+0x2adc>
  4046b0:	str	x22, [x20]
  4046b4:	b	404724 <ferror@plt+0x2ae4>
  4046b8:	mov	w8, wzr
  4046bc:	mov	w26, wzr
  4046c0:	b	4046d0 <ferror@plt+0x2a90>
  4046c4:	mov	w8, wzr
  4046c8:	b	40468c <ferror@plt+0x2a4c>
  4046cc:	mov	w8, wzr
  4046d0:	sub	w8, w26, w8
  4046d4:	sxtw	x23, w8
  4046d8:	str	x23, [x22]
  4046dc:	add	x8, x23, x19
  4046e0:	ldrb	w8, [x8, #1]
  4046e4:	cbz	w8, 40471c <ferror@plt+0x2adc>
  4046e8:	cmp	w8, w25
  4046ec:	b.ne	40471c <ferror@plt+0x2adc>  // b.any
  4046f0:	add	x8, x23, x19
  4046f4:	ldrsb	w1, [x8, #2]
  4046f8:	cbz	w1, 404708 <ferror@plt+0x2ac8>
  4046fc:	mov	x0, x21
  404700:	bl	401b30 <strchr@plt>
  404704:	cbz	x0, 40471c <ferror@plt+0x2adc>
  404708:	add	x8, x19, x23
  40470c:	add	x8, x8, #0x2
  404710:	str	x8, [x20]
  404714:	mov	x19, x24
  404718:	b	404724 <ferror@plt+0x2ae4>
  40471c:	str	x19, [x20]
  404720:	mov	x19, xzr
  404724:	mov	x0, x19
  404728:	ldp	x20, x19, [sp, #80]
  40472c:	ldp	x22, x21, [sp, #64]
  404730:	ldp	x24, x23, [sp, #48]
  404734:	ldp	x26, x25, [sp, #32]
  404738:	ldp	x29, x30, [sp, #16]
  40473c:	add	sp, sp, #0x60
  404740:	ret
  404744:	stp	x29, x30, [sp, #-32]!
  404748:	str	x19, [sp, #16]
  40474c:	mov	x19, x0
  404750:	mov	x29, sp
  404754:	mov	x0, x19
  404758:	bl	4019b0 <fgetc@plt>
  40475c:	cmp	w0, #0xa
  404760:	b.eq	40477c <ferror@plt+0x2b3c>  // b.none
  404764:	cmn	w0, #0x1
  404768:	b.ne	404754 <ferror@plt+0x2b14>  // b.any
  40476c:	mov	w0, #0x1                   	// #1
  404770:	ldr	x19, [sp, #16]
  404774:	ldp	x29, x30, [sp], #32
  404778:	ret
  40477c:	mov	w0, wzr
  404780:	ldr	x19, [sp, #16]
  404784:	ldp	x29, x30, [sp], #32
  404788:	ret
  40478c:	nop
  404790:	stp	x29, x30, [sp, #-64]!
  404794:	mov	x29, sp
  404798:	stp	x19, x20, [sp, #16]
  40479c:	adrp	x20, 415000 <ferror@plt+0x133c0>
  4047a0:	add	x20, x20, #0xde0
  4047a4:	stp	x21, x22, [sp, #32]
  4047a8:	adrp	x21, 415000 <ferror@plt+0x133c0>
  4047ac:	add	x21, x21, #0xdd8
  4047b0:	sub	x20, x20, x21
  4047b4:	mov	w22, w0
  4047b8:	stp	x23, x24, [sp, #48]
  4047bc:	mov	x23, x1
  4047c0:	mov	x24, x2
  4047c4:	bl	4017d0 <memcpy@plt-0x40>
  4047c8:	cmp	xzr, x20, asr #3
  4047cc:	b.eq	4047f8 <ferror@plt+0x2bb8>  // b.none
  4047d0:	asr	x20, x20, #3
  4047d4:	mov	x19, #0x0                   	// #0
  4047d8:	ldr	x3, [x21, x19, lsl #3]
  4047dc:	mov	x2, x24
  4047e0:	add	x19, x19, #0x1
  4047e4:	mov	x1, x23
  4047e8:	mov	w0, w22
  4047ec:	blr	x3
  4047f0:	cmp	x20, x19
  4047f4:	b.ne	4047d8 <ferror@plt+0x2b98>  // b.any
  4047f8:	ldp	x19, x20, [sp, #16]
  4047fc:	ldp	x21, x22, [sp, #32]
  404800:	ldp	x23, x24, [sp, #48]
  404804:	ldp	x29, x30, [sp], #64
  404808:	ret
  40480c:	nop
  404810:	ret
  404814:	nop
  404818:	adrp	x2, 416000 <ferror@plt+0x143c0>
  40481c:	mov	x1, #0x0                   	// #0
  404820:	ldr	x2, [x2, #552]
  404824:	b	4018f0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404828 <.fini>:
  404828:	stp	x29, x30, [sp, #-16]!
  40482c:	mov	x29, sp
  404830:	ldp	x29, x30, [sp], #16
  404834:	ret
