set ::env(PROJECT_NAME) opb_spi_slave
set ::env(DESIGN_TOP) opb_spi_slave
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/opb_spi_slave/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/opb_spi_slave/rtl/opb_spi_slave.vhd
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) Communication
