{
  "module_name": "tpc0_qm_regs.h",
  "hash_id": "16e49699a334a251da64e2cf600a2273a26ef31634009c23a8591dfb5d1f2ea9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc0_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC0_QM_REGS_H_\n#define ASIC_REG_TPC0_QM_REGS_H_\n\n \n\n#define mmTPC0_QM_GLBL_CFG0                                          0xE08000\n\n#define mmTPC0_QM_GLBL_CFG1                                          0xE08004\n\n#define mmTPC0_QM_GLBL_PROT                                          0xE08008\n\n#define mmTPC0_QM_GLBL_ERR_CFG                                       0xE0800C\n\n#define mmTPC0_QM_GLBL_ERR_ADDR_LO                                   0xE08010\n\n#define mmTPC0_QM_GLBL_ERR_ADDR_HI                                   0xE08014\n\n#define mmTPC0_QM_GLBL_ERR_WDATA                                     0xE08018\n\n#define mmTPC0_QM_GLBL_SECURE_PROPS                                  0xE0801C\n\n#define mmTPC0_QM_GLBL_NON_SECURE_PROPS                              0xE08020\n\n#define mmTPC0_QM_GLBL_STS0                                          0xE08024\n\n#define mmTPC0_QM_GLBL_STS1                                          0xE08028\n\n#define mmTPC0_QM_PQ_BASE_LO                                         0xE08060\n\n#define mmTPC0_QM_PQ_BASE_HI                                         0xE08064\n\n#define mmTPC0_QM_PQ_SIZE                                            0xE08068\n\n#define mmTPC0_QM_PQ_PI                                              0xE0806C\n\n#define mmTPC0_QM_PQ_CI                                              0xE08070\n\n#define mmTPC0_QM_PQ_CFG0                                            0xE08074\n\n#define mmTPC0_QM_PQ_CFG1                                            0xE08078\n\n#define mmTPC0_QM_PQ_ARUSER                                          0xE0807C\n\n#define mmTPC0_QM_PQ_PUSH0                                           0xE08080\n\n#define mmTPC0_QM_PQ_PUSH1                                           0xE08084\n\n#define mmTPC0_QM_PQ_PUSH2                                           0xE08088\n\n#define mmTPC0_QM_PQ_PUSH3                                           0xE0808C\n\n#define mmTPC0_QM_PQ_STS0                                            0xE08090\n\n#define mmTPC0_QM_PQ_STS1                                            0xE08094\n\n#define mmTPC0_QM_PQ_RD_RATE_LIM_EN                                  0xE080A0\n\n#define mmTPC0_QM_PQ_RD_RATE_LIM_RST_TOKEN                           0xE080A4\n\n#define mmTPC0_QM_PQ_RD_RATE_LIM_SAT                                 0xE080A8\n\n#define mmTPC0_QM_PQ_RD_RATE_LIM_TOUT                                0xE080AC\n\n#define mmTPC0_QM_CQ_CFG0                                            0xE080B0\n\n#define mmTPC0_QM_CQ_CFG1                                            0xE080B4\n\n#define mmTPC0_QM_CQ_ARUSER                                          0xE080B8\n\n#define mmTPC0_QM_CQ_PTR_LO                                          0xE080C0\n\n#define mmTPC0_QM_CQ_PTR_HI                                          0xE080C4\n\n#define mmTPC0_QM_CQ_TSIZE                                           0xE080C8\n\n#define mmTPC0_QM_CQ_CTL                                             0xE080CC\n\n#define mmTPC0_QM_CQ_PTR_LO_STS                                      0xE080D4\n\n#define mmTPC0_QM_CQ_PTR_HI_STS                                      0xE080D8\n\n#define mmTPC0_QM_CQ_TSIZE_STS                                       0xE080DC\n\n#define mmTPC0_QM_CQ_CTL_STS                                         0xE080E0\n\n#define mmTPC0_QM_CQ_STS0                                            0xE080E4\n\n#define mmTPC0_QM_CQ_STS1                                            0xE080E8\n\n#define mmTPC0_QM_CQ_RD_RATE_LIM_EN                                  0xE080F0\n\n#define mmTPC0_QM_CQ_RD_RATE_LIM_RST_TOKEN                           0xE080F4\n\n#define mmTPC0_QM_CQ_RD_RATE_LIM_SAT                                 0xE080F8\n\n#define mmTPC0_QM_CQ_RD_RATE_LIM_TOUT                                0xE080FC\n\n#define mmTPC0_QM_CQ_IFIFO_CNT                                       0xE08108\n\n#define mmTPC0_QM_CP_MSG_BASE0_ADDR_LO                               0xE08120\n\n#define mmTPC0_QM_CP_MSG_BASE0_ADDR_HI                               0xE08124\n\n#define mmTPC0_QM_CP_MSG_BASE1_ADDR_LO                               0xE08128\n\n#define mmTPC0_QM_CP_MSG_BASE1_ADDR_HI                               0xE0812C\n\n#define mmTPC0_QM_CP_MSG_BASE2_ADDR_LO                               0xE08130\n\n#define mmTPC0_QM_CP_MSG_BASE2_ADDR_HI                               0xE08134\n\n#define mmTPC0_QM_CP_MSG_BASE3_ADDR_LO                               0xE08138\n\n#define mmTPC0_QM_CP_MSG_BASE3_ADDR_HI                               0xE0813C\n\n#define mmTPC0_QM_CP_LDMA_TSIZE_OFFSET                               0xE08140\n\n#define mmTPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET                         0xE08144\n\n#define mmTPC0_QM_CP_LDMA_SRC_BASE_HI_OFFSET                         0xE08148\n\n#define mmTPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET                         0xE0814C\n\n#define mmTPC0_QM_CP_LDMA_DST_BASE_HI_OFFSET                         0xE08150\n\n#define mmTPC0_QM_CP_LDMA_COMMIT_OFFSET                              0xE08154\n\n#define mmTPC0_QM_CP_FENCE0_RDATA                                    0xE08158\n\n#define mmTPC0_QM_CP_FENCE1_RDATA                                    0xE0815C\n\n#define mmTPC0_QM_CP_FENCE2_RDATA                                    0xE08160\n\n#define mmTPC0_QM_CP_FENCE3_RDATA                                    0xE08164\n\n#define mmTPC0_QM_CP_FENCE0_CNT                                      0xE08168\n\n#define mmTPC0_QM_CP_FENCE1_CNT                                      0xE0816C\n\n#define mmTPC0_QM_CP_FENCE2_CNT                                      0xE08170\n\n#define mmTPC0_QM_CP_FENCE3_CNT                                      0xE08174\n\n#define mmTPC0_QM_CP_STS                                             0xE08178\n\n#define mmTPC0_QM_CP_CURRENT_INST_LO                                 0xE0817C\n\n#define mmTPC0_QM_CP_CURRENT_INST_HI                                 0xE08180\n\n#define mmTPC0_QM_CP_BARRIER_CFG                                     0xE08184\n\n#define mmTPC0_QM_CP_DBG_0                                           0xE08188\n\n#define mmTPC0_QM_PQ_BUF_ADDR                                        0xE08300\n\n#define mmTPC0_QM_PQ_BUF_RDATA                                       0xE08304\n\n#define mmTPC0_QM_CQ_BUF_ADDR                                        0xE08308\n\n#define mmTPC0_QM_CQ_BUF_RDATA                                       0xE0830C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}