
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/bzip2_183B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3166434 heartbeat IPC: 3.15813 cumulative IPC: 3.15813 (Simulation time: 0 hr 0 min 40 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3166436 (Simulation time: 0 hr 0 min 40 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 10310411 heartbeat IPC: 1.39978 cumulative IPC: 1.39978 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17843017 heartbeat IPC: 1.32756 cumulative IPC: 1.36271 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 25250708 heartbeat IPC: 1.34995 cumulative IPC: 1.35843 (Simulation time: 0 hr 2 min 34 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 33089302 heartbeat IPC: 1.27574 cumulative IPC: 1.33677 (Simulation time: 0 hr 3 min 13 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40712098 heartbeat IPC: 1.31185 cumulative IPC: 1.33171 (Simulation time: 0 hr 3 min 51 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 49383588 heartbeat IPC: 1.1532 cumulative IPC: 1.29822 (Simulation time: 0 hr 4 min 28 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 57403248 heartbeat IPC: 1.24694 cumulative IPC: 1.29064 (Simulation time: 0 hr 5 min 5 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 65818569 heartbeat IPC: 1.18831 cumulative IPC: 1.27689 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 75120781 heartbeat IPC: 1.07501 cumulative IPC: 1.25079 (Simulation time: 0 hr 6 min 26 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 84361248 heartbeat IPC: 1.0822 cumulative IPC: 1.23161 (Simulation time: 0 hr 7 min 5 sec) 
Finished CPU 0 instructions: 100000003 cycles: 81194813 cumulative IPC: 1.23161 (Simulation time: 0 hr 7 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.23161 instructions: 100000003 cycles: 81194813
cpu0_DTLB TOTAL     ACCESS:   21899395  HIT:   21443163  MISS:     456232
cpu0_DTLB LOAD      ACCESS:   17507714  HIT:   17192783  MISS:     314931
cpu0_DTLB RFO       ACCESS:    4391681  HIT:    4250380  MISS:     141301
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.2485 cycles
cpu0_ITLB TOTAL     ACCESS:   10072725  HIT:   10072725  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10072725  HIT:   10072725  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      41376  HIT:      41375  MISS:          1
cpu0_L1I LOAD      ACCESS:      41376  HIT:      41375  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194 cycles
cpu0_STLB TOTAL     ACCESS:     456232  HIT:     455839  MISS:        393
cpu0_STLB LOAD      ACCESS:     314931  HIT:     314790  MISS:        141
cpu0_STLB RFO       ACCESS:     141301  HIT:     141049  MISS:        252
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 204.748 cycles
cpu0_L1D TOTAL     ACCESS:   20753628  HIT:   19344769  MISS:    1408859
cpu0_L1D LOAD      ACCESS:   14095643  HIT:   13040292  MISS:    1055351
cpu0_L1D RFO       ACCESS:    6657612  HIT:    6304299  MISS:     353313
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        373  HIT:        178  MISS:        195
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 79.8008 cycles
cpu0_L2C TOTAL     ACCESS:    1811083  HIT:    1197831  MISS:     613252
cpu0_L2C LOAD      ACCESS:    1055335  HIT:     692822  MISS:     362513
cpu0_L2C RFO       ACCESS:     353273  HIT:     102637  MISS:     250636
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     402280  HIT:     402208  MISS:         72
cpu0_L2C TRANSLATION ACCESS:        195  HIT:        164  MISS:         31
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 157.923 cycles
LLC TOTAL     ACCESS:     901957  HIT:     754601  MISS:     147356
LLC LOAD      ACCESS:     362512  HIT:     292836  MISS:      69676
LLC RFO       ACCESS:     250613  HIT:     184654  MISS:      65959
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     288801  HIT:     277082  MISS:      11719
LLC TRANSLATION ACCESS:         31  HIT:         29  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 569.825 cycles
Insertion Distribution: 
	LOAD 42982 0 35087 9486 
	RFO 36203 0 32938 9842 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 11771 
	 0 0 12 1 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8871  ROW_BUFFER_MISS:     126023
 DBUS AVG_CONGESTED_CYCLE:    3.97142
 WQ ROW_BUFFER_HIT:       6964  ROW_BUFFER_MISS:      83849  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.4501% MPKI: 18.6246 Average ROB Occupancy at Mispredict: 32.6097
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.6246
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

