{
  "tile_type": "BRAM_L",
  "pips": {
    "BRAM_L.BRAM_IMUX11_4->BRAM_FIFO36_DIADIU13": {
      "dst_wire": "BRAM_FIFO36_DIADIU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX11_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU12->>BRAM_UTURN_ADDRARDADDRU12": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU4->>BRAM_RAMB18_ADDRARDADDR3": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX19_3->BRAM_IMUX_ADDRARDADDRL9": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX19_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL7->>BRAM_UTURN_ADDRBWRADDRL7": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL1->>BRAM_FIFO36_ADDRBWRADDRL1": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX11_3->BRAM_IMUX_ADDRARDADDRU9": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX11_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL2->>BRAM_FIFO18_ADDRARDADDR1": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX16_3->BRAM_IMUX_ADDRARDADDRL6": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX16_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU12->>BRAM_FIFO36_ADDRARDADDRU12": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU12->BRAM_LOGIC_OUTS_B22_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B22_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX25_0->BRAM_FIFO36_DIADIL8": {
      "dst_wire": "BRAM_FIFO36_DIADIL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX25_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX40_1->BRAM_FIFO18_DIPADIP1": {
      "dst_wire": "BRAM_FIFO18_DIPADIP1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX40_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL3->>BRAM_FIFO36_ADDRBWRADDRL3": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU0->BRAM_LOGIC_OUTS_B15_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B15_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT3->BRAM_LOGIC_OUTS_B16_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B16_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO8->BRAM_LOGIC_OUTS_B7_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B7_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT0->BRAM_LOGIC_OUTS_B16_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B16_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOPADOP1->BRAM_LOGIC_OUTS_B7_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B7_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOPADOP1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL4->BRAM_ADDRARDADDRL4": {
      "dst_wire": "BRAM_ADDRARDADDRL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU13->BRAM_ADDRARDADDRL13": {
      "dst_wire": "BRAM_ADDRARDADDRL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRCOUNT6->BRAM_LOGIC_OUTS_B18_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B18_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRCOUNT6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU3->BRAM_LOGIC_OUTS_B6_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B6_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU2->BRAM_ADDRBWRADDRL2": {
      "dst_wire": "BRAM_ADDRBWRADDRL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL3->>BRAM_FIFO18_ADDRBWRADDR2": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX25_4->BRAM_FIFO36_TSTCNT7": {
      "dst_wire": "BRAM_FIFO36_TSTCNT7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX25_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL7->>BRAM_FIFO18_ADDRBWRADDR6": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU11->BRAM_LOGIC_OUTS_B2_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B2_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX38_4->BRAM_FIFO36_TSTRDOS12": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX38_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX41_0->BRAM_FIFO36_TSTIN4": {
      "dst_wire": "BRAM_FIFO36_TSTIN4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX41_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU9->>BRAM_UTURN_ADDRBWRADDRU9": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX43_1->BRAM_FIFO18_DIADI5": {
      "dst_wire": "BRAM_FIFO18_DIADI5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX43_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX39_1->BRAM_IMUX_ADDRBWRADDRL13": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX39_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU4->>BRAM_UTURN_ADDRBWRADDRU4": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX19_4->BRAM_RAMB18_DIBDI13": {
      "dst_wire": "BRAM_RAMB18_DIBDI13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX19_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL15->>BRAM_RAMB18_ADDRATIEHIGH1": {
      "dst_wire": "BRAM_RAMB18_ADDRATIEHIGH1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU1->BRAM_ADDRBWRADDRU1": {
      "dst_wire": "BRAM_ADDRBWRADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU1->BRAM_ADDRARDADDRL1": {
      "dst_wire": "BRAM_ADDRARDADDRL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL4->>BRAM_FIFO18_ADDRARDADDR3": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL0->>BRAM_FIFO36_ADDRARDADDRL0": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOPBDOP0->BRAM_LOGIC_OUTS_B4_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B4_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOPBDOP0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT4->BRAM_LOGIC_OUTS_B14_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B14_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL1_1->BRAM_FIFO36_RSTRAMBU": {
      "dst_wire": "BRAM_FIFO36_RSTRAMBU",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL1_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX8_4->BRAM_FIFO36_DIADIU4": {
      "dst_wire": "BRAM_FIFO36_DIADIU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX8_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX31_2->BRAM_FIFO36_INJECTDBITERR": {
      "dst_wire": "BRAM_FIFO36_INJECTDBITERR",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX31_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX1_2->BRAM_FIFO18_DIBDI7": {
      "dst_wire": "BRAM_FIFO18_DIBDI7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX1_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU10->>BRAM_RAMB18_ADDRARDADDR9": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU11->>BRAM_UTURN_ADDRARDADDRU11": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO3->BRAM_LOGIC_OUTS_B3_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B3_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX16_2->BRAM_FIFO18_WEA0": {
      "dst_wire": "BRAM_FIFO18_WEA0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX16_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX2_1->BRAM_FIFO18_DIBDI4": {
      "dst_wire": "BRAM_FIFO18_DIBDI4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX2_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO2->BRAM_LOGIC_OUTS_B6_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B6_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU3->>BRAM_RAMB18_ADDRBWRADDR2": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU6->BRAM_ADDRARDADDRU6": {
      "dst_wire": "BRAM_ADDRARDADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL2->>BRAM_FIFO36_ADDRARDADDRL2": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU0->>BRAM_RAMB18_ADDRATIEHIGH0": {
      "dst_wire": "BRAM_RAMB18_ADDRATIEHIGH0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDERR->BRAM_LOGIC_OUTS_B14_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B14_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDERR",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU13->BRAM_LOGIC_OUTS_B5_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B5_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX28_0->BRAM_FIFO36_DIADIL2": {
      "dst_wire": "BRAM_FIFO36_DIADIL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX28_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX42_3->BRAM_FIFO36_DIADIU2": {
      "dst_wire": "BRAM_FIFO36_DIADIU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX42_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL14->>BRAM_UTURN_ADDRARDADDRL14": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL1_3->BRAM_RAMB18_RSTRAMARSTRAM": {
      "dst_wire": "BRAM_RAMB18_RSTRAMARSTRAM",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL1_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU11->BRAM_ADDRBWRADDRL11": {
      "dst_wire": "BRAM_ADDRBWRADDRL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX27_2->BRAM_FIFO36_REGCEBU": {
      "dst_wire": "BRAM_FIFO36_REGCEBU",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX27_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOPBDOP1->BRAM_LOGIC_OUTS_B17_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B17_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOPBDOP1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL7->BRAM_ADDRBWRADDRL7": {
      "dst_wire": "BRAM_ADDRBWRADDRL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_ECCPARITY6->BRAM_LOGIC_OUTS_B21_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B21_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_ECCPARITY6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU2->BRAM_ADDRARDADDRU2": {
      "dst_wire": "BRAM_ADDRARDADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU6->BRAM_ADDRBWRADDRL6": {
      "dst_wire": "BRAM_ADDRBWRADDRL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU9->>BRAM_CASCOUT_ADDRARDADDRU9": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU6->BRAM_ADDRARDADDRL6": {
      "dst_wire": "BRAM_ADDRARDADDRL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU8->>BRAM_RAMB18_ADDRBWRADDR7": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX10_0->BRAM_FIFO36_TSTCNT0": {
      "dst_wire": "BRAM_FIFO36_TSTCNT0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX10_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX37_0->BRAM_FIFO36_DIBDIL10": {
      "dst_wire": "BRAM_FIFO36_DIBDIL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX37_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX6_3->BRAM_FIFO36_DIBDIU11": {
      "dst_wire": "BRAM_FIFO36_DIBDIU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX6_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU2->BRAM_ADDRARDADDRL2": {
      "dst_wire": "BRAM_ADDRARDADDRL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX8_4->BRAM_RAMB18_DIADI4": {
      "dst_wire": "BRAM_RAMB18_DIADI4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX8_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL3->>BRAM_FIFO36_ADDRARDADDRL3": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX39_2->BRAM_FIFO36_INJECTSBITERR": {
      "dst_wire": "BRAM_FIFO36_INJECTSBITERR",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX39_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL9->BRAM_LOGIC_OUTS_B5_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B5_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL8->>BRAM_FIFO36_ADDRBWRADDRL8": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRCOUNT1->BRAM_LOGIC_OUTS_B14_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B14_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRCOUNT1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO9->BRAM_LOGIC_OUTS_B19_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B19_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU6->BRAM_ADDRBWRADDRU6": {
      "dst_wire": "BRAM_ADDRBWRADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU9->BRAM_ADDRARDADDRU9": {
      "dst_wire": "BRAM_ADDRARDADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX24_1->BRAM_FIFO36_DIBDIU0": {
      "dst_wire": "BRAM_FIFO36_DIBDIU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX24_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU0->BRAM_ADDRBWRADDRU0": {
      "dst_wire": "BRAM_ADDRBWRADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU7->>BRAM_UTURN_ADDRARDADDRU7": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU8->BRAM_ADDRBWRADDRU8": {
      "dst_wire": "BRAM_ADDRBWRADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT5->BRAM_LOGIC_OUTS_B21_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B21_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX45_1->BRAM_FIFO36_DIADIL6": {
      "dst_wire": "BRAM_FIFO36_DIADIL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX45_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU10->BRAM_ADDRBWRADDRL10": {
      "dst_wire": "BRAM_ADDRBWRADDRL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU4->BRAM_LOGIC_OUTS_B4_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B4_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU4->>BRAM_CASCOUT_ADDRBWRADDRU4": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO10->BRAM_LOGIC_OUTS_B20_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B20_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU8->BRAM_ADDRBWRADDRL8": {
      "dst_wire": "BRAM_ADDRBWRADDRL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU8->BRAM_ADDRARDADDRL8": {
      "dst_wire": "BRAM_ADDRARDADDRL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_ECCPARITY0->BRAM_LOGIC_OUTS_B18_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B18_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_ECCPARITY0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU10->>BRAM_UTURN_ADDRARDADDRU10": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU3->BRAM_ADDRBWRADDRU3": {
      "dst_wire": "BRAM_ADDRBWRADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX34_2->BRAM_FIFO36_ENBWRENL": {
      "dst_wire": "BRAM_FIFO36_ENBWRENL",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX34_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX1_3->BRAM_FIFO36_DIBDIU1": {
      "dst_wire": "BRAM_FIFO36_DIBDIU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX1_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX44_3->BRAM_FIFO36_DIADIU3": {
      "dst_wire": "BRAM_FIFO36_DIADIU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX44_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL12->>BRAM_FIFO18_ADDRARDADDR11": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_ECCPARITY5->BRAM_LOGIC_OUTS_B20_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B20_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_ECCPARITY5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX38_0->BRAM_FIFO18_DIBDI3": {
      "dst_wire": "BRAM_FIFO18_DIBDI3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX38_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU7->BRAM_ADDRARDADDRU7": {
      "dst_wire": "BRAM_ADDRARDADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO2->BRAM_LOGIC_OUTS_B1_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B1_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_CASCADEOUTA->BRAM_FIFO36_CASCADEOUTA_1": {
      "dst_wire": "BRAM_FIFO36_CASCADEOUTA_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_CASCADEOUTA",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL9->>BRAM_FIFO18_ADDRARDADDR8": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK0_0->BRAM_FIFO18_REGCLKB": {
      "dst_wire": "BRAM_FIFO18_REGCLKB",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK0_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL13->BRAM_ADDRBWRADDRL13": {
      "dst_wire": "BRAM_ADDRBWRADDRL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX3_0->BRAM_FIFO36_TSTWRCNTOFF": {
      "dst_wire": "BRAM_FIFO36_TSTWRCNTOFF",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX3_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL0->BRAM_ADDRBWRADDRL0": {
      "dst_wire": "BRAM_ADDRBWRADDRL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL10->BRAM_ADDRBWRADDRL10": {
      "dst_wire": "BRAM_ADDRBWRADDRL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL1_0->BRAM_RAMB18_RSTREGB": {
      "dst_wire": "BRAM_RAMB18_RSTREGB",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL1_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL8->>BRAM_UTURN_ADDRBWRADDRL8": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU13->>BRAM_UTURN_ADDRBWRADDRU13": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL11->>BRAM_FIFO36_ADDRARDADDRL11": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL13->BRAM_LOGIC_OUTS_B2_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B2_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU11->>BRAM_RAMB18_ADDRBWRADDR10": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU2->>BRAM_UTURN_ADDRARDADDRU2": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX36_0->BRAM_FIFO18_DIBDI2": {
      "dst_wire": "BRAM_FIFO18_DIBDI2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX36_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU6->BRAM_ADDRBWRADDRU6": {
      "dst_wire": "BRAM_ADDRBWRADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU8->BRAM_ADDRBWRADDRU8": {
      "dst_wire": "BRAM_ADDRBWRADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU4->BRAM_ADDRBWRADDRL4": {
      "dst_wire": "BRAM_ADDRBWRADDRL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU11->>BRAM_UTURN_ADDRBWRADDRU11": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU14->>BRAM_UTURN_ADDRBWRADDRU14": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL10->>BRAM_FIFO36_ADDRBWRADDRL10": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX21_4->BRAM_RAMB18_DIBDI14": {
      "dst_wire": "BRAM_RAMB18_DIBDI14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX21_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL14->>BRAM_FIFO36_ADDRBWRADDRL14": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL2->BRAM_LOGIC_OUTS_B6_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B6_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX24_2->BRAM_RAMB18_WEA1": {
      "dst_wire": "BRAM_RAMB18_WEA1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX24_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU8->BRAM_ADDRARDADDRL8": {
      "dst_wire": "BRAM_ADDRARDADDRL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX9_2->BRAM_FIFO36_WEAU2": {
      "dst_wire": "BRAM_FIFO36_WEAU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX9_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX21_2->BRAM_FIFO18_WEBWE1": {
      "dst_wire": "BRAM_FIFO18_WEBWE1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX21_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU11->>BRAM_FIFO36_ADDRARDADDRU11": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO10->BRAM_LOGIC_OUTS_B19_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B19_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU14->BRAM_ADDRARDADDRU14": {
      "dst_wire": "BRAM_ADDRARDADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK1_3->BRAM_FIFO36_CLKARDCLKU": {
      "dst_wire": "BRAM_FIFO36_CLKARDCLKU",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK1_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX41_4->BRAM_FIFO36_TSTWROS7": {
      "dst_wire": "BRAM_FIFO36_TSTWROS7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX41_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX17_4->BRAM_RAMB18_DIBDI12": {
      "dst_wire": "BRAM_RAMB18_DIBDI12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX17_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRCOUNT7->BRAM_LOGIC_OUTS_B12_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B12_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRCOUNT7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX4_1->BRAM_FIFO18_DIBDI5": {
      "dst_wire": "BRAM_FIFO18_DIBDI5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX4_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL1->>BRAM_FIFO36_ADDRARDADDRL1": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU2->>BRAM_RAMB18_ADDRARDADDR1": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU12->BRAM_ADDRBWRADDRU12": {
      "dst_wire": "BRAM_ADDRBWRADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL2->BRAM_ADDRBWRADDRL2": {
      "dst_wire": "BRAM_ADDRBWRADDRL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT2->BRAM_LOGIC_OUTS_B9_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B9_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU9->BRAM_LOGIC_OUTS_B0_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B0_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU1->BRAM_ADDRARDADDRU1": {
      "dst_wire": "BRAM_ADDRARDADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL5->>BRAM_UTURN_ADDRBWRADDRL5": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU7->>BRAM_RAMB18_ADDRARDADDR6": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX40_2->BRAM_FIFO18_DIADI7": {
      "dst_wire": "BRAM_FIFO18_DIADI7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX40_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU6->BRAM_LOGIC_OUTS_B10_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B10_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX10_2->BRAM_RAMB18_ENARDEN": {
      "dst_wire": "BRAM_RAMB18_ENARDEN",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX10_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO3->BRAM_LOGIC_OUTS_B6_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B6_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU12->>BRAM_CASCOUT_ADDRARDADDRU12": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU14->BRAM_ADDRBWRADDRL14": {
      "dst_wire": "BRAM_ADDRBWRADDRL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX25_0->BRAM_FIFO18_DIADI8": {
      "dst_wire": "BRAM_FIFO18_DIADI8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX25_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX15_4->BRAM_FIFO36_DIADIU15": {
      "dst_wire": "BRAM_FIFO36_DIADIU15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX15_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL8->>BRAM_FIFO18_ADDRARDADDR7": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU0->>BRAM_UTURN_ADDRBWRADDRU0": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU2->BRAM_ADDRARDADDRL2": {
      "dst_wire": "BRAM_ADDRARDADDRL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU13->BRAM_ADDRARDADDRU13": {
      "dst_wire": "BRAM_ADDRARDADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU9->>BRAM_RAMB18_ADDRBWRADDR8": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU13->>BRAM_RAMB18_ADDRARDADDR12": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL15->BRAM_LOGIC_OUTS_B22_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B22_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX35_2->BRAM_FIFO18_REGCEB": {
      "dst_wire": "BRAM_FIFO18_REGCEB",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX35_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX22_1->BRAM_IMUX_ADDRARDADDRL11": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX22_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU1->>BRAM_RAMB18_ADDRBWRADDR0": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU2->>BRAM_RAMB18_ADDRBWRADDR1": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL3->>BRAM_FIFO18_ADDRARDADDR2": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU7->BRAM_ADDRARDADDRL7": {
      "dst_wire": "BRAM_ADDRARDADDRL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU10->BRAM_ADDRARDADDRL10": {
      "dst_wire": "BRAM_ADDRARDADDRL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX40_4->BRAM_FIFO36_TSTWROS6": {
      "dst_wire": "BRAM_FIFO36_TSTWROS6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX40_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX10_3->BRAM_IMUX_ADDRARDADDRU3": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX10_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX2_3->BRAM_RAMB18_DIBDI9": {
      "dst_wire": "BRAM_RAMB18_DIBDI9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX2_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX12_4->BRAM_FIFO36_DIADIU6": {
      "dst_wire": "BRAM_FIFO36_DIADIU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX12_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL0_0->BRAM_FIFO36_RSTREGBL": {
      "dst_wire": "BRAM_FIFO36_RSTREGBL",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL0_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX24_4->BRAM_FIFO36_TSTCNT6": {
      "dst_wire": "BRAM_FIFO36_TSTCNT6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX24_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU3->>BRAM_CASCOUT_ADDRBWRADDRU3": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL8->BRAM_ADDRBWRADDRL8": {
      "dst_wire": "BRAM_ADDRBWRADDRL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL4->>BRAM_UTURN_ADDRARDADDRL4": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL12->BRAM_ADDRARDADDRL12": {
      "dst_wire": "BRAM_ADDRARDADDRL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU5->BRAM_ADDRBWRADDRL5": {
      "dst_wire": "BRAM_ADDRBWRADDRL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU0->BRAM_ADDRBWRADDRU0": {
      "dst_wire": "BRAM_ADDRBWRADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU12->>BRAM_RAMB18_ADDRBWRADDR11": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL8->BRAM_LOGIC_OUTS_B0_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B0_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRCOUNT11->BRAM_LOGIC_OUTS_B12_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B12_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRCOUNT11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU12->BRAM_ADDRBWRADDRU12": {
      "dst_wire": "BRAM_ADDRBWRADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK0_4->BRAM_FIFO36_REGCLKARDRCLKL": {
      "dst_wire": "BRAM_FIFO36_REGCLKARDRCLKL",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK0_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL10->BRAM_ADDRARDADDRL10": {
      "dst_wire": "BRAM_ADDRARDADDRL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX37_0->BRAM_FIFO18_DIBDI10": {
      "dst_wire": "BRAM_FIFO18_DIBDI10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX37_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX39_3->BRAM_IMUX_ADDRBWRADDRL15": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX39_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL7->>BRAM_FIFO18_ADDRARDADDR6": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX3_2->BRAM_FIFO36_DIPADIPL0": {
      "dst_wire": "BRAM_FIFO36_DIPADIPL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX3_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX3_3->BRAM_FIFO36_DIBDIU2": {
      "dst_wire": "BRAM_FIFO36_DIBDIU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX3_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL6->BRAM_ADDRBWRADDRL6": {
      "dst_wire": "BRAM_ADDRBWRADDRL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO0->BRAM_LOGIC_OUTS_B8_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B8_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX16_1->BRAM_FIFO18_DIADI0": {
      "dst_wire": "BRAM_FIFO18_DIADI0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX16_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL13->BRAM_LOGIC_OUTS_B20_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B20_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL14->>BRAM_UTURN_ADDRBWRADDRL14": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU1->>BRAM_UTURN_ADDRARDADDRU1": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX12_1->BRAM_IMUX_ADDRARDADDRU8": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX12_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT12->BRAM_LOGIC_OUTS_B23_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B23_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO14->BRAM_LOGIC_OUTS_B2_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B2_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU9->>BRAM_RAMB18_ADDRARDADDR8": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU10->>BRAM_RAMB18_ADDRBWRADDR9": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL12->BRAM_LOGIC_OUTS_B19_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B19_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX13_4->BRAM_FIFO36_DIADIU14": {
      "dst_wire": "BRAM_FIFO36_DIADIU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX13_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX44_1->BRAM_FIFO18_DIADI13": {
      "dst_wire": "BRAM_FIFO18_DIADI13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX44_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDCOUNT3->BRAM_LOGIC_OUTS_B12_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B12_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDCOUNT3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_ECCPARITY2->BRAM_LOGIC_OUTS_B13_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B13_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_ECCPARITY2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDCOUNT8->BRAM_LOGIC_OUTS_B21_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B21_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDCOUNT8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU8->BRAM_ADDRBWRADDRU8": {
      "dst_wire": "BRAM_ADDRBWRADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU5->BRAM_ADDRARDADDRL5": {
      "dst_wire": "BRAM_ADDRARDADDRL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL14->>BRAM_FIFO36_ADDRARDADDRL14": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX23_4->BRAM_RAMB18_DIBDI15": {
      "dst_wire": "BRAM_RAMB18_DIBDI15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX23_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL15->>BRAM_FIFO18_ADDRBTIEHIGH1": {
      "dst_wire": "BRAM_FIFO18_ADDRBTIEHIGH1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX43_2->BRAM_RAMB18_DIPBDIP0": {
      "dst_wire": "BRAM_RAMB18_DIPBDIP0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX43_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO9->BRAM_LOGIC_OUTS_B22_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B22_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX45_2->BRAM_RAMB18_WEBWE3": {
      "dst_wire": "BRAM_RAMB18_WEBWE3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX45_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU1->>BRAM_CASCOUT_ADDRBWRADDRU1": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX41_1->BRAM_FIFO18_DIADI4": {
      "dst_wire": "BRAM_FIFO18_DIADI4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX41_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX27_0->BRAM_FIFO36_DIADIL9": {
      "dst_wire": "BRAM_FIFO36_DIADIL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX27_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX17_3->BRAM_IMUX_ADDRARDADDRL7": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX17_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX42_2->BRAM_RAMB18_DIPADIP0": {
      "dst_wire": "BRAM_RAMB18_DIPADIP0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX42_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDCOUNT1->BRAM_LOGIC_OUTS_B23_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B23_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDCOUNT1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT9->BRAM_LOGIC_OUTS_B9_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B9_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU9->BRAM_ADDRARDADDRL9": {
      "dst_wire": "BRAM_ADDRARDADDRL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU0->BRAM_ADDRARDADDRL0": {
      "dst_wire": "BRAM_ADDRARDADDRL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX15_2->BRAM_RAMB18_DIADI8": {
      "dst_wire": "BRAM_RAMB18_DIADI8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX15_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO10->BRAM_LOGIC_OUTS_B5_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B5_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL7->>BRAM_FIFO36_ADDRBWRADDRL7": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU2->BRAM_ADDRBWRADDRL2": {
      "dst_wire": "BRAM_ADDRBWRADDRL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU4->>BRAM_FIFO36_ADDRBWRADDRU4": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX4_4->BRAM_FIFO36_TSTIN2": {
      "dst_wire": "BRAM_FIFO36_TSTIN2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX4_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU4->BRAM_ADDRBWRADDRL4": {
      "dst_wire": "BRAM_ADDRBWRADDRL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU13->>BRAM_FIFO36_ADDRARDADDRU13": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX13_4->BRAM_RAMB18_DIADI14": {
      "dst_wire": "BRAM_RAMB18_DIADI14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX13_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX43_2->BRAM_FIFO36_DIPBDIPU0": {
      "dst_wire": "BRAM_FIFO36_DIPBDIPU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX43_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX14_2->BRAM_FIFO36_WEBWEU5": {
      "dst_wire": "BRAM_FIFO36_WEBWEU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX14_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU5->BRAM_LOGIC_OUTS_B1_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B1_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU3->>BRAM_CASCOUT_ADDRARDADDRU3": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX12_0->BRAM_FIFO36_TSTCNT2": {
      "dst_wire": "BRAM_FIFO36_TSTCNT2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX12_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO4->BRAM_LOGIC_OUTS_B13_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B13_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX6_2->BRAM_FIFO36_WEBWEL4": {
      "dst_wire": "BRAM_FIFO36_WEBWEL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX6_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX5_2->BRAM_FIFO36_WEBWEL0": {
      "dst_wire": "BRAM_FIFO36_WEBWEL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX5_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL11->>BRAM_FIFO36_ADDRBWRADDRL11": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX43_4->BRAM_FIFO36_TSTWROS9": {
      "dst_wire": "BRAM_FIFO36_TSTWROS9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX43_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU11->BRAM_ADDRBWRADDRU11": {
      "dst_wire": "BRAM_ADDRBWRADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU4->>BRAM_RAMB18_ADDRBWRADDR3": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU5->BRAM_ADDRBWRADDRU5": {
      "dst_wire": "BRAM_ADDRBWRADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK0_4->BRAM_FIFO18_REGCLKARDRCLK": {
      "dst_wire": "BRAM_FIFO18_REGCLKARDRCLK",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK0_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX23_0->BRAM_FIFO36_TSTRDOS5": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX23_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX13_2->BRAM_FIFO36_WEBWEU1": {
      "dst_wire": "BRAM_FIFO36_WEBWEU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX13_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU14->BRAM_LOGIC_OUTS_B20_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B20_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU6->>BRAM_CASCOUT_ADDRARDADDRU6": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU12->BRAM_ADDRARDADDRL12": {
      "dst_wire": "BRAM_ADDRARDADDRL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL12->>BRAM_UTURN_ADDRBWRADDRL12": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO0->BRAM_LOGIC_OUTS_B3_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B3_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU2->>BRAM_FIFO36_ADDRARDADDRU2": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU3->BRAM_ADDRARDADDRU3": {
      "dst_wire": "BRAM_ADDRARDADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU3->BRAM_ADDRARDADDRU3": {
      "dst_wire": "BRAM_ADDRARDADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU7->BRAM_LOGIC_OUTS_B15_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B15_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU10->BRAM_ADDRARDADDRU10": {
      "dst_wire": "BRAM_ADDRARDADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX34_4->BRAM_FIFO36_TSTRDOS8": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX34_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU5->>BRAM_RAMB18_ADDRARDADDR4": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU9->>BRAM_FIFO36_ADDRARDADDRU9": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU5->BRAM_ADDRARDADDRU5": {
      "dst_wire": "BRAM_ADDRARDADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL1_4->BRAM_FIFO36_RSTREGARSTREGU": {
      "dst_wire": "BRAM_FIFO36_RSTREGARSTREGU",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL1_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU6->BRAM_ADDRARDADDRL6": {
      "dst_wire": "BRAM_ADDRARDADDRL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT3->BRAM_LOGIC_OUTS_B12_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B12_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO11->BRAM_LOGIC_OUTS_B20_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B20_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX8_1->BRAM_FIFO36_DIADIU0": {
      "dst_wire": "BRAM_FIFO36_DIADIU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX8_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU11->BRAM_ADDRARDADDRU11": {
      "dst_wire": "BRAM_ADDRARDADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX12_3->BRAM_IMUX_ADDRARDADDRU5": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX12_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX33_2->BRAM_FIFO36_WEAL3": {
      "dst_wire": "BRAM_FIFO36_WEAL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX33_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL4->BRAM_ADDRBWRADDRL4": {
      "dst_wire": "BRAM_ADDRBWRADDRL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU5->BRAM_ADDRBWRADDRU5": {
      "dst_wire": "BRAM_ADDRBWRADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX5_2->BRAM_FIFO18_WEBWE0": {
      "dst_wire": "BRAM_FIFO18_WEBWE0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX5_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL4->>BRAM_UTURN_ADDRBWRADDRL4": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX8_3->BRAM_IMUX_ADDRARDADDRU6": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX8_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX36_4->BRAM_FIFO36_TSTRDOS10": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX36_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU11->>BRAM_CASCOUT_ADDRBWRADDRU11": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL10->BRAM_LOGIC_OUTS_B2_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B2_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX0_0->BRAM_FIFO36_TSTBRAMRST": {
      "dst_wire": "BRAM_FIFO36_TSTBRAMRST",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX0_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX35_0->BRAM_FIFO18_DIBDI9": {
      "dst_wire": "BRAM_FIFO18_DIBDI9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX35_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX43_1->BRAM_FIFO36_DIADIL5": {
      "dst_wire": "BRAM_FIFO36_DIADIL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX43_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX10_4->BRAM_RAMB18_DIADI5": {
      "dst_wire": "BRAM_RAMB18_DIADI5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX10_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU8->>BRAM_CASCOUT_ADDRBWRADDRU8": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO6->BRAM_LOGIC_OUTS_B15_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B15_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOPADOPU0->BRAM_LOGIC_OUTS_B15_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B15_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOPADOPU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL6->>BRAM_FIFO18_ADDRARDADDR5": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU14->>BRAM_UTURN_ADDRARDADDRU14": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO7->BRAM_LOGIC_OUTS_B15_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B15_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL9->>BRAM_UTURN_ADDRBWRADDRL9": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX37_3->BRAM_IMUX_ADDRBWRADDRL12": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX37_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO15->BRAM_LOGIC_OUTS_B0_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B0_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX15_3->BRAM_RAMB18_DIPADIP1": {
      "dst_wire": "BRAM_RAMB18_DIPADIP1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX15_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX45_1->BRAM_FIFO18_DIADI6": {
      "dst_wire": "BRAM_FIFO18_DIADI6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX45_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX30_3->BRAM_IMUX_ADDRBWRADDRU14": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX30_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU8->>BRAM_FIFO36_ADDRARDADDRU8": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX2_3->BRAM_FIFO36_DIBDIU9": {
      "dst_wire": "BRAM_FIFO36_DIBDIU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX2_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL5->BRAM_ADDRARDADDRL5": {
      "dst_wire": "BRAM_ADDRARDADDRL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO3->BRAM_LOGIC_OUTS_B10_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B10_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL10->>BRAM_FIFO18_ADDRBWRADDR9": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX20_0->BRAM_FIFO36_TSTRDOS2": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX20_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX13_1->BRAM_IMUX_ADDRARDADDRU4": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX13_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX30_0->BRAM_FIFO18_DIADI3": {
      "dst_wire": "BRAM_FIFO18_DIADI3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX30_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX34_3->BRAM_IMUX_ADDRBWRADDRL3": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX34_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX18_0->BRAM_FIFO36_TSTRDOS0": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX18_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU4->BRAM_ADDRARDADDRU4": {
      "dst_wire": "BRAM_ADDRARDADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU9->BRAM_ADDRBWRADDRU9": {
      "dst_wire": "BRAM_ADDRBWRADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO12->BRAM_LOGIC_OUTS_B19_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B19_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT1->BRAM_LOGIC_OUTS_B14_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B14_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL13->>BRAM_UTURN_ADDRARDADDRL13": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_ECCPARITY7->BRAM_LOGIC_OUTS_B11_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B11_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_ECCPARITY7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL8->BRAM_ADDRARDADDRL8": {
      "dst_wire": "BRAM_ADDRARDADDRL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU13->BRAM_ADDRBWRADDRL13": {
      "dst_wire": "BRAM_ADDRBWRADDRL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU3->>BRAM_FIFO36_ADDRARDADDRU3": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL9->>BRAM_FIFO36_ADDRBWRADDRL9": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRCOUNT3->BRAM_LOGIC_OUTS_B16_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B16_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRCOUNT3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU7->BRAM_LOGIC_OUTS_B3_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B3_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL12->BRAM_LOGIC_OUTS_B5_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B5_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU14->BRAM_ADDRBWRADDRU14": {
      "dst_wire": "BRAM_ADDRBWRADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU8->BRAM_ADDRARDADDRU8": {
      "dst_wire": "BRAM_ADDRARDADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU14->>BRAM_RAMB18_ADDRARDADDR13": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDCOUNT11->BRAM_LOGIC_OUTS_B14_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B14_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDCOUNT11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX18_2->BRAM_FIFO18_ENARDEN": {
      "dst_wire": "BRAM_FIFO18_ENARDEN",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX18_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU9->BRAM_ADDRBWRADDRU9": {
      "dst_wire": "BRAM_ADDRBWRADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU7->>BRAM_CASCOUT_ADDRARDADDRU7": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL1->>BRAM_UTURN_ADDRARDADDRL1": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU10->BRAM_ADDRBWRADDRU10": {
      "dst_wire": "BRAM_ADDRBWRADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX28_4->BRAM_FIFO36_TSTCNT10": {
      "dst_wire": "BRAM_FIFO36_TSTCNT10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX28_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU1->BRAM_LOGIC_OUTS_B4_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B4_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX34_0->BRAM_FIFO36_DIBDIL1": {
      "dst_wire": "BRAM_FIFO36_DIBDIL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX34_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU7->BRAM_ADDRBWRADDRL7": {
      "dst_wire": "BRAM_ADDRBWRADDRL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO13->BRAM_LOGIC_OUTS_B20_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B20_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL5->>BRAM_FIFO36_ADDRARDADDRL5": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU3->>BRAM_RAMB18_ADDRARDADDR2": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_ALMOSTFULL->BRAM_LOGIC_OUTS_B1_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B1_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_ALMOSTFULL",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL2->>BRAM_FIFO36_ADDRBWRADDRL2": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX17_2->BRAM_FIFO18_WEA2": {
      "dst_wire": "BRAM_FIFO18_WEA2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX17_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT7->BRAM_LOGIC_OUTS_B14_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B14_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU8->>BRAM_CASCOUT_ADDRARDADDRU8": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU13->BRAM_LOGIC_OUTS_B19_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B19_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX20_3->BRAM_IMUX_ADDRARDADDRL5": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX20_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX24_1->BRAM_RAMB18_DIBDI0": {
      "dst_wire": "BRAM_RAMB18_DIBDI0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX24_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRCOUNT0->BRAM_LOGIC_OUTS_B16_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B16_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRCOUNT0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU13->BRAM_ADDRBWRADDRL13": {
      "dst_wire": "BRAM_ADDRBWRADDRL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU11->BRAM_ADDRARDADDRU11": {
      "dst_wire": "BRAM_ADDRARDADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU10->BRAM_LOGIC_OUTS_B19_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B19_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU6->>BRAM_RAMB18_ADDRBWRADDR5": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOPADOPL1->BRAM_LOGIC_OUTS_B0_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B0_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOPADOPL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK0_3->BRAM_FIFO36_CLKARDCLKL": {
      "dst_wire": "BRAM_FIFO36_CLKARDCLKL",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK0_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX46_0->BRAM_FIFO36_TSTWROS4": {
      "dst_wire": "BRAM_FIFO36_TSTWROS4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX46_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO5->BRAM_LOGIC_OUTS_B1_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B1_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU5->>BRAM_UTURN_ADDRBWRADDRU5": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU6->>BRAM_UTURN_ADDRARDADDRU6": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL10->>BRAM_FIFO18_ADDRARDADDR9": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX21_3->BRAM_IMUX_ADDRARDADDRL12": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX21_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX29_0->BRAM_FIFO18_DIADI10": {
      "dst_wire": "BRAM_FIFO18_DIADI10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX29_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU8->BRAM_ADDRARDADDRU8": {
      "dst_wire": "BRAM_ADDRARDADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX14_2->BRAM_RAMB18_WEBWE5": {
      "dst_wire": "BRAM_RAMB18_WEBWE5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX14_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT12->BRAM_LOGIC_OUTS_B21_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B21_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX5_0->BRAM_FIFO36_TSTFLAGIN": {
      "dst_wire": "BRAM_FIFO36_TSTFLAGIN",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX5_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX38_1->BRAM_IMUX_ADDRBWRADDRL11": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX38_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX36_1->BRAM_IMUX_ADDRBWRADDRL8": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX36_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX44_3->BRAM_RAMB18_DIADI3": {
      "dst_wire": "BRAM_RAMB18_DIADI3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX44_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX8_2->BRAM_RAMB18_WEA0": {
      "dst_wire": "BRAM_RAMB18_WEA0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX8_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRCOUNT9->BRAM_LOGIC_OUTS_B9_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B9_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRCOUNT9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU0->BRAM_ADDRARDADDRU0": {
      "dst_wire": "BRAM_ADDRARDADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU5->BRAM_ADDRARDADDRL5": {
      "dst_wire": "BRAM_ADDRARDADDRL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX24_3->BRAM_IMUX_ADDRBWRADDRU6": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX24_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX21_2->BRAM_FIFO36_WEBWEL1": {
      "dst_wire": "BRAM_FIFO36_WEBWEL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX21_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX23_3->BRAM_RAMB18_DIPBDIP1": {
      "dst_wire": "BRAM_RAMB18_DIPBDIP1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX23_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX44_4->BRAM_FIFO36_TSTWROS10": {
      "dst_wire": "BRAM_FIFO36_TSTWROS10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX44_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX8_1->BRAM_RAMB18_DIADI0": {
      "dst_wire": "BRAM_RAMB18_DIADI0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX8_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FAN1_2->BRAM_RAMB18_WEBWE4": {
      "dst_wire": "BRAM_RAMB18_WEBWE4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FAN1_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL3->BRAM_LOGIC_OUTS_B15_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B15_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX29_4->BRAM_FIFO36_TSTCNT11": {
      "dst_wire": "BRAM_FIFO36_TSTCNT11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX29_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX15_4->BRAM_RAMB18_DIADI15": {
      "dst_wire": "BRAM_RAMB18_DIADI15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX15_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU2->BRAM_LOGIC_OUTS_B1_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B1_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT9->BRAM_LOGIC_OUTS_B11_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B11_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU9->>BRAM_UTURN_ADDRARDADDRU9": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL8->>BRAM_UTURN_ADDRARDADDRL8": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL3->BRAM_LOGIC_OUTS_B3_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B3_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO12->BRAM_LOGIC_OUTS_B5_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B5_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX32_4->BRAM_FIFO36_TSTRDOS6": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX32_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRCOUNT5->BRAM_LOGIC_OUTS_B21_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B21_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRCOUNT5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX10_2->BRAM_FIFO36_ENARDENU": {
      "dst_wire": "BRAM_FIFO36_ENARDENU",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX10_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU6->BRAM_ADDRARDADDRU6": {
      "dst_wire": "BRAM_ADDRARDADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX28_1->BRAM_IMUX_ADDRBWRADDRU8": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX28_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX45_4->BRAM_FIFO36_TSTWROS11": {
      "dst_wire": "BRAM_FIFO36_TSTWROS11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX45_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDERR->BRAM_LOGIC_OUTS_B14_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B14_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDERR",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX37_2->BRAM_FIFO18_WEBWE2": {
      "dst_wire": "BRAM_FIFO18_WEBWE2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX37_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT8->BRAM_LOGIC_OUTS_B21_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B21_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX37_2->BRAM_FIFO36_WEBWEL2": {
      "dst_wire": "BRAM_FIFO36_WEBWEL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX37_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL13->>BRAM_UTURN_ADDRBWRADDRL13": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU0->BRAM_ADDRBWRADDRL0": {
      "dst_wire": "BRAM_ADDRBWRADDRL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX35_0->BRAM_FIFO36_DIBDIL9": {
      "dst_wire": "BRAM_FIFO36_DIBDIL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX35_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX13_3->BRAM_IMUX_ADDRARDADDRU12": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX13_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDCOUNT6->BRAM_LOGIC_OUTS_B16_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B16_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDCOUNT6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX30_4->BRAM_FIFO36_TSTCNT12": {
      "dst_wire": "BRAM_FIFO36_TSTCNT12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX30_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO1->BRAM_LOGIC_OUTS_B8_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B8_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU1->BRAM_ADDRBWRADDRU1": {
      "dst_wire": "BRAM_ADDRBWRADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX7_1->BRAM_FIFO18_DIBDI14": {
      "dst_wire": "BRAM_FIFO18_DIBDI14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX7_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX23_2->BRAM_FIFO36_DIBDIU8": {
      "dst_wire": "BRAM_FIFO36_DIBDIU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX23_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL0_3->BRAM_FIFO36_RSTRAMARSTRAMLRST": {
      "dst_wire": "BRAM_FIFO36_RSTRAMARSTRAMLRST",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL0_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL9->BRAM_LOGIC_OUTS_B19_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B19_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDCOUNT9->BRAM_LOGIC_OUTS_B11_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B11_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDCOUNT9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX42_2->BRAM_FIFO36_DIPADIPU0": {
      "dst_wire": "BRAM_FIFO36_DIPADIPU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX42_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU12->>BRAM_RAMB18_ADDRARDADDR11": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU12->BRAM_ADDRBWRADDRL12": {
      "dst_wire": "BRAM_ADDRBWRADDRL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDCOUNT10->BRAM_LOGIC_OUTS_B16_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B16_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDCOUNT10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL14->>BRAM_FIFO18_ADDRARDADDR13": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU13->BRAM_ADDRARDADDRL13": {
      "dst_wire": "BRAM_ADDRARDADDRL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX11_2->BRAM_FIFO36_REGCEAREGCEU": {
      "dst_wire": "BRAM_FIFO36_REGCEAREGCEU",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX11_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU0->BRAM_ADDRBWRADDRL0": {
      "dst_wire": "BRAM_ADDRBWRADDRL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX40_3->BRAM_RAMB18_DIADI1": {
      "dst_wire": "BRAM_RAMB18_DIADI1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX40_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX2_2->BRAM_FIFO36_DIBDIL15": {
      "dst_wire": "BRAM_FIFO36_DIBDIL15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX2_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO4->BRAM_LOGIC_OUTS_B8_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B8_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL5->>BRAM_FIFO18_ADDRARDADDR4": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL9->BRAM_ADDRBWRADDRL9": {
      "dst_wire": "BRAM_ADDRBWRADDRL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL2->>BRAM_FIFO18_ADDRBWRADDR1": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL7->>BRAM_UTURN_ADDRARDADDRL7": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU7->>BRAM_UTURN_ADDRBWRADDRU7": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL11->>BRAM_FIFO18_ADDRBWRADDR10": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO0->BRAM_LOGIC_OUTS_B4_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B4_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL0->>BRAM_FIFO18_ADDRBTIEHIGH0": {
      "dst_wire": "BRAM_FIFO18_ADDRBTIEHIGH0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX25_3->BRAM_IMUX_ADDRBWRADDRU7": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX25_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DBITERR->BRAM_LOGIC_OUTS_B16_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B16_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DBITERR",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX11_0->BRAM_FIFO36_TSTCNT1": {
      "dst_wire": "BRAM_FIFO36_TSTCNT1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX11_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU10->BRAM_ADDRARDADDRU10": {
      "dst_wire": "BRAM_ADDRARDADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL0_4->BRAM_FIFO18_RSTREGARSTREG": {
      "dst_wire": "BRAM_FIFO18_RSTREGARSTREG",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL0_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX8_0->BRAM_FIFO36_TSTIN3": {
      "dst_wire": "BRAM_FIFO36_TSTIN3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX8_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO9->BRAM_LOGIC_OUTS_B5_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B5_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO14->BRAM_LOGIC_OUTS_B20_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B20_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX15_0->BRAM_FIFO36_TSTCNT5": {
      "dst_wire": "BRAM_FIFO36_TSTCNT5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX15_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU1->>BRAM_CASCOUT_ADDRARDADDRU1": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_SBITERR->BRAM_LOGIC_OUTS_B9_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B9_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_SBITERR",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL6->BRAM_LOGIC_OUTS_B15_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B15_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_FULL->BRAM_LOGIC_OUTS_B5_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B5_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_FULL",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU1->BRAM_LOGIC_OUTS_B8_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B8_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO5->BRAM_LOGIC_OUTS_B10_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B10_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU9->BRAM_ADDRARDADDRU9": {
      "dst_wire": "BRAM_ADDRARDADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU4->BRAM_ADDRARDADDRL4": {
      "dst_wire": "BRAM_ADDRARDADDRL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX26_3->BRAM_IMUX_ADDRBWRADDRU3": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX26_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL2->BRAM_LOGIC_OUTS_B10_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B10_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_ECCPARITY4->BRAM_LOGIC_OUTS_B10_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B10_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_ECCPARITY4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU13->BRAM_ADDRBWRADDRU13": {
      "dst_wire": "BRAM_ADDRBWRADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX27_2->BRAM_RAMB18_REGCEB": {
      "dst_wire": "BRAM_RAMB18_REGCEB",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX27_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOPADOPU1->BRAM_LOGIC_OUTS_B7_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B7_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOPADOPU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU7->>BRAM_FIFO36_ADDRBWRADDRU7": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX43_0->BRAM_FIFO36_TSTWROS1": {
      "dst_wire": "BRAM_FIFO36_TSTWROS1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX43_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU5->BRAM_LOGIC_OUTS_B13_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B13_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX31_1->BRAM_IMUX_ADDRBWRADDRU13": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX31_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX29_2->BRAM_RAMB18_WEBWE2": {
      "dst_wire": "BRAM_RAMB18_WEBWE2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX29_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU1->BRAM_ADDRBWRADDRL1": {
      "dst_wire": "BRAM_ADDRBWRADDRL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX32_1->BRAM_FIFO36_DIBDIL0": {
      "dst_wire": "BRAM_FIFO36_DIBDIL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX32_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU9->>BRAM_CASCOUT_ADDRBWRADDRU9": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL0_4->BRAM_FIFO36_RSTREGARSTREGL": {
      "dst_wire": "BRAM_FIFO36_RSTREGARSTREGL",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL0_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX6_1->BRAM_FIFO18_DIBDI6": {
      "dst_wire": "BRAM_FIFO18_DIBDI6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX6_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX14_4->BRAM_FIFO36_DIADIU7": {
      "dst_wire": "BRAM_FIFO36_DIADIU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX14_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU1->>BRAM_FIFO36_ADDRARDADDRU1": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX29_0->BRAM_FIFO36_DIADIL10": {
      "dst_wire": "BRAM_FIFO36_DIADIL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX29_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT7->BRAM_LOGIC_OUTS_B12_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B12_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL9->>BRAM_FIFO18_ADDRBWRADDR8": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL8->>BRAM_FIFO36_ADDRARDADDRL8": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU5->>BRAM_RAMB18_ADDRBWRADDR4": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX14_4->BRAM_RAMB18_DIADI7": {
      "dst_wire": "BRAM_RAMB18_DIADI7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX14_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOPADOP0->BRAM_LOGIC_OUTS_B15_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B15_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOPADOP0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU5->BRAM_ADDRBWRADDRU5": {
      "dst_wire": "BRAM_ADDRBWRADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU9->BRAM_ADDRARDADDRL9": {
      "dst_wire": "BRAM_ADDRARDADDRL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX18_1->BRAM_IMUX_ADDRARDADDRL1": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX18_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU7->BRAM_ADDRBWRADDRU7": {
      "dst_wire": "BRAM_ADDRBWRADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX27_1->BRAM_IMUX_ADDRBWRADDRU2": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX27_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_ALMOSTFULL->BRAM_LOGIC_OUTS_B1_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B1_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_ALMOSTFULL",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU14->BRAM_ADDRBWRADDRU14": {
      "dst_wire": "BRAM_ADDRBWRADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX27_0->BRAM_FIFO18_DIADI9": {
      "dst_wire": "BRAM_FIFO18_DIADI9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX27_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU4->BRAM_ADDRBWRADDRU4": {
      "dst_wire": "BRAM_ADDRBWRADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX22_4->BRAM_RAMB18_DIBDI7": {
      "dst_wire": "BRAM_RAMB18_DIBDI7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX22_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL1->BRAM_ADDRARDADDRL1": {
      "dst_wire": "BRAM_ADDRARDADDRL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU12->BRAM_ADDRARDADDRU12": {
      "dst_wire": "BRAM_ADDRARDADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX22_2->BRAM_FIFO36_WEBWEL5": {
      "dst_wire": "BRAM_FIFO36_WEBWEL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX22_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU7->>BRAM_FIFO36_ADDRARDADDRU7": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU6->>BRAM_CASCOUT_ADDRBWRADDRU6": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX16_4->BRAM_RAMB18_DIBDI4": {
      "dst_wire": "BRAM_RAMB18_DIBDI4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX16_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU11->>BRAM_FIFO36_ADDRBWRADDRU11": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_TSTOUT1->BRAM_LOGIC_OUTS_B18_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B18_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_TSTOUT1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT6->BRAM_LOGIC_OUTS_B18_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B18_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO10->BRAM_LOGIC_OUTS_B2_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B2_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_EMPTY->BRAM_LOGIC_OUTS_B6_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B6_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_EMPTY",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU7->BRAM_ADDRBWRADDRU7": {
      "dst_wire": "BRAM_ADDRBWRADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX35_3->BRAM_IMUX_ADDRBWRADDRL9": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX35_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK1_1->BRAM_FIFO36_CLKBWRCLKU": {
      "dst_wire": "BRAM_FIFO36_CLKBWRCLKU",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK1_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL10->>BRAM_FIFO36_ADDRARDADDRL10": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU3->BRAM_ADDRARDADDRL3": {
      "dst_wire": "BRAM_ADDRARDADDRL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU3->BRAM_ADDRARDADDRU3": {
      "dst_wire": "BRAM_ADDRARDADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU6->>BRAM_UTURN_ADDRBWRADDRU6": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU2->BRAM_ADDRBWRADDRU2": {
      "dst_wire": "BRAM_ADDRBWRADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX41_2->BRAM_FIFO36_DIADIL15": {
      "dst_wire": "BRAM_FIFO36_DIADIL15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX41_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOPBDOPL0->BRAM_LOGIC_OUTS_B4_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B4_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOPBDOPL0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX4_3->BRAM_FIFO36_DIBDIU10": {
      "dst_wire": "BRAM_FIFO36_DIBDIU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX4_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL0_1->BRAM_FIFO36_RSTRAMBL": {
      "dst_wire": "BRAM_FIFO36_RSTRAMBL",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL0_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX9_2->BRAM_RAMB18_WEA2": {
      "dst_wire": "BRAM_RAMB18_WEA2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX9_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX19_2->BRAM_FIFO18_REGCEAREGCE": {
      "dst_wire": "BRAM_FIFO18_REGCEAREGCE",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX19_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL8->BRAM_LOGIC_OUTS_B22_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B22_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK1_4->BRAM_FIFO36_REGCLKARDRCLKU": {
      "dst_wire": "BRAM_FIFO36_REGCLKARDRCLKU",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK1_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO4->BRAM_LOGIC_OUTS_B4_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B4_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL10->>BRAM_UTURN_ADDRARDADDRL10": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU7->BRAM_ADDRBWRADDRL7": {
      "dst_wire": "BRAM_ADDRBWRADDRL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL0_1->BRAM_FIFO18_RSTRAMB": {
      "dst_wire": "BRAM_FIFO18_RSTRAMB",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL0_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL13->>BRAM_FIFO18_ADDRBWRADDR12": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK0_3->BRAM_FIFO18_CLKARDCLK": {
      "dst_wire": "BRAM_FIFO18_CLKARDCLK",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK0_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX13_0->BRAM_FIFO36_TSTCNT3": {
      "dst_wire": "BRAM_FIFO36_TSTCNT3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX13_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU0->BRAM_ADDRARDADDRL0": {
      "dst_wire": "BRAM_ADDRARDADDRL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL3->BRAM_ADDRBWRADDRL3": {
      "dst_wire": "BRAM_ADDRBWRADDRL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX3_1->BRAM_FIFO36_DIBDIL12": {
      "dst_wire": "BRAM_FIFO36_DIBDIL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX3_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX3_2->BRAM_FIFO18_DIPADIP0": {
      "dst_wire": "BRAM_FIFO18_DIPADIP0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX3_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_FULL->BRAM_LOGIC_OUTS_B5_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B5_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_FULL",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU5->>BRAM_FIFO36_ADDRBWRADDRU5": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO15->BRAM_LOGIC_OUTS_B17_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B17_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO0->BRAM_LOGIC_OUTS_B15_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B15_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL0->>BRAM_FIFO36_ADDRBWRADDRL0": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL10->>BRAM_UTURN_ADDRBWRADDRL10": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL14->BRAM_ADDRARDADDRL14": {
      "dst_wire": "BRAM_ADDRARDADDRL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO8->BRAM_LOGIC_OUTS_B17_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B17_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU5->>BRAM_CASCOUT_ADDRARDADDRU5": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL14->>BRAM_FIFO18_ADDRBWRADDR13": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU3->BRAM_ADDRBWRADDRL3": {
      "dst_wire": "BRAM_ADDRBWRADDRL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL3->>BRAM_UTURN_ADDRBWRADDRL3": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOPBDOP1->BRAM_LOGIC_OUTS_B22_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B22_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOPBDOP1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX16_1->BRAM_FIFO36_DIADIL0": {
      "dst_wire": "BRAM_FIFO36_DIADIL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX16_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX31_0->BRAM_FIFO36_DIADIL11": {
      "dst_wire": "BRAM_FIFO36_DIADIL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX31_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL3->>BRAM_UTURN_ADDRARDADDRL3": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDCOUNT2->BRAM_LOGIC_OUTS_B9_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B9_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDCOUNT2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL6->>BRAM_FIFO18_ADDRBWRADDR5": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU4->BRAM_ADDRARDADDRL4": {
      "dst_wire": "BRAM_ADDRARDADDRL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL5->>BRAM_UTURN_ADDRARDADDRL5": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX18_2->BRAM_FIFO36_ENARDENL": {
      "dst_wire": "BRAM_FIFO36_ENARDENL",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX18_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX32_3->BRAM_IMUX_ADDRBWRADDRL6": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX32_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU3->>BRAM_FIFO36_ADDRBWRADDRU3": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX29_1->BRAM_IMUX_ADDRBWRADDRU4": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX29_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU14->>BRAM_CASCOUT_ADDRBWRADDRU14": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU7->BRAM_ADDRARDADDRU7": {
      "dst_wire": "BRAM_ADDRARDADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX14_0->BRAM_FIFO36_TSTCNT4": {
      "dst_wire": "BRAM_FIFO36_TSTCNT4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX14_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL12->BRAM_ADDRBWRADDRL12": {
      "dst_wire": "BRAM_ADDRBWRADDRL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU6->>BRAM_FIFO36_ADDRARDADDRU6": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU3->BRAM_ADDRBWRADDRU3": {
      "dst_wire": "BRAM_ADDRBWRADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU8->BRAM_LOGIC_OUTS_B7_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B7_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX41_3->BRAM_RAMB18_DIADI9": {
      "dst_wire": "BRAM_RAMB18_DIADI9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX41_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU9->>BRAM_FIFO36_ADDRBWRADDRU9": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU10->BRAM_ADDRBWRADDRL10": {
      "dst_wire": "BRAM_ADDRBWRADDRL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU4->BRAM_ADDRARDADDRU4": {
      "dst_wire": "BRAM_ADDRARDADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX14_3->BRAM_IMUX_ADDRARDADDRU14": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX14_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO12->BRAM_LOGIC_OUTS_B0_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B0_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU5->>BRAM_CASCOUT_ADDRBWRADDRU5": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO6->BRAM_LOGIC_OUTS_B6_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B6_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL2->>BRAM_UTURN_ADDRARDADDRL2": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL11->>BRAM_UTURN_ADDRBWRADDRL11": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU8->>BRAM_FIFO36_ADDRBWRADDRU8": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX22_0->BRAM_FIFO36_TSTRDOS4": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX22_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX20_4->BRAM_FIFO36_DIBDIU6": {
      "dst_wire": "BRAM_FIFO36_DIBDIU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX20_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU14->BRAM_ADDRARDADDRU14": {
      "dst_wire": "BRAM_ADDRARDADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO11->BRAM_LOGIC_OUTS_B17_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B17_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX26_4->BRAM_FIFO36_TSTCNT8": {
      "dst_wire": "BRAM_FIFO36_TSTCNT8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX26_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL14->BRAM_LOGIC_OUTS_B7_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B7_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX4_2->BRAM_FIFO36_DIPBDIPL0": {
      "dst_wire": "BRAM_FIFO36_DIPBDIPL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX4_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL14->BRAM_ADDRBWRADDRL14": {
      "dst_wire": "BRAM_ADDRBWRADDRL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU10->BRAM_ADDRARDADDRL10": {
      "dst_wire": "BRAM_ADDRARDADDRL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL6->>BRAM_UTURN_ADDRARDADDRL6": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU14->BRAM_ADDRARDADDRL14": {
      "dst_wire": "BRAM_ADDRARDADDRL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU7->>BRAM_RAMB18_ADDRBWRADDR6": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX45_3->BRAM_FIFO36_DIADIU11": {
      "dst_wire": "BRAM_FIFO36_DIADIU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX45_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX15_3->BRAM_FIFO36_DIPADIPU1": {
      "dst_wire": "BRAM_FIFO36_DIPADIPU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX15_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL7->BRAM_LOGIC_OUTS_B4_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B4_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU0->BRAM_ADDRARDADDRU0": {
      "dst_wire": "BRAM_ADDRARDADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO13->BRAM_LOGIC_OUTS_B2_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B2_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT11->BRAM_LOGIC_OUTS_B12_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B12_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL15->>BRAM_FIFO18_ADDRATIEHIGH1": {
      "dst_wire": "BRAM_FIFO18_ADDRATIEHIGH1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL12->>BRAM_FIFO18_ADDRBWRADDR11": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRCOUNT2->BRAM_LOGIC_OUTS_B21_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B21_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRCOUNT2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX33_2->BRAM_FIFO18_WEA3": {
      "dst_wire": "BRAM_FIFO18_WEA3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX33_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU6->BRAM_ADDRBWRADDRL6": {
      "dst_wire": "BRAM_ADDRBWRADDRL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU14->BRAM_LOGIC_OUTS_B2_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B2_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU11->BRAM_LOGIC_OUTS_B20_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B20_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU1->>BRAM_RAMB18_ADDRARDADDR0": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU2->>BRAM_FIFO36_ADDRBWRADDRU2": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU15->BRAM_LOGIC_OUTS_B7_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B7_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK1_0->BRAM_RAMB18_REGCLKB": {
      "dst_wire": "BRAM_RAMB18_REGCLKB",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK1_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO2->BRAM_LOGIC_OUTS_B10_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B10_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX17_2->BRAM_FIFO36_WEAL2": {
      "dst_wire": "BRAM_FIFO36_WEAL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX17_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX36_0->BRAM_FIFO36_DIBDIL2": {
      "dst_wire": "BRAM_FIFO36_DIBDIL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX36_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX33_0->BRAM_FIFO36_DIBDIL8": {
      "dst_wire": "BRAM_FIFO36_DIBDIL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX33_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX46_2->BRAM_FIFO36_WEBWEU7": {
      "dst_wire": "BRAM_FIFO36_WEBWEU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX46_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDCOUNT0->BRAM_LOGIC_OUTS_B12_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B12_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDCOUNT0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX43_3->BRAM_RAMB18_DIADI10": {
      "dst_wire": "BRAM_RAMB18_DIADI10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX43_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL1_4->BRAM_RAMB18_RSTREGARSTREG": {
      "dst_wire": "BRAM_RAMB18_RSTREGARSTREG",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL1_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX23_2->BRAM_RAMB18_DIBDI8": {
      "dst_wire": "BRAM_RAMB18_DIBDI8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX23_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRERR->BRAM_LOGIC_OUTS_B23_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B23_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRERR",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX40_2->BRAM_FIFO36_DIADIL7": {
      "dst_wire": "BRAM_FIFO36_DIADIL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX40_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX18_4->BRAM_FIFO36_DIBDIU5": {
      "dst_wire": "BRAM_FIFO36_DIBDIU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX18_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU12->>BRAM_FIFO36_ADDRBWRADDRU12": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL13->>BRAM_FIFO36_ADDRARDADDRL13": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU11->BRAM_ADDRBWRADDRU11": {
      "dst_wire": "BRAM_ADDRBWRADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX9_4->BRAM_FIFO36_DIADIU12": {
      "dst_wire": "BRAM_FIFO36_DIADIU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX9_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX16_4->BRAM_FIFO36_DIBDIU4": {
      "dst_wire": "BRAM_FIFO36_DIBDIU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX16_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX33_3->BRAM_IMUX_ADDRBWRADDRL7": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX33_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL0->BRAM_LOGIC_OUTS_B4_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B4_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU6->BRAM_ADDRBWRADDRU6": {
      "dst_wire": "BRAM_ADDRBWRADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX40_1->BRAM_FIFO36_DIPADIPL1": {
      "dst_wire": "BRAM_FIFO36_DIPADIPL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX40_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU9->BRAM_ADDRARDADDRU9": {
      "dst_wire": "BRAM_ADDRARDADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX9_4->BRAM_RAMB18_DIADI12": {
      "dst_wire": "BRAM_RAMB18_DIADI12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX9_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU10->>BRAM_UTURN_ADDRBWRADDRU10": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU12->BRAM_ADDRARDADDRU12": {
      "dst_wire": "BRAM_ADDRARDADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO1->BRAM_LOGIC_OUTS_B1_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B1_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU1->BRAM_ADDRARDADDRL1": {
      "dst_wire": "BRAM_ADDRARDADDRL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU0->>BRAM_FIFO36_ADDRBWRADDRU0": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO1->BRAM_LOGIC_OUTS_B4_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B4_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO1->BRAM_LOGIC_OUTS_B13_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B13_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU10->>BRAM_FIFO36_ADDRARDADDRU10": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRCOUNT4->BRAM_LOGIC_OUTS_B14_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B14_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRCOUNT4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO13->BRAM_LOGIC_OUTS_B5_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B5_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL15->>BRAM_UTURN_ADDRARDADDRL15": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOPBDOPU0->BRAM_LOGIC_OUTS_B3_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B3_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOPBDOPU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX12_2->BRAM_IMUX_ADDRARDADDRU10": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX12_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX41_3->BRAM_FIFO36_DIADIU9": {
      "dst_wire": "BRAM_FIFO36_DIADIU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX41_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX16_0->BRAM_FIFO36_TSTIN1": {
      "dst_wire": "BRAM_FIFO36_TSTIN1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX16_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX18_4->BRAM_RAMB18_DIBDI5": {
      "dst_wire": "BRAM_RAMB18_DIBDI5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX18_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX4_2->BRAM_FIFO18_DIPBDIP0": {
      "dst_wire": "BRAM_FIFO18_DIPBDIP0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX4_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_TSTOUT2->BRAM_LOGIC_OUTS_B11_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B11_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_TSTOUT2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU7->>BRAM_CASCOUT_ADDRBWRADDRU7": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX42_1->BRAM_FIFO36_DIADIL12": {
      "dst_wire": "BRAM_FIFO36_DIADIL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX42_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO15->BRAM_LOGIC_OUTS_B7_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B7_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU8->>BRAM_RAMB18_ADDRARDADDR7": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX19_4->BRAM_FIFO36_DIBDIU13": {
      "dst_wire": "BRAM_FIFO36_DIBDIU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX19_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX12_4->BRAM_RAMB18_DIADI6": {
      "dst_wire": "BRAM_RAMB18_DIADI6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX12_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT10->BRAM_LOGIC_OUTS_B16_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B16_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX16_2->BRAM_FIFO36_WEAL0": {
      "dst_wire": "BRAM_FIFO36_WEAL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX16_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU13->BRAM_ADDRARDADDRU13": {
      "dst_wire": "BRAM_ADDRARDADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL0_0->BRAM_FIFO18_RSTREGB": {
      "dst_wire": "BRAM_FIFO18_RSTREGB",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL0_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX39_0->BRAM_FIFO36_DIBDIL11": {
      "dst_wire": "BRAM_FIFO36_DIBDIL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX39_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU12->>BRAM_UTURN_ADDRBWRADDRU12": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO11->BRAM_LOGIC_OUTS_B7_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B7_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRCOUNT10->BRAM_LOGIC_OUTS_B18_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B18_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRCOUNT10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL5->BRAM_ADDRBWRADDRL5": {
      "dst_wire": "BRAM_ADDRBWRADDRL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX17_4->BRAM_FIFO36_DIBDIU12": {
      "dst_wire": "BRAM_FIFO36_DIBDIU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX17_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU14->>BRAM_FIFO36_ADDRBWRADDRU14": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX29_2->BRAM_FIFO36_WEBWEU2": {
      "dst_wire": "BRAM_FIFO36_WEBWEU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX29_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDCOUNT7->BRAM_LOGIC_OUTS_B14_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B14_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDCOUNT7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU4->BRAM_ADDRARDADDRU4": {
      "dst_wire": "BRAM_ADDRARDADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX21_1->BRAM_IMUX_ADDRARDADDRL4": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX21_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX33_0->BRAM_FIFO18_DIBDI8": {
      "dst_wire": "BRAM_FIFO18_DIBDI8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX33_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU0->BRAM_ADDRBWRADDRU0": {
      "dst_wire": "BRAM_ADDRBWRADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX4_3->BRAM_RAMB18_DIBDI10": {
      "dst_wire": "BRAM_RAMB18_DIBDI10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX4_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU0->BRAM_ADDRARDADDRU0": {
      "dst_wire": "BRAM_ADDRARDADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU9->BRAM_LOGIC_OUTS_B22_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B22_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU2->>BRAM_CASCOUT_ADDRBWRADDRU2": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX25_1->BRAM_IMUX_ADDRBWRADDRU0": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX25_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU3->BRAM_LOGIC_OUTS_B10_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B10_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL9->>BRAM_FIFO36_ADDRARDADDRL9": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO9->BRAM_LOGIC_OUTS_B0_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B0_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU2->>BRAM_CASCOUT_ADDRARDADDRU2": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT0->BRAM_LOGIC_OUTS_B12_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B12_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU8->BRAM_ADDRARDADDRU8": {
      "dst_wire": "BRAM_ADDRARDADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX42_4->BRAM_FIFO36_TSTWROS8": {
      "dst_wire": "BRAM_FIFO36_TSTWROS8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX42_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX5_1->BRAM_FIFO18_DIBDI13": {
      "dst_wire": "BRAM_FIFO18_DIBDI13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX5_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT2->BRAM_LOGIC_OUTS_B21_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B21_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU14->BRAM_ADDRARDADDRU14": {
      "dst_wire": "BRAM_ADDRARDADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT4->BRAM_LOGIC_OUTS_B23_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B23_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX46_4->BRAM_FIFO36_TSTWROS12": {
      "dst_wire": "BRAM_FIFO36_TSTWROS12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX46_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX32_1->BRAM_FIFO18_DIBDI0": {
      "dst_wire": "BRAM_FIFO18_DIBDI0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX32_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX32_2->BRAM_FIFO36_WEAL1": {
      "dst_wire": "BRAM_FIFO36_WEAL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX32_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX3_3->BRAM_RAMB18_DIBDI2": {
      "dst_wire": "BRAM_RAMB18_DIBDI2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX3_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL4->BRAM_LOGIC_OUTS_B13_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B13_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX34_1->BRAM_IMUX_ADDRBWRADDRL1": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX34_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU11->BRAM_ADDRARDADDRU11": {
      "dst_wire": "BRAM_ADDRARDADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL5->>BRAM_FIFO36_ADDRBWRADDRL5": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL4->>BRAM_FIFO36_ADDRBWRADDRL4": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX2_1->BRAM_FIFO36_DIBDIL4": {
      "dst_wire": "BRAM_FIFO36_DIBDIL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX2_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX20_4->BRAM_RAMB18_DIBDI6": {
      "dst_wire": "BRAM_RAMB18_DIBDI6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX20_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL4->>BRAM_FIFO36_ADDRARDADDRL4": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL4->BRAM_LOGIC_OUTS_B1_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B1_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU13->>BRAM_CASCOUT_ADDRARDADDRU13": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO14->BRAM_LOGIC_OUTS_B17_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B17_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT6->BRAM_LOGIC_OUTS_B16_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B16_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU14->BRAM_ADDRBWRADDRL14": {
      "dst_wire": "BRAM_ADDRBWRADDRL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX28_3->BRAM_IMUX_ADDRBWRADDRU5": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX28_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO15->BRAM_LOGIC_OUTS_B22_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B22_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU14->>BRAM_CASCOUT_ADDRARDADDRU14": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX6_3->BRAM_RAMB18_DIBDI11": {
      "dst_wire": "BRAM_RAMB18_DIBDI11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX6_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX11_2->BRAM_RAMB18_REGCEAREGCE": {
      "dst_wire": "BRAM_RAMB18_REGCEAREGCE",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX11_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO7->BRAM_LOGIC_OUTS_B3_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B3_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX37_1->BRAM_IMUX_ADDRBWRADDRL4": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX37_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_ECCPARITY3->BRAM_LOGIC_OUTS_B19_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B19_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_ECCPARITY3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOPADOP0->BRAM_LOGIC_OUTS_B8_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B8_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOPADOP0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU3->>BRAM_UTURN_ADDRARDADDRU3": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX5_1->BRAM_FIFO36_DIBDIL13": {
      "dst_wire": "BRAM_FIFO36_DIBDIL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX5_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX9_1->BRAM_IMUX_ADDRARDADDRU0": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX9_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX17_1->BRAM_IMUX_ADDRARDADDRL0": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX17_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX31_3->BRAM_IMUX_ADDRARDADDRL15": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX31_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL5->BRAM_LOGIC_OUTS_B6_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B6_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU12->BRAM_ADDRARDADDRL12": {
      "dst_wire": "BRAM_ADDRARDADDRL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX28_2->BRAM_IMUX_ADDRBWRADDRU10": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX28_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FAN5_2->BRAM_RAMB18_WEBWE0": {
      "dst_wire": "BRAM_RAMB18_WEBWE0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FAN5_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL11->>BRAM_UTURN_ADDRARDADDRL11": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL6->>BRAM_FIFO36_ADDRBWRADDRL6": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL0_3->BRAM_FIFO18_RSTRAMARSTRAM": {
      "dst_wire": "BRAM_FIFO18_RSTRAMARSTRAM",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL0_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO12->BRAM_LOGIC_OUTS_B22_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B22_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX21_4->BRAM_FIFO36_DIBDIU14": {
      "dst_wire": "BRAM_FIFO36_DIBDIU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX21_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL11->BRAM_LOGIC_OUTS_B7_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B7_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU3->>BRAM_UTURN_ADDRBWRADDRU3": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX42_1->BRAM_FIFO18_DIADI12": {
      "dst_wire": "BRAM_FIFO18_DIADI12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX42_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX39_0->BRAM_FIFO18_DIBDI11": {
      "dst_wire": "BRAM_FIFO18_DIBDI11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX39_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU0->>BRAM_RAMB18_ADDRBTIEHIGH0": {
      "dst_wire": "BRAM_RAMB18_ADDRBTIEHIGH0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX21_0->BRAM_FIFO36_TSTRDOS3": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX21_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX36_3->BRAM_IMUX_ADDRBWRADDRL5": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX36_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU2->BRAM_ADDRARDADDRU2": {
      "dst_wire": "BRAM_ADDRARDADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU15->BRAM_LOGIC_OUTS_B17_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B17_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX45_3->BRAM_RAMB18_DIADI11": {
      "dst_wire": "BRAM_RAMB18_DIADI11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX45_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL7->BRAM_ADDRARDADDRL7": {
      "dst_wire": "BRAM_ADDRARDADDRL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL13->BRAM_ADDRARDADDRL13": {
      "dst_wire": "BRAM_ADDRARDADDRL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL15->>BRAM_FIFO36_ADDRARDADDRL15": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT11->BRAM_LOGIC_OUTS_B14_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B14_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU10->>BRAM_FIFO36_ADDRBWRADDRU10": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX25_2->BRAM_FIFO36_WEAU3": {
      "dst_wire": "BRAM_FIFO36_WEAU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX25_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_TSTOUT0->BRAM_LOGIC_OUTS_B18_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B18_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_TSTOUT0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL1->BRAM_LOGIC_OUTS_B1_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B1_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX26_2->BRAM_FIFO36_ENBWRENU": {
      "dst_wire": "BRAM_FIFO36_ENBWRENU",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX26_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_BYP3_2->BRAM_FIFO36_WEBWEL3": {
      "dst_wire": "BRAM_FIFO36_WEBWEL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_BYP3_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT1->BRAM_LOGIC_OUTS_B23_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B23_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL6->>BRAM_FIFO36_ADDRARDADDRL6": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU5->BRAM_ADDRARDADDRU5": {
      "dst_wire": "BRAM_ADDRARDADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOBDO13->BRAM_LOGIC_OUTS_B19_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B19_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOBDO13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL4->>BRAM_FIFO18_ADDRBWRADDR3": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR3",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU6->>BRAM_FIFO36_ADDRBWRADDRU6": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL1_3->BRAM_FIFO36_RSTRAMARSTRAMU": {
      "dst_wire": "BRAM_FIFO36_RSTRAMARSTRAMU",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL1_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO14->BRAM_LOGIC_OUTS_B7_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B7_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX15_1->BRAM_IMUX_ADDRARDADDRU13": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX15_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRERR->BRAM_LOGIC_OUTS_B23_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B23_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRERR",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX38_3->BRAM_IMUX_ADDRBWRADDRL14": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX38_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX30_0->BRAM_FIFO36_DIADIL3": {
      "dst_wire": "BRAM_FIFO36_DIADIL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX30_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL1->>BRAM_FIFO18_ADDRARDADDR0": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL11->BRAM_ADDRARDADDRL11": {
      "dst_wire": "BRAM_ADDRARDADDRL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU13->>BRAM_CASCOUT_ADDRBWRADDRU13": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX23_3->BRAM_FIFO36_DIPBDIPU1": {
      "dst_wire": "BRAM_FIFO36_DIPBDIPU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX23_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX9_3->BRAM_IMUX_ADDRARDADDRU7": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX9_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX28_0->BRAM_FIFO18_DIADI2": {
      "dst_wire": "BRAM_FIFO18_DIADI2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX28_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL11->BRAM_LOGIC_OUTS_B17_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B17_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_BYP6_2->BRAM_FIFO18_WEBWE7": {
      "dst_wire": "BRAM_FIFO18_WEBWE7",
      "is_pseudo": "0",
      "src_wire": "BRAM_BYP6_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX6_1->BRAM_FIFO36_DIBDIL6": {
      "dst_wire": "BRAM_FIFO36_DIBDIL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX6_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO5->BRAM_LOGIC_OUTS_B6_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B6_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX26_0->BRAM_FIFO36_DIADIL1": {
      "dst_wire": "BRAM_FIFO36_DIADIL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX26_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU3->BRAM_ADDRBWRADDRL3": {
      "dst_wire": "BRAM_ADDRBWRADDRL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX20_1->BRAM_IMUX_ADDRARDADDRL8": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX20_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX29_3->BRAM_IMUX_ADDRBWRADDRU12": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX29_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU0->>BRAM_CASCOUT_ADDRBWRADDRU0": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_CASCADEOUTB->BRAM_FIFO36_CASCADEOUTB_1": {
      "dst_wire": "BRAM_FIFO36_CASCADEOUTB_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_CASCADEOUTB",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO11->BRAM_LOGIC_OUTS_B2_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B2_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU5->BRAM_ADDRARDADDRU5": {
      "dst_wire": "BRAM_ADDRARDADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX1_3->BRAM_RAMB18_DIBDI1": {
      "dst_wire": "BRAM_RAMB18_DIBDI1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX1_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO2->BRAM_LOGIC_OUTS_B13_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B13_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX1_2->BRAM_FIFO36_DIBDIL7": {
      "dst_wire": "BRAM_FIFO36_DIBDIL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX1_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU1->>BRAM_FIFO36_ADDRBWRADDRU1": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX32_2->BRAM_FIFO18_WEA1": {
      "dst_wire": "BRAM_FIFO18_WEA1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX32_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL6->BRAM_LOGIC_OUTS_B3_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B3_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX45_2->BRAM_FIFO36_WEBWEU3": {
      "dst_wire": "BRAM_FIFO36_WEBWEU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX45_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL9->BRAM_ADDRARDADDRL9": {
      "dst_wire": "BRAM_ADDRARDADDRL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX4_1->BRAM_FIFO36_DIBDIL5": {
      "dst_wire": "BRAM_FIFO36_DIBDIL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX4_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX1_1->BRAM_FIFO36_DIPBDIPL1": {
      "dst_wire": "BRAM_FIFO36_DIPBDIPL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX1_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL15->>BRAM_FIFO36_ADDRBWRADDRL15": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT10->BRAM_LOGIC_OUTS_B18_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B18_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_ALMOSTEMPTY->BRAM_LOGIC_OUTS_B2_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B2_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_ALMOSTEMPTY",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU2->BRAM_LOGIC_OUTS_B13_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B13_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX38_0->BRAM_FIFO36_DIBDIL3": {
      "dst_wire": "BRAM_FIFO36_DIBDIL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX38_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU14->>BRAM_RAMB18_ADDRBWRADDR13": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK0_0->BRAM_FIFO36_REGCLKBL": {
      "dst_wire": "BRAM_FIFO36_REGCLKBL",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK0_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX35_2->BRAM_FIFO36_REGCEBL": {
      "dst_wire": "BRAM_FIFO36_REGCEBL",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX35_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL1_1->BRAM_RAMB18_RSTRAMB": {
      "dst_wire": "BRAM_RAMB18_RSTRAMB",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL1_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX30_2->BRAM_FIFO36_WEBWEU6": {
      "dst_wire": "BRAM_FIFO36_WEBWEU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX30_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX31_0->BRAM_FIFO18_DIADI11": {
      "dst_wire": "BRAM_FIFO18_DIADI11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX31_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU6->>BRAM_RAMB18_ADDRARDADDR5": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL0->BRAM_LOGIC_OUTS_B8_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B8_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU4->BRAM_ADDRBWRADDRU4": {
      "dst_wire": "BRAM_ADDRBWRADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX30_2->BRAM_RAMB18_WEBWE6": {
      "dst_wire": "BRAM_RAMB18_WEBWE6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX30_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU11->BRAM_ADDRARDADDRL11": {
      "dst_wire": "BRAM_ADDRARDADDRL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX19_1->BRAM_IMUX_ADDRARDADDRL2": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX19_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU14->>BRAM_FIFO36_ADDRARDADDRU14": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU13->BRAM_ADDRARDADDRU13": {
      "dst_wire": "BRAM_ADDRARDADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU3->BRAM_ADDRARDADDRL3": {
      "dst_wire": "BRAM_ADDRARDADDRL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL13->>BRAM_FIFO36_ADDRBWRADDRL13": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX34_2->BRAM_FIFO18_ENBWREN": {
      "dst_wire": "BRAM_FIFO18_ENBWREN",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX34_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX44_0->BRAM_FIFO36_TSTWROS2": {
      "dst_wire": "BRAM_FIFO36_TSTWROS2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX44_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU1->>BRAM_UTURN_ADDRBWRADDRU1": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX42_3->BRAM_RAMB18_DIADI2": {
      "dst_wire": "BRAM_RAMB18_DIADI2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX42_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU12->BRAM_ADDRBWRADDRU12": {
      "dst_wire": "BRAM_ADDRBWRADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU9->BRAM_ADDRBWRADDRL9": {
      "dst_wire": "BRAM_ADDRBWRADDRL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU6->BRAM_LOGIC_OUTS_B6_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B6_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX30_1->BRAM_IMUX_ADDRBWRADDRU11": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX30_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_ECCPARITY1->BRAM_LOGIC_OUTS_B12_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B12_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_ECCPARITY1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU3->BRAM_ADDRBWRADDRU3": {
      "dst_wire": "BRAM_ADDRBWRADDRU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO5->BRAM_LOGIC_OUTS_B13_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B13_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_WRCOUNT8->BRAM_LOGIC_OUTS_B23_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B23_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_WRCOUNT8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX34_0->BRAM_FIFO18_DIBDI1": {
      "dst_wire": "BRAM_FIFO18_DIBDI1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX34_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU10->BRAM_ADDRBWRADDRU10": {
      "dst_wire": "BRAM_ADDRBWRADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU8->BRAM_LOGIC_OUTS_B17_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B17_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX6_2->BRAM_FIFO18_WEBWE4": {
      "dst_wire": "BRAM_FIFO18_WEBWE4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX6_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU4->>BRAM_FIFO36_ADDRARDADDRU4": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU12->BRAM_LOGIC_OUTS_B0_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B0_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU1->BRAM_ADDRARDADDRU1": {
      "dst_wire": "BRAM_ADDRARDADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU11->BRAM_ADDRBWRADDRL11": {
      "dst_wire": "BRAM_ADDRBWRADDRL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU5->>BRAM_FIFO36_ADDRARDADDRU5": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU1->BRAM_ADDRBWRADDRU1": {
      "dst_wire": "BRAM_ADDRBWRADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO7->BRAM_LOGIC_OUTS_B4_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B4_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO8->BRAM_LOGIC_OUTS_B22_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B22_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU6->BRAM_ADDRARDADDRU6": {
      "dst_wire": "BRAM_ADDRARDADDRU6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX46_2->BRAM_RAMB18_WEBWE7": {
      "dst_wire": "BRAM_RAMB18_WEBWE7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX46_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU5->>BRAM_UTURN_ADDRARDADDRU5": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL10->BRAM_LOGIC_OUTS_B20_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B20_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU2->BRAM_ADDRBWRADDRU2": {
      "dst_wire": "BRAM_ADDRBWRADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX27_4->BRAM_FIFO36_TSTCNT9": {
      "dst_wire": "BRAM_FIFO36_TSTCNT9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX27_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU13->>BRAM_UTURN_ADDRARDADDRU13": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU13->>BRAM_RAMB18_ADDRBWRADDR12": {
      "dst_wire": "BRAM_RAMB18_ADDRBWRADDR12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_TSTOUT4->BRAM_LOGIC_OUTS_B11_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B11_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_TSTOUT4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL12->>BRAM_FIFO36_ADDRARDADDRL12": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL0->BRAM_ADDRARDADDRL0": {
      "dst_wire": "BRAM_ADDRARDADDRL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL0->>BRAM_UTURN_ADDRARDADDRL0": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX14_1->BRAM_IMUX_ADDRARDADDRU11": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX14_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX38_2->BRAM_FIFO36_WEBWEL6": {
      "dst_wire": "BRAM_FIFO36_WEBWEL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX38_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX27_3->BRAM_IMUX_ADDRBWRADDRU9": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX27_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDCOUNT5->BRAM_LOGIC_OUTS_B9_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B9_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDCOUNT5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX23_4->BRAM_FIFO36_DIBDIU15": {
      "dst_wire": "BRAM_FIFO36_DIBDIU15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX23_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_RDCOUNT4->BRAM_LOGIC_OUTS_B23_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B23_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_RDCOUNT4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL11->BRAM_ADDRBWRADDRL11": {
      "dst_wire": "BRAM_ADDRBWRADDRL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO7->BRAM_LOGIC_OUTS_B8_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B8_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX46_1->BRAM_FIFO18_DIADI14": {
      "dst_wire": "BRAM_FIFO18_DIADI14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX46_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX23_1->BRAM_IMUX_ADDRARDADDRL13": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX23_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU14->BRAM_ADDRARDADDRL14": {
      "dst_wire": "BRAM_ADDRARDADDRL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU4->>BRAM_UTURN_ADDRARDADDRU4": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL12->>BRAM_FIFO36_ADDRBWRADDRL12": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX33_1->BRAM_IMUX_ADDRBWRADDRL0": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX33_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL6->BRAM_ADDRARDADDRL6": {
      "dst_wire": "BRAM_ADDRARDADDRL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOPADOPL0->BRAM_LOGIC_OUTS_B8_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B8_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOPADOPL0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX38_2->BRAM_FIFO18_WEBWE6": {
      "dst_wire": "BRAM_FIFO18_WEBWE6",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX38_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX26_1->BRAM_IMUX_ADDRBWRADDRU1": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX26_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX13_2->BRAM_RAMB18_WEBWE1": {
      "dst_wire": "BRAM_RAMB18_WEBWE1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX13_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL13->>BRAM_FIFO18_ADDRARDADDR12": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX2_2->BRAM_FIFO18_DIBDI15": {
      "dst_wire": "BRAM_FIFO18_DIBDI15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX2_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU10->>BRAM_CASCOUT_ADDRARDADDRU10": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU11->>BRAM_RAMB18_ADDRARDADDR10": {
      "dst_wire": "BRAM_RAMB18_ADDRARDADDR10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX7_1->BRAM_FIFO36_DIBDIL14": {
      "dst_wire": "BRAM_FIFO36_DIBDIL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX7_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL7->BRAM_LOGIC_OUTS_B8_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B8_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX24_2->BRAM_FIFO36_WEAU1": {
      "dst_wire": "BRAM_FIFO36_WEAU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX24_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX42_0->BRAM_FIFO36_TSTWROS0": {
      "dst_wire": "BRAM_FIFO36_TSTWROS0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX42_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX35_4->BRAM_FIFO36_TSTRDOS9": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS9",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX35_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU12->BRAM_ADDRBWRADDRL12": {
      "dst_wire": "BRAM_ADDRBWRADDRL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX40_3->BRAM_FIFO36_DIADIU1": {
      "dst_wire": "BRAM_FIFO36_DIADIU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX40_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX33_4->BRAM_FIFO36_TSTRDOS7": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX33_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOL14->BRAM_LOGIC_OUTS_B17_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B17_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOL14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX5_3->BRAM_FIFO36_DIBDIU3": {
      "dst_wire": "BRAM_FIFO36_DIBDIU3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX5_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FAN1_2->BRAM_FIFO36_WEBWEU4": {
      "dst_wire": "BRAM_FIFO36_WEBWEU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FAN1_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX5_4->BRAM_FIFO36_TSTIN0": {
      "dst_wire": "BRAM_FIFO36_TSTIN0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX5_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL3->BRAM_ADDRARDADDRL3": {
      "dst_wire": "BRAM_ADDRARDADDRL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX10_1->BRAM_IMUX_ADDRARDADDRU1": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX10_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK1_4->BRAM_RAMB18_REGCLKARDRCLK": {
      "dst_wire": "BRAM_RAMB18_REGCLKARDRCLK",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK1_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL9->>BRAM_UTURN_ADDRARDADDRL9": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOPBDOPL1->BRAM_LOGIC_OUTS_B22_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B22_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOPBDOPL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL15->BRAM_LOGIC_OUTS_B0_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B0_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_ALMOSTEMPTY->BRAM_LOGIC_OUTS_B2_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B2_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_ALMOSTEMPTY",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL0->>BRAM_UTURN_ADDRBWRADDRL0": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX22_2->BRAM_FIFO18_WEBWE5": {
      "dst_wire": "BRAM_FIFO18_WEBWE5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX22_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK0_1->BRAM_FIFO18_CLKBWRCLK": {
      "dst_wire": "BRAM_FIFO18_CLKBWRCLK",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK0_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU8->>BRAM_UTURN_ADDRARDADDRU8": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL2->>BRAM_UTURN_ADDRBWRADDRL2": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU10->BRAM_LOGIC_OUTS_B5_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B5_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU2->BRAM_ADDRBWRADDRU2": {
      "dst_wire": "BRAM_ADDRBWRADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU2->>BRAM_UTURN_ADDRBWRADDRU2": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX35_1->BRAM_IMUX_ADDRBWRADDRL2": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX35_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU9->BRAM_ADDRBWRADDRL9": {
      "dst_wire": "BRAM_ADDRBWRADDRL9",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU2->BRAM_ADDRARDADDRU2": {
      "dst_wire": "BRAM_ADDRARDADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU10->BRAM_ADDRBWRADDRU10": {
      "dst_wire": "BRAM_ADDRBWRADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX19_0->BRAM_FIFO36_TSTRDOS1": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX19_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_WRCOUNT8->BRAM_LOGIC_OUTS_B23_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B23_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_WRCOUNT8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX41_1->BRAM_FIFO36_DIADIL4": {
      "dst_wire": "BRAM_FIFO36_DIADIL4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX41_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_RDCOUNT5->BRAM_LOGIC_OUTS_B9_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B9_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_RDCOUNT5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU7->BRAM_ADDRBWRADDRU7": {
      "dst_wire": "BRAM_ADDRBWRADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_TSTOUT3->BRAM_LOGIC_OUTS_B11_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B11_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_TSTOUT3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOADO6->BRAM_LOGIC_OUTS_B10_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B10_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOADO6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRU7->BRAM_ADDRARDADDRU7": {
      "dst_wire": "BRAM_ADDRARDADDRU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX10_4->BRAM_FIFO36_DIADIU5": {
      "dst_wire": "BRAM_FIFO36_DIADIU5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX10_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU13->>BRAM_FIFO36_ADDRBWRADDRU13": {
      "dst_wire": "BRAM_FIFO36_ADDRBWRADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX11_1->BRAM_IMUX_ADDRARDADDRU2": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRU2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX11_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX8_2->BRAM_FIFO36_WEAU0": {
      "dst_wire": "BRAM_FIFO36_WEAU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX8_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU11->>BRAM_CASCOUT_ADDRARDADDRU11": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX5_3->BRAM_RAMB18_DIBDI3": {
      "dst_wire": "BRAM_RAMB18_DIBDI3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX5_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU1->BRAM_ADDRARDADDRU1": {
      "dst_wire": "BRAM_ADDRARDADDRU1",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU12->>BRAM_CASCOUT_ADDRBWRADDRU12": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FAN5_2->BRAM_FIFO36_WEBWEU0": {
      "dst_wire": "BRAM_FIFO36_WEBWEU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FAN5_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX36_2->BRAM_IMUX_ADDRBWRADDRL10": {
      "dst_wire": "BRAM_IMUX_ADDRBWRADDRL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX36_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU7->BRAM_ADDRARDADDRL7": {
      "dst_wire": "BRAM_ADDRARDADDRL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX41_2->BRAM_FIFO18_DIADI15": {
      "dst_wire": "BRAM_FIFO18_DIADI15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX41_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX37_4->BRAM_FIFO36_TSTRDOS11": {
      "dst_wire": "BRAM_FIFO36_TSTRDOS11",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX37_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU4->BRAM_ADDRBWRADDRU4": {
      "dst_wire": "BRAM_ADDRBWRADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL5->>BRAM_FIFO18_ADDRBWRADDR4": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX1_1->BRAM_FIFO18_DIPBDIP1": {
      "dst_wire": "BRAM_FIFO18_DIPBDIP1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX1_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_BYP3_2->BRAM_FIFO18_WEBWE3": {
      "dst_wire": "BRAM_FIFO18_WEBWE3",
      "is_pseudo": "0",
      "src_wire": "BRAM_BYP3_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX46_1->BRAM_FIFO36_DIADIL14": {
      "dst_wire": "BRAM_FIFO36_DIADIL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX46_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU9->BRAM_ADDRBWRADDRU9": {
      "dst_wire": "BRAM_ADDRBWRADDRU9",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU9",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX11_4->BRAM_RAMB18_DIADI13": {
      "dst_wire": "BRAM_RAMB18_DIADI13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX11_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK1_0->BRAM_FIFO36_REGCLKBU": {
      "dst_wire": "BRAM_FIFO36_REGCLKBU",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK1_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX22_4->BRAM_FIFO36_DIBDIU7": {
      "dst_wire": "BRAM_FIFO36_DIBDIU7",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX22_4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO4->BRAM_LOGIC_OUTS_B1_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B1_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL1->BRAM_ADDRBWRADDRL1": {
      "dst_wire": "BRAM_ADDRBWRADDRL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL1->BRAM_LOGIC_OUTS_B13_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B13_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU11->BRAM_ADDRBWRADDRU11": {
      "dst_wire": "BRAM_ADDRBWRADDRU11",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU1->BRAM_ADDRBWRADDRL1": {
      "dst_wire": "BRAM_ADDRBWRADDRL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRU13->BRAM_ADDRBWRADDRU13": {
      "dst_wire": "BRAM_ADDRBWRADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX18_3->BRAM_IMUX_ADDRARDADDRL3": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX18_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO3->BRAM_LOGIC_OUTS_B15_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B15_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX2_0->BRAM_FIFO36_TSTRDCNTOFF": {
      "dst_wire": "BRAM_FIFO36_TSTRDCNTOFF",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX2_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX22_3->BRAM_IMUX_ADDRARDADDRL14": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL14",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX22_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU4->>BRAM_CASCOUT_ADDRARDADDRU4": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU4",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU10->BRAM_ADDRARDADDRU10": {
      "dst_wire": "BRAM_ADDRARDADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX25_2->BRAM_RAMB18_WEA3": {
      "dst_wire": "BRAM_RAMB18_WEA3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX25_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX4_0->BRAM_FIFO36_TSTOFF": {
      "dst_wire": "BRAM_FIFO36_TSTOFF",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX4_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL11->>BRAM_FIFO18_ADDRARDADDR10": {
      "dst_wire": "BRAM_FIFO18_ADDRARDADDR10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL15->>BRAM_RAMB18_ADDRBTIEHIGH1": {
      "dst_wire": "BRAM_RAMB18_ADDRBTIEHIGH1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL7->>BRAM_FIFO36_ADDRARDADDRL7": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL7",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRARDADDRL2->BRAM_ADDRARDADDRL2": {
      "dst_wire": "BRAM_ADDRARDADDRL2",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRARDADDRL2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOPADOP1->BRAM_LOGIC_OUTS_B0_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B0_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOPADOP1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL12->>BRAM_UTURN_ADDRARDADDRL12": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRL12",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL1->>BRAM_FIFO18_ADDRBWRADDR0": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX19_2->BRAM_FIFO36_REGCEAREGCEL": {
      "dst_wire": "BRAM_FIFO36_REGCEAREGCEL",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX19_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX15_2->BRAM_FIFO36_DIADIU8": {
      "dst_wire": "BRAM_FIFO36_DIADIU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX15_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX_ADDRBWRADDRL15->>BRAM_UTURN_ADDRBWRADDRL15": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL15",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX_ADDRBWRADDRL15",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL6->>BRAM_UTURN_ADDRBWRADDRL6": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL6",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU5->BRAM_ADDRBWRADDRL5": {
      "dst_wire": "BRAM_ADDRBWRADDRL5",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CTRL1_0->BRAM_FIFO36_RSTREGBU": {
      "dst_wire": "BRAM_FIFO36_RSTREGBU",
      "is_pseudo": "0",
      "src_wire": "BRAM_CTRL1_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX3_1->BRAM_FIFO18_DIBDI12": {
      "dst_wire": "BRAM_FIFO18_DIBDI12",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX3_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOBDOU0->BRAM_LOGIC_OUTS_B3_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B3_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOBDOU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX47_0->BRAM_FIFO36_TSTWROS5": {
      "dst_wire": "BRAM_FIFO36_TSTWROS5",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX47_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOU4->BRAM_LOGIC_OUTS_B8_4": {
      "dst_wire": "BRAM_LOGIC_OUTS_B8_4",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOU4",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX44_1->BRAM_FIFO36_DIADIL13": {
      "dst_wire": "BRAM_FIFO36_DIADIL13",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX44_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU12->BRAM_ADDRARDADDRU12": {
      "dst_wire": "BRAM_ADDRARDADDRU12",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRARDADDRU12",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL1->>BRAM_UTURN_ADDRBWRADDRL1": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRL1",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX43_3->BRAM_FIFO36_DIADIU10": {
      "dst_wire": "BRAM_FIFO36_DIADIU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX43_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU8->BRAM_ADDRBWRADDRL8": {
      "dst_wire": "BRAM_ADDRBWRADDRL8",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU11->BRAM_ADDRARDADDRL11": {
      "dst_wire": "BRAM_ADDRARDADDRL11",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRARDADDRU11",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX45_0->BRAM_FIFO36_TSTWROS3": {
      "dst_wire": "BRAM_FIFO36_TSTWROS3",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX45_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU10->>BRAM_CASCOUT_ADDRBWRADDRU10": {
      "dst_wire": "BRAM_CASCOUT_ADDRBWRADDRU10",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU10",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRL8->>BRAM_FIFO18_ADDRBWRADDR7": {
      "dst_wire": "BRAM_FIFO18_ADDRBWRADDR7",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRL8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU0->>BRAM_UTURN_ADDRARDADDRU0": {
      "dst_wire": "BRAM_UTURN_ADDRARDADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK1_1->BRAM_RAMB18_CLKBWRCLK": {
      "dst_wire": "BRAM_RAMB18_CLKBWRCLK",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK1_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX20_2->BRAM_IMUX_ADDRARDADDRL10": {
      "dst_wire": "BRAM_IMUX_ADDRARDADDRL10",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX20_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX26_2->BRAM_RAMB18_ENBWREN": {
      "dst_wire": "BRAM_RAMB18_ENBWREN",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX26_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOPBDOPU1->BRAM_LOGIC_OUTS_B17_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B17_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOPBDOPU1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO36_DOADOL5->BRAM_LOGIC_OUTS_B10_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B10_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO36_DOADOL5",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRBWRADDRU8->>BRAM_UTURN_ADDRBWRADDRU8": {
      "dst_wire": "BRAM_UTURN_ADDRBWRADDRU8",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRBWRADDRU8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU0->>BRAM_FIFO36_ADDRARDADDRU0": {
      "dst_wire": "BRAM_FIFO36_ADDRARDADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOBDO6->BRAM_LOGIC_OUTS_B3_1": {
      "dst_wire": "BRAM_LOGIC_OUTS_B3_1",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOBDO6",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_DOADO8->BRAM_LOGIC_OUTS_B0_0": {
      "dst_wire": "BRAM_LOGIC_OUTS_B0_0",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_DOADO8",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU14->BRAM_ADDRBWRADDRU14": {
      "dst_wire": "BRAM_ADDRBWRADDRU14",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINBOT_ADDRBWRADDRU14",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_BYP6_2->BRAM_FIFO36_WEBWEL7": {
      "dst_wire": "BRAM_FIFO36_WEBWEL7",
      "is_pseudo": "0",
      "src_wire": "BRAM_BYP6_2",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_RAMB18_DOPBDOP0->BRAM_LOGIC_OUTS_B3_3": {
      "dst_wire": "BRAM_LOGIC_OUTS_B3_3",
      "is_pseudo": "0",
      "src_wire": "BRAM_RAMB18_DOPBDOP0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU13->BRAM_ADDRBWRADDRU13": {
      "dst_wire": "BRAM_ADDRBWRADDRU13",
      "is_pseudo": "0",
      "src_wire": "BRAM_CASCINTOP_ADDRBWRADDRU13",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK0_1->BRAM_FIFO36_CLKBWRCLKL": {
      "dst_wire": "BRAM_FIFO36_CLKBWRCLKL",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK0_1",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRU0->>BRAM_CASCOUT_ADDRARDADDRU0": {
      "dst_wire": "BRAM_CASCOUT_ADDRARDADDRU0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRU0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_IMUX26_0->BRAM_FIFO18_DIADI1": {
      "dst_wire": "BRAM_FIFO18_DIADI1",
      "is_pseudo": "0",
      "src_wire": "BRAM_IMUX26_0",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_CLK1_3->BRAM_RAMB18_CLKARDCLK": {
      "dst_wire": "BRAM_RAMB18_CLKARDCLK",
      "is_pseudo": "0",
      "src_wire": "BRAM_CLK1_3",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_FIFO18_EMPTY->BRAM_LOGIC_OUTS_B6_2": {
      "dst_wire": "BRAM_LOGIC_OUTS_B6_2",
      "is_pseudo": "0",
      "src_wire": "BRAM_FIFO18_EMPTY",
      "is_directional": "1",
      "can_invert": "0"
    },
    "BRAM_L.BRAM_ADDRARDADDRL0->>BRAM_FIFO18_ADDRATIEHIGH0": {
      "dst_wire": "BRAM_FIFO18_ADDRATIEHIGH0",
      "is_pseudo": "0",
      "src_wire": "BRAM_ADDRARDADDRL0",
      "is_directional": "1",
      "can_invert": "0"
    }
  },
  "wires": [
    "BRAM_BLOCK_OUTS_L_B2_0",
    "BRAM_IMUX5_UTURN_2",
    "BRAM_ER1BEG1_4",
    "BRAM_FIFO36_TSTFLAGIN",
    "BRAM_IMUX46_2",
    "BRAM_FIFO36_RDCOUNT2",
    "BRAM_SW2A0_3",
    "BRAM_IMUX36_4",
    "BRAM_IMUX17_0",
    "BRAM_WL1END3_4",
    "BRAM_WW2END1_0",
    "BRAM_EL1BEG1_1",
    "BRAM_WW4B3_0",
    "BRAM_LH11_4",
    "BRAM_FAN4_4",
    "BRAM_SW4END1_4",
    "BRAM_BYP0_0",
    "BRAM_SE4BEG1_4",
    "BRAM_FIFO36_TSTWROS6",
    "BRAM_IMUX38_UTURN_1",
    "BRAM_IMUX29_3",
    "BRAM_ADDRARDADDRU8",
    "BRAM_WW2A2_0",
    "BRAM_LOGIC_OUTS_B12_4",
    "BRAM_WW4END1_2",
    "BRAM_NE4BEG2_0",
    "BRAM_BLOCK_OUTS_L_B0_0",
    "BRAM_SE4BEG2_2",
    "BRAM_FIFO36_DOBDOU12",
    "BRAM_IMUX28_1",
    "BRAM_FIFO36_DOADOL2",
    "BRAM_IMUX9_UTURN_3",
    "BRAM_UTURN_ADDRARDADDRU2",
    "BRAM_FIFO36_WEBWEU2",
    "BRAM_UTURN_ADDRARDADDRL12",
    "BRAM_FIFO18_ADDRARDADDR3",
    "BRAM_IMUX3_UTURN_2",
    "BRAM_IMUX24_UTURN_3",
    "BRAM_SW4A3_0",
    "BRAM_CASCINTOP_ADDRBWRADDRU11",
    "BRAM_NE4BEG1_0",
    "BRAM_WW4A3_4",
    "BRAM_SW4END0_3",
    "BRAM_FIFO18_WEA1",
    "BRAM_EE4B3_4",
    "BRAM_LOGIC_OUTS_B8_4",
    "BRAM_FIFO36_DIBDIL10",
    "BRAM_RAMB18_ADDRBWRADDR3",
    "BRAM_WW4C3_3",
    "BRAM_NW2A2_3",
    "BRAM_FIFO36_TSTWROS3",
    "BRAM_LOGIC_OUTS_B14_2",
    "BRAM_FIFO36_ADDRBWRADDRL12",
    "BRAM_IMUX7_3",
    "BRAM_IMUX34_UTURN_0",
    "BRAM_IMUX21_UTURN_1",
    "BRAM_IMUX36_0",
    "BRAM_IMUX16_UTURN_2",
    "BRAM_SE2A0_3",
    "BRAM_IMUX_ADDRARDADDRU1",
    "BRAM_IMUX14_UTURN_4",
    "BRAM_PMVBRAM_O",
    "BRAM_RAMB18_ADDRBWRADDR2",
    "BRAM_NE2A3_2",
    "BRAM_LOGIC_OUTS_B19_2",
    "BRAM_SW4END1_1",
    "BRAM_FIFO36_DOADOU14",
    "BRAM_FIFO18_RDCOUNT2",
    "BRAM_FIFO36_TSTRDOS9",
    "BRAM_LOGIC_OUTS_B13_2",
    "BRAM_FIFO36_DIBDIL3",
    "BRAM_IMUX29_UTURN_0",
    "BRAM_CASCINTOP_ADDRARDADDRU6",
    "BRAM_FIFO36_DOBDOU14",
    "BRAM_WW2END1_3",
    "BRAM_IMUX20_3",
    "BRAM_BYP3_2",
    "BRAM_IMUX41_UTURN_2",
    "BRAM_FIFO18_DOADO6",
    "BRAM_LOGIC_OUTS_B22_0",
    "BRAM_IMUX_ADDRBWRADDRL14",
    "BRAM_FIFO18_ADDRARDADDR12",
    "BRAM_LOGIC_OUTS_B22_3",
    "BRAM_IMUX_ADDRBWRADDRL10",
    "BRAM_EE2A1_3",
    "BRAM_FIFO36_DOBDOL12",
    "BRAM_IMUX42_UTURN_0",
    "BRAM_FIFO36_DIBDIL2",
    "BRAM_EE4B3_0",
    "BRAM_IMUX0_3",
    "BRAM_IMUX30_UTURN_4",
    "BRAM_LH4_3",
    "BRAM_EE4C3_4",
    "BRAM_RAMB18_DIBDI7",
    "BRAM_IMUX32_1",
    "BRAM_FIFO18_WRCOUNT9",
    "BRAM_NE4BEG3_0",
    "BRAM_FIFO36_INJECTSBITERR",
    "BRAM_IMUX_ADDRBWRADDRU8",
    "BRAM_IMUX24_UTURN_2",
    "BRAM_LOGIC_OUTS_B6_0",
    "BRAM_NE4BEG0_4",
    "BRAM_RAMB18_RSTRAMB",
    "BRAM_RAMB18_DIADI8",
    "BRAM_WW4END2_0",
    "BRAM_RAMB18_WEA2",
    "BRAM_IMUX3_0",
    "BRAM_IMUX12_1",
    "BRAM_IMUX_ADDRBWRADDRL15",
    "BRAM_IMUX31_UTURN_4",
    "BRAM_FIFO18_DIADI4",
    "BRAM_FIFO36_TSTCNT2",
    "BRAM_FIFO36_DIADIU13",
    "BRAM_ADDRBWRADDRU0",
    "BRAM_IMUX21_UTURN_0",
    "BRAM_ADDRBWRADDRL9",
    "BRAM_BLOCK_OUTS_L_B1_3",
    "BRAM_LOGIC_OUTS_B17_1",
    "BRAM_FIFO36_TSTRDCNTOFF",
    "BRAM_ADDRBWRADDRU12",
    "BRAM_SW4END2_0",
    "BRAM_NE2A3_4",
    "BRAM_EE4B0_1",
    "BRAM_UTURN_ADDRBWRADDRL12",
    "BRAM_SW4A0_0",
    "BRAM_IMUX16_UTURN_3",
    "BRAM_RAMB18_DIADI4",
    "BRAM_LOGIC_OUTS_B8_2",
    "BRAM_FIFO36_DOBDOL1",
    "BRAM_IMUX19_4",
    "BRAM_CASCINBOT_ADDRBWRADDRU13",
    "BRAM_WW4A1_1",
    "BRAM_FIFO36_DOPBDOPL1",
    "BRAM_SE4C3_0",
    "BRAM_IMUX27_UTURN_2",
    "BRAM_IMUX32_UTURN_1",
    "BRAM_UTURN_ADDRARDADDRL8",
    "BRAM_IMUX_ADDRARDADDRU6",
    "BRAM_EE4C2_0",
    "BRAM_BLOCK_OUTS_L_B1_0",
    "BRAM_IMUX33_UTURN_3",
    "BRAM_LOGIC_OUTS_B0_4",
    "BRAM_FIFO18_DOADO11",
    "BRAM_FIFO36_ADDRBWRADDRL15",
    "BRAM_RAMB18_DOADO1",
    "BRAM_IMUX41_1",
    "BRAM_BYP0_3",
    "BRAM_WW2END1_4",
    "BRAM_RAMB18_DOPBDOP1",
    "BRAM_FIFO36_ECCPARITY3",
    "BRAM_UTURN_ADDRARDADDRL15",
    "BRAM_IMUX14_3",
    "BRAM_EE2A3_4",
    "BRAM_UTURN_ADDRARDADDRU1",
    "BRAM_FIFO36_DOADOU13",
    "BRAM_IMUX0_1",
    "BRAM_IMUX15_3",
    "BRAM_RAMB18_DOBDO5",
    "BRAM_FIFO36_TSTWROS10",
    "BRAM_LOGIC_OUTS_B8_1",
    "BRAM_SW2A3_2",
    "BRAM_ADDRARDADDRU4",
    "BRAM_IMUX27_UTURN_0",
    "BRAM_IMUX25_3",
    "BRAM_FIFO36_DIADIL0",
    "BRAM_CASCINTOP_ADDRARDADDRU4",
    "BRAM_FIFO36_DOADOU7",
    "BRAM_EE2BEG3_2",
    "BRAM_RAMB18_DOADO6",
    "BRAM_IMUX7_UTURN_0",
    "BRAM_EE2A1_0",
    "BRAM_LOGIC_OUTS_B14_1",
    "BRAM_FIFO36_DOADOU15",
    "BRAM_IMUX35_UTURN_0",
    "BRAM_CASCOUT_ADDRARDADDRU6",
    "BRAM_FAN0_1",
    "BRAM_LOGIC_OUTS_B6_2",
    "BRAM_WW2A3_2",
    "BRAM_FIFO36_ADDRBWRADDRL14",
    "BRAM_ADDRARDADDRL12",
    "BRAM_IMUX5_3",
    "BRAM_LH7_3",
    "BRAM_NW2A2_0",
    "BRAM_WW4A3_3",
    "BRAM_RAMB18_DIADI9",
    "BRAM_ER1BEG3_3",
    "BRAM_IMUX20_0",
    "BRAM_ER1BEG3_2",
    "BRAM_LOGIC_OUTS_B6_4",
    "BRAM_ER1BEG0_2",
    "BRAM_RAMB18_DOBDO12",
    "BRAM_SE2A0_4",
    "BRAM_IMUX26_1",
    "BRAM_CASCINTOP_ADDRARDADDRU8",
    "BRAM_EE2BEG2_4",
    "BRAM_IMUX32_UTURN_3",
    "BRAM_IMUX_ADDRARDADDRL4",
    "BRAM_IMUX27_0",
    "BRAM_FIFO18_DOADO13",
    "BRAM_NW2A1_1",
    "BRAM_RAMB18_WEBWE4",
    "BRAM_UTURN_ADDRBWRADDRU13",
    "BRAM_IMUX9_0",
    "BRAM_LH9_2",
    "BRAM_FIFO36_REGCEBU",
    "BRAM_ADDRBWRADDRU5",
    "BRAM_PMVBRAM_SELECT2",
    "BRAM_FIFO36_ADDRARDADDRL5",
    "BRAM_SW4A1_0",
    "BRAM_FAN7_1",
    "BRAM_ER1BEG0_3",
    "BRAM_IMUX42_UTURN_2",
    "BRAM_NW4END2_1",
    "BRAM_IMUX30_UTURN_3",
    "BRAM_IMUX13_UTURN_1",
    "BRAM_IMUX1_3",
    "BRAM_FIFO36_TSTCNT4",
    "BRAM_NW4A1_4",
    "BRAM_CASCOUT_ADDRARDADDRU3",
    "BRAM_SW4END1_3",
    "BRAM_CASCINTOP_ADDRARDADDRU5",
    "BRAM_IMUX12_UTURN_3",
    "BRAM_LOGIC_OUTS_B6_1",
    "BRAM_CTRL0_2",
    "BRAM_FIFO36_ADDRARDADDRU8",
    "BRAM_IMUX17_UTURN_3",
    "BRAM_SE4C2_3",
    "BRAM_FIFO36_DIADIU7",
    "BRAM_EE4A2_1",
    "BRAM_EE2A2_3",
    "BRAM_WW2END3_4",
    "BRAM_EE4C0_2",
    "BRAM_FIFO36_DBITERR",
    "BRAM_FIFO36_TSTOUT3",
    "BRAM_CASCINBOT_ADDRARDADDRU11",
    "BRAM_UTURN_ADDRARDADDRU8",
    "BRAM_IMUX43_2",
    "BRAM_FIFO18_DIBDI0",
    "BRAM_FIFO18_WRCOUNT4",
    "BRAM_LH6_0",
    "BRAM_FIFO36_RSTRAMARSTRAMU",
    "BRAM_IMUX38_1",
    "BRAM_FIFO18_DIADI8",
    "BRAM_FIFO36_CLKBWRCLKL",
    "BRAM_IMUX12_UTURN_4",
    "BRAM_IMUX_ADDRARDADDRL3",
    "BRAM_WW4A1_4",
    "BRAM_IMUX15_UTURN_2",
    "BRAM_FIFO18_ALMOSTEMPTY",
    "BRAM_FIFO18_DOPADOP0",
    "BRAM_WW2END2_2",
    "BRAM_FAN3_3",
    "BRAM_IMUX4_3",
    "BRAM_CASCINTOP_ADDRBWRADDRU12",
    "BRAM_RAMB18_DOBDO10",
    "BRAM_FIFO36_ADDRARDADDRL8",
    "BRAM_WR1END2_1",
    "BRAM_IMUX27_4",
    "BRAM_IMUX11_UTURN_3",
    "BRAM_IMUX_ADDRBWRADDRU5",
    "BRAM_CLK1_1",
    "BRAM_ER1BEG1_2",
    "BRAM_FAN3_4",
    "BRAM_SE4BEG2_1",
    "BRAM_IMUX39_UTURN_4",
    "BRAM_IMUX47_1",
    "BRAM_FIFO36_DOBDOL14",
    "BRAM_LOGIC_OUTS_B5_4",
    "BRAM_IMUX45_0",
    "BRAM_FIFO36_CLKBWRCLKU",
    "BRAM_IMUX44_3",
    "BRAM_LOGIC_OUTS_B9_2",
    "BRAM_FIFO36_DOADOL11",
    "BRAM_FIFO18_DOADO9",
    "BRAM_WW4B3_3",
    "BRAM_ADDRARDADDRL2",
    "BRAM_IMUX43_4",
    "BRAM_RAMB18_WEA1",
    "BRAM_FIFO36_DIBDIL8",
    "BRAM_IMUX_ADDRBWRADDRU0",
    "BRAM_NW4END3_4",
    "BRAM_FIFO18_RDCOUNT5",
    "BRAM_NW2A3_0",
    "BRAM_LOGIC_OUTS_B11_3",
    "BRAM_FIFO36_WEAL2",
    "BRAM_NW4A0_1",
    "BRAM_RAMB18_DOADO5",
    "BRAM_EE4C1_1",
    "BRAM_FIFO36_DOBDOL15",
    "BRAM_SE2A0_1",
    "BRAM_RAMB18_DIBDI1",
    "BRAM_BLOCK_OUTS_L_B0_3",
    "BRAM_NE4BEG1_3",
    "BRAM_WW4B3_2",
    "BRAM_FIFO18_DOADO1",
    "BRAM_IMUX6_3",
    "BRAM_IMUX34_UTURN_1",
    "BRAM_FIFO36_ADDRARDADDRL1",
    "BRAM_FIFO18_DIPBDIP1",
    "BRAM_ADDRARDADDRU1",
    "BRAM_SE4BEG1_3",
    "BRAM_IMUX0_0",
    "BRAM_CASCINBOT_ADDRBWRADDRU6",
    "BRAM_WW4A2_3",
    "BRAM_LOGIC_OUTS_B17_2",
    "BRAM_CASCINBOT_ADDRBWRADDRU10",
    "BRAM_WW4A3_2",
    "BRAM_NW4END0_3",
    "BRAM_FIFO18_DOBDO14",
    "BRAM_WR1END1_4",
    "BRAM_NE4BEG2_4",
    "BRAM_FIFO36_DOBDOL8",
    "BRAM_WW4B0_2",
    "BRAM_LOGIC_OUTS_B20_4",
    "BRAM_WW2A0_4",
    "BRAM_FIFO36_ECCPARITY2",
    "BRAM_ADDRARDADDRU0",
    "BRAM_RAMB18_RDCOUNT1",
    "BRAM_IMUX43_0",
    "BRAM_IMUX20_UTURN_0",
    "BRAM_NW4END2_4",
    "BRAM_WW4C1_1",
    "BRAM_UTURN_ADDRBWRADDRU6",
    "BRAM_LOGIC_OUTS_B21_4",
    "BRAM_FIFO36_WRCOUNT5",
    "BRAM_FIFO36_TSTRDOS5",
    "BRAM_IMUX3_4",
    "BRAM_IMUX_ADDRARDADDRL13",
    "BRAM_SW4A1_1",
    "BRAM_FIFO36_ADDRARDADDRU9",
    "BRAM_IMUX17_3",
    "BRAM_FIFO18_ADDRBWRADDR9",
    "BRAM_PMVBRAM_SELECT1",
    "BRAM_LOGIC_OUTS_B21_0",
    "BRAM_EE4BEG3_1",
    "BRAM_LH6_4",
    "BRAM_BLOCK_OUTS_L_B3_2",
    "BRAM_FIFO36_CASCADEINB",
    "BRAM_EL1BEG2_0",
    "BRAM_BYP4_2",
    "BRAM_IMUX5_UTURN_0",
    "BRAM_ADDRBWRADDRL8",
    "BRAM_LH6_1",
    "BRAM_IMUX40_3",
    "BRAM_FIFO36_RSTREGARSTREGU",
    "BRAM_IMUX28_UTURN_2",
    "BRAM_FIFO18_CLKARDCLK",
    "BRAM_RAMB18_WRCOUNT10",
    "BRAM_SW4END1_0",
    "BRAM_EE4A1_2",
    "BRAM_SW4END0_2",
    "BRAM_IMUX_ADDRBWRADDRU7",
    "BRAM_UTURN_ADDRBWRADDRL4",
    "BRAM_NE4C0_0",
    "BRAM_FIFO18_DIADI13",
    "BRAM_CLK0_1",
    "BRAM_LH7_1",
    "BRAM_IMUX11_UTURN_4",
    "BRAM_FAN3_0",
    "BRAM_IMUX0_UTURN_2",
    "BRAM_UTURN_ADDRBWRADDRU11",
    "BRAM_FIFO36_WEAL0",
    "BRAM_SW2A3_1",
    "BRAM_LH12_2",
    "BRAM_FAN0_0",
    "BRAM_SW2A2_3",
    "BRAM_LOGIC_OUTS_B15_2",
    "BRAM_NW4END2_0",
    "BRAM_IMUX36_UTURN_3",
    "BRAM_FIFO18_ENARDEN",
    "BRAM_SE4BEG0_1",
    "BRAM_IMUX40_UTURN_2",
    "BRAM_FIFO18_DIADI12",
    "BRAM_FIFO36_ADDRBWRADDRL11",
    "BRAM_SE2A1_4",
    "BRAM_EE4A3_4",
    "BRAM_LH1_2",
    "BRAM_EE4C2_3",
    "BRAM_IMUX8_4",
    "BRAM_IMUX42_UTURN_4",
    "BRAM_IMUX_ADDRARDADDRU4",
    "BRAM_RAMB18_RSTREGB",
    "BRAM_LOGIC_OUTS_B5_1",
    "BRAM_LOGIC_OUTS_B11_2",
    "BRAM_UTURN_ADDRARDADDRU12",
    "BRAM_SW4A2_0",
    "BRAM_FIFO36_RDCOUNT8",
    "BRAM_IMUX23_1",
    "BRAM_FIFO36_TSTOUT4",
    "BRAM_FIFO36_DIPBDIPU1",
    "BRAM_NE2A1_2",
    "BRAM_RAMB18_DIADI7",
    "BRAM_FIFO36_ADDRBWRADDRU10",
    "BRAM_FIFO18_DIADI14",
    "BRAM_WW4A0_4",
    "BRAM_EE4B0_4",
    "BRAM_LOGIC_OUTS_B3_4",
    "BRAM_IMUX44_UTURN_0",
    "BRAM_WW4B2_2",
    "BRAM_IMUX9_UTURN_1",
    "BRAM_IMUX37_UTURN_1",
    "BRAM_WW4A1_2",
    "BRAM_EL1BEG0_2",
    "BRAM_WR1END2_4",
    "BRAM_NW2A3_4",
    "BRAM_BYP2_2",
    "BRAM_IMUX43_UTURN_3",
    "BRAM_EE2BEG0_3",
    "BRAM_IMUX8_UTURN_2",
    "BRAM_FIFO36_DOBDOU11",
    "BRAM_IMUX35_3",
    "BRAM_FIFO36_DIADIL11",
    "BRAM_IMUX29_1",
    "BRAM_SW2A1_4",
    "BRAM_IMUX38_UTURN_4",
    "BRAM_EE4A2_0",
    "BRAM_IMUX21_3",
    "BRAM_EL1BEG0_4",
    "BRAM_FIFO36_TSTWROS8",
    "BRAM_RAMB18_DOBDO4",
    "BRAM_RAMB18_ADDRARDADDR1",
    "BRAM_NE4BEG3_3",
    "BRAM_IMUX10_2",
    "BRAM_LOGIC_OUTS_B13_1",
    "BRAM_RAMB18_ENARDEN",
    "BRAM_IMUX27_3",
    "BRAM_RAMB18_ADDRBWRADDR1",
    "BRAM_LOGIC_OUTS_B23_3",
    "BRAM_FIFO36_DIADIL12",
    "BRAM_ADDRARDADDRU7",
    "BRAM_IMUX18_1",
    "BRAM_FIFO36_DIBDIU1",
    "BRAM_IMUX12_UTURN_2",
    "BRAM_EE2A3_1",
    "BRAM_IMUX29_UTURN_3",
    "BRAM_RAMB18_DOBDO2",
    "BRAM_FAN5_1",
    "BRAM_RAMB18_DIADI6",
    "BRAM_WW4B1_2",
    "BRAM_SW4END2_3",
    "BRAM_IMUX_ADDRARDADDRL1",
    "BRAM_EE4BEG2_4",
    "BRAM_IMUX17_UTURN_0",
    "BRAM_RAMB18_REGCLKARDRCLK",
    "BRAM_CTRL1_2",
    "BRAM_CASCOUT_ADDRARDADDRU2",
    "BRAM_NW2A0_4",
    "BRAM_LH5_4",
    "BRAM_IMUX10_UTURN_3",
    "BRAM_FIFO18_RDCOUNT11",
    "BRAM_EE4B1_4",
    "BRAM_CASCOUT_ADDRARDADDRU0",
    "BRAM_FIFO36_RSTRAMBL",
    "BRAM_WW2END0_4",
    "BRAM_FIFO36_WEBWEU6",
    "BRAM_IMUX31_UTURN_2",
    "BRAM_IMUX12_3",
    "BRAM_BLOCK_OUTS_L_B2_4",
    "BRAM_RAMB18_WEBWE2",
    "BRAM_RAMB18_WRCOUNT5",
    "BRAM_SE4C0_4",
    "BRAM_FIFO36_DOBDOL11",
    "BRAM_SE2A3_2",
    "BRAM_FIFO36_WEBWEL2",
    "BRAM_FIFO36_DOADOL4",
    "BRAM_IMUX3_2",
    "BRAM_FIFO36_ADDRBWRADDRL6",
    "BRAM_FIFO36_RDCOUNT3",
    "BRAM_SW2A3_4",
    "BRAM_RAMB18_WEBWE6",
    "BRAM_RAMB18_DOBDO11",
    "BRAM_RAMB18_ADDRARDADDR8",
    "BRAM_NE2A2_4",
    "BRAM_IMUX12_UTURN_1",
    "BRAM_FIFO36_DOBDOU5",
    "BRAM_IMUX25_2",
    "BRAM_RAMB18_WRCOUNT9",
    "BRAM_IMUX15_4",
    "BRAM_LH2_2",
    "BRAM_UTURN_ADDRBWRADDRL15",
    "BRAM_IMUX33_0",
    "BRAM_CASCINBOT_ADDRARDADDRU7",
    "BRAM_WW4A2_1",
    "BRAM_LOGIC_OUTS_B21_1",
    "BRAM_SE2A0_2",
    "BRAM_IMUX3_UTURN_1",
    "BRAM_FIFO36_ADDRARDADDRL9",
    "BRAM_IMUX13_UTURN_3",
    "BRAM_IMUX_ADDRBWRADDRL7",
    "BRAM_IMUX7_UTURN_4",
    "BRAM_WR1END3_2",
    "BRAM_FIFO18_DIADI2",
    "BRAM_RAMB18_WRCOUNT6",
    "BRAM_WW2END3_1",
    "BRAM_FIFO18_ADDRARDADDR9",
    "BRAM_FIFO36_DOBDOL5",
    "BRAM_IMUX36_3",
    "BRAM_RAMB18_RDCOUNT8",
    "BRAM_EE2BEG3_4",
    "BRAM_ER1BEG3_0",
    "BRAM_CTRL0_0",
    "BRAM_SE4C2_0",
    "BRAM_FIFO18_ADDRARDADDR6",
    "BRAM_IMUX6_4",
    "BRAM_IMUX4_1",
    "BRAM_LOGIC_OUTS_B7_3",
    "BRAM_FIFO36_ADDRARDADDRL13",
    "BRAM_IMUX45_UTURN_2",
    "BRAM_IMUX10_0",
    "BRAM_WL1END3_3",
    "BRAM_IMUX24_4",
    "BRAM_FIFO18_REGCLKARDRCLK",
    "BRAM_WL1END1_0",
    "BRAM_IMUX23_0",
    "BRAM_FIFO36_DOBDOU13",
    "BRAM_IMUX25_1",
    "BRAM_IMUX2_UTURN_3",
    "BRAM_FIFO36_DIADIU15",
    "BRAM_FIFO36_ALMOSTFULL",
    "BRAM_FIFO18_ADDRARDADDR5",
    "BRAM_IMUX_ADDRBWRADDRL11",
    "BRAM_FIFO36_DOBDOU2",
    "BRAM_FIFO36_TSTIN3",
    "BRAM_IMUX19_UTURN_3",
    "BRAM_FIFO18_DOBDO12",
    "BRAM_LH3_3",
    "BRAM_FIFO36_ADDRBWRADDRU8",
    "BRAM_FIFO18_DIADI10",
    "BRAM_LH11_3",
    "BRAM_IMUX43_3",
    "BRAM_RAMB18_ADDRBWRADDR13",
    "BRAM_IMUX22_3",
    "BRAM_IMUX23_3",
    "BRAM_LH12_0",
    "BRAM_FIFO36_WEBWEU3",
    "BRAM_IMUX16_UTURN_1",
    "BRAM_IMUX37_UTURN_2",
    "BRAM_FIFO36_DOBDOL10",
    "BRAM_RAMB18_RDCOUNT0",
    "BRAM_RAMB18_DIADI1",
    "BRAM_IMUX_ADDRBWRADDRU13",
    "BRAM_CASCINTOP_ADDRBWRADDRU8",
    "BRAM_IMUX18_0",
    "BRAM_LH4_4",
    "BRAM_EE2A0_3",
    "BRAM_FIFO36_WRCOUNT9",
    "BRAM_IMUX2_UTURN_4",
    "BRAM_IMUX_ADDRARDADDRU9",
    "BRAM_IMUX40_UTURN_1",
    "BRAM_CTRL0_4",
    "BRAM_FIFO36_ADDRARDADDRU1",
    "BRAM_EE2BEG2_0",
    "BRAM_IMUX8_2",
    "BRAM_IMUX38_2",
    "BRAM_RAMB18_DOADO11",
    "BRAM_FIFO36_DIPADIPU0",
    "BRAM_IMUX15_1",
    "BRAM_IMUX11_UTURN_2",
    "BRAM_FIFO36_DIBDIL15",
    "BRAM_SE2A2_1",
    "BRAM_FAN4_3",
    "BRAM_FIFO36_DIADIL2",
    "BRAM_FIFO18_DIADI1",
    "BRAM_FIFO18_DOADO7",
    "BRAM_RAMB18_WRERR",
    "BRAM_FIFO36_DIPBDIPL1",
    "BRAM_FIFO36_ADDRBWRADDRU14",
    "BRAM_IMUX36_UTURN_4",
    "BRAM_SW2A0_0",
    "BRAM_CASCOUT_ADDRARDADDRU5",
    "BRAM_WW4END0_1",
    "BRAM_IMUX27_2",
    "BRAM_FIFO18_DIBDI2",
    "BRAM_FIFO36_DOPADOPU0",
    "BRAM_CASCINTOP_ADDRBWRADDRU3",
    "BRAM_WW4B1_3",
    "BRAM_FIFO36_RDCOUNT6",
    "BRAM_FIFO18_REGCEB",
    "BRAM_FIFO18_RDCOUNT9",
    "BRAM_FIFO36_DOBDOL13",
    "BRAM_CASCOUT_ADDRBWRADDRU7",
    "BRAM_CASCINBOT_ADDRBWRADDRU5",
    "BRAM_ADDRARDADDRU10",
    "BRAM_FIFO18_DIBDI6",
    "BRAM_FIFO36_TSTOFF",
    "BRAM_FIFO18_DOPADOP1",
    "BRAM_FIFO18_DOADO14",
    "BRAM_RAMB18_ADDRARDADDR9",
    "BRAM_FIFO36_DIBDIU5",
    "BRAM_FIFO36_DOADOL8",
    "BRAM_IMUX_ADDRBWRADDRU11",
    "BRAM_FIFO36_DIBDIL5",
    "BRAM_FIFO36_WRCOUNT1",
    "BRAM_MONITOR_P_0",
    "BRAM_EE4BEG2_0",
    "BRAM_FIFO36_TSTCNT9",
    "BRAM_IMUX20_UTURN_1",
    "BRAM_FIFO36_TSTRDOS12",
    "BRAM_LOGIC_OUTS_B11_1",
    "BRAM_EL1BEG1_3",
    "BRAM_FIFO36_RDERR",
    "BRAM_IMUX42_2",
    "BRAM_FAN5_0",
    "BRAM_EE4A0_4",
    "BRAM_NW2A3_3",
    "BRAM_LOGIC_OUTS_B16_1",
    "BRAM_WW4A0_2",
    "BRAM_IMUX1_0",
    "BRAM_EE2A0_4",
    "BRAM_WL1END0_0",
    "BRAM_IMUX8_0",
    "BRAM_RAMB18_ADDRBWRADDR11",
    "BRAM_EE4BEG0_2",
    "BRAM_ADDRARDADDRU5",
    "BRAM_FIFO18_DOADO5",
    "BRAM_FIFO36_DIBDIL1",
    "BRAM_FIFO18_RDCOUNT8",
    "BRAM_EE4A3_0",
    "BRAM_FIFO18_DIBDI7",
    "BRAM_ER1BEG1_1",
    "BRAM_EE4BEG3_4",
    "BRAM_FIFO18_DOPBDOP1",
    "BRAM_IMUX9_UTURN_4",
    "BRAM_IMUX39_0",
    "BRAM_IMUX38_UTURN_0",
    "BRAM_MONITOR_P_3",
    "BRAM_FAN0_3",
    "BRAM_RAMB18_WRCOUNT2",
    "BRAM_IMUX3_UTURN_4",
    "BRAM_IMUX43_UTURN_1",
    "BRAM_CASCOUT_ADDRARDADDRU13",
    "BRAM_NW4END1_3",
    "BRAM_IMUX_ADDRBWRADDRL13",
    "BRAM_EE4B2_0",
    "BRAM_FIFO36_WEAL1",
    "BRAM_FIFO18_DOBDO4",
    "BRAM_FIFO36_REGCLKBL",
    "BRAM_LOGIC_OUTS_B16_4",
    "BRAM_SW4A0_2",
    "BRAM_WL1END1_1",
    "BRAM_FIFO36_DOPBDOPU0",
    "BRAM_UTURN_ADDRARDADDRL14",
    "BRAM_BLOCK_OUTS_L_B2_3",
    "BRAM_EE2A2_1",
    "BRAM_NE2A0_0",
    "BRAM_RAMB18_DIBDI10",
    "BRAM_LOGIC_OUTS_B1_2",
    "BRAM_FIFO18_RSTREGB",
    "BRAM_FAN7_4",
    "BRAM_EE4A2_2",
    "BRAM_BLOCK_OUTS_L_B1_4",
    "BRAM_ADDRBWRADDRL4",
    "BRAM_RAMB18_WRCOUNT11",
    "BRAM_WW4END2_3",
    "BRAM_FIFO18_WRCOUNT8",
    "BRAM_WW4END0_4",
    "BRAM_PMVBRAM_O_1",
    "BRAM_CASCINBOT_ADDRARDADDRU10",
    "BRAM_WW4A0_0",
    "BRAM_BYP6_0",
    "BRAM_NE2A0_3",
    "BRAM_FIFO36_DIPADIPL0",
    "BRAM_WR1END3_3",
    "BRAM_WW4END1_1",
    "BRAM_RAMB18_ADDRBWRADDR10",
    "BRAM_FIFO36_DOADOU3",
    "BRAM_SE4BEG3_0",
    "BRAM_CTRL1_1",
    "BRAM_EE4BEG1_4",
    "BRAM_EE2BEG0_0",
    "BRAM_UTURN_ADDRBWRADDRU7",
    "BRAM_FIFO36_TSTCNT1",
    "BRAM_WW4END0_0",
    "BRAM_FIFO18_DOPBDOP0",
    "BRAM_RAMB18_DOADO13",
    "BRAM_RAMB18_DIBDI2",
    "BRAM_EE4B1_1",
    "BRAM_RAMB18_WEA0",
    "BRAM_IMUX32_2",
    "BRAM_EE4BEG2_3",
    "BRAM_ADDRARDADDRL4",
    "BRAM_LOGIC_OUTS_B18_4",
    "BRAM_FIFO18_RDCOUNT0",
    "BRAM_WW2END2_1",
    "BRAM_MONITOR_N_3",
    "BRAM_NE4BEG2_3",
    "BRAM_IMUX2_1",
    "BRAM_FAN0_4",
    "BRAM_IMUX_ADDRARDADDRU5",
    "BRAM_NE2A1_4",
    "BRAM_ADDRBWRADDRL1",
    "BRAM_LOGIC_OUTS_B12_0",
    "BRAM_FIFO36_WEAU3",
    "BRAM_FIFO18_REGCEAREGCE",
    "BRAM_FIFO36_WRCOUNT7",
    "BRAM_NW4A2_0",
    "BRAM_FIFO36_WRERR",
    "BRAM_RAMB18_DOADO9",
    "BRAM_NE2A3_0",
    "BRAM_NW4END3_1",
    "BRAM_WR1END3_1",
    "BRAM_FIFO36_TSTOUT1",
    "BRAM_RAMB18_DIADI14",
    "BRAM_FIFO18_WEBWE7",
    "BRAM_RAMB18_ADDRBWRADDR7",
    "BRAM_LOGIC_OUTS_B15_0",
    "BRAM_IMUX23_4",
    "BRAM_CLK0_3",
    "BRAM_WW4C2_2",
    "BRAM_ADDRARDADDRU3",
    "BRAM_IMUX44_0",
    "BRAM_WW4C0_2",
    "BRAM_IMUX47_2",
    "BRAM_FAN2_4",
    "BRAM_LOGIC_OUTS_B2_1",
    "BRAM_RAMB18_EMPTY",
    "BRAM_IMUX33_UTURN_1",
    "BRAM_EE4C1_2",
    "BRAM_LOGIC_OUTS_B1_0",
    "BRAM_WW4C0_4",
    "BRAM_IMUX43_UTURN_0",
    "BRAM_IMUX47_3",
    "BRAM_SE2A2_2",
    "BRAM_IMUX18_UTURN_3",
    "BRAM_SE4BEG0_2",
    "BRAM_SE2A3_3",
    "BRAM_FIFO36_TSTRDOS6",
    "BRAM_FIFO36_DIADIU0",
    "BRAM_RAMB18_DIPBDIP0",
    "BRAM_FIFO18_WRCOUNT10",
    "BRAM_NW2A0_2",
    "BRAM_IMUX28_UTURN_4",
    "BRAM_MONITOR_P_4",
    "BRAM_ADDRARDADDRL9",
    "BRAM_IMUX22_UTURN_2",
    "BRAM_CASCOUT_ADDRARDADDRU1",
    "BRAM_RAMB18_DIBDI11",
    "BRAM_SW4END2_4",
    "BRAM_CASCINBOT_ADDRARDADDRU1",
    "BRAM_FIFO36_TSTCNT12",
    "BRAM_SE4C3_4",
    "BRAM_CASCINTOP_ADDRBWRADDRU1",
    "BRAM_WW2END2_4",
    "BRAM_BYP3_4",
    "BRAM_IMUX15_UTURN_4",
    "BRAM_FIFO18_DIADI9",
    "BRAM_WL1END0_3",
    "BRAM_BYP0_1",
    "BRAM_UTURN_ADDRARDADDRL6",
    "BRAM_FIFO36_ADDRBWRADDRL9",
    "BRAM_IMUX11_UTURN_0",
    "BRAM_WW2END0_1",
    "BRAM_IMUX_ADDRBWRADDRU12",
    "BRAM_IMUX9_UTURN_2",
    "BRAM_UTURN_ADDRBWRADDRL5",
    "BRAM_FIFO36_TSTWROS12",
    "BRAM_FIFO36_DIADIL6",
    "BRAM_EE4A1_1",
    "BRAM_ADDRBWRADDRU9",
    "BRAM_NW4A3_3",
    "BRAM_EE4C1_3",
    "BRAM_NE2A2_2",
    "BRAM_IMUX30_3",
    "BRAM_IMUX16_1",
    "BRAM_WW4A0_1",
    "BRAM_UTURN_ADDRARDADDRL10",
    "BRAM_CASCOUT_ADDRBWRADDRU6",
    "BRAM_BYP4_4",
    "BRAM_RAMB18_DOADO4",
    "BRAM_FIFO18_DIADI11",
    "BRAM_NE4BEG0_1",
    "BRAM_CASCINBOT_ADDRBWRADDRU0",
    "BRAM_SW4END3_0",
    "BRAM_SE4C2_1",
    "BRAM_BYP2_0",
    "BRAM_RAMB18_ADDRBTIEHIGH0",
    "BRAM_FIFO36_WEBWEL6",
    "BRAM_FIFO36_DOBDOU3",
    "BRAM_LH5_3",
    "BRAM_SE4C3_1",
    "BRAM_BYP7_1",
    "BRAM_WW4C1_2",
    "BRAM_FIFO36_DOBDOL2",
    "BRAM_LH2_0",
    "BRAM_EE2A0_0",
    "BRAM_CASCOUT_ADDRARDADDRU14",
    "BRAM_ADDRARDADDRL5",
    "BRAM_LH2_1",
    "BRAM_IMUX6_2",
    "BRAM_NW4A3_1",
    "BRAM_RAMB18_WEBWE7",
    "BRAM_FIFO36_ADDRBWRADDRL10",
    "BRAM_SW2A2_2",
    "BRAM_ADDRARDADDRL0",
    "BRAM_LOGIC_OUTS_B3_2",
    "BRAM_BYP4_3",
    "BRAM_NW4A3_4",
    "BRAM_RAMB18_DIBDI15",
    "BRAM_FIFO36_ADDRBWRADDRU5",
    "BRAM_LOGIC_OUTS_B22_2",
    "BRAM_UTURN_ADDRARDADDRU0",
    "BRAM_IMUX10_UTURN_2",
    "BRAM_LOGIC_OUTS_B3_0",
    "BRAM_SW4A2_2",
    "BRAM_NW4A1_0",
    "BRAM_UTURN_ADDRBWRADDRU14",
    "BRAM_FIFO18_EMPTY",
    "BRAM_IMUX13_0",
    "BRAM_WW4B1_1",
    "BRAM_WW2END1_2",
    "BRAM_RAMB18_RDCOUNT7",
    "BRAM_WR1END3_4",
    "BRAM_ER1BEG3_4",
    "BRAM_BYP2_3",
    "BRAM_FIFO36_WEBWEL3",
    "BRAM_FIFO36_TSTCNT10",
    "BRAM_IMUX18_UTURN_0",
    "BRAM_WR1END1_3",
    "BRAM_UTURN_ADDRBWRADDRL0",
    "BRAM_IMUX45_3",
    "BRAM_WW2END0_2",
    "BRAM_FIFO36_DIBDIU13",
    "BRAM_LOGIC_OUTS_B15_4",
    "BRAM_BYP1_2",
    "BRAM_EE2A1_2",
    "BRAM_FIFO36_CASCADEOUTB_1",
    "BRAM_CASCOUT_ADDRBWRADDRU0",
    "BRAM_UTURN_ADDRARDADDRU11",
    "BRAM_ADDRBWRADDRL0",
    "BRAM_FIFO36_REGCLKARDRCLKL",
    "BRAM_EL1BEG1_2",
    "BRAM_IMUX41_3",
    "BRAM_RAMB18_ADDRARDADDR7",
    "BRAM_IMUX_ADDRBWRADDRU6",
    "BRAM_CLK0_0",
    "BRAM_IMUX22_UTURN_1",
    "BRAM_FIFO18_DOBDO8",
    "BRAM_UTURN_ADDRARDADDRL9",
    "BRAM_WW4END0_3",
    "BRAM_FIFO36_DIBDIL7",
    "BRAM_FIFO36_ADDRBWRADDRU2",
    "BRAM_BYP5_4",
    "BRAM_UTURN_ADDRBWRADDRL9",
    "BRAM_WW4C1_4",
    "BRAM_EE4BEG0_0",
    "BRAM_ADDRARDADDRL13",
    "BRAM_FIFO36_TSTCNT11",
    "BRAM_LOGIC_OUTS_B16_0",
    "BRAM_IMUX9_3",
    "BRAM_IMUX35_1",
    "BRAM_FIFO36_DIADIU1",
    "BRAM_CASCINBOT_ADDRBWRADDRU11",
    "BRAM_IMUX14_1",
    "BRAM_WL1END0_1",
    "BRAM_FIFO36_DIADIL15",
    "BRAM_EE4BEG2_1",
    "BRAM_EE4A1_4",
    "BRAM_FIFO36_DIBDIU2",
    "BRAM_LOGIC_OUTS_B6_3",
    "BRAM_RAMB18_DOPBDOP0",
    "BRAM_CLK1_4",
    "BRAM_IMUX12_0",
    "BRAM_FIFO36_RSTREGBL",
    "BRAM_FAN1_4",
    "BRAM_IMUX11_2",
    "BRAM_IMUX34_0",
    "BRAM_WW2END2_0",
    "BRAM_IMUX1_UTURN_3",
    "BRAM_IMUX_ADDRARDADDRL0",
    "BRAM_RAMB18_ADDRATIEHIGH0",
    "BRAM_IMUX_ADDRBWRADDRU14",
    "BRAM_NE4BEG0_0",
    "BRAM_IMUX19_UTURN_0",
    "BRAM_SE4C0_0",
    "BRAM_IMUX4_0",
    "BRAM_SW2A3_3",
    "BRAM_IMUX_ADDRBWRADDRU2",
    "BRAM_CASCOUT_ADDRARDADDRU4",
    "BRAM_FIFO36_DOADOU9",
    "BRAM_IMUX_ADDRARDADDRL15",
    "BRAM_CASCINTOP_ADDRBWRADDRU6",
    "BRAM_FIFO36_ADDRARDADDRU10",
    "BRAM_IMUX23_UTURN_3",
    "BRAM_LH8_0",
    "BRAM_FIFO36_WEBWEL1",
    "BRAM_ADDRARDADDRU6",
    "BRAM_RAMB18_ADDRARDADDR11",
    "BRAM_RAMB18_DOADO8",
    "BRAM_FIFO18_ADDRARDADDR10",
    "BRAM_IMUX4_4",
    "BRAM_IMUX3_UTURN_3",
    "BRAM_FIFO18_WEA2",
    "BRAM_IMUX33_UTURN_0",
    "BRAM_ADDRARDADDRL1",
    "BRAM_IMUX4_UTURN_2",
    "BRAM_CASCINTOP_ADDRBWRADDRU9",
    "BRAM_SE4C1_4",
    "BRAM_CASCINTOP_ADDRARDADDRU1",
    "BRAM_LH9_0",
    "BRAM_EE4B2_2",
    "BRAM_WW4END1_0",
    "BRAM_WW4A2_2",
    "BRAM_NW2A2_2",
    "BRAM_IMUX5_1",
    "BRAM_EE4BEG2_2",
    "BRAM_IMUX_ADDRARDADDRU14",
    "BRAM_UTURN_ADDRARDADDRU13",
    "BRAM_RAMB18_RDCOUNT9",
    "BRAM_FIFO36_ECCPARITY0",
    "BRAM_FIFO36_DIADIU8",
    "BRAM_FIFO36_DIBDIU3",
    "BRAM_IMUX22_UTURN_4",
    "BRAM_CASCINTOP_ADDRARDADDRU13",
    "BRAM_WR1END1_0",
    "BRAM_RAMB18_RDERR",
    "BRAM_MONITOR_N_0",
    "BRAM_IMUX39_2",
    "BRAM_FIFO36_ADDRARDADDRL3",
    "BRAM_FIFO36_DOBDOL0",
    "BRAM_IMUX20_2",
    "BRAM_NE4BEG0_2",
    "BRAM_LOGIC_OUTS_B17_3",
    "BRAM_IMUX_ADDRBWRADDRL4",
    "BRAM_IMUX35_0",
    "BRAM_SW4END0_1",
    "BRAM_FIFO36_TSTIN1",
    "BRAM_EE2BEG3_3",
    "BRAM_FIFO36_TSTWROS5",
    "BRAM_SE4BEG1_2",
    "BRAM_RAMB18_RDCOUNT2",
    "BRAM_FIFO18_RSTREGARSTREG",
    "BRAM_IMUX6_1",
    "BRAM_EE4C0_3",
    "BRAM_FIFO18_DOADO4",
    "BRAM_IMUX35_UTURN_4",
    "BRAM_IMUX23_UTURN_1",
    "BRAM_FAN4_2",
    "BRAM_UTURN_ADDRARDADDRU7",
    "BRAM_FIFO36_RDCOUNT1",
    "BRAM_LH5_2",
    "BRAM_FIFO18_ADDRBWRADDR1",
    "BRAM_WW2END1_1",
    "BRAM_EE4C3_3",
    "BRAM_IMUX22_UTURN_0",
    "BRAM_IMUX22_0",
    "BRAM_EE2BEG2_1",
    "BRAM_IMUX7_2",
    "BRAM_FIFO36_TSTWROS1",
    "BRAM_IMUX44_UTURN_1",
    "BRAM_ADDRBWRADDRU11",
    "BRAM_SE4BEG1_0",
    "BRAM_FIFO36_TSTRDOS10",
    "BRAM_FIFO36_WEAU1",
    "BRAM_ADDRBWRADDRL6",
    "BRAM_NE4C2_3",
    "BRAM_IMUX_ADDRARDADDRU3",
    "BRAM_FIFO18_DIBDI8",
    "BRAM_FIFO36_TSTCNT8",
    "BRAM_FIFO36_DIADIL9",
    "BRAM_FIFO36_DIBDIU4",
    "BRAM_FIFO18_DOADO12",
    "BRAM_EE4C2_1",
    "BRAM_ADDRARDADDRL7",
    "BRAM_CASCINTOP_ADDRBWRADDRU5",
    "BRAM_WW4C2_3",
    "BRAM_IMUX35_UTURN_3",
    "BRAM_FIFO18_ENBWREN",
    "BRAM_IMUX32_UTURN_4",
    "BRAM_IMUX27_UTURN_3",
    "BRAM_BYP3_3",
    "BRAM_WW4C1_3",
    "BRAM_IMUX41_2",
    "BRAM_IMUX_ADDRARDADDRU11",
    "BRAM_FIFO36_DOADOL0",
    "BRAM_LOGIC_OUTS_B10_2",
    "BRAM_EL1BEG3_2",
    "BRAM_ADDRBWRADDRU1",
    "BRAM_LOGIC_OUTS_B8_0",
    "BRAM_FIFO36_DOPADOPL1",
    "BRAM_WW4B2_3",
    "BRAM_FIFO36_DIADIU6",
    "BRAM_UTURN_ADDRBWRADDRL10",
    "BRAM_LOGIC_OUTS_B3_1",
    "BRAM_IMUX_ADDRBWRADDRL12",
    "BRAM_FIFO18_RDERR",
    "BRAM_FAN7_0",
    "BRAM_RAMB18_RSTREGARSTREG",
    "BRAM_EE4BEG3_0",
    "BRAM_FIFO36_DOBDOU8",
    "BRAM_RAMB18_ALMOSTEMPTY",
    "BRAM_WW2END3_2",
    "BRAM_LH12_3",
    "BRAM_IMUX5_2",
    "BRAM_LOGIC_OUTS_B14_0",
    "BRAM_LOGIC_OUTS_B1_1",
    "BRAM_IMUX12_2",
    "BRAM_WL1END2_4",
    "BRAM_IMUX46_UTURN_1",
    "BRAM_IMUX39_UTURN_1",
    "BRAM_IMUX25_UTURN_4",
    "BRAM_IMUX7_1",
    "BRAM_NE2A1_1",
    "BRAM_FIFO36_TSTOUT2",
    "BRAM_IMUX2_UTURN_0",
    "BRAM_IMUX5_UTURN_4",
    "BRAM_IMUX41_UTURN_1",
    "BRAM_EE4B3_2",
    "BRAM_IMUX_ADDRARDADDRL10",
    "BRAM_WW4B2_1",
    "BRAM_BYP2_1",
    "BRAM_EE2A1_1",
    "BRAM_IMUX34_UTURN_3",
    "BRAM_FIFO36_ADDRBWRADDRL1",
    "BRAM_LH3_0",
    "BRAM_FIFO18_ADDRBTIEHIGH1",
    "BRAM_IMUX7_4",
    "BRAM_IMUX35_UTURN_2",
    "BRAM_FIFO36_DIADIL13",
    "BRAM_IMUX21_1",
    "BRAM_IMUX24_UTURN_4",
    "BRAM_LOGIC_OUTS_B21_2",
    "BRAM_RAMB18_RDCOUNT4",
    "BRAM_FIFO36_DOADOL3",
    "BRAM_FIFO36_DOPADOPL0",
    "BRAM_FIFO18_REGCLKB",
    "BRAM_FIFO36_WEBWEU7",
    "BRAM_IMUX22_UTURN_3",
    "BRAM_BLOCK_OUTS_L_B3_4",
    "BRAM_EL1BEG0_0",
    "BRAM_EE4C2_4",
    "BRAM_EE2BEG0_1",
    "BRAM_CASCINTOP_ADDRARDADDRU7",
    "BRAM_FIFO36_RDCOUNT4",
    "BRAM_FIFO36_ADDRBWRADDRU0",
    "BRAM_IMUX2_0",
    "BRAM_MONITOR_N_2",
    "BRAM_IMUX_ADDRBWRADDRL5",
    "BRAM_IMUX8_UTURN_4",
    "BRAM_SE4BEG0_4",
    "BRAM_IMUX31_UTURN_1",
    "BRAM_SE2A2_4",
    "BRAM_FIFO36_ADDRBWRADDRL8",
    "BRAM_FIFO36_TSTWROS0",
    "BRAM_IMUX8_1",
    "BRAM_CASCOUT_ADDRBWRADDRU13",
    "BRAM_CASCOUT_ADDRBWRADDRU1",
    "BRAM_FIFO18_ADDRBWRADDR11",
    "BRAM_ADDRARDADDRL11",
    "BRAM_LOGIC_OUTS_B0_1",
    "BRAM_NW4A3_0",
    "BRAM_ER1BEG2_2",
    "BRAM_FIFO36_TSTWROS4",
    "BRAM_EE4C0_0",
    "BRAM_FIFO36_ECCPARITY1",
    "BRAM_IMUX37_UTURN_3",
    "BRAM_LOGIC_OUTS_B20_3",
    "BRAM_ADDRARDADDRU9",
    "BRAM_EE2BEG1_3",
    "BRAM_FAN2_0",
    "BRAM_LOGIC_OUTS_B15_3",
    "BRAM_IMUX30_1",
    "BRAM_CASCINTOP_ADDRBWRADDRU13",
    "BRAM_LOGIC_OUTS_B13_3",
    "BRAM_LOGIC_OUTS_B23_0",
    "BRAM_WW4END1_3",
    "BRAM_IMUX19_1",
    "BRAM_WW2A2_4",
    "BRAM_BYP7_2",
    "BRAM_LH10_4",
    "BRAM_UTURN_ADDRBWRADDRL8",
    "BRAM_RAMB18_ADDRARDADDR0",
    "BRAM_SW4END0_4",
    "BRAM_FIFO36_DIBDIU12",
    "BRAM_LOGIC_OUTS_B0_3",
    "BRAM_IMUX37_UTURN_0",
    "BRAM_IMUX5_4",
    "BRAM_LOGIC_OUTS_B2_3",
    "BRAM_LOGIC_OUTS_B17_0",
    "BRAM_UTURN_ADDRBWRADDRL2",
    "BRAM_IMUX40_2",
    "BRAM_IMUX16_2",
    "BRAM_IMUX28_2",
    "BRAM_RAMB18_DIBDI8",
    "BRAM_ADDRARDADDRU13",
    "BRAM_IMUX_ADDRBWRADDRU9",
    "BRAM_FIFO36_DOBDOL9",
    "BRAM_RAMB18_ADDRARDADDR13",
    "BRAM_IMUX45_1",
    "BRAM_WL1END1_3",
    "BRAM_LOGIC_OUTS_B5_0",
    "BRAM_SE2A1_0",
    "BRAM_IMUX46_UTURN_4",
    "BRAM_IMUX44_4",
    "BRAM_EE4BEG0_1",
    "BRAM_IMUX33_3",
    "BRAM_NW2A2_4",
    "BRAM_IMUX20_UTURN_2",
    "BRAM_UTURN_ADDRARDADDRU14",
    "BRAM_FIFO36_DIBDIL6",
    "BRAM_EE4BEG1_2",
    "BRAM_WW2A2_2",
    "BRAM_IMUX20_UTURN_3",
    "BRAM_CTRL0_1",
    "BRAM_LOGIC_OUTS_B0_0",
    "BRAM_FIFO36_WEBWEL0",
    "BRAM_WW2A3_0",
    "BRAM_IMUX36_1",
    "BRAM_BYP6_4",
    "BRAM_IMUX0_UTURN_1",
    "BRAM_FIFO18_DIBDI5",
    "BRAM_NW4A2_3",
    "BRAM_FIFO36_WRCOUNT10",
    "BRAM_NW4END1_2",
    "BRAM_EE4C0_4",
    "BRAM_IMUX27_UTURN_1",
    "BRAM_FIFO18_DIBDI10",
    "BRAM_RAMB18_RDCOUNT5",
    "BRAM_IMUX37_2",
    "BRAM_RAMB18_DIBDI13",
    "BRAM_SE4BEG0_0",
    "BRAM_FIFO36_DIADIL5",
    "BRAM_FIFO18_WEBWE1",
    "BRAM_IMUX39_1",
    "BRAM_NW4END2_2",
    "BRAM_SE2A1_2",
    "BRAM_BYP7_0",
    "BRAM_BLOCK_OUTS_L_B2_1",
    "BRAM_LH7_2",
    "BRAM_RAMB18_DOADO15",
    "BRAM_NE2A3_3",
    "BRAM_EL1BEG3_0",
    "BRAM_FIFO36_TSTRDOS3",
    "BRAM_WW2A0_3",
    "BRAM_RAMB18_DOADO7",
    "BRAM_RAMB18_DOADO3",
    "BRAM_SW4A2_1",
    "BRAM_FIFO18_RDCOUNT10",
    "BRAM_FIFO18_ADDRATIEHIGH0",
    "BRAM_IMUX26_0",
    "BRAM_FIFO18_DIBDI15",
    "BRAM_LOGIC_OUTS_B9_3",
    "BRAM_WW2A0_2",
    "BRAM_IMUX44_UTURN_4",
    "BRAM_FIFO36_ADDRARDADDRU7",
    "BRAM_IMUX31_1",
    "BRAM_FIFO36_RSTRAMBU",
    "BRAM_BYP3_1",
    "BRAM_RAMB18_DOPADOP1",
    "BRAM_RAMB18_DIADI11",
    "BRAM_IMUX16_4",
    "BRAM_NE4BEG1_2",
    "BRAM_IMUX8_UTURN_3",
    "BRAM_LH10_3",
    "BRAM_CASCOUT_ADDRARDADDRU12",
    "BRAM_IMUX7_UTURN_1",
    "BRAM_IMUX40_0",
    "BRAM_ADDRBWRADDRU14",
    "BRAM_RAMB18_CLKBWRCLK",
    "BRAM_FIFO36_DIBDIU6",
    "BRAM_FIFO18_DIADI15",
    "BRAM_UTURN_ADDRBWRADDRU2",
    "BRAM_NW4END1_4",
    "BRAM_IMUX1_4",
    "BRAM_IMUX_ADDRARDADDRL14",
    "BRAM_WW4END3_0",
    "BRAM_LH3_1",
    "BRAM_WW4A1_0",
    "BRAM_CASCINBOT_ADDRBWRADDRU14",
    "BRAM_IMUX18_3",
    "BRAM_IMUX31_4",
    "BRAM_FIFO36_ADDRARDADDRU11",
    "BRAM_FIFO36_CASCADEOUTA",
    "BRAM_FIFO36_FULL",
    "BRAM_FIFO18_DIPADIP0",
    "BRAM_CASCINBOT_ADDRBWRADDRU9",
    "BRAM_FIFO36_DOADOU0",
    "BRAM_FIFO36_WRCOUNT0",
    "BRAM_CASCINBOT_ADDRBWRADDRU7",
    "BRAM_NE2A0_2",
    "BRAM_FIFO18_DIADI7",
    "BRAM_EE2BEG0_4",
    "BRAM_EE4A0_3",
    "BRAM_FIFO36_DOADOL10",
    "BRAM_BYP4_0",
    "BRAM_WR1END3_0",
    "BRAM_LOGIC_OUTS_B10_4",
    "BRAM_NW4A1_2",
    "BRAM_BLOCK_OUTS_L_B0_1",
    "BRAM_NE4BEG3_1",
    "BRAM_CASCINTOP_ADDRBWRADDRU2",
    "BRAM_LOGIC_OUTS_B5_2",
    "BRAM_WW2A1_4",
    "BRAM_ADDRARDADDRL3",
    "BRAM_EE2A0_2",
    "BRAM_BYP6_3",
    "BRAM_IMUX12_UTURN_0",
    "BRAM_FIFO36_DOADOL13",
    "BRAM_BLOCK_OUTS_L_B3_3",
    "BRAM_IMUX3_3",
    "BRAM_EE4C1_0",
    "BRAM_IMUX0_UTURN_3",
    "BRAM_RAMB18_DOADO14",
    "BRAM_UTURN_ADDRARDADDRL4",
    "BRAM_SW4END3_1",
    "BRAM_FIFO36_CLKARDCLKU",
    "BRAM_IMUX30_2",
    "BRAM_FIFO36_ADDRARDADDRU12",
    "BRAM_NE4C2_0",
    "BRAM_LH3_2",
    "BRAM_EL1BEG2_1",
    "BRAM_RAMB18_WRCOUNT4",
    "BRAM_FIFO36_DIADIU11",
    "BRAM_FIFO36_ADDRBWRADDRL2",
    "BRAM_FIFO36_DOADOL14",
    "BRAM_FIFO36_ENBWRENU",
    "BRAM_WW2A1_1",
    "BRAM_IMUX_ADDRARDADDRU10",
    "BRAM_LOGIC_OUTS_B17_4",
    "BRAM_IMUX45_UTURN_3",
    "BRAM_IMUX29_UTURN_4",
    "BRAM_CASCINBOT_ADDRARDADDRU0",
    "BRAM_RAMB18_WEBWE5",
    "BRAM_IMUX25_UTURN_1",
    "BRAM_CASCINTOP_ADDRARDADDRU9",
    "BRAM_IMUX39_3",
    "BRAM_FIFO36_ADDRARDADDRL15",
    "BRAM_FIFO18_ADDRARDADDR1",
    "BRAM_IMUX18_UTURN_1",
    "BRAM_FAN3_2",
    "BRAM_IMUX37_0",
    "BRAM_RAMB18_ADDRARDADDR12",
    "BRAM_NE4C3_0",
    "BRAM_RAMB18_DIADI12",
    "BRAM_IMUX1_UTURN_2",
    "BRAM_EE2BEG3_1",
    "BRAM_RAMB18_REGCLKB",
    "BRAM_WW4B0_1",
    "BRAM_IMUX21_4",
    "BRAM_SE2A2_3",
    "BRAM_IMUX21_2",
    "BRAM_EE4B1_0",
    "BRAM_EL1BEG3_4",
    "BRAM_IMUX_ADDRARDADDRL12",
    "BRAM_MONITOR_P_1",
    "BRAM_NE4BEG3_4",
    "BRAM_EE4B3_3",
    "BRAM_EE4B0_2",
    "BRAM_SE4C1_2",
    "BRAM_IMUX41_0",
    "BRAM_FIFO18_DOADO15",
    "BRAM_UTURN_ADDRARDADDRU5",
    "BRAM_SW2A3_0",
    "BRAM_EE4C3_0",
    "BRAM_WW4A3_0",
    "BRAM_FAN1_3",
    "BRAM_IMUX37_UTURN_4",
    "BRAM_RAMB18_WEBWE0",
    "BRAM_FIFO18_WEA3",
    "BRAM_ADDRBWRADDRL5",
    "BRAM_SW2A1_2",
    "BRAM_CASCINBOT_ADDRARDADDRU2",
    "BRAM_FIFO36_WRCOUNT3",
    "BRAM_SE2A1_3",
    "BRAM_IMUX39_UTURN_0",
    "BRAM_LH10_1",
    "BRAM_FIFO18_WEBWE5",
    "BRAM_WW2A3_4",
    "BRAM_RAMB18_RDCOUNT6",
    "BRAM_SW4A2_4",
    "BRAM_FAN5_4",
    "BRAM_FIFO18_DIBDI4",
    "BRAM_IMUX35_UTURN_1",
    "BRAM_WW4B1_0",
    "BRAM_IMUX15_UTURN_0",
    "BRAM_IMUX43_UTURN_2",
    "BRAM_SW4END3_3",
    "BRAM_IMUX14_UTURN_0",
    "BRAM_FIFO36_ADDRBWRADDRU11",
    "BRAM_IMUX10_3",
    "BRAM_NW4A1_3",
    "BRAM_RAMB18_DOADO12",
    "BRAM_LOGIC_OUTS_B23_2",
    "BRAM_FIFO36_CASCADEOUTB",
    "BRAM_SE4BEG2_4",
    "BRAM_FIFO36_DIADIU3",
    "BRAM_WW2END0_0",
    "BRAM_ADDRBWRADDRU6",
    "BRAM_EE4A1_0",
    "BRAM_BYP1_3",
    "BRAM_FIFO36_DIBDIL11",
    "BRAM_LH2_4",
    "BRAM_WR1END0_2",
    "BRAM_IMUX24_2",
    "BRAM_FIFO36_ALMOSTEMPTY",
    "BRAM_SW4A3_3",
    "BRAM_SW2A0_1",
    "BRAM_FIFO36_DOADOL7",
    "BRAM_CASCOUT_ADDRBWRADDRU12",
    "BRAM_IMUX41_UTURN_0",
    "BRAM_SE4C2_2",
    "BRAM_LOGIC_OUTS_B13_0",
    "BRAM_FIFO18_WRCOUNT2",
    "BRAM_IMUX39_4",
    "BRAM_FIFO36_DOADOL5",
    "BRAM_FIFO18_ADDRBWRADDR10",
    "BRAM_NE4C2_2",
    "BRAM_CASCOUT_ADDRARDADDRU10",
    "BRAM_LOGIC_OUTS_B7_2",
    "BRAM_NE4C1_0",
    "BRAM_EE4BEG0_4",
    "BRAM_EE4C3_1",
    "BRAM_IMUX42_UTURN_3",
    "BRAM_CLK1_0",
    "BRAM_LOGIC_OUTS_B7_0",
    "BRAM_FAN2_1",
    "BRAM_EE2BEG2_3",
    "BRAM_IMUX_ADDRBWRADDRL6",
    "BRAM_LH9_4",
    "BRAM_FIFO18_WEBWE4",
    "BRAM_FIFO36_DOADOU5",
    "BRAM_FIFO18_WEBWE3",
    "BRAM_NE4C0_3",
    "BRAM_IMUX28_UTURN_0",
    "BRAM_SE4BEG3_3",
    "BRAM_UTURN_ADDRBWRADDRU9",
    "BRAM_FIFO36_DIBDIL4",
    "BRAM_IMUX42_4",
    "BRAM_IMUX0_UTURN_0",
    "BRAM_CLK0_4",
    "BRAM_MONITOR_N_4",
    "BRAM_BLOCK_OUTS_L_B3_0",
    "BRAM_IMUX30_UTURN_2",
    "BRAM_FIFO36_DIPADIPL1",
    "BRAM_LH5_0",
    "BRAM_WW4C3_1",
    "BRAM_CASCOUT_ADDRBWRADDRU10",
    "BRAM_EL1BEG0_3",
    "BRAM_ADDRARDADDRL8",
    "BRAM_IMUX10_UTURN_1",
    "BRAM_SW2A2_4",
    "BRAM_FIFO18_DIBDI9",
    "BRAM_IMUX45_UTURN_4",
    "BRAM_IMUX20_1",
    "BRAM_WW4C0_3",
    "BRAM_ADDRARDADDRU12",
    "BRAM_IMUX37_3",
    "BRAM_FAN0_2",
    "BRAM_SE4C0_1",
    "BRAM_EE4C0_1",
    "BRAM_FIFO36_DOADOU12",
    "BRAM_WW4B1_4",
    "BRAM_IMUX32_UTURN_2",
    "BRAM_NW2A2_1",
    "BRAM_NW4A2_1",
    "BRAM_IMUX19_0",
    "BRAM_BYP0_2",
    "BRAM_NW4A0_3",
    "BRAM_FIFO18_FULL",
    "BRAM_UTURN_ADDRBWRADDRL13",
    "BRAM_WW2END3_0",
    "BRAM_IMUX42_UTURN_1",
    "BRAM_FIFO36_RDCOUNT0",
    "BRAM_IMUX23_UTURN_4",
    "BRAM_CASCOUT_ADDRBWRADDRU4",
    "BRAM_FIFO36_DOADOL15",
    "BRAM_IMUX26_UTURN_3",
    "BRAM_RAMB18_DIADI0",
    "BRAM_EE4BEG3_2",
    "BRAM_RAMB18_DOBDO14",
    "BRAM_WR1END2_2",
    "BRAM_CASCINBOT_ADDRBWRADDRU8",
    "BRAM_EL1BEG2_4",
    "BRAM_IMUX44_UTURN_2",
    "BRAM_WL1END3_2",
    "BRAM_LOGIC_OUTS_B4_2",
    "BRAM_NW4END3_0",
    "BRAM_LH8_4",
    "BRAM_BLOCK_OUTS_L_B3_1",
    "BRAM_EE4BEG1_1",
    "BRAM_IMUX14_UTURN_2",
    "BRAM_EE4BEG0_3",
    "BRAM_EE4B2_3",
    "BRAM_CASCINBOT_ADDRARDADDRU6",
    "BRAM_LH12_4",
    "BRAM_RAMB18_DIBDI6",
    "BRAM_FIFO18_ADDRARDADDR11",
    "BRAM_IMUX14_4",
    "BRAM_FIFO18_DOADO3",
    "BRAM_FIFO36_ADDRARDADDRU14",
    "BRAM_UTURN_ADDRBWRADDRU3",
    "BRAM_RAMB18_WEBWE3",
    "BRAM_RAMB18_DOBDO6",
    "BRAM_RAMB18_DOADO10",
    "BRAM_IMUX34_2",
    "BRAM_FAN3_1",
    "BRAM_FIFO36_WEBWEL5",
    "BRAM_FIFO18_DIBDI1",
    "BRAM_SE2A3_1",
    "BRAM_NE4C1_4",
    "BRAM_RAMB18_ADDRARDADDR5",
    "BRAM_FIFO36_ADDRARDADDRU6",
    "BRAM_IMUX13_2",
    "BRAM_WW2A1_3",
    "BRAM_SW2A0_4",
    "BRAM_NW2A1_4",
    "BRAM_SE4C3_3",
    "BRAM_IMUX23_UTURN_2",
    "BRAM_FIFO18_DOADO10",
    "BRAM_IMUX_ADDRBWRADDRU4",
    "BRAM_FIFO36_INJECTDBITERR",
    "BRAM_CASCINBOT_ADDRARDADDRU9",
    "BRAM_EE2BEG2_2",
    "BRAM_WL1END3_0",
    "BRAM_FIFO36_DOADOL12",
    "BRAM_ER1BEG2_4",
    "BRAM_UTURN_ADDRARDADDRL13",
    "BRAM_IMUX44_UTURN_3",
    "BRAM_IMUX_ADDRBWRADDRL8",
    "BRAM_FIFO36_DOPBDOPU1",
    "BRAM_SW2A1_3",
    "BRAM_NE4BEG2_2",
    "BRAM_WL1END0_2",
    "BRAM_WL1END2_3",
    "BRAM_RAMB18_DOBDO0",
    "BRAM_WW2A3_3",
    "BRAM_NW4A0_2",
    "BRAM_UTURN_ADDRBWRADDRL6",
    "BRAM_BLOCK_OUTS_L_B1_2",
    "BRAM_FIFO36_TSTWRCNTOFF",
    "BRAM_UTURN_ADDRBWRADDRU12",
    "BRAM_FAN6_4",
    "BRAM_ER1BEG2_1",
    "BRAM_FIFO36_ADDRARDADDRU3",
    "BRAM_SE4C1_3",
    "BRAM_WW4END3_2",
    "BRAM_IMUX46_UTURN_0",
    "BRAM_IMUX26_UTURN_0",
    "BRAM_FIFO18_DOADO8",
    "BRAM_ER1BEG2_0",
    "BRAM_IMUX_ADDRARDADDRU13",
    "BRAM_IMUX21_UTURN_3",
    "BRAM_WR1END1_2",
    "BRAM_IMUX0_2",
    "BRAM_IMUX30_UTURN_0",
    "BRAM_RAMB18_ADDRBWRADDR6",
    "BRAM_LOGIC_OUTS_B5_3",
    "BRAM_EE4B1_3",
    "BRAM_FIFO36_DOBDOU4",
    "BRAM_FIFO36_DOBDOL7",
    "BRAM_IMUX17_UTURN_1",
    "BRAM_FIFO18_DOBDO10",
    "BRAM_FIFO18_RDCOUNT4",
    "BRAM_IMUX10_UTURN_0",
    "BRAM_IMUX45_2",
    "BRAM_FIFO36_TSTRDOS11",
    "BRAM_IMUX34_1",
    "BRAM_CLK1_2",
    "BRAM_BYP2_4",
    "BRAM_FIFO18_ADDRBWRADDR3",
    "BRAM_ADDRARDADDRL14",
    "BRAM_WW4A2_0",
    "BRAM_LOGIC_OUTS_B9_0",
    "BRAM_NW4A0_0",
    "BRAM_LOGIC_OUTS_B0_2",
    "BRAM_NE2A1_0",
    "BRAM_NW4END1_1",
    "BRAM_ADDRARDADDRL6",
    "BRAM_FIFO36_TSTIN4",
    "BRAM_FIFO36_DIADIU12",
    "BRAM_UTURN_ADDRARDADDRL3",
    "BRAM_BYP7_4",
    "BRAM_CASCINBOT_ADDRARDADDRU8",
    "BRAM_IMUX0_4",
    "BRAM_IMUX24_1",
    "BRAM_LH1_1",
    "BRAM_SE4BEG1_1",
    "BRAM_IMUX2_4",
    "BRAM_RAMB18_ADDRBWRADDR8",
    "BRAM_IMUX13_UTURN_2",
    "BRAM_RAMB18_DIBDI4",
    "BRAM_IMUX26_3",
    "BRAM_IMUX41_4",
    "BRAM_IMUX38_UTURN_3",
    "BRAM_FIFO18_DIADI6",
    "BRAM_CLK0_2",
    "BRAM_FIFO36_DOADOL1",
    "BRAM_NW2A1_2",
    "BRAM_PMVBRAM_SELECT4",
    "BRAM_IMUX45_UTURN_1",
    "BRAM_IMUX12_4",
    "BRAM_FIFO18_ADDRBWRADDR0",
    "BRAM_FIFO18_ADDRBWRADDR8",
    "BRAM_NE4C3_2",
    "BRAM_IMUX21_UTURN_4",
    "BRAM_LH5_1",
    "BRAM_WW4B2_0",
    "BRAM_UTURN_ADDRARDADDRU4",
    "BRAM_IMUX4_UTURN_1",
    "BRAM_WW2A3_1",
    "BRAM_WW4END2_2",
    "BRAM_LH8_3",
    "BRAM_BLOCK_OUTS_L_B0_2",
    "BRAM_NE4C2_1",
    "BRAM_FIFO18_RDCOUNT1",
    "BRAM_FIFO36_EMPTY",
    "BRAM_FIFO36_DIADIU14",
    "BRAM_FIFO36_DIADIL4",
    "BRAM_RAMB18_DIBDI5",
    "BRAM_IMUX41_UTURN_3",
    "BRAM_ER1BEG0_4",
    "BRAM_FAN1_0",
    "BRAM_FIFO36_TSTIN2",
    "BRAM_FIFO18_WRCOUNT1",
    "BRAM_FIFO18_DOBDO7",
    "BRAM_RAMB18_CLKARDCLK",
    "BRAM_IMUX26_UTURN_1",
    "BRAM_FIFO18_ADDRBTIEHIGH0",
    "BRAM_WW2A2_1",
    "BRAM_NE4C1_1",
    "BRAM_FIFO36_RDCOUNT9",
    "BRAM_IMUX40_1",
    "BRAM_EL1BEG1_0",
    "BRAM_IMUX30_UTURN_1",
    "BRAM_IMUX22_2",
    "BRAM_IMUX8_UTURN_1",
    "BRAM_LOGIC_OUTS_B12_3",
    "BRAM_RAMB18_FULL",
    "BRAM_WW4B3_4",
    "BRAM_EE4A0_1",
    "BRAM_IMUX10_UTURN_4",
    "BRAM_UTURN_ADDRBWRADDRU10",
    "BRAM_WR1END1_1",
    "BRAM_LOGIC_OUTS_B12_2",
    "BRAM_FIFO36_TSTWROS7",
    "BRAM_CASCINBOT_ADDRBWRADDRU3",
    "BRAM_FIFO36_REGCEAREGCEU",
    "BRAM_WW2END2_3",
    "BRAM_NE4BEG1_1",
    "BRAM_IMUX28_UTURN_1",
    "BRAM_SE2A0_0",
    "BRAM_NW2A3_1",
    "BRAM_FIFO18_ADDRBWRADDR6",
    "BRAM_IMUX46_3",
    "BRAM_WW4END0_2",
    "BRAM_ER1BEG1_0",
    "BRAM_UTURN_ADDRBWRADDRL14",
    "BRAM_IMUX17_2",
    "BRAM_IMUX37_4",
    "BRAM_ADDRBWRADDRL2",
    "BRAM_ADDRARDADDRU14",
    "BRAM_SW2A0_2",
    "BRAM_WW4C1_0",
    "BRAM_FIFO36_TSTWROS9",
    "BRAM_CASCINTOP_ADDRBWRADDRU0",
    "BRAM_LOGIC_OUTS_B20_2",
    "BRAM_UTURN_ADDRARDADDRU9",
    "BRAM_FIFO36_DOPADOPU1",
    "BRAM_SW4A1_4",
    "BRAM_LH1_0",
    "BRAM_FIFO36_ADDRBWRADDRL4",
    "BRAM_NW4END0_4",
    "BRAM_WW4B2_4",
    "BRAM_RAMB18_DIPADIP1",
    "BRAM_WW4C3_2",
    "BRAM_FIFO36_ADDRBWRADDRU3",
    "BRAM_WW4B0_0",
    "BRAM_IMUX22_4",
    "BRAM_EE2A2_2",
    "BRAM_ER1BEG1_3",
    "BRAM_FIFO36_DIPBDIPU0",
    "BRAM_WW4END3_1",
    "BRAM_FIFO36_DIADIU4",
    "BRAM_SW4END0_0",
    "BRAM_LH10_2",
    "BRAM_IMUX46_1",
    "BRAM_LOGIC_OUTS_B23_1",
    "BRAM_LOGIC_OUTS_B7_4",
    "BRAM_FIFO18_ALMOSTFULL",
    "BRAM_CASCINTOP_ADDRARDADDRU14",
    "BRAM_CASCINTOP_ADDRBWRADDRU10",
    "BRAM_WW2A0_0",
    "BRAM_LOGIC_OUTS_B4_4",
    "BRAM_FIFO36_DIBDIL9",
    "BRAM_FIFO36_ADDRARDADDRL2",
    "BRAM_LOGIC_OUTS_B19_4",
    "BRAM_BYP3_0",
    "BRAM_CASCOUT_ADDRBWRADDRU2",
    "BRAM_NE2A0_1",
    "BRAM_WW2END0_3",
    "BRAM_LH7_0",
    "BRAM_FIFO36_TSTCNT7",
    "BRAM_EL1BEG0_1",
    "BRAM_IMUX34_4",
    "BRAM_IMUX11_3",
    "BRAM_FIFO36_WEBWEU4",
    "BRAM_FAN5_3",
    "BRAM_IMUX31_UTURN_3",
    "BRAM_IMUX18_4",
    "BRAM_FIFO36_DIBDIL0",
    "BRAM_CLK1_3",
    "BRAM_CASCINBOT_ADDRARDADDRU14",
    "BRAM_FIFO36_SBITERR",
    "BRAM_IMUX10_1",
    "BRAM_FIFO36_DIBDIU8",
    "BRAM_CASCINTOP_ADDRARDADDRU2",
    "BRAM_IMUX20_4",
    "BRAM_LOGIC_OUTS_B21_3",
    "BRAM_FIFO18_DIPBDIP0",
    "BRAM_LH11_2",
    "BRAM_LOGIC_OUTS_B10_3",
    "BRAM_ADDRBWRADDRL11",
    "BRAM_RAMB18_ADDRBTIEHIGH1",
    "BRAM_RAMB18_ADDRBWRADDR5",
    "BRAM_RAMB18_RDCOUNT11",
    "BRAM_NE4C0_2",
    "BRAM_EE2A1_4",
    "BRAM_WW4END2_1",
    "BRAM_LOGIC_OUTS_B11_4",
    "BRAM_IMUX_ADDRBWRADDRU3",
    "BRAM_IMUX47_UTURN_3",
    "BRAM_FIFO18_DOBDO6",
    "BRAM_IMUX24_UTURN_0",
    "BRAM_IMUX21_UTURN_2",
    "BRAM_FIFO36_DOBDOU0",
    "BRAM_RAMB18_WRCOUNT8",
    "BRAM_RAMB18_ADDRBWRADDR0",
    "BRAM_IMUX4_UTURN_4",
    "BRAM_NE2A3_1",
    "BRAM_FIFO36_WRCOUNT12",
    "BRAM_IMUX32_UTURN_0",
    "BRAM_WW4A0_3",
    "BRAM_CASCOUT_ADDRBWRADDRU9",
    "BRAM_UTURN_ADDRARDADDRU6",
    "BRAM_RAMB18_WRCOUNT3",
    "BRAM_RAMB18_DIBDI9",
    "BRAM_FIFO36_ADDRBWRADDRL3",
    "BRAM_IMUX29_4",
    "BRAM_IMUX16_3",
    "BRAM_LOGIC_OUTS_B8_3",
    "BRAM_EE4A0_2",
    "BRAM_FIFO36_TSTRDOS1",
    "BRAM_RAMB18_ADDRARDADDR3",
    "BRAM_FIFO36_ADDRARDADDRU0",
    "BRAM_IMUX25_UTURN_2",
    "BRAM_EE4BEG3_3",
    "BRAM_LH7_4",
    "BRAM_IMUX45_4",
    "BRAM_EE4B1_2",
    "BRAM_UTURN_ADDRARDADDRL0",
    "BRAM_IMUX47_0",
    "BRAM_IMUX34_UTURN_4",
    "BRAM_IMUX25_UTURN_3",
    "BRAM_RAMB18_ADDRARDADDR2",
    "BRAM_FIFO18_ADDRBWRADDR12",
    "BRAM_LOGIC_OUTS_B15_1",
    "BRAM_IMUX_ADDRARDADDRU8",
    "BRAM_EE2A2_4",
    "BRAM_UTURN_ADDRBWRADDRU4",
    "BRAM_UTURN_ADDRBWRADDRU0",
    "BRAM_EE4BEG1_0",
    "BRAM_FAN6_2",
    "BRAM_SW4END1_2",
    "BRAM_FIFO36_ADDRARDADDRU4",
    "BRAM_FIFO36_TSTOUT0",
    "BRAM_FIFO36_DIBDIL13",
    "BRAM_IMUX7_UTURN_2",
    "BRAM_IMUX9_4",
    "BRAM_FIFO36_TSTWROS2",
    "BRAM_WW4END3_3",
    "BRAM_EE2A3_2",
    "BRAM_ADDRBWRADDRL10",
    "BRAM_NW2A1_0",
    "BRAM_NW2A3_2",
    "BRAM_NE2A2_3",
    "BRAM_RAMB18_ALMOSTFULL",
    "BRAM_ER1BEG3_1",
    "BRAM_FIFO36_WRCOUNT11",
    "BRAM_IMUX26_4",
    "BRAM_FIFO18_DOADO0",
    "BRAM_IMUX_ADDRARDADDRL9",
    "BRAM_CASCINTOP_ADDRBWRADDRU7",
    "BRAM_WW4C0_0",
    "BRAM_NE4C0_1",
    "BRAM_FAN6_1",
    "BRAM_BYP1_1",
    "BRAM_FIFO36_RDCOUNT7",
    "BRAM_EE2A0_1",
    "BRAM_IMUX38_0",
    "BRAM_IMUX29_2",
    "BRAM_LOGIC_OUTS_B3_3",
    "BRAM_IMUX36_UTURN_2",
    "BRAM_EE2BEG1_1",
    "BRAM_CASCOUT_ADDRARDADDRU8",
    "BRAM_IMUX47_UTURN_4",
    "BRAM_FIFO18_WEA0",
    "BRAM_RAMB18_ADDRBWRADDR4",
    "BRAM_IMUX33_1",
    "BRAM_BYP5_1",
    "BRAM_LOGIC_OUTS_B14_4",
    "BRAM_FAN5_2",
    "BRAM_LH11_0",
    "BRAM_SE4C1_0",
    "BRAM_IMUX13_UTURN_0",
    "BRAM_IMUX14_2",
    "BRAM_IMUX14_0",
    "BRAM_FIFO18_DOBDO11",
    "BRAM_LOGIC_OUTS_B22_4",
    "BRAM_IMUX1_1",
    "BRAM_IMUX46_UTURN_3",
    "BRAM_IMUX_ADDRARDADDRU7",
    "BRAM_RAMB18_DIADI15",
    "BRAM_IMUX31_2",
    "BRAM_RAMB18_ADDRBWRADDR9",
    "BRAM_FIFO18_DIBDI3",
    "BRAM_FIFO36_RDCOUNT5",
    "BRAM_FIFO36_RDCOUNT11",
    "BRAM_RAMB18_RDCOUNT3",
    "BRAM_IMUX25_0",
    "BRAM_FIFO36_DIBDIU0",
    "BRAM_SW2A1_1",
    "BRAM_RAMB18_RSTRAMARSTRAM",
    "BRAM_NW4A1_1",
    "BRAM_FIFO36_DOBDOU15",
    "BRAM_WR1END0_1",
    "BRAM_LOGIC_OUTS_B22_1",
    "BRAM_CASCOUT_ADDRBWRADDRU14",
    "BRAM_IMUX2_3",
    "BRAM_EE4A0_0",
    "BRAM_IMUX26_UTURN_2",
    "BRAM_IMUX5_UTURN_1",
    "BRAM_CASCOUT_ADDRARDADDRU9",
    "BRAM_UTURN_ADDRBWRADDRL1",
    "BRAM_FIFO18_WRCOUNT3",
    "BRAM_FIFO36_DIBDIU14",
    "BRAM_IMUX1_UTURN_4",
    "BRAM_FIFO36_CASCADEINA",
    "BRAM_FIFO36_RSTREGARSTREGL",
    "BRAM_NE4BEG1_4",
    "BRAM_BYP0_4",
    "BRAM_RAMB18_ADDRARDADDR4",
    "BRAM_FIFO36_RDCOUNT12",
    "BRAM_CASCOUT_ADDRBWRADDRU3",
    "BRAM_RAMB18_REGCEB",
    "BRAM_WW4A1_3",
    "BRAM_FIFO36_TSTIN0",
    "BRAM_IMUX29_UTURN_1",
    "BRAM_IMUX17_1",
    "BRAM_RAMB18_WRCOUNT0",
    "BRAM_LOGIC_OUTS_B4_3",
    "BRAM_FIFO36_TSTWROS11",
    "BRAM_FIFO36_ADDRBWRADDRU6",
    "BRAM_CASCOUT_ADDRBWRADDRU5",
    "BRAM_IMUX_ADDRBWRADDRU10",
    "BRAM_FIFO36_ADDRARDADDRL12",
    "BRAM_MONITOR_P_2",
    "BRAM_LOGIC_OUTS_B4_1",
    "BRAM_CASCINTOP_ADDRARDADDRU11",
    "BRAM_RAMB18_DIADI13",
    "BRAM_ADDRBWRADDRU13",
    "BRAM_FIFO18_DIADI3",
    "BRAM_IMUX_ADDRARDADDRL2",
    "BRAM_FIFO18_DOBDO13",
    "BRAM_IMUX19_2",
    "BRAM_IMUX20_UTURN_4",
    "BRAM_WL1END1_2",
    "BRAM_IMUX46_4",
    "BRAM_WW4C2_1",
    "BRAM_FIFO18_WRERR",
    "BRAM_FIFO18_ADDRARDADDR7",
    "BRAM_IMUX6_UTURN_4",
    "BRAM_BYP5_2",
    "BRAM_ER1BEG0_1",
    "BRAM_LOGIC_OUTS_B18_3",
    "BRAM_BYP5_0",
    "BRAM_IMUX39_UTURN_2",
    "BRAM_EE4A2_3",
    "BRAM_ADDRBWRADDRU7",
    "BRAM_FIFO36_ADDRARDADDRU13",
    "BRAM_IMUX10_4",
    "BRAM_CASCOUT_ADDRBWRADDRU8",
    "BRAM_UTURN_ADDRARDADDRL5",
    "BRAM_NW4END0_2",
    "BRAM_NE4C1_2",
    "BRAM_LOGIC_OUTS_B18_2",
    "BRAM_IMUX4_UTURN_3",
    "BRAM_EE4A3_3",
    "BRAM_LH4_1",
    "BRAM_FIFO36_DIBDIU15",
    "BRAM_FIFO36_ENBWRENL",
    "BRAM_FIFO36_TSTCNT0",
    "BRAM_FIFO36_DIADIL7",
    "BRAM_FIFO36_DOADOU10",
    "BRAM_IMUX34_UTURN_2",
    "BRAM_IMUX4_UTURN_0",
    "BRAM_FIFO18_ADDRATIEHIGH1",
    "BRAM_FIFO36_DOBDOU7",
    "BRAM_LOGIC_OUTS_B1_4",
    "BRAM_FIFO36_DIADIU9",
    "BRAM_FIFO36_DOBDOU6",
    "BRAM_FIFO36_WEAU2",
    "BRAM_BYP6_2",
    "BRAM_IMUX13_3",
    "BRAM_EE4A3_2",
    "BRAM_LH4_2",
    "BRAM_WR1END0_3",
    "BRAM_IMUX25_4",
    "BRAM_FAN2_3",
    "BRAM_FIFO18_DIBDI13",
    "BRAM_IMUX_ADDRARDADDRU2",
    "BRAM_EE4C3_2",
    "BRAM_IMUX28_3",
    "BRAM_CTRL1_4",
    "BRAM_FIFO36_WEBWEL7",
    "BRAM_IMUX31_3",
    "BRAM_IMUX24_UTURN_1",
    "BRAM_RAMB18_WRCOUNT1",
    "BRAM_LOGIC_OUTS_B19_1",
    "BRAM_RAMB18_DIADI3",
    "BRAM_RAMB18_DIADI5",
    "BRAM_BYP1_4",
    "BRAM_UTURN_ADDRBWRADDRU8",
    "BRAM_FAN4_1",
    "BRAM_IMUX42_0",
    "BRAM_SW4A0_4",
    "BRAM_IMUX1_2",
    "BRAM_FIFO36_ADDRBWRADDRU4",
    "BRAM_ADDRBWRADDRU8",
    "BRAM_ER1BEG0_0",
    "BRAM_NE4C0_4",
    "BRAM_RAMB18_DIPBDIP1",
    "BRAM_FIFO36_WEBWEL4",
    "BRAM_LOGIC_OUTS_B2_0",
    "BRAM_IMUX35_2",
    "BRAM_CASCOUT_ADDRBWRADDRU11",
    "BRAM_IMUX36_2",
    "BRAM_NW2A0_0",
    "BRAM_IMUX32_4",
    "BRAM_SW4A1_3",
    "BRAM_NE4C3_3",
    "BRAM_FIFO18_DOADO2",
    "BRAM_SW4A3_2",
    "BRAM_UTURN_ADDRARDADDRL1",
    "BRAM_SW4A2_3",
    "BRAM_IMUX18_UTURN_4",
    "BRAM_PMVBRAM_O_2",
    "BRAM_IMUX22_1",
    "BRAM_CASCINBOT_ADDRARDADDRU4",
    "BRAM_LH11_1",
    "BRAM_IMUX_ADDRARDADDRU0",
    "BRAM_IMUX42_3",
    "BRAM_FIFO36_DIBDIU9",
    "BRAM_FIFO36_ECCPARITY5",
    "BRAM_RAMB18_RDCOUNT10",
    "BRAM_FIFO36_DOBDOL3",
    "BRAM_EE2BEG3_0",
    "BRAM_ADDRBWRADDRL3",
    "BRAM_FIFO18_CLKBWRCLK",
    "BRAM_FIFO36_ECCPARITY6",
    "BRAM_FIFO36_DOBDOU1",
    "BRAM_FIFO36_WRCOUNT2",
    "BRAM_FIFO18_ADDRARDADDR2",
    "BRAM_FIFO36_DIBDIU10",
    "BRAM_SE4C1_1",
    "BRAM_SW4END2_1",
    "BRAM_IMUX29_UTURN_2",
    "BRAM_IMUX3_1",
    "BRAM_LH12_1",
    "BRAM_RAMB18_DOPADOP0",
    "BRAM_FIFO36_ENARDENU",
    "BRAM_IMUX19_UTURN_2",
    "BRAM_IMUX14_UTURN_1",
    "BRAM_IMUX24_3",
    "BRAM_SE4C3_2",
    "BRAM_IMUX6_UTURN_3",
    "BRAM_RAMB18_DIADI2",
    "BRAM_FAN4_0",
    "BRAM_EE2BEG0_2",
    "BRAM_IMUX31_0",
    "BRAM_UTURN_ADDRBWRADDRL3",
    "BRAM_WW4B0_4",
    "BRAM_CTRL0_3",
    "BRAM_FIFO36_WRCOUNT6",
    "BRAM_IMUX9_UTURN_0",
    "BRAM_FIFO18_WEBWE0",
    "BRAM_FIFO18_DOBDO1",
    "BRAM_EE2A2_0",
    "BRAM_FAN6_0",
    "BRAM_FIFO18_DOBDO5",
    "BRAM_CASCOUT_ADDRARDADDRU11",
    "BRAM_EE4B0_3",
    "BRAM_IMUX15_0",
    "BRAM_FIFO18_RDCOUNT6",
    "BRAM_UTURN_ADDRARDADDRL2",
    "BRAM_RAMB18_ADDRATIEHIGH1",
    "BRAM_RAMB18_DOADO2",
    "BRAM_CASCINTOP_ADDRARDADDRU3",
    "BRAM_EE4BEG1_3",
    "BRAM_FIFO36_WRCOUNT8",
    "BRAM_CASCINBOT_ADDRARDADDRU13",
    "BRAM_NE4C3_1",
    "BRAM_FIFO18_ADDRBWRADDR13",
    "BRAM_IMUX5_UTURN_3",
    "BRAM_NW2A1_3",
    "BRAM_EE4C1_4",
    "BRAM_FIFO36_TSTRDOS0",
    "BRAM_WW4C3_0",
    "BRAM_FIFO36_TSTCNT5",
    "BRAM_SW2A2_0",
    "BRAM_CASCOUT_ADDRARDADDRU7",
    "BRAM_BYP7_3",
    "BRAM_RAMB18_ENBWREN",
    "BRAM_FIFO36_ADDRBWRADDRU9",
    "BRAM_LOGIC_OUTS_B16_3",
    "BRAM_IMUX_ADDRBWRADDRL2",
    "BRAM_FIFO36_DIBDIU7",
    "BRAM_IMUX6_UTURN_2",
    "BRAM_FIFO18_ADDRARDADDR4",
    "BRAM_EE4B2_4",
    "BRAM_FIFO36_CLKARDCLKL",
    "BRAM_SE4BEG3_4",
    "BRAM_IMUX2_UTURN_2",
    "BRAM_IMUX0_UTURN_4",
    "BRAM_RAMB18_DOBDO9",
    "BRAM_FIFO18_WRCOUNT5",
    "BRAM_BYP4_1",
    "BRAM_FIFO18_WEBWE6",
    "BRAM_EL1BEG2_3",
    "BRAM_IMUX43_UTURN_4",
    "BRAM_NE2A2_0",
    "BRAM_LH6_3",
    "BRAM_FIFO36_ADDRBWRADDRL5",
    "BRAM_IMUX_ADDRBWRADDRL0",
    "BRAM_IMUX11_1",
    "BRAM_IMUX46_0",
    "BRAM_RAMB18_DIBDI0",
    "BRAM_SE4C0_2",
    "BRAM_FIFO36_ADDRBWRADDRL13",
    "BRAM_IMUX17_4",
    "BRAM_FIFO36_DIPBDIPL0",
    "BRAM_EE2BEG1_0",
    "BRAM_ADDRARDADDRU2",
    "BRAM_SE4BEG3_2",
    "BRAM_FIFO36_ADDRBWRADDRL0",
    "BRAM_IMUX40_UTURN_0",
    "BRAM_WW2A2_3",
    "BRAM_IMUX27_UTURN_4",
    "BRAM_FIFO36_ADDRARDADDRU2",
    "BRAM_WW2A1_2",
    "BRAM_SW2A1_0",
    "BRAM_FIFO36_ECCPARITY4",
    "BRAM_FIFO36_ADDRBWRADDRU1",
    "BRAM_SE4BEG3_1",
    "BRAM_IMUX30_0",
    "BRAM_FIFO36_DOADOL9",
    "BRAM_FIFO36_ADDRBWRADDRU7",
    "BRAM_CASCINBOT_ADDRARDADDRU12",
    "BRAM_FIFO36_DIADIU5",
    "BRAM_FIFO18_DOBDO15",
    "BRAM_FIFO36_DOADOL6",
    "BRAM_CASCINTOP_ADDRARDADDRU12",
    "BRAM_IMUX39_UTURN_3",
    "BRAM_WW2A0_1",
    "BRAM_FAN1_1",
    "BRAM_IMUX38_UTURN_2",
    "BRAM_IMUX_ADDRBWRADDRU1",
    "BRAM_IMUX43_1",
    "BRAM_IMUX32_0",
    "BRAM_CASCINBOT_ADDRARDADDRU5",
    "BRAM_FIFO18_ADDRBWRADDR2",
    "BRAM_CASCINTOP_ADDRBWRADDRU14",
    "BRAM_IMUX42_1",
    "BRAM_IMUX23_2",
    "BRAM_LOGIC_OUTS_B19_0",
    "BRAM_IMUX_ADDRBWRADDRL9",
    "BRAM_WW4C0_1",
    "BRAM_NW2A0_1",
    "BRAM_FIFO36_ADDRARDADDRL0",
    "BRAM_IMUX40_UTURN_3",
    "BRAM_FIFO36_RDCOUNT10",
    "BRAM_UTURN_ADDRBWRADDRL7",
    "BRAM_RAMB18_DOBDO1",
    "BRAM_IMUX36_UTURN_0",
    "BRAM_FIFO36_ENARDENL",
    "BRAM_PMVBRAM_SELECT3",
    "BRAM_WW4END3_4",
    "BRAM_IMUX44_2",
    "BRAM_IMUX6_UTURN_0",
    "BRAM_SE2A2_0",
    "BRAM_WR1END0_0",
    "BRAM_IMUX13_4",
    "BRAM_IMUX15_UTURN_1",
    "BRAM_FIFO18_WEBWE2",
    "BRAM_NE2A1_3",
    "BRAM_IMUX3_UTURN_0",
    "BRAM_PMVBRAM_ODIV2",
    "BRAM_UTURN_ADDRARDADDRL11",
    "BRAM_UTURN_ADDRBWRADDRU5",
    "BRAM_FIFO36_RSTREGBU",
    "BRAM_IMUX19_3",
    "BRAM_LOGIC_OUTS_B16_2",
    "BRAM_LOGIC_OUTS_B7_1",
    "BRAM_FIFO36_ADDRARDADDRL10",
    "BRAM_LOGIC_OUTS_B11_0",
    "BRAM_SW2A2_1",
    "BRAM_FIFO18_DIBDI12",
    "BRAM_IMUX47_UTURN_2",
    "BRAM_IMUX19_UTURN_1",
    "BRAM_IMUX1_UTURN_0",
    "BRAM_IMUX15_UTURN_3",
    "BRAM_RAMB18_ADDRBWRADDR12",
    "BRAM_SE4C0_3",
    "BRAM_RAMB18_REGCEAREGCE",
    "BRAM_IMUX33_UTURN_4",
    "BRAM_LH1_3",
    "BRAM_SE2A1_1",
    "BRAM_FIFO18_DIADI5",
    "BRAM_WW4A3_1",
    "BRAM_RAMB18_DOBDO3",
    "BRAM_IMUX45_UTURN_0",
    "BRAM_FIFO36_REGCEAREGCEL",
    "BRAM_BLOCK_OUTS_L_B0_4",
    "BRAM_CASCINTOP_ADDRBWRADDRU4",
    "BRAM_LH9_3",
    "BRAM_ADDRARDADDRU11",
    "BRAM_IMUX2_2",
    "BRAM_FIFO18_DIPADIP1",
    "BRAM_LH1_4",
    "BRAM_RAMB18_DOBDO8",
    "BRAM_NW2A0_3",
    "BRAM_FIFO36_ADDRARDADDRL7",
    "BRAM_RAMB18_WRCOUNT7",
    "BRAM_RAMB18_DIADI10",
    "BRAM_IMUX47_UTURN_0",
    "BRAM_PMVBRAM_ODIV2_1",
    "BRAM_WW4END1_4",
    "BRAM_IMUX16_UTURN_4",
    "BRAM_RAMB18_ADDRARDADDR6",
    "BRAM_LOGIC_OUTS_B12_1",
    "BRAM_IMUX36_UTURN_1",
    "BRAM_FIFO36_ADDRARDADDRL6",
    "BRAM_SE4BEG2_3",
    "BRAM_IMUX28_0",
    "BRAM_FIFO18_ADDRARDADDR13",
    "BRAM_BYP6_1",
    "BRAM_IMUX23_UTURN_0",
    "BRAM_IMUX34_3",
    "BRAM_LH6_2",
    "BRAM_IMUX1_UTURN_1",
    "BRAM_IMUX35_4",
    "BRAM_FIFO36_DOBDOU9",
    "BRAM_LOGIC_OUTS_B4_0",
    "BRAM_FIFO18_DIBDI14",
    "BRAM_EE2A3_3",
    "BRAM_FIFO36_DIPADIPU1",
    "BRAM_BYP1_0",
    "BRAM_RAMB18_DIBDI14",
    "BRAM_NW4END3_3",
    "BRAM_FIFO18_WRCOUNT11",
    "BRAM_IMUX33_2",
    "BRAM_FIFO18_ADDRARDADDR8",
    "BRAM_FIFO36_WEAU0",
    "BRAM_FIFO36_DOBDOU10",
    "BRAM_WW4A2_4",
    "BRAM_NW4END2_3",
    "BRAM_NW4A2_4",
    "BRAM_SE2A3_0",
    "BRAM_IMUX17_UTURN_2",
    "BRAM_UTURN_ADDRBWRADDRL11",
    "BRAM_SW4A1_2",
    "BRAM_IMUX30_4",
    "BRAM_RAMB18_DOBDO7",
    "BRAM_FIFO18_RSTRAMARSTRAM",
    "BRAM_LH4_0",
    "BRAM_CTRL1_3",
    "BRAM_LOGIC_OUTS_B13_4",
    "BRAM_WR1END2_3",
    "BRAM_UTURN_ADDRARDADDRL7",
    "BRAM_IMUX24_0",
    "BRAM_IMUX_ADDRARDADDRL11",
    "BRAM_IMUX33_4",
    "BRAM_BLOCK_OUTS_L_B2_2",
    "BRAM_EL1BEG3_1",
    "BRAM_ADDRBWRADDRL7",
    "BRAM_EE4A1_3",
    "BRAM_IMUX41_UTURN_4",
    "BRAM_FIFO18_WRCOUNT6",
    "BRAM_FIFO36_DOBDOL4",
    "BRAM_IMUX46_UTURN_2",
    "BRAM_LOGIC_OUTS_B10_1",
    "BRAM_NE4C2_4",
    "BRAM_UTURN_ADDRBWRADDRU1",
    "BRAM_WW2END3_3",
    "BRAM_BYP5_3",
    "BRAM_FIFO18_ADDRBWRADDR7",
    "BRAM_IMUX27_1",
    "BRAM_SE2A3_4",
    "BRAM_IMUX11_4",
    "BRAM_FIFO18_ADDRARDADDR0",
    "BRAM_FIFO36_DIADIL8",
    "BRAM_IMUX14_UTURN_3",
    "BRAM_MONITOR_N_1",
    "BRAM_FIFO36_WEBWEU5",
    "BRAM_LOGIC_OUTS_B19_3",
    "BRAM_IMUX28_UTURN_3",
    "BRAM_IMUX26_2",
    "BRAM_LOGIC_OUTS_B23_4",
    "BRAM_FIFO36_DOADOU2",
    "BRAM_EE4C2_2",
    "BRAM_LH8_1",
    "BRAM_LOGIC_OUTS_B10_0",
    "BRAM_IMUX_ADDRARDADDRU12",
    "BRAM_FIFO18_DIADI0",
    "BRAM_LH2_3",
    "BRAM_IMUX7_0",
    "BRAM_FIFO36_TSTRDOS2",
    "BRAM_FIFO36_DIBDIL14",
    "BRAM_FIFO36_ADDRARDADDRL14",
    "BRAM_IMUX21_0",
    "BRAM_EE4A2_4",
    "BRAM_WL1END1_4",
    "BRAM_ADDRBWRADDRU4",
    "BRAM_WL1END2_0",
    "BRAM_NW4A3_2",
    "BRAM_FAN7_2",
    "BRAM_IMUX37_1",
    "BRAM_EE4A3_1",
    "BRAM_FIFO36_DOADOU6",
    "BRAM_IMUX13_1",
    "BRAM_LOGIC_OUTS_B2_2",
    "BRAM_SW4A3_1",
    "BRAM_LOGIC_OUTS_B14_3",
    "BRAM_EL1BEG1_4",
    "BRAM_CASCINBOT_ADDRBWRADDRU12",
    "BRAM_CASCINBOT_ADDRARDADDRU3",
    "BRAM_EE4B2_1",
    "BRAM_FIFO36_DIADIU10",
    "BRAM_CASCINTOP_ADDRARDADDRU0",
    "BRAM_IMUX47_4",
    "BRAM_LH10_0",
    "BRAM_RAMB18_WEBWE1",
    "BRAM_ADDRBWRADDRL12",
    "BRAM_IMUX18_2",
    "BRAM_WL1END3_1",
    "BRAM_IMUX_ADDRARDADDRL8",
    "BRAM_IMUX15_2",
    "BRAM_FAN2_2",
    "BRAM_SW4A0_1",
    "BRAM_ADDRARDADDRL10",
    "BRAM_IMUX32_3",
    "BRAM_EE2BEG1_2",
    "BRAM_FIFO36_TSTRDOS7",
    "BRAM_FIFO18_WRCOUNT7",
    "BRAM_PMVBRAM_ODIV4",
    "BRAM_FIFO36_DIADIL14",
    "BRAM_FIFO36_DOPBDOPL0",
    "BRAM_SE4BEG0_3",
    "BRAM_FIFO36_REGCLKARDRCLKU",
    "BRAM_FIFO36_ECCPARITY7",
    "BRAM_FIFO18_ADDRBWRADDR5",
    "BRAM_IMUX40_4",
    "BRAM_WR1END0_4",
    "BRAM_LOGIC_OUTS_B2_4",
    "BRAM_RAMB18_ADDRARDADDR10",
    "BRAM_SE4C2_4",
    "BRAM_WL1END2_1",
    "BRAM_NE4BEG3_2",
    "BRAM_IMUX47_UTURN_1",
    "BRAM_LOGIC_OUTS_B20_0",
    "BRAM_RAMB18_DIBDI12",
    "BRAM_LH3_4",
    "BRAM_IMUX2_UTURN_1",
    "BRAM_SW4END3_4",
    "BRAM_IMUX18_UTURN_2",
    "BRAM_FIFO36_ADDRBWRADDRL7",
    "BRAM_FIFO18_RDCOUNT7",
    "BRAM_IMUX_ADDRARDADDRL6",
    "BRAM_FIFO18_RDCOUNT3",
    "BRAM_IMUX9_2",
    "BRAM_FIFO36_DIBDIL12",
    "BRAM_ADDRBWRADDRL14",
    "BRAM_LOGIC_OUTS_B9_1",
    "BRAM_WW2A1_0",
    "BRAM_FIFO36_WRCOUNT4",
    "BRAM_LOGIC_OUTS_B18_1",
    "BRAM_EE4B0_0",
    "BRAM_WL1END2_2",
    "BRAM_FIFO36_REGCEBL",
    "BRAM_IMUX29_0",
    "BRAM_IMUX13_UTURN_4",
    "BRAM_FIFO36_TSTRDOS8",
    "BRAM_IMUX31_UTURN_0",
    "BRAM_FIFO36_TSTCNT6",
    "BRAM_FAN6_3",
    "BRAM_FIFO18_DOBDO3",
    "BRAM_IMUX44_1",
    "BRAM_FIFO18_ADDRBWRADDR4",
    "BRAM_EE4B3_1",
    "BRAM_NE4C1_3",
    "BRAM_IMUX9_1",
    "BRAM_FIFO36_ADDRARDADDRL11",
    "BRAM_RAMB18_DIPADIP0",
    "BRAM_CTRL1_0",
    "BRAM_WR1END2_0",
    "BRAM_UTURN_ADDRARDADDRU3",
    "BRAM_LOGIC_OUTS_B18_0",
    "BRAM_FIFO36_ADDRARDADDRU5",
    "BRAM_FIFO36_ADDRBWRADDRU12",
    "BRAM_ER1BEG2_3",
    "BRAM_UTURN_ADDRARDADDRU10",
    "BRAM_FIFO18_WRCOUNT0",
    "BRAM_RAMB18_DOADO0",
    "BRAM_FIFO36_TSTCNT3",
    "BRAM_FIFO36_ADDRARDADDRL4",
    "BRAM_SW4A0_3",
    "BRAM_FIFO36_DOBDOL6",
    "BRAM_FIFO18_DOBDO0",
    "BRAM_IMUX17_UTURN_4",
    "BRAM_NE4BEG0_3",
    "BRAM_ADDRBWRADDRL13",
    "BRAM_IMUX8_UTURN_0",
    "BRAM_IMUX5_0",
    "BRAM_WW4C3_4",
    "BRAM_FIFO18_DOBDO9",
    "BRAM_LOGIC_OUTS_B20_1",
    "BRAM_LOGIC_OUTS_B1_3",
    "BRAM_NE2A2_1",
    "BRAM_BLOCK_OUTS_L_B1_1",
    "BRAM_NW4A2_2",
    "BRAM_NW4END3_2",
    "BRAM_SW4END2_2",
    "BRAM_WL1END0_4",
    "BRAM_FIFO36_DOADOU11",
    "BRAM_IMUX4_2",
    "BRAM_FIFO36_DOADOU1",
    "BRAM_EE2A3_0",
    "BRAM_FIFO36_TSTRDOS4",
    "BRAM_WW4C2_0",
    "BRAM_IMUX7_UTURN_3",
    "BRAM_FIFO18_RSTRAMB",
    "BRAM_IMUX33_UTURN_2",
    "BRAM_IMUX_ADDRBWRADDRL1",
    "BRAM_IMUX6_0",
    "BRAM_IMUX40_UTURN_4",
    "BRAM_NE2A0_4",
    "BRAM_RAMB18_DOBDO13",
    "BRAM_FIFO36_DIADIU2",
    "BRAM_FIFO36_DIBDIU11",
    "BRAM_NW4END0_1",
    "BRAM_CASCINBOT_ADDRBWRADDRU2",
    "BRAM_NE4C3_4",
    "BRAM_IMUX16_UTURN_0",
    "BRAM_FIFO36_REGCLKBU",
    "BRAM_FIFO18_DIBDI11",
    "BRAM_FIFO36_WEAL3",
    "BRAM_FIFO18_DOBDO2",
    "BRAM_CASCINTOP_ADDRARDADDRU10",
    "BRAM_EE2BEG1_4",
    "BRAM_IMUX16_0",
    "BRAM_LH9_1",
    "BRAM_EL1BEG2_2",
    "BRAM_FIFO36_ADDRBWRADDRU13",
    "BRAM_FIFO36_DIADIL10",
    "BRAM_IMUX26_UTURN_4",
    "BRAM_IMUX_ADDRBWRADDRL3",
    "BRAM_IMUX6_UTURN_1",
    "BRAM_IMUX38_4",
    "BRAM_FIFO36_TSTBRAMRST",
    "BRAM_ADDRBWRADDRU10",
    "BRAM_WW4B0_3",
    "BRAM_RAMB18_DIBDI3",
    "BRAM_NW4A0_4",
    "BRAM_IMUX8_3",
    "BRAM_RAMB18_WEA3",
    "BRAM_ADDRBWRADDRU2",
    "BRAM_FIFO36_DOADOU4",
    "BRAM_CASCINBOT_ADDRBWRADDRU1",
    "BRAM_FIFO36_DIADIL1",
    "BRAM_IMUX28_4",
    "BRAM_FIFO36_WEBWEU1",
    "BRAM_NE4BEG2_1",
    "BRAM_FIFO36_WEBWEU0",
    "BRAM_SW4A3_4",
    "BRAM_WW4END2_4",
    "BRAM_ADDRBWRADDRU3",
    "BRAM_FIFO36_CASCADEOUTA_1",
    "BRAM_IMUX19_UTURN_4",
    "BRAM_FIFO36_DOADOU8",
    "BRAM_IMUX_ADDRARDADDRL7",
    "BRAM_SW4END3_2",
    "BRAM_FAN7_3",
    "BRAM_LH8_2",
    "BRAM_RAMB18_DOBDO15",
    "BRAM_LOGIC_OUTS_B9_4",
    "BRAM_WW4B3_1",
    "BRAM_IMUX25_UTURN_0",
    "BRAM_CASCINBOT_ADDRBWRADDRU4",
    "BRAM_IMUX38_3",
    "BRAM_IMUX_ADDRARDADDRL5",
    "BRAM_WW4C2_4",
    "BRAM_IMUX11_0",
    "BRAM_EL1BEG3_3",
    "BRAM_FAN1_2",
    "BRAM_FIFO36_DIADIL3",
    "BRAM_NW4END1_0",
    "BRAM_IMUX11_UTURN_1",
    "BRAM_FIFO36_RSTRAMARSTRAMLRST",
    "BRAM_SE4BEG2_0",
    "BRAM_NW4END0_0"
  ],
  "sites": [
    {
      "type": "RAMBFIFO36E1",
      "name": "X0Y0",
      "y_coord": 0,
      "prefix": "RAMB36",
      "x_coord": 0,
      "site_pins": {
        "WRCOUNT1": "BRAM_FIFO36_WRCOUNT1",
        "ADDRBWRADDRU12": "BRAM_FIFO36_ADDRBWRADDRU12",
        "ADDRARDADDRL13": "BRAM_FIFO36_ADDRARDADDRL13",
        "TSTWROS9": "BRAM_FIFO36_TSTWROS9",
        "DIBDI8": "BRAM_FIFO36_DIBDIL4",
        "WRCOUNT12": "BRAM_FIFO36_WRCOUNT12",
        "DOBDO11": "BRAM_FIFO36_DOBDOU5",
        "DOADO28": "BRAM_FIFO36_DOADOL14",
        "WRERR": "BRAM_FIFO36_WRERR",
        "WEBWEU7": "BRAM_FIFO36_WEBWEU7",
        "ADDRBWRADDRU5": "BRAM_FIFO36_ADDRBWRADDRU5",
        "DIADI31": "BRAM_FIFO36_DIADIU15",
        "RDCOUNT4": "BRAM_FIFO36_RDCOUNT4",
        "DIADI9": "BRAM_FIFO36_DIADIU4",
        "DIADI20": "BRAM_FIFO36_DIADIL10",
        "DOADO17": "BRAM_FIFO36_DOADOU8",
        "TSTRDOS6": "BRAM_FIFO36_TSTRDOS6",
        "ADDRBWRADDRL5": "BRAM_FIFO36_ADDRBWRADDRL5",
        "DOADO16": "BRAM_FIFO36_DOADOL8",
        "DOBDO30": "BRAM_FIFO36_DOBDOL15",
        "REGCLKARDRCLKU": "BRAM_FIFO36_REGCLKARDRCLKU",
        "TSTCNT3": "BRAM_FIFO36_TSTCNT3",
        "WRCOUNT0": "BRAM_FIFO36_WRCOUNT0",
        "RDCOUNT7": "BRAM_FIFO36_RDCOUNT7",
        "WEBWEL4": "BRAM_FIFO36_WEBWEL4",
        "DOADO7": "BRAM_FIFO36_DOADOU3",
        "TSTWROS8": "BRAM_FIFO36_TSTWROS8",
        "TSTWROS4": "BRAM_FIFO36_TSTWROS4",
        "ECCPARITY0": "BRAM_FIFO36_ECCPARITY0",
        "WEAL2": "BRAM_FIFO36_WEAL2",
        "ECCPARITY2": "BRAM_FIFO36_ECCPARITY2",
        "ADDRARDADDRU5": "BRAM_FIFO36_ADDRARDADDRU5",
        "TSTCNT7": "BRAM_FIFO36_TSTCNT7",
        "REGCEAREGCEU": "BRAM_FIFO36_REGCEAREGCEU",
        "DOPADOP1": "BRAM_FIFO36_DOPADOPU0",
        "DIADI15": "BRAM_FIFO36_DIADIU7",
        "DOADO1": "BRAM_FIFO36_DOADOU0",
        "DOADO19": "BRAM_FIFO36_DOADOU9",
        "DIBDI20": "BRAM_FIFO36_DIBDIL10",
        "TSTWROS1": "BRAM_FIFO36_TSTWROS1",
        "CASCADEOUTB": "BRAM_FIFO36_CASCADEOUTB",
        "TSTWROS7": "BRAM_FIFO36_TSTWROS7",
        "ADDRBWRADDRU1": "BRAM_FIFO36_ADDRBWRADDRU1",
        "WEBWEL1": "BRAM_FIFO36_WEBWEL1",
        "DIBDI5": "BRAM_FIFO36_DIBDIU2",
        "ADDRARDADDRL12": "BRAM_FIFO36_ADDRARDADDRL12",
        "TSTOFF": "BRAM_FIFO36_TSTOFF",
        "DOPADOP2": "BRAM_FIFO36_DOPADOPL1",
        "FULL": "BRAM_FIFO36_FULL",
        "DOADO25": "BRAM_FIFO36_DOADOU12",
        "DIADI5": "BRAM_FIFO36_DIADIU2",
        "RDCOUNT3": "BRAM_FIFO36_RDCOUNT3",
        "DOBDO28": "BRAM_FIFO36_DOBDOL14",
        "DIADI24": "BRAM_FIFO36_DIADIL12",
        "DOADO24": "BRAM_FIFO36_DOADOL12",
        "TSTCNT4": "BRAM_FIFO36_TSTCNT4",
        "DOADO3": "BRAM_FIFO36_DOADOU1",
        "DOPBDOP0": "BRAM_FIFO36_DOPBDOPL0",
        "TSTCNT11": "BRAM_FIFO36_TSTCNT11",
        "DOBDO29": "BRAM_FIFO36_DOBDOU14",
        "DIBDI2": "BRAM_FIFO36_DIBDIL1",
        "TSTOUT4": "BRAM_FIFO36_TSTOUT4",
        "WEBWEU1": "BRAM_FIFO36_WEBWEU1",
        "DIBDI9": "BRAM_FIFO36_DIBDIU4",
        "WEAL0": "BRAM_FIFO36_WEAL0",
        "DIBDI6": "BRAM_FIFO36_DIBDIL3",
        "DOPBDOP3": "BRAM_FIFO36_DOPBDOPU1",
        "ALMOSTFULL": "BRAM_FIFO36_ALMOSTFULL",
        "DOBDO26": "BRAM_FIFO36_DOBDOL13",
        "ADDRBWRADDRL7": "BRAM_FIFO36_ADDRBWRADDRL7",
        "ADDRARDADDRL11": "BRAM_FIFO36_ADDRARDADDRL11",
        "DIBDI27": "BRAM_FIFO36_DIBDIU13",
        "REGCLKARDRCLKL": "BRAM_FIFO36_REGCLKARDRCLKL",
        "WRCOUNT9": "BRAM_FIFO36_WRCOUNT9",
        "ENARDENL": "BRAM_FIFO36_ENARDENL",
        "DIBDI19": "BRAM_FIFO36_DIBDIU9",
        "CASCADEINB": "BRAM_FIFO36_CASCADEINB",
        "RSTREGBU": "BRAM_FIFO36_RSTREGBU",
        "RDCOUNT10": "BRAM_FIFO36_RDCOUNT10",
        "ALMOSTEMPTY": "BRAM_FIFO36_ALMOSTEMPTY",
        "TSTIN3": "BRAM_FIFO36_TSTIN3",
        "ADDRARDADDRL3": "BRAM_FIFO36_ADDRARDADDRL3",
        "DOADO29": "BRAM_FIFO36_DOADOU14",
        "DOPBDOP1": "BRAM_FIFO36_DOPBDOPU0",
        "TSTCNT2": "BRAM_FIFO36_TSTCNT2",
        "TSTOUT1": "BRAM_FIFO36_TSTOUT1",
        "RSTRAMARSTRAMU": "BRAM_FIFO36_RSTRAMARSTRAMU",
        "INJECTDBITERR": "BRAM_FIFO36_INJECTDBITERR",
        "ADDRBWRADDRL12": "BRAM_FIFO36_ADDRBWRADDRL12",
        "DOBDO16": "BRAM_FIFO36_DOBDOL8",
        "DIBDI15": "BRAM_FIFO36_DIBDIU7",
        "DIPBDIP0": "BRAM_FIFO36_DIPBDIPL0",
        "RSTRAMBU": "BRAM_FIFO36_RSTRAMBU",
        "REGCEBU": "BRAM_FIFO36_REGCEBU",
        "REGCEBL": "BRAM_FIFO36_REGCEBL",
        "RDCOUNT2": "BRAM_FIFO36_RDCOUNT2",
        "DIADI6": "BRAM_FIFO36_DIADIL3",
        "SBITERR": "BRAM_FIFO36_SBITERR",
        "CASCADEOUTA": "BRAM_FIFO36_CASCADEOUTA",
        "RDCOUNT5": "BRAM_FIFO36_RDCOUNT5",
        "ADDRARDADDRL2": "BRAM_FIFO36_ADDRARDADDRL2",
        "ECCPARITY1": "BRAM_FIFO36_ECCPARITY1",
        "TSTIN2": "BRAM_FIFO36_TSTIN2",
        "DOBDO22": "BRAM_FIFO36_DOBDOL11",
        "DOBDO13": "BRAM_FIFO36_DOBDOU6",
        "DOADO11": "BRAM_FIFO36_DOADOU5",
        "DIBDI0": "BRAM_FIFO36_DIBDIL0",
        "ADDRARDADDRL4": "BRAM_FIFO36_ADDRARDADDRL4",
        "DOADO18": "BRAM_FIFO36_DOADOL9",
        "DOBDO3": "BRAM_FIFO36_DOBDOU1",
        "TSTIN0": "BRAM_FIFO36_TSTIN0",
        "WEAU1": "BRAM_FIFO36_WEAU1",
        "DIBDI3": "BRAM_FIFO36_DIBDIU1",
        "TSTBRAMRST": "BRAM_FIFO36_TSTBRAMRST",
        "DOADO12": "BRAM_FIFO36_DOADOL6",
        "DOBDO18": "BRAM_FIFO36_DOBDOL9",
        "DIBDI13": "BRAM_FIFO36_DIBDIU6",
        "DIBDI26": "BRAM_FIFO36_DIBDIL13",
        "CLKBWRCLKU": "BRAM_FIFO36_CLKBWRCLKU",
        "DOBDO12": "BRAM_FIFO36_DOBDOL6",
        "WEAU3": "BRAM_FIFO36_WEAU3",
        "ADDRBWRADDRU11": "BRAM_FIFO36_ADDRBWRADDRU11",
        "CASCADEINA": "BRAM_FIFO36_CASCADEINA",
        "CLKARDCLKU": "BRAM_FIFO36_CLKARDCLKU",
        "TSTWROS10": "BRAM_FIFO36_TSTWROS10",
        "ADDRARDADDRL15": "BRAM_FIFO36_ADDRARDADDRL15",
        "DIPBDIP2": "BRAM_FIFO36_DIPBDIPL1",
        "RSTREGBL": "BRAM_FIFO36_RSTREGBL",
        "TSTWRCNTOFF": "BRAM_FIFO36_TSTWRCNTOFF",
        "ADDRBWRADDRL3": "BRAM_FIFO36_ADDRBWRADDRL3",
        "ADDRBWRADDRU14": "BRAM_FIFO36_ADDRBWRADDRU14",
        "WEBWEU6": "BRAM_FIFO36_WEBWEU6",
        "WRCOUNT11": "BRAM_FIFO36_WRCOUNT11",
        "DBITERR": "BRAM_FIFO36_DBITERR",
        "DIADI16": "BRAM_FIFO36_DIADIL8",
        "DOADO9": "BRAM_FIFO36_DOADOU4",
        "ADDRARDADDRL7": "BRAM_FIFO36_ADDRARDADDRL7",
        "DIADI0": "BRAM_FIFO36_DIADIL0",
        "ENBWRENL": "BRAM_FIFO36_ENBWRENL",
        "TSTCNT10": "BRAM_FIFO36_TSTCNT10",
        "WRCOUNT7": "BRAM_FIFO36_WRCOUNT7",
        "TSTCNT12": "BRAM_FIFO36_TSTCNT12",
        "TSTCNT6": "BRAM_FIFO36_TSTCNT6",
        "DOBDO15": "BRAM_FIFO36_DOBDOU7",
        "WRCOUNT10": "BRAM_FIFO36_WRCOUNT10",
        "ADDRARDADDRU11": "BRAM_FIFO36_ADDRARDADDRU11",
        "ADDRARDADDRU7": "BRAM_FIFO36_ADDRARDADDRU7",
        "RSTRAMBL": "BRAM_FIFO36_RSTRAMBL",
        "DOPADOP3": "BRAM_FIFO36_DOPADOPU1",
        "RDCOUNT11": "BRAM_FIFO36_RDCOUNT11",
        "TSTRDOS11": "BRAM_FIFO36_TSTRDOS11",
        "DIBDI18": "BRAM_FIFO36_DIBDIL9",
        "EMPTY": "BRAM_FIFO36_EMPTY",
        "ECCPARITY5": "BRAM_FIFO36_ECCPARITY5",
        "DIBDI31": "BRAM_FIFO36_DIBDIU15",
        "RDERR": "BRAM_FIFO36_RDERR",
        "DOBDO23": "BRAM_FIFO36_DOBDOU11",
        "DOADO8": "BRAM_FIFO36_DOADOL4",
        "TSTIN4": "BRAM_FIFO36_TSTIN4",
        "RDCOUNT8": "BRAM_FIFO36_RDCOUNT8",
        "DOADO30": "BRAM_FIFO36_DOADOL15",
        "DIBDI12": "BRAM_FIFO36_DIBDIL6",
        "TSTRDOS9": "BRAM_FIFO36_TSTRDOS9",
        "TSTRDOS7": "BRAM_FIFO36_TSTRDOS7",
        "DOBDO21": "BRAM_FIFO36_DOBDOU10",
        "ADDRARDADDRU0": "BRAM_FIFO36_ADDRARDADDRU0",
        "TSTWROS0": "BRAM_FIFO36_TSTWROS0",
        "ADDRARDADDRL1": "BRAM_FIFO36_ADDRARDADDRL1",
        "DIPBDIP1": "BRAM_FIFO36_DIPBDIPU0",
        "ADDRBWRADDRU10": "BRAM_FIFO36_ADDRBWRADDRU10",
        "DOADO23": "BRAM_FIFO36_DOADOU11",
        "ADDRBWRADDRU9": "BRAM_FIFO36_ADDRBWRADDRU9",
        "TSTRDOS1": "BRAM_FIFO36_TSTRDOS1",
        "WEAU0": "BRAM_FIFO36_WEAU0",
        "RSTREGARSTREGL": "BRAM_FIFO36_RSTREGARSTREGL",
        "TSTRDOS2": "BRAM_FIFO36_TSTRDOS2",
        "ENARDENU": "BRAM_FIFO36_ENARDENU",
        "DOADO0": "BRAM_FIFO36_DOADOL0",
        "DOADO13": "BRAM_FIFO36_DOADOU6",
        "DIBDI25": "BRAM_FIFO36_DIBDIU12",
        "ADDRARDADDRU10": "BRAM_FIFO36_ADDRARDADDRU10",
        "ADDRBWRADDRU6": "BRAM_FIFO36_ADDRBWRADDRU6",
        "WRCOUNT8": "BRAM_FIFO36_WRCOUNT8",
        "ADDRARDADDRU8": "BRAM_FIFO36_ADDRARDADDRU8",
        "ADDRBWRADDRL8": "BRAM_FIFO36_ADDRBWRADDRL8",
        "TSTRDOS3": "BRAM_FIFO36_TSTRDOS3",
        "WEBWEL6": "BRAM_FIFO36_WEBWEL6",
        "WEBWEU2": "BRAM_FIFO36_WEBWEU2",
        "TSTCNT8": "BRAM_FIFO36_TSTCNT8",
        "DIADI17": "BRAM_FIFO36_DIADIU8",
        "DOADO4": "BRAM_FIFO36_DOADOL2",
        "WEBWEL3": "BRAM_FIFO36_WEBWEL3",
        "DOADO14": "BRAM_FIFO36_DOADOL7",
        "DIBDI28": "BRAM_FIFO36_DIBDIL14",
        "ADDRARDADDRU6": "BRAM_FIFO36_ADDRARDADDRU6",
        "DIADI23": "BRAM_FIFO36_DIADIU11",
        "TSTWROS11": "BRAM_FIFO36_TSTWROS11",
        "DOPADOP0": "BRAM_FIFO36_DOPADOPL0",
        "DIPADIP1": "BRAM_FIFO36_DIPADIPU0",
        "DOADO15": "BRAM_FIFO36_DOADOU7",
        "WEAU2": "BRAM_FIFO36_WEAU2",
        "DIADI8": "BRAM_FIFO36_DIADIL4",
        "DIADI21": "BRAM_FIFO36_DIADIU10",
        "DIADI22": "BRAM_FIFO36_DIADIL11",
        "DOBDO0": "BRAM_FIFO36_DOBDOL0",
        "RDCOUNT1": "BRAM_FIFO36_RDCOUNT1",
        "DIBDI22": "BRAM_FIFO36_DIBDIL11",
        "ADDRBWRADDRL15": "BRAM_FIFO36_ADDRBWRADDRL15",
        "DOBDO9": "BRAM_FIFO36_DOBDOU4",
        "ADDRBWRADDRL10": "BRAM_FIFO36_ADDRBWRADDRL10",
        "TSTOUT0": "BRAM_FIFO36_TSTOUT0",
        "ADDRBWRADDRL6": "BRAM_FIFO36_ADDRBWRADDRL6",
        "TSTRDOS8": "BRAM_FIFO36_TSTRDOS8",
        "TSTWROS3": "BRAM_FIFO36_TSTWROS3",
        "TSTRDOS10": "BRAM_FIFO36_TSTRDOS10",
        "REGCLKBL": "BRAM_FIFO36_REGCLKBL",
        "DOADO6": "BRAM_FIFO36_DOADOL3",
        "TSTRDOS5": "BRAM_FIFO36_TSTRDOS5",
        "DIADI10": "BRAM_FIFO36_DIADIL5",
        "DIADI27": "BRAM_FIFO36_DIADIU13",
        "DIBDI29": "BRAM_FIFO36_DIBDIU14",
        "ADDRBWRADDRU2": "BRAM_FIFO36_ADDRBWRADDRU2",
        "DIBDI4": "BRAM_FIFO36_DIBDIL2",
        "WEBWEU4": "BRAM_FIFO36_WEBWEU4",
        "WRCOUNT3": "BRAM_FIFO36_WRCOUNT3",
        "TSTFLAGIN": "BRAM_FIFO36_TSTFLAGIN",
        "TSTWROS12": "BRAM_FIFO36_TSTWROS12",
        "DOADO10": "BRAM_FIFO36_DOADOL5",
        "RDCOUNT0": "BRAM_FIFO36_RDCOUNT0",
        "DOBDO14": "BRAM_FIFO36_DOBDOL7",
        "DOBDO19": "BRAM_FIFO36_DOBDOU9",
        "ADDRARDADDRL14": "BRAM_FIFO36_ADDRARDADDRL14",
        "ECCPARITY6": "BRAM_FIFO36_ECCPARITY6",
        "DIADI28": "BRAM_FIFO36_DIADIL14",
        "ADDRBWRADDRL1": "BRAM_FIFO36_ADDRBWRADDRL1",
        "ADDRARDADDRL9": "BRAM_FIFO36_ADDRARDADDRL9",
        "DOBDO17": "BRAM_FIFO36_DOBDOU8",
        "TSTWROS5": "BRAM_FIFO36_TSTWROS5",
        "DIBDI7": "BRAM_FIFO36_DIBDIU3",
        "DIPADIP2": "BRAM_FIFO36_DIPADIPL1",
        "ADDRBWRADDRU3": "BRAM_FIFO36_ADDRBWRADDRU3",
        "TSTIN1": "BRAM_FIFO36_TSTIN1",
        "ADDRARDADDRL5": "BRAM_FIFO36_ADDRARDADDRL5",
        "DIADI25": "BRAM_FIFO36_DIADIU12",
        "TSTCNT0": "BRAM_FIFO36_TSTCNT0",
        "DIADI13": "BRAM_FIFO36_DIADIU6",
        "DOADO2": "BRAM_FIFO36_DOADOL1",
        "DOBDO5": "BRAM_FIFO36_DOBDOU2",
        "DIADI2": "BRAM_FIFO36_DIADIL1",
        "ECCPARITY7": "BRAM_FIFO36_ECCPARITY7",
        "DIBDI10": "BRAM_FIFO36_DIBDIL5",
        "ADDRBWRADDRL13": "BRAM_FIFO36_ADDRBWRADDRL13",
        "WEAL1": "BRAM_FIFO36_WEAL1",
        "DIADI4": "BRAM_FIFO36_DIADIL2",
        "ADDRARDADDRL10": "BRAM_FIFO36_ADDRARDADDRL10",
        "DOBDO4": "BRAM_FIFO36_DOBDOL2",
        "DIADI19": "BRAM_FIFO36_DIADIU9",
        "ADDRBWRADDRU4": "BRAM_FIFO36_ADDRBWRADDRU4",
        "DIPADIP3": "BRAM_FIFO36_DIPADIPU1",
        "ADDRBWRADDRL11": "BRAM_FIFO36_ADDRBWRADDRL11",
        "DIBDI1": "BRAM_FIFO36_DIBDIU0",
        "WEAL3": "BRAM_FIFO36_WEAL3",
        "CLKBWRCLKL": "BRAM_FIFO36_CLKBWRCLKL",
        "DIBDI24": "BRAM_FIFO36_DIBDIL12",
        "DIADI18": "BRAM_FIFO36_DIADIL9",
        "DIADI29": "BRAM_FIFO36_DIADIU14",
        "RDCOUNT12": "BRAM_FIFO36_RDCOUNT12",
        "TSTCNT1": "BRAM_FIFO36_TSTCNT1",
        "DIPBDIP3": "BRAM_FIFO36_DIPBDIPU1",
        "DIBDI30": "BRAM_FIFO36_DIBDIL15",
        "TSTCNT5": "BRAM_FIFO36_TSTCNT5",
        "RSTRAMARSTRAMLRST": "BRAM_FIFO36_RSTRAMARSTRAMLRST",
        "DOBDO8": "BRAM_FIFO36_DOBDOL4",
        "RDCOUNT9": "BRAM_FIFO36_RDCOUNT9",
        "ADDRBWRADDRU0": "BRAM_FIFO36_ADDRBWRADDRU0",
        "ADDRARDADDRU14": "BRAM_FIFO36_ADDRARDADDRU14",
        "DIBDI11": "BRAM_FIFO36_DIBDIU5",
        "ADDRBWRADDRL14": "BRAM_FIFO36_ADDRBWRADDRL14",
        "ADDRARDADDRU9": "BRAM_FIFO36_ADDRARDADDRU9",
        "DOBDO24": "BRAM_FIFO36_DOBDOL12",
        "ADDRBWRADDRU7": "BRAM_FIFO36_ADDRBWRADDRU7",
        "DIADI7": "BRAM_FIFO36_DIADIU3",
        "WRCOUNT6": "BRAM_FIFO36_WRCOUNT6",
        "RDCOUNT6": "BRAM_FIFO36_RDCOUNT6",
        "WEBWEU3": "BRAM_FIFO36_WEBWEU3",
        "DOBDO31": "BRAM_FIFO36_DOBDOU15",
        "ECCPARITY3": "BRAM_FIFO36_ECCPARITY3",
        "DOBDO1": "BRAM_FIFO36_DOBDOU0",
        "WRCOUNT4": "BRAM_FIFO36_WRCOUNT4",
        "DIADI30": "BRAM_FIFO36_DIADIL15",
        "ADDRBWRADDRU8": "BRAM_FIFO36_ADDRBWRADDRU8",
        "ADDRARDADDRU13": "BRAM_FIFO36_ADDRARDADDRU13",
        "DOADO22": "BRAM_FIFO36_DOADOL11",
        "ECCPARITY4": "BRAM_FIFO36_ECCPARITY4",
        "INJECTSBITERR": "BRAM_FIFO36_INJECTSBITERR",
        "ADDRBWRADDRL0": "BRAM_FIFO36_ADDRBWRADDRL0",
        "TSTCNT9": "BRAM_FIFO36_TSTCNT9",
        "DIADI3": "BRAM_FIFO36_DIADIU1",
        "ADDRARDADDRU4": "BRAM_FIFO36_ADDRARDADDRU4",
        "WEBWEU0": "BRAM_FIFO36_WEBWEU0",
        "DOADO31": "BRAM_FIFO36_DOADOU15",
        "DOADO21": "BRAM_FIFO36_DOADOU10",
        "ADDRARDADDRU3": "BRAM_FIFO36_ADDRARDADDRU3",
        "REGCEAREGCEL": "BRAM_FIFO36_REGCEAREGCEL",
        "DOBDO20": "BRAM_FIFO36_DOBDOL10",
        "ADDRARDADDRL6": "BRAM_FIFO36_ADDRARDADDRL6",
        "TSTRDOS4": "BRAM_FIFO36_TSTRDOS4",
        "DIBDI14": "BRAM_FIFO36_DIBDIL7",
        "ADDRARDADDRU1": "BRAM_FIFO36_ADDRARDADDRU1",
        "DIADI14": "BRAM_FIFO36_DIADIL7",
        "DOBDO10": "BRAM_FIFO36_DOBDOL5",
        "ADDRBWRADDRL2": "BRAM_FIFO36_ADDRBWRADDRL2",
        "DOPBDOP2": "BRAM_FIFO36_DOPBDOPL1",
        "ADDRARDADDRU12": "BRAM_FIFO36_ADDRARDADDRU12",
        "ADDRARDADDRU2": "BRAM_FIFO36_ADDRARDADDRU2",
        "TSTRDCNTOFF": "BRAM_FIFO36_TSTRDCNTOFF",
        "DOBDO27": "BRAM_FIFO36_DOBDOU13",
        "DIBDI21": "BRAM_FIFO36_DIBDIU10",
        "DOADO5": "BRAM_FIFO36_DOADOU2",
        "WEBWEL5": "BRAM_FIFO36_WEBWEL5",
        "WEBWEU5": "BRAM_FIFO36_WEBWEU5",
        "WEBWEL2": "BRAM_FIFO36_WEBWEL2",
        "DIBDI17": "BRAM_FIFO36_DIBDIU8",
        "DIBDI16": "BRAM_FIFO36_DIBDIL8",
        "REGCLKBU": "BRAM_FIFO36_REGCLKBU",
        "DIADI26": "BRAM_FIFO36_DIADIL13",
        "TSTWROS6": "BRAM_FIFO36_TSTWROS6",
        "DIADI11": "BRAM_FIFO36_DIADIU5",
        "TSTRDOS0": "BRAM_FIFO36_TSTRDOS0",
        "DOBDO6": "BRAM_FIFO36_DOBDOL3",
        "DOBDO7": "BRAM_FIFO36_DOBDOU3",
        "DIPADIP0": "BRAM_FIFO36_DIPADIPL0",
        "ADDRBWRADDRU13": "BRAM_FIFO36_ADDRBWRADDRU13",
        "DOADO26": "BRAM_FIFO36_DOADOL13",
        "ADDRARDADDRL0": "BRAM_FIFO36_ADDRARDADDRL0",
        "TSTWROS2": "BRAM_FIFO36_TSTWROS2",
        "WRCOUNT2": "BRAM_FIFO36_WRCOUNT2",
        "TSTRDOS12": "BRAM_FIFO36_TSTRDOS12",
        "TSTOUT3": "BRAM_FIFO36_TSTOUT3",
        "DIADI1": "BRAM_FIFO36_DIADIU0",
        "DOADO27": "BRAM_FIFO36_DOADOU13",
        "DOADO20": "BRAM_FIFO36_DOADOL10",
        "CLKARDCLKL": "BRAM_FIFO36_CLKARDCLKL",
        "DIADI12": "BRAM_FIFO36_DIADIL6",
        "WEBWEL7": "BRAM_FIFO36_WEBWEL7",
        "ADDRARDADDRL8": "BRAM_FIFO36_ADDRARDADDRL8",
        "ADDRBWRADDRL4": "BRAM_FIFO36_ADDRBWRADDRL4",
        "WRCOUNT5": "BRAM_FIFO36_WRCOUNT5",
        "ADDRBWRADDRL9": "BRAM_FIFO36_ADDRBWRADDRL9",
        "TSTOUT2": "BRAM_FIFO36_TSTOUT2",
        "DOBDO25": "BRAM_FIFO36_DOBDOU12",
        "RSTREGARSTREGU": "BRAM_FIFO36_RSTREGARSTREGU",
        "WEBWEL0": "BRAM_FIFO36_WEBWEL0",
        "ENBWRENU": "BRAM_FIFO36_ENBWRENU",
        "DIBDI23": "BRAM_FIFO36_DIBDIU11",
        "DOBDO2": "BRAM_FIFO36_DOBDOL1"
      }
    },
    {
      "type": "FIFO18E1",
      "name": "X0Y29",
      "y_coord": 29,
      "prefix": "RAMB18",
      "x_coord": 0,
      "site_pins": {
        "WRCOUNT1": "BRAM_FIFO18_WRCOUNT1",
        "WRCOUNT8": "BRAM_FIFO18_WRCOUNT8",
        "DO16": "BRAM_FIFO18_DOBDO0",
        "ADDRARDADDR2": "BRAM_FIFO18_ADDRARDADDR2",
        "RDCOUNT4": "BRAM_FIFO18_RDCOUNT4",
        "DIBDI8": "BRAM_FIFO18_DIBDI8",
        "RDCOUNT9": "BRAM_FIFO18_RDCOUNT9",
        "RSTREG": "BRAM_FIFO18_RSTREGARSTREG",
        "DIBDI15": "BRAM_FIFO18_DIBDI15",
        "WEBWE0": "BRAM_FIFO18_WEBWE0",
        "WRCOUNT7": "BRAM_FIFO18_WRCOUNT7",
        "DIBDI11": "BRAM_FIFO18_DIBDI11",
        "RDCOUNT1": "BRAM_FIFO18_RDCOUNT1",
        "DO18": "BRAM_FIFO18_DOBDO2",
        "RDCOUNT5": "BRAM_FIFO18_RDCOUNT5",
        "RDCOUNT3": "BRAM_FIFO18_RDCOUNT3",
        "WRERR": "BRAM_FIFO18_WRERR",
        "RSTREGB": "BRAM_FIFO18_RSTREGB",
        "ADDRARDADDR1": "BRAM_FIFO18_ADDRARDADDR1",
        "DIADI6": "BRAM_FIFO18_DIADI6",
        "RDCOUNT6": "BRAM_FIFO18_RDCOUNT6",
        "DO31": "BRAM_FIFO18_DOBDO15",
        "ADDRBWRADDR8": "BRAM_FIFO18_ADDRBWRADDR8",
        "DOP0": "BRAM_FIFO18_DOPADOP0",
        "ADDRBWRADDR4": "BRAM_FIFO18_ADDRBWRADDR4",
        "ADDRARDADDR10": "BRAM_FIFO18_ADDRARDADDR10",
        "DIADI9": "BRAM_FIFO18_DIADI9",
        "DIBDI13": "BRAM_FIFO18_DIBDI13",
        "RDCOUNT2": "BRAM_FIFO18_RDCOUNT2",
        "WRCOUNT4": "BRAM_FIFO18_WRCOUNT4",
        "DO21": "BRAM_FIFO18_DOBDO5",
        "DO10": "BRAM_FIFO18_DOADO10",
        "DIPADIP1": "BRAM_FIFO18_DIPADIP1",
        "ADDRBWRADDR11": "BRAM_FIFO18_ADDRBWRADDR11",
        "DO23": "BRAM_FIFO18_DOBDO7",
        "DIADI3": "BRAM_FIFO18_DIADI3",
        "DIBDI0": "BRAM_FIFO18_DIBDI0",
        "ADDRBTIEHIGH0": "BRAM_FIFO18_ADDRBTIEHIGH0",
        "DIADI8": "BRAM_FIFO18_DIADI8",
        "ADDRBTIEHIGH1": "BRAM_FIFO18_ADDRBTIEHIGH1",
        "DO5": "BRAM_FIFO18_DOADO5",
        "DO28": "BRAM_FIFO18_DOBDO12",
        "WRCOUNT0": "BRAM_FIFO18_WRCOUNT0",
        "RDCOUNT7": "BRAM_FIFO18_RDCOUNT7",
        "DOP3": "BRAM_FIFO18_DOPBDOP1",
        "DO29": "BRAM_FIFO18_DOBDO13",
        "REGCLKB": "BRAM_FIFO18_REGCLKB",
        "ADDRBWRADDR1": "BRAM_FIFO18_ADDRBWRADDR1",
        "DO15": "BRAM_FIFO18_DOADO15",
        "DO14": "BRAM_FIFO18_DOADO14",
        "WEBWE2": "BRAM_FIFO18_WEBWE2",
        "DIPBDIP0": "BRAM_FIFO18_DIPBDIP0",
        "ADDRBWRADDR0": "BRAM_FIFO18_ADDRBWRADDR0",
        "DO19": "BRAM_FIFO18_DOBDO3",
        "WEBWE6": "BRAM_FIFO18_WEBWE6",
        "ADDRARDADDR3": "BRAM_FIFO18_ADDRARDADDR3",
        "WEBWE5": "BRAM_FIFO18_WEBWE5",
        "DO11": "BRAM_FIFO18_DOADO11",
        "ADDRARDADDR13": "BRAM_FIFO18_ADDRARDADDR13",
        "DIADI15": "BRAM_FIFO18_DIADI15",
        "DIPADIP0": "BRAM_FIFO18_DIPADIP0",
        "DO26": "BRAM_FIFO18_DOBDO10",
        "WEA1": "BRAM_FIFO18_WEA1",
        "RDCLK": "BRAM_FIFO18_CLKARDCLK",
        "ADDRBWRADDR9": "BRAM_FIFO18_ADDRBWRADDR9",
        "WREN": "BRAM_FIFO18_ENBWREN",
        "WEA2": "BRAM_FIFO18_WEA2",
        "ADDRBWRADDR3": "BRAM_FIFO18_ADDRBWRADDR3",
        "ADDRARDADDR0": "BRAM_FIFO18_ADDRARDADDR0",
        "RDEN": "BRAM_FIFO18_ENARDEN",
        "DIBDI14": "BRAM_FIFO18_DIBDI14",
        "WEBWE3": "BRAM_FIFO18_WEBWE3",
        "DIBDI4": "BRAM_FIFO18_DIBDI4",
        "DO4": "BRAM_FIFO18_DOADO4",
        "DO0": "BRAM_FIFO18_DOADO0",
        "WRCOUNT3": "BRAM_FIFO18_WRCOUNT3",
        "DIADI14": "BRAM_FIFO18_DIADI14",
        "DIADI10": "BRAM_FIFO18_DIADI10",
        "DO6": "BRAM_FIFO18_DOADO6",
        "ADDRBWRADDR10": "BRAM_FIFO18_ADDRBWRADDR10",
        "DIBDI5": "BRAM_FIFO18_DIBDI5",
        "RDCOUNT0": "BRAM_FIFO18_RDCOUNT0",
        "WEA0": "BRAM_FIFO18_WEA0",
        "WRCOUNT11": "BRAM_FIFO18_WRCOUNT11",
        "ADDRBWRADDR7": "BRAM_FIFO18_ADDRBWRADDR7",
        "ADDRARDADDR7": "BRAM_FIFO18_ADDRARDADDR7",
        "DIADI0": "BRAM_FIFO18_DIADI0",
        "ADDRARDADDR5": "BRAM_FIFO18_ADDRARDADDR5",
        "FULL": "BRAM_FIFO18_FULL",
        "DO17": "BRAM_FIFO18_DOBDO1",
        "ADDRARDADDR8": "BRAM_FIFO18_ADDRARDADDR8",
        "DO3": "BRAM_FIFO18_DOADO3",
        "DIADI5": "BRAM_FIFO18_DIADI5",
        "DIBDI7": "BRAM_FIFO18_DIBDI7",
        "REGCE": "BRAM_FIFO18_REGCEAREGCE",
        "RDRCLK": "BRAM_FIFO18_REGCLKARDRCLK",
        "EMPTY": "BRAM_FIFO18_EMPTY",
        "DIADI13": "BRAM_FIFO18_DIADI13",
        "WRCOUNT10": "BRAM_FIFO18_WRCOUNT10",
        "ADDRBWRADDR6": "BRAM_FIFO18_ADDRBWRADDR6",
        "DO2": "BRAM_FIFO18_DOADO2",
        "DIADI2": "BRAM_FIFO18_DIADI2",
        "DIADI11": "BRAM_FIFO18_DIADI11",
        "DIADI7": "BRAM_FIFO18_DIADI7",
        "RDCOUNT11": "BRAM_FIFO18_RDCOUNT11",
        "DIPBDIP1": "BRAM_FIFO18_DIPBDIP1",
        "ADDRARDADDR9": "BRAM_FIFO18_ADDRARDADDR9",
        "RDERR": "BRAM_FIFO18_RDERR",
        "ADDRARDADDR11": "BRAM_FIFO18_ADDRARDADDR11",
        "DIBDI10": "BRAM_FIFO18_DIBDI10",
        "DO13": "BRAM_FIFO18_DOADO13",
        "DO22": "BRAM_FIFO18_DOBDO6",
        "WRCLK": "BRAM_FIFO18_CLKBWRCLK",
        "DOP2": "BRAM_FIFO18_DOPBDOP0",
        "DIBDI2": "BRAM_FIFO18_DIBDI2",
        "WRCOUNT6": "BRAM_FIFO18_WRCOUNT6",
        "RST": "BRAM_FIFO18_RSTRAMARSTRAM",
        "RSTRAMB": "BRAM_FIFO18_RSTRAMB",
        "DO27": "BRAM_FIFO18_DOBDO11",
        "DIADI4": "BRAM_FIFO18_DIADI4",
        "DO12": "BRAM_FIFO18_DOADO12",
        "ADDRBWRADDR13": "BRAM_FIFO18_ADDRBWRADDR13",
        "WRCOUNT2": "BRAM_FIFO18_WRCOUNT2",
        "DIBDI9": "BRAM_FIFO18_DIBDI9",
        "ADDRARDADDR4": "BRAM_FIFO18_ADDRARDADDR4",
        "DO20": "BRAM_FIFO18_DOBDO4",
        "DIBDI6": "BRAM_FIFO18_DIBDI6",
        "DIADI1": "BRAM_FIFO18_DIADI1",
        "RDCOUNT8": "BRAM_FIFO18_RDCOUNT8",
        "ALMOSTFULL": "BRAM_FIFO18_ALMOSTFULL",
        "WEBWE7": "BRAM_FIFO18_WEBWE7",
        "WEBWE1": "BRAM_FIFO18_WEBWE1",
        "DO25": "BRAM_FIFO18_DOBDO9",
        "DIADI12": "BRAM_FIFO18_DIADI12",
        "DO7": "BRAM_FIFO18_DOADO7",
        "WRCOUNT9": "BRAM_FIFO18_WRCOUNT9",
        "WEA3": "BRAM_FIFO18_WEA3",
        "DO9": "BRAM_FIFO18_DOADO9",
        "DIBDI1": "BRAM_FIFO18_DIBDI1",
        "DIBDI3": "BRAM_FIFO18_DIBDI3",
        "DO30": "BRAM_FIFO18_DOBDO14",
        "ADDRBWRADDR2": "BRAM_FIFO18_ADDRBWRADDR2",
        "DOP1": "BRAM_FIFO18_DOPADOP1",
        "DO1": "BRAM_FIFO18_DOADO1",
        "WRCOUNT5": "BRAM_FIFO18_WRCOUNT5",
        "RDCOUNT10": "BRAM_FIFO18_RDCOUNT10",
        "ALMOSTEMPTY": "BRAM_FIFO18_ALMOSTEMPTY",
        "WEBWE4": "BRAM_FIFO18_WEBWE4",
        "ADDRATIEHIGH0": "BRAM_FIFO18_ADDRATIEHIGH0",
        "DO8": "BRAM_FIFO18_DOADO8",
        "ADDRARDADDR12": "BRAM_FIFO18_ADDRARDADDR12",
        "DO24": "BRAM_FIFO18_DOBDO8",
        "REGCEB": "BRAM_FIFO18_REGCEB",
        "DIBDI12": "BRAM_FIFO18_DIBDI12",
        "ADDRBWRADDR5": "BRAM_FIFO18_ADDRBWRADDR5",
        "ADDRBWRADDR12": "BRAM_FIFO18_ADDRBWRADDR12",
        "ADDRATIEHIGH1": "BRAM_FIFO18_ADDRATIEHIGH1",
        "ADDRARDADDR6": "BRAM_FIFO18_ADDRARDADDR6"
      }
    },
    {
      "type": "RAMB18E1",
      "name": "X0Y30",
      "y_coord": 30,
      "prefix": "RAMB18",
      "x_coord": 0,
      "site_pins": {
        "WRCOUNT1": "BRAM_RAMB18_WRCOUNT1",
        "WRCOUNT8": "BRAM_RAMB18_WRCOUNT8",
        "ADDRARDADDR2": "BRAM_RAMB18_ADDRARDADDR2",
        "RDCOUNT4": "BRAM_RAMB18_RDCOUNT4",
        "DIBDI8": "BRAM_RAMB18_DIBDI8",
        "ADDRATIEHIGH0": "BRAM_RAMB18_ADDRATIEHIGH0",
        "RDCOUNT9": "BRAM_RAMB18_RDCOUNT9",
        "DIADI2": "BRAM_RAMB18_DIADI2",
        "DIBDI15": "BRAM_RAMB18_DIBDI15",
        "WEBWE0": "BRAM_RAMB18_WEBWE0",
        "DOADO0": "BRAM_RAMB18_DOADO0",
        "DIBDI5": "BRAM_RAMB18_DIBDI5",
        "DOBDO11": "BRAM_RAMB18_DOBDO11",
        "DOADO4": "BRAM_RAMB18_DOADO4",
        "DOBDO2": "BRAM_RAMB18_DOBDO2",
        "RSTREGARSTREG": "BRAM_RAMB18_RSTREGARSTREG",
        "RDCOUNT3": "BRAM_RAMB18_RDCOUNT3",
        "DOBDO5": "BRAM_RAMB18_DOBDO5",
        "WRERR": "BRAM_RAMB18_WRERR",
        "RSTREGB": "BRAM_RAMB18_RSTREGB",
        "ADDRARDADDR1": "BRAM_RAMB18_ADDRARDADDR1",
        "DOADO14": "BRAM_RAMB18_DOADO14",
        "RDCOUNT6": "BRAM_RAMB18_RDCOUNT6",
        "ADDRBWRADDR8": "BRAM_RAMB18_ADDRBWRADDR8",
        "RDCOUNT5": "BRAM_RAMB18_RDCOUNT5",
        "ADDRBWRADDR4": "BRAM_RAMB18_ADDRBWRADDR4",
        "ADDRARDADDR10": "BRAM_RAMB18_ADDRARDADDR10",
        "DIADI9": "BRAM_RAMB18_DIADI9",
        "DOBDO1": "BRAM_RAMB18_DOBDO1",
        "RDCOUNT2": "BRAM_RAMB18_RDCOUNT2",
        "WRCOUNT4": "BRAM_RAMB18_WRCOUNT4",
        "DOADO11": "BRAM_RAMB18_DOADO11",
        "DOPADOP0": "BRAM_RAMB18_DOPADOP0",
        "DIPADIP1": "BRAM_RAMB18_DIPADIP1",
        "DOADO9": "BRAM_RAMB18_DOADO9",
        "DIBDI3": "BRAM_RAMB18_DIBDI3",
        "DOBDO13": "BRAM_RAMB18_DOBDO13",
        "DIBDI0": "BRAM_RAMB18_DIBDI0",
        "ADDRBTIEHIGH0": "BRAM_RAMB18_ADDRBTIEHIGH0",
        "DIADI8": "BRAM_RAMB18_DIADI8",
        "DIBDI13": "BRAM_RAMB18_DIBDI13",
        "ADDRBTIEHIGH1": "BRAM_RAMB18_ADDRBTIEHIGH1",
        "DOBDO0": "BRAM_RAMB18_DOBDO0",
        "WRCOUNT0": "BRAM_RAMB18_WRCOUNT0",
        "RDCOUNT7": "BRAM_RAMB18_RDCOUNT7",
        "WEBWE6": "BRAM_RAMB18_WEBWE6",
        "DOADO7": "BRAM_RAMB18_DOADO7",
        "RDCOUNT1": "BRAM_RAMB18_RDCOUNT1",
        "DIADI6": "BRAM_RAMB18_DIADI6",
        "ENARDEN": "BRAM_RAMB18_ENARDEN",
        "CLKBWRCLK": "BRAM_RAMB18_CLKBWRCLK",
        "WEBWE2": "BRAM_RAMB18_WEBWE2",
        "DIPBDIP0": "BRAM_RAMB18_DIPBDIP0",
        "DOADO12": "BRAM_RAMB18_DOADO12",
        "DIADI3": "BRAM_RAMB18_DIADI3",
        "ADDRARDADDR3": "BRAM_RAMB18_ADDRARDADDR3",
        "WEBWE5": "BRAM_RAMB18_WEBWE5",
        "ADDRARDADDR13": "BRAM_RAMB18_ADDRARDADDR13",
        "DOPADOP1": "BRAM_RAMB18_DOPADOP1",
        "DIADI15": "BRAM_RAMB18_DIADI15",
        "DOBDO9": "BRAM_RAMB18_DOBDO9",
        "DOADO6": "BRAM_RAMB18_DOADO6",
        "WEA1": "BRAM_RAMB18_WEA1",
        "DOBDO12": "BRAM_RAMB18_DOBDO12",
        "ADDRBWRADDR9": "BRAM_RAMB18_ADDRBWRADDR9",
        "WEA2": "BRAM_RAMB18_WEA2",
        "ADDRBWRADDR3": "BRAM_RAMB18_ADDRBWRADDR3",
        "ADDRARDADDR0": "BRAM_RAMB18_ADDRARDADDR0",
        "DOADO2": "BRAM_RAMB18_DOADO2",
        "DIBDI14": "BRAM_RAMB18_DIBDI14",
        "WEBWE3": "BRAM_RAMB18_WEBWE3",
        "DIBDI4": "BRAM_RAMB18_DIBDI4",
        "DIBDI11": "BRAM_RAMB18_DIBDI11",
        "WRCOUNT3": "BRAM_RAMB18_WRCOUNT3",
        "DIADI14": "BRAM_RAMB18_DIADI14",
        "DIADI10": "BRAM_RAMB18_DIADI10",
        "DOBDO10": "BRAM_RAMB18_DOBDO10",
        "ADDRBWRADDR10": "BRAM_RAMB18_ADDRBWRADDR10",
        "DOBDO8": "BRAM_RAMB18_DOBDO8",
        "DOADO10": "BRAM_RAMB18_DOADO10",
        "RDCOUNT0": "BRAM_RAMB18_RDCOUNT0",
        "DOBDO14": "BRAM_RAMB18_DOBDO14",
        "WEA0": "BRAM_RAMB18_WEA0",
        "WRCOUNT11": "BRAM_RAMB18_WRCOUNT11",
        "ADDRBWRADDR7": "BRAM_RAMB18_ADDRBWRADDR7",
        "ADDRARDADDR7": "BRAM_RAMB18_ADDRARDADDR7",
        "DIADI0": "BRAM_RAMB18_DIADI0",
        "DOADO1": "BRAM_RAMB18_DOADO1",
        "ADDRARDADDR5": "BRAM_RAMB18_ADDRARDADDR5",
        "FULL": "BRAM_RAMB18_FULL",
        "WRCOUNT7": "BRAM_RAMB18_WRCOUNT7",
        "ADDRARDADDR8": "BRAM_RAMB18_ADDRARDADDR8",
        "DIADI5": "BRAM_RAMB18_DIADI5",
        "DIBDI7": "BRAM_RAMB18_DIBDI7",
        "WEA3": "BRAM_RAMB18_WEA3",
        "WRCOUNT10": "BRAM_RAMB18_WRCOUNT10",
        "EMPTY": "BRAM_RAMB18_EMPTY",
        "DOBDO3": "BRAM_RAMB18_DOBDO3",
        "DOBDO15": "BRAM_RAMB18_DOBDO15",
        "CLKARDCLK": "BRAM_RAMB18_CLKARDCLK",
        "DIADI13": "BRAM_RAMB18_DIADI13",
        "REGCLKARDRCLK": "BRAM_RAMB18_REGCLKARDRCLK",
        "DOADO15": "BRAM_RAMB18_DOADO15",
        "WRCOUNT2": "BRAM_RAMB18_WRCOUNT2",
        "DOADO5": "BRAM_RAMB18_DOADO5",
        "DOADO3": "BRAM_RAMB18_DOADO3",
        "DIADI7": "BRAM_RAMB18_DIADI7",
        "DIADI11": "BRAM_RAMB18_DIADI11",
        "DIPBDIP1": "BRAM_RAMB18_DIPBDIP1",
        "DOPBDOP0": "BRAM_RAMB18_DOPBDOP0",
        "ADDRARDADDR9": "BRAM_RAMB18_ADDRARDADDR9",
        "DOBDO6": "BRAM_RAMB18_DOBDO6",
        "ADDRARDADDR11": "BRAM_RAMB18_ADDRARDADDR11",
        "DIBDI10": "BRAM_RAMB18_DIBDI10",
        "REGCEAREGCE": "BRAM_RAMB18_REGCEAREGCE",
        "DOBDO7": "BRAM_RAMB18_DOBDO7",
        "DIPADIP0": "BRAM_RAMB18_DIPADIP0",
        "DIBDI2": "BRAM_RAMB18_DIBDI2",
        "WRCOUNT6": "BRAM_RAMB18_WRCOUNT6",
        "RSTRAMB": "BRAM_RAMB18_RSTRAMB",
        "WEBWE7": "BRAM_RAMB18_WEBWE7",
        "DOADO8": "BRAM_RAMB18_DOADO8",
        "ADDRBWRADDR13": "BRAM_RAMB18_ADDRBWRADDR13",
        "ADDRBWRADDR6": "BRAM_RAMB18_ADDRBWRADDR6",
        "DIBDI9": "BRAM_RAMB18_DIBDI9",
        "ENBWREN": "BRAM_RAMB18_ENBWREN",
        "ADDRARDADDR4": "BRAM_RAMB18_ADDRARDADDR4",
        "DIADI4": "BRAM_RAMB18_DIADI4",
        "DIBDI6": "BRAM_RAMB18_DIBDI6",
        "DIADI1": "BRAM_RAMB18_DIADI1",
        "DOBDO4": "BRAM_RAMB18_DOBDO4",
        "ALMOSTFULL": "BRAM_RAMB18_ALMOSTFULL",
        "RDERR": "BRAM_RAMB18_RDERR",
        "ADDRBWRADDR1": "BRAM_RAMB18_ADDRBWRADDR1",
        "WEBWE1": "BRAM_RAMB18_WEBWE1",
        "DIADI12": "BRAM_RAMB18_DIADI12",
        "RDCOUNT8": "BRAM_RAMB18_RDCOUNT8",
        "DIBDI12": "BRAM_RAMB18_DIBDI12",
        "ADDRBWRADDR0": "BRAM_RAMB18_ADDRBWRADDR0",
        "WRCOUNT9": "BRAM_RAMB18_WRCOUNT9",
        "DIBDI1": "BRAM_RAMB18_DIBDI1",
        "DOADO13": "BRAM_RAMB18_DOADO13",
        "ADDRBWRADDR2": "BRAM_RAMB18_ADDRBWRADDR2",
        "ADDRBWRADDR11": "BRAM_RAMB18_ADDRBWRADDR11",
        "WRCOUNT5": "BRAM_RAMB18_WRCOUNT5",
        "RDCOUNT10": "BRAM_RAMB18_RDCOUNT10",
        "ALMOSTEMPTY": "BRAM_RAMB18_ALMOSTEMPTY",
        "WEBWE4": "BRAM_RAMB18_WEBWE4",
        "RSTRAMARSTRAM": "BRAM_RAMB18_RSTRAMARSTRAM",
        "ADDRARDADDR12": "BRAM_RAMB18_ADDRARDADDR12",
        "RDCOUNT11": "BRAM_RAMB18_RDCOUNT11",
        "REGCEB": "BRAM_RAMB18_REGCEB",
        "ADDRBWRADDR5": "BRAM_RAMB18_ADDRBWRADDR5",
        "ADDRBWRADDR12": "BRAM_RAMB18_ADDRBWRADDR12",
        "ADDRARDADDR6": "BRAM_RAMB18_ADDRARDADDR6",
        "REGCLKB": "BRAM_RAMB18_REGCLKB",
        "ADDRATIEHIGH1": "BRAM_RAMB18_ADDRATIEHIGH1",
        "DOPBDOP1": "BRAM_RAMB18_DOPBDOP1"
      }
    }
  ]
}