// Seed: 1300913660
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd35
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  inout wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  if (1) begin : LABEL_0
    wire [1  +  id_3 : 1 'b0] id_6;
  end
  and primCall (id_5, id_2, id_4);
endmodule
