Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Oct 16 16:19:14 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 2.14 sec.

Routing started.
Building routing graph takes 0.59 sec.
Processing design graph takes 0.09 sec.
Total nets for routing : 166.
Global routing takes 0.06 sec.
Detailed routing takes 0.42 sec.
Hold Violation Fix in router takes 0.05 sec.
Finish routing takes 0.02 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.42 sec.

IO Port Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT             | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| da_clk_1         | output        | P4      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_clk_2         | output        | N2      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_1[0]     | output        | T2      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_1[1]     | output        | P2      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_1[2]     | output        | T1      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_1[3]     | output        | P1      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_1[4]     | output        | M3      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_1[5]     | output        | U2      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_1[6]     | output        | M1      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_1[7]     | output        | U1      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_1[8]     | output        | M5      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_1[9]     | output        | L6      | BANK3     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_2[0]     | output        | T6      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_2[1]     | output        | V6      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_2[2]     | output        | M11     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_2[3]     | output        | N11     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_2[4]     | output        | T12     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_2[5]     | output        | V12     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_2[6]     | output        | U8      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_2[7]     | output        | V8      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_2[8]     | output        | U7      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| da_data_2[9]     | output        | V7      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sys_clk          | input         | V9      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| sys_rst_n        | input         | C4      | BANK0     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 54       | 3748          | 2                  
|   FF                     | 3        | 22488         | 1                  
|   LUT                    | 195      | 14992         | 2                  
|   LUT-FF pairs           | 3        | 14992         | 1                  
| Use of CLMS              | 24       | 1892          | 2                  
|   FF                     | 10       | 11352         | 1                  
|   LUT                    | 90       | 7568          | 2                  
|   LUT-FF pairs           | 2        | 7568          | 1                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0        | 60            | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 7        | 3480          | 1                  
| Use of IO                | 24       | 226           | 11                 
|   IOBD                   | 5        | 57            | 9                  
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 16       | 157           | 11                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 24       | 308           | 8                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 30            | 7                  
|  USCM dataused           | 1        | 30            | 4                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                   | Driver Pin     | Site Of Driver Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_56_112           | ntclkbufg_0         | 9               | 0                   | u_pll_clk/u_pll_e3/goppll     | CLKOUT0        | PLL_122_55              
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                      | Site Of Pll Inst     | Pin         | Net Of Pin                     | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst             | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_pll_clk/u_pll_e3/goppll     | PLL_122_55           | CLKFB       | u_pll_clk/u_pll_e3/ntCLKFB     |  -              |  -                  | u_pll_clk/u_pll_e3/goppll     | CLK_INT_FB           | PLL_122_55                    
| u_pll_clk/u_pll_e3/goppll     | PLL_122_55           | CLKIN1      | _N0                            |  -              |  -                  | sys_clk_ibuf/opit_1           | INCK                 | IOL_131_5                     
| u_pll_clk/u_pll_e3/goppll     | PLL_122_55           | CLKIN2      | ntR8                           |  -              |  -                  | GND_4                         | Z                    | HARD0N1_120_57                
| u_pll_clk/u_pll_e3/goppll     | PLL_122_55           | CLKOUT0     | clk_50m                        | 9               | 1                   |  ...                          |  ...                 |  ...                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                           | LUT     | FF     | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hs_dual_da                                 | 285     | 13     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 24     | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 2        
| + the_instance_name                        | 266     | 0      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipm_distributed_rom_rom_1024x10b     | 266     | 0      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_da_wave_send                           | 19      | 13     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                                | 0       | 0      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+---------------------------------------------------------------------------------------+
| Type       | File Name                                                               
+---------------------------------------------------------------------------------------+
| Input      | D:/Desktop/25G/33_hs_dual_da/prj/device_map/hs_dual_da_map.adf          
|            | D:/Desktop/25G/33_hs_dual_da/prj/device_map/hs_dual_da.pcf              
| Output     | D:/Desktop/25G/33_hs_dual_da/prj/place_route/hs_dual_da_pnr.adf         
|            | D:/Desktop/25G/33_hs_dual_da/prj/place_route/clock_utilization.txt      
|            | D:/Desktop/25G/33_hs_dual_da/prj/place_route/hs_dual_da_plc.adf         
|            | D:/Desktop/25G/33_hs_dual_da/prj/place_route/hs_dual_da.prr             
|            | D:/Desktop/25G/33_hs_dual_da/prj/place_route/hs_dual_da_prr.prt         
|            | D:/Desktop/25G/33_hs_dual_da/prj/place_route/hs_dual_da_pnr.netlist     
|            | D:/Desktop/25G/33_hs_dual_da/prj/place_route/prr.db                     
+---------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 811 MB
Total CPU time to pnr completion : 0h:0m:8s
Process Total CPU time to pnr completion : 0h:0m:8s
Total real time to pnr completion : 0h:0m:10s
