{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671118884018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671118884018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 22:41:23 2022 " "Processing started: Thu Dec 15 22:41:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671118884018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118884018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118884018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671118884162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671118884162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 0 0 " "Found 0 design units, including 0 entities, in source file part5.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "Part4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671118888891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "Part3.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671118888892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "Part2.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671118888892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671118888893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier_with_en.v(29) " "Verilog HDL information at multiplier_with_en.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1671118888894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_with_en.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_with_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_with_en " "Found entity 1: multiplier_with_en" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671118888894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671118888895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhex.v 1 1 " "Found 1 design units, including 1 entities, in source file displayhex.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayHEX " "Found entity 1: displayHEX" {  } { { "displayHEX.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/displayHEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671118888896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator_ex " "Found entity 1: accumulator_ex" {  } { { "accumulator_ex.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/accumulator_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671118888897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671118888898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671118888919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_with_en multiplier_with_en:M0 " "Elaborating entity \"multiplier_with_en\" for hierarchy \"multiplier_with_en:M0\"" {  } { { "Part4.v" "M0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671118888920 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A multiplier_with_en.v(21) " "Verilog HDL Always Construct warning at multiplier_with_en.v(21): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671118888921 "|part4|multiplier_with_en:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B multiplier_with_en.v(21) " "Verilog HDL Always Construct warning at multiplier_with_en.v(21): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671118888921 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] multiplier_with_en.v(25) " "Inferred latch for \"B\[0\]\" at multiplier_with_en.v(25)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888921 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] multiplier_with_en.v(25) " "Inferred latch for \"B\[1\]\" at multiplier_with_en.v(25)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888921 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] multiplier_with_en.v(25) " "Inferred latch for \"B\[2\]\" at multiplier_with_en.v(25)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888921 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] multiplier_with_en.v(25) " "Inferred latch for \"B\[3\]\" at multiplier_with_en.v(25)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888921 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] multiplier_with_en.v(25) " "Inferred latch for \"B\[4\]\" at multiplier_with_en.v(25)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888921 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] multiplier_with_en.v(25) " "Inferred latch for \"B\[5\]\" at multiplier_with_en.v(25)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888921 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] multiplier_with_en.v(25) " "Inferred latch for \"B\[6\]\" at multiplier_with_en.v(25)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888921 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] multiplier_with_en.v(25) " "Inferred latch for \"B\[7\]\" at multiplier_with_en.v(25)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888921 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] multiplier_with_en.v(22) " "Inferred latch for \"A\[0\]\" at multiplier_with_en.v(22)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888921 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] multiplier_with_en.v(22) " "Inferred latch for \"A\[1\]\" at multiplier_with_en.v(22)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888922 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] multiplier_with_en.v(22) " "Inferred latch for \"A\[2\]\" at multiplier_with_en.v(22)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888922 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] multiplier_with_en.v(22) " "Inferred latch for \"A\[3\]\" at multiplier_with_en.v(22)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888922 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] multiplier_with_en.v(22) " "Inferred latch for \"A\[4\]\" at multiplier_with_en.v(22)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888922 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] multiplier_with_en.v(22) " "Inferred latch for \"A\[5\]\" at multiplier_with_en.v(22)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888922 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] multiplier_with_en.v(22) " "Inferred latch for \"A\[6\]\" at multiplier_with_en.v(22)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888922 "|part4|multiplier_with_en:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] multiplier_with_en.v(22) " "Inferred latch for \"A\[7\]\" at multiplier_with_en.v(22)" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118888922 "|part4|multiplier_with_en:M0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayHEX displayHEX:H0 " "Elaborating entity \"displayHEX\" for hierarchy \"displayHEX:H0\"" {  } { { "Part4.v" "H0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part4.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671118888929 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multiplier_with_en:M0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiplier_with_en:M0\|Mult0\"" {  } { { "multiplier_with_en.v" "Mult0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671118889055 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671118889055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier_with_en:M0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier_with_en:M0\|lpm_mult:Mult0\"" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671118889075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier_with_en:M0\|lpm_mult:Mult0 " "Instantiated megafunction \"multiplier_with_en:M0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671118889075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671118889075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671118889075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671118889075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671118889075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671118889075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671118889075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671118889075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671118889075 ""}  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671118889075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4et.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4et.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4et " "Found entity 1: mult_4et" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/db/mult_4et.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671118889098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118889098 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671118889311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ADMIN/Documents/FPGA/Lab6/output_files/Lab6.map.smsg " "Generated suppressed messages file C:/Users/ADMIN/Documents/FPGA/Lab6/output_files/Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118889528 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671118889579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671118889579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671118889596 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671118889596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671118889596 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1671118889596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671118889596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671118889606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 22:41:29 2022 " "Processing ended: Thu Dec 15 22:41:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671118889606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671118889606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671118889606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671118889606 ""}
