Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: UART_RX_To_7_Seg_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_RX_To_7_Seg_Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_RX_To_7_Seg_Top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : UART_RX_To_7_Seg_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Santiago/ALU/UART_RX.vhd" in Library work.
Architecture rtl of Entity uart_rx is up to date.
Compiling vhdl file "C:/Users/Santiago/ALU/BinaryTo7Seg.vhd" in Library work.
Entity <binaryto7seg> compiled.
Entity <binaryto7seg> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Santiago/ALU/UART_RX_To_7_Seg_Top.vhd" in Library work.
Architecture behavioral of Entity uart_rx_to_7_seg_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UART_RX_To_7_Seg_Top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UART_RX> in library <work> (architecture <RTL>) with generics.
	g_CLKS_PER_BIT = 434

Analyzing hierarchy for entity <BinaryTo7Seg> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <UART_RX_To_7_Seg_Top> in library <work> (Architecture <behavioral>).
Entity <UART_RX_To_7_Seg_Top> analyzed. Unit <UART_RX_To_7_Seg_Top> generated.

Analyzing generic Entity <UART_RX> in library <work> (Architecture <RTL>).
	g_CLKS_PER_BIT = 434
Entity <UART_RX> analyzed. Unit <UART_RX> generated.

Analyzing Entity <BinaryTo7Seg> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/Santiago/ALU/BinaryTo7Seg.vhd" line 78: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Santiago/ALU/BinaryTo7Seg.vhd" line 111: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Santiago/ALU/BinaryTo7Seg.vhd" line 131: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Santiago/ALU/BinaryTo7Seg.vhd" line 151: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Santiago/ALU/BinaryTo7Seg.vhd" line 171: Mux is complete : default of case is discarded
Entity <BinaryTo7Seg> analyzed. Unit <BinaryTo7Seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UART_RX>.
    Related source file is "C:/Users/Santiago/ALU/UART_RX.vhd".
    Found finite state machine <FSM_0> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk                     (rising_edge)        |
    | Power Up State     | s_idle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit adder for signal <r_Bit_Index$addsub0000> created at line 96.
    Found 9-bit register for signal <r_Clk_Count>.
    Found 9-bit adder for signal <r_Clk_Count$share0000> created at line 56.
    Found 8-bit register for signal <r_RX_Byte>.
    Found 1-bit register for signal <r_RX_DV>.
    Found 9-bit comparator less for signal <r_SM_Main$cmp_lt0000> created at line 87.
    Found 3-bit comparator less for signal <r_SM_Main$cmp_lt0001> created at line 95.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <UART_RX> synthesized.


Synthesizing Unit <BinaryTo7Seg>.
    Related source file is "C:/Users/Santiago/ALU/BinaryTo7Seg.vhd".
    Found 4x4-bit ROM for signal <auxDisplay>.
    Found 16x8-bit ROM for signal <w_toDisplay1>.
    Found 16x8-bit ROM for signal <w_toDisplay2>.
    Found 3-bit up counter for signal <count>.
    Found 3-bit comparator less for signal <count$cmp_lt0000> created at line 63.
    Found 2-bit register for signal <selDisplay>.
    Summary:
	inferred   3 ROM(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <BinaryTo7Seg> synthesized.


Synthesizing Unit <UART_RX_To_7_Seg_Top>.
    Related source file is "C:/Users/Santiago/ALU/UART_RX_To_7_Seg_Top.vhd".
Unit <UART_RX_To_7_Seg_Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 2
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 12
 1-bit register                                        : 9
 2-bit register                                        : 1
 3-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 3
 3-bit comparator less                                 : 2
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UART_RX_Inst/r_SM_Main/FSM> on signal <r_SM_Main[1:3]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_rx_start_bit | 001
 s_rx_data_bits | 011
 s_rx_stop_bit  | 010
 s_cleanup      | 110
----------------------------

Synthesizing (advanced) Unit <BinaryTo7Seg>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_auxDisplay> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <BinaryTo7Seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 3
 16x8-bit ROM                                          : 2
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 3
 3-bit comparator less                                 : 2
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART_RX_To_7_Seg_Top> ...

Optimizing unit <UART_RX> ...

Optimizing unit <BinaryTo7Seg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_RX_To_7_Seg_Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART_RX_To_7_Seg_Top.ngr
Top Level Output File Name         : UART_RX_To_7_Seg_Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 115
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 8
#      LUT2                        : 10
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 7
#      LUT3_D                      : 2
#      LUT4                        : 54
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      MUXCY                       : 8
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 29
#      FD                          : 16
#      FDE                         : 8
#      FDR                         : 3
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       49  out of   4656     1%  
 Number of Slice Flip Flops:             29  out of   9312     0%  
 Number of 4 input LUTs:                 92  out of   9312     0%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_Clk                              | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.033ns (Maximum Frequency: 142.187MHz)
   Minimum input arrival time before clock: 6.100ns
   Maximum output required time after clock: 7.765ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_Clk'
  Clock period: 7.033ns (frequency: 142.187MHz)
  Total number of paths / destination ports: 782 / 34
-------------------------------------------------------------------------
Delay:               7.033ns (Levels of Logic = 5)
  Source:            UART_RX_Inst/r_Clk_Count_6 (FF)
  Destination:       UART_RX_Inst/r_Clk_Count_8 (FF)
  Source Clock:      i_Clk rising
  Destination Clock: i_Clk rising

  Data Path: UART_RX_Inst/r_Clk_Count_6 to UART_RX_Inst/r_Clk_Count_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.899  UART_RX_Inst/r_Clk_Count_6 (UART_RX_Inst/r_Clk_Count_6)
     LUT2:I1->O            1   0.704   0.000  UART_RX_Inst/r_SM_Main_cmp_lt00002_SW0_SW1_F (N46)
     MUXF5:I0->O           2   0.321   0.451  UART_RX_Inst/r_SM_Main_cmp_lt00002_SW0_SW1 (N37)
     LUT4:I3->O           10   0.704   0.886  UART_RX_Inst/r_SM_Main_cmp_lt00002 (UART_RX_Inst/r_SM_Main_cmp_lt0000)
     LUT4_D:I3->O          8   0.704   0.761  UART_RX_Inst/r_Clk_Count_mux0000<0>2 (UART_RX_Inst/N3)
     LUT4:I3->O            1   0.704   0.000  UART_RX_Inst/r_Clk_Count_mux0000<8>1 (UART_RX_Inst/r_Clk_Count_mux0000<8>)
     FD:D                      0.308          UART_RX_Inst/r_Clk_Count_0
    ----------------------------------------
    Total                      7.033ns (4.036ns logic, 2.997ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_Clk'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              6.100ns (Levels of Logic = 4)
  Source:            i_UART_RX (PAD)
  Destination:       UART_RX_Inst/r_Clk_Count_8 (FF)
  Destination Clock: i_Clk rising

  Data Path: i_UART_RX to UART_RX_Inst/r_Clk_Count_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.012  i_UART_RX_IBUF (i_UART_RX_IBUF)
     LUT2:I1->O            1   0.704   0.455  UART_RX_Inst/r_Clk_Count_mux0000<0>1_SW1 (N6)
     LUT4:I2->O            9   0.704   0.995  UART_RX_Inst/r_Clk_Count_mux0000<0>1 (UART_RX_Inst/N01)
     LUT4:I0->O            1   0.704   0.000  UART_RX_Inst/r_Clk_Count_mux0000<8>1 (UART_RX_Inst/r_Clk_Count_mux0000<8>)
     FD:D                      0.308          UART_RX_Inst/r_Clk_Count_0
    ----------------------------------------
    Total                      6.100ns (3.638ns logic, 2.462ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_Clk'
  Total number of paths / destination ports: 83 / 12
-------------------------------------------------------------------------
Offset:              7.765ns (Levels of Logic = 4)
  Source:            SevenSeg1_Inst/selDisplay_0 (FF)
  Destination:       o_Segment_G (PAD)
  Source Clock:      i_Clk rising

  Data Path: SevenSeg1_Inst/selDisplay_0 to o_Segment_G
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.158  SevenSeg1_Inst/selDisplay_0 (SevenSeg1_Inst/selDisplay_0)
     LUT3:I0->O            1   0.704   0.000  SevenSeg1_Inst/w_segments<6>642 (SevenSeg1_Inst/w_segments<6>642)
     MUXF5:I0->O           1   0.321   0.595  SevenSeg1_Inst/w_segments<6>64_f5 (SevenSeg1_Inst/w_segments<6>64)
     LUT4:I0->O            1   0.704   0.420  SevenSeg1_Inst/w_segments<6>69 (o_Segment_G_OBUF)
     OBUF:I->O                 3.272          o_Segment_G_OBUF (o_Segment_G)
    ----------------------------------------
    Total                      7.765ns (5.592ns logic, 2.173ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.07 secs
 
--> 

Total memory usage is 4513744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    7 (   0 filtered)

