{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636231272691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636231272706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  6 21:41:12 2021 " "Processing started: Sat Nov  6 21:41:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636231272706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231272706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231272706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636231272974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636231272975 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "configuration.qsys " "Elaborating Platform Designer system entity \"configuration.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231280302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:23 Progress: Loading quartus-projects/configuration.qsys " "2021.11.06.21:41:23 Progress: Loading quartus-projects/configuration.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231283463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:23 Progress: Reading input file " "2021.11.06.21:41:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231283666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:23 Progress: Adding DMA_LCD_0 \[DMA_LCD 1.0\] " "2021.11.06.21:41:23 Progress: Adding DMA_LCD_0 \[DMA_LCD 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231283728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Parameterizing module DMA_LCD_0 " "2021.11.06.21:41:24 Progress: Parameterizing module DMA_LCD_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Adding GPIO_parallel_port_0 \[GPIO_parallel_port 1.0\] " "2021.11.06.21:41:24 Progress: Adding GPIO_parallel_port_0 \[GPIO_parallel_port 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Parameterizing module GPIO_parallel_port_0 " "2021.11.06.21:41:24 Progress: Parameterizing module GPIO_parallel_port_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Adding LEDs \[altera_avalon_pio 18.1\] " "2021.11.06.21:41:24 Progress: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Parameterizing module LEDs " "2021.11.06.21:41:24 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\] " "2021.11.06.21:41:24 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Parameterizing module SDRAM_controller " "2021.11.06.21:41:24 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Adding altpll_0 \[altpll 18.1\] " "2021.11.06.21:41:24 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Parameterizing module altpll_0 " "2021.11.06.21:41:24 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Adding clk_0 \[clock_source 18.1\] " "2021.11.06.21:41:24 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Parameterizing module clk_0 " "2021.11.06.21:41:24 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2021.11.06.21:41:24 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Parameterizing module cpu " "2021.11.06.21:41:24 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2021.11.06.21:41:24 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Parameterizing module jtag_uart " "2021.11.06.21:41:24 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2021.11.06.21:41:24 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Parameterizing module sysid_qsys_0 " "2021.11.06.21:41:24 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2021.11.06.21:41:24 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Parameterizing module timer_0 " "2021.11.06.21:41:24 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:24 Progress: Building connections " "2021.11.06.21:41:24 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231284968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:25 Progress: Parameterizing connections " "2021.11.06.21:41:25 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231285001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:25 Progress: Validating " "2021.11.06.21:41:25 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231285004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.06.21:41:25 Progress: Done reading input file " "2021.11.06.21:41:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231285433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Configuration.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231285953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Configuration.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231285953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Configuration.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231285953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Configuration.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231285953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration: Generating configuration \"configuration\" for QUARTUS_SYNTH " "Configuration: Generating configuration \"configuration\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231286668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231287750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231287755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0: \"configuration\" instantiated DMA_LCD \"DMA_LCD_0\" " "DMA_LCD_0: \"configuration\" instantiated DMA_LCD \"DMA_LCD_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231289219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO_parallel_port_0: \"configuration\" instantiated GPIO_parallel_port \"GPIO_parallel_port_0\" " "GPIO_parallel_port_0: \"configuration\" instantiated GPIO_parallel_port \"GPIO_parallel_port_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231289219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'configuration_LEDs' " "LEDs: Starting RTL generation for module 'configuration_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231289226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=configuration_LEDs --dir=/tmp/alt8937_735603931834378050.dir/0004_LEDs_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8937_735603931834378050.dir/0004_LEDs_gen//configuration_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=configuration_LEDs --dir=/tmp/alt8937_735603931834378050.dir/0004_LEDs_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8937_735603931834378050.dir/0004_LEDs_gen//configuration_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231289226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'configuration_LEDs' " "LEDs: Done RTL generation for module 'configuration_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231289304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"configuration\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"configuration\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231289304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'configuration_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'configuration_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231289309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=configuration_SDRAM_controller --dir=/tmp/alt8937_735603931834378050.dir/0005_SDRAM_controller_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8937_735603931834378050.dir/0005_SDRAM_controller_gen//configuration_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=configuration_SDRAM_controller --dir=/tmp/alt8937_735603931834378050.dir/0005_SDRAM_controller_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8937_735603931834378050.dir/0005_SDRAM_controller_gen//configuration_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231289309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'configuration_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'configuration_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231289501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"configuration\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"configuration\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231289502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"configuration\" instantiated altpll \"altpll_0\" " "Altpll_0: \"configuration\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231290293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"configuration\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"configuration\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231290330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'configuration_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'configuration_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231290334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=configuration_jtag_uart --dir=/tmp/alt8937_735603931834378050.dir/0008_jtag_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8937_735603931834378050.dir/0008_jtag_uart_gen//configuration_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=configuration_jtag_uart --dir=/tmp/alt8937_735603931834378050.dir/0008_jtag_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8937_735603931834378050.dir/0008_jtag_uart_gen//configuration_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231290334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'configuration_jtag_uart' " "Jtag_uart: Done RTL generation for module 'configuration_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231290438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"configuration\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"configuration\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231290439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"configuration\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"configuration\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231290442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'configuration_timer_0' " "Timer_0: Starting RTL generation for module 'configuration_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231290444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=configuration_timer_0 --dir=/tmp/alt8937_735603931834378050.dir/0010_timer_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8937_735603931834378050.dir/0010_timer_0_gen//configuration_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=configuration_timer_0 --dir=/tmp/alt8937_735603931834378050.dir/0010_timer_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8937_735603931834378050.dir/0010_timer_0_gen//configuration_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231290445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'configuration_timer_0' " "Timer_0: Done RTL generation for module 'configuration_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231290529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"configuration\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"configuration\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231290530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"configuration\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"configuration\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"configuration\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"configuration\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"configuration\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"configuration\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'configuration_cpu_cpu' " "Cpu: Starting RTL generation for module 'configuration_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=configuration_cpu_cpu --dir=/tmp/alt8937_735603931834378050.dir/0013_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8937_735603931834378050.dir/0013_cpu_gen//configuration_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=configuration_cpu_cpu --dir=/tmp/alt8937_735603931834378050.dir/0013_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8937_735603931834378050.dir/0013_cpu_gen//configuration_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231291995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*) Starting Nios II generation " "Cpu: # 2021.11.06 21:41:32 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)   Checking for plaintext license. " "Cpu: # 2021.11.06 21:41:32 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2021.11.06 21:41:32 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.11.06 21:41:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.11.06 21:41:32 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)   Plaintext license not found. " "Cpu: # 2021.11.06 21:41:32 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2021.11.06 21:41:32 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2021.11.06 21:41:32 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.11.06 21:41:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.11.06 21:41:32 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2021.11.06 21:41:32 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.11.06 21:41:32 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)   Creating all objects for CPU " "Cpu: # 2021.11.06 21:41:32 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:32 (*)     Testbench " "Cpu: # 2021.11.06 21:41:32 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:33 (*)     Instruction decoding " "Cpu: # 2021.11.06 21:41:33 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:33 (*)       Instruction fields " "Cpu: # 2021.11.06 21:41:33 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:33 (*)       Instruction decodes " "Cpu: # 2021.11.06 21:41:33 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:33 (*)       Signals for RTL simulation waveforms " "Cpu: # 2021.11.06 21:41:33 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:33 (*)       Instruction controls " "Cpu: # 2021.11.06 21:41:33 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:33 (*)     Pipeline frontend " "Cpu: # 2021.11.06 21:41:33 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:33 (*)     Pipeline backend " "Cpu: # 2021.11.06 21:41:33 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:34 (*)   Generating RTL from CPU objects " "Cpu: # 2021.11.06 21:41:34 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:35 (*)   Creating encrypted RTL " "Cpu: # 2021.11.06 21:41:35 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.06 21:41:36 (*) Done Nios II generation " "Cpu: # 2021.11.06 21:41:36 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'configuration_cpu_cpu' " "Cpu: Done RTL generation for module 'configuration_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"DMA_LCD_0_avalon_master_translator\" " "DMA_LCD_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"DMA_LCD_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0_avalon_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DMA_LCD_0_avalon_translator\" " "DMA_LCD_0_avalon_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DMA_LCD_0_avalon_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"DMA_LCD_0_avalon_master_agent\" " "DMA_LCD_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"DMA_LCD_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0_avalon_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DMA_LCD_0_avalon_agent\" " "DMA_LCD_0_avalon_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DMA_LCD_0_avalon_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0_avalon_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DMA_LCD_0_avalon_agent_rsp_fifo\" " "DMA_LCD_0_avalon_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DMA_LCD_0_avalon_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_006: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_006\" " "Cmd_mux_006: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\" " "Rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0_avalon_master_to_DMA_LCD_0_avalon_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"DMA_LCD_0_avalon_master_to_DMA_LCD_0_avalon_cmd_width_adapter\" " "DMA_LCD_0_avalon_master_to_DMA_LCD_0_avalon_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"DMA_LCD_0_avalon_master_to_DMA_LCD_0_avalon_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\" " "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration: Done \"configuration\" with 46 modules, 76 files " "Configuration: Done \"configuration\" with 46 modules, 76 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231296425 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "configuration.qsys " "Finished elaborating Platform Designer system entity \"configuration.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231298672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "gpio.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/gpio.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299003 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "gpio.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/gpio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test1 " "Found entity 1: test1" {  } { { "test1.bdf" "" { Schematic "/home/quartus/Desktop/quartus-projects/test1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/configuration.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/configuration.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration " "Found entity 1: configuration" {  } { { "db/ip/configuration/configuration.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/DMA_LCD_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMA_LCD_ctrl-rtl " "Found design unit 1: DMA_LCD_ctrl-rtl" {  } { { "db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299006 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMA_LCD_ctrl " "Found entity 1: DMA_LCD_ctrl" {  } { { "db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/configuration/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/configuration/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/configuration/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/configuration/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/configuration/submodules/altera_default_burst_converter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/configuration/submodules/altera_incr_burst_converter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/configuration/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/configuration/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299011 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/configuration/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299014 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299014 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299014 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299014 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/configuration/submodules/altera_merlin_master_agent.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/configuration/submodules/altera_merlin_master_translator.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/configuration/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299020 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/configuration/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/configuration/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/configuration/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/configuration/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/configuration/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/configuration/submodules/altera_reset_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/configuration/submodules/altera_reset_synchronizer.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/configuration/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/configuration/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/configuration/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_LEDs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_LEDs.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_LEDs " "Found entity 1: configuration_LEDs" {  } { { "db/ip/configuration/submodules/configuration_LEDs.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_SDRAM_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_SDRAM_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_SDRAM_controller_input_efifo_module " "Found entity 1: configuration_SDRAM_controller_input_efifo_module" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299029 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_SDRAM_controller " "Found entity 2: configuration_SDRAM_controller" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/configuration/submodules/configuration_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_altpll_0_dffpipe_l2c " "Found entity 1: configuration_altpll_0_dffpipe_l2c" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299030 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_altpll_0_stdsync_sv6 " "Found entity 2: configuration_altpll_0_stdsync_sv6" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299030 ""} { "Info" "ISGN_ENTITY_NAME" "3 configuration_altpll_0_altpll_pka2 " "Found entity 3: configuration_altpll_0_altpll_pka2" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299030 ""} { "Info" "ISGN_ENTITY_NAME" "4 configuration_altpll_0 " "Found entity 4: configuration_altpll_0" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu " "Found entity 1: configuration_cpu" {  } { { "db/ip/configuration/submodules/configuration_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/configuration/submodules/configuration_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu_cpu_ic_data_module " "Found entity 1: configuration_cpu_cpu_ic_data_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_cpu_cpu_ic_tag_module " "Found entity 2: configuration_cpu_cpu_ic_tag_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "3 configuration_cpu_cpu_bht_module " "Found entity 3: configuration_cpu_cpu_bht_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "4 configuration_cpu_cpu_register_bank_a_module " "Found entity 4: configuration_cpu_cpu_register_bank_a_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "5 configuration_cpu_cpu_register_bank_b_module " "Found entity 5: configuration_cpu_cpu_register_bank_b_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "6 configuration_cpu_cpu_dc_tag_module " "Found entity 6: configuration_cpu_cpu_dc_tag_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "7 configuration_cpu_cpu_dc_data_module " "Found entity 7: configuration_cpu_cpu_dc_data_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "8 configuration_cpu_cpu_dc_victim_module " "Found entity 8: configuration_cpu_cpu_dc_victim_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "9 configuration_cpu_cpu_nios2_oci_debug " "Found entity 9: configuration_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "10 configuration_cpu_cpu_nios2_oci_break " "Found entity 10: configuration_cpu_cpu_nios2_oci_break" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "11 configuration_cpu_cpu_nios2_oci_xbrk " "Found entity 11: configuration_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "12 configuration_cpu_cpu_nios2_oci_dbrk " "Found entity 12: configuration_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "13 configuration_cpu_cpu_nios2_oci_itrace " "Found entity 13: configuration_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "14 configuration_cpu_cpu_nios2_oci_td_mode " "Found entity 14: configuration_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "15 configuration_cpu_cpu_nios2_oci_dtrace " "Found entity 15: configuration_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "16 configuration_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: configuration_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "17 configuration_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: configuration_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "18 configuration_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: configuration_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "19 configuration_cpu_cpu_nios2_oci_fifo " "Found entity 19: configuration_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "20 configuration_cpu_cpu_nios2_oci_pib " "Found entity 20: configuration_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "21 configuration_cpu_cpu_nios2_oci_im " "Found entity 21: configuration_cpu_cpu_nios2_oci_im" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "22 configuration_cpu_cpu_nios2_performance_monitors " "Found entity 22: configuration_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "23 configuration_cpu_cpu_nios2_avalon_reg " "Found entity 23: configuration_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "24 configuration_cpu_cpu_ociram_sp_ram_module " "Found entity 24: configuration_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "25 configuration_cpu_cpu_nios2_ocimem " "Found entity 25: configuration_cpu_cpu_nios2_ocimem" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "26 configuration_cpu_cpu_nios2_oci " "Found entity 26: configuration_cpu_cpu_nios2_oci" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""} { "Info" "ISGN_ENTITY_NAME" "27 configuration_cpu_cpu " "Found entity 27: configuration_cpu_cpu" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu_cpu_debug_slave_sysclk " "Found entity 1: configuration_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu_cpu_debug_slave_tck " "Found entity 1: configuration_cpu_cpu_debug_slave_tck" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_tck.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu_cpu_debug_slave_wrapper " "Found entity 1: configuration_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu_cpu_mult_cell " "Found entity 1: configuration_cpu_cpu_mult_cell" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_mult_cell.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu_cpu_test_bench " "Found entity 1: configuration_cpu_cpu_test_bench" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_test_bench.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_irq_mapper " "Found entity 1: configuration_irq_mapper" {  } { { "db/ip/configuration/submodules/configuration_irq_mapper.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/configuration/submodules/configuration_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_jtag_uart_sim_scfifo_w " "Found entity 1: configuration_jtag_uart_sim_scfifo_w" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299508 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_jtag_uart_scfifo_w " "Found entity 2: configuration_jtag_uart_scfifo_w" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299508 ""} { "Info" "ISGN_ENTITY_NAME" "3 configuration_jtag_uart_sim_scfifo_r " "Found entity 3: configuration_jtag_uart_sim_scfifo_r" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299508 ""} { "Info" "ISGN_ENTITY_NAME" "4 configuration_jtag_uart_scfifo_r " "Found entity 4: configuration_jtag_uart_scfifo_r" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299508 ""} { "Info" "ISGN_ENTITY_NAME" "5 configuration_jtag_uart " "Found entity 5: configuration_jtag_uart" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0 " "Found entity 1: configuration_mm_interconnect_0" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_avalon_st_adapter " "Found entity 1: configuration_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: configuration_mm_interconnect_0_avalon_st_adapter_006" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_cmd_demux " "Found entity 1: configuration_mm_interconnect_0_cmd_demux" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_cmd_demux_001 " "Found entity 1: configuration_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_cmd_demux_002 " "Found entity 1: configuration_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_cmd_mux " "Found entity 1: configuration_mm_interconnect_0_cmd_mux" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_cmd_mux_001 " "Found entity 1: configuration_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_cmd_mux_006 " "Found entity 1: configuration_mm_interconnect_0_cmd_mux_006" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_006.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299521 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router " "Found entity 2: configuration_mm_interconnect_0_router" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_001_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299522 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router_001 " "Found entity 2: configuration_mm_interconnect_0_router_001" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_002_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299523 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router_002 " "Found entity 2: configuration_mm_interconnect_0_router_002" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_003_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299524 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router_003 " "Found entity 2: configuration_mm_interconnect_0_router_003" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_004_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299525 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router_004 " "Found entity 2: configuration_mm_interconnect_0_router_004" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_007_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299525 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router_007 " "Found entity 2: configuration_mm_interconnect_0_router_007" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636231299526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_009_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299526 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router_009 " "Found entity 2: configuration_mm_interconnect_0_router_009" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_rsp_demux " "Found entity 1: configuration_mm_interconnect_0_rsp_demux" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_rsp_demux_001 " "Found entity 1: configuration_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_rsp_demux_006 " "Found entity 1: configuration_mm_interconnect_0_rsp_demux_006" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_006.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_rsp_mux " "Found entity 1: configuration_mm_interconnect_0_rsp_mux" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_rsp_mux_001 " "Found entity 1: configuration_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_rsp_mux_002 " "Found entity 1: configuration_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_sysid_qsys_0 " "Found entity 1: configuration_sysid_qsys_0" {  } { { "db/ip/configuration/submodules/configuration_sysid_qsys_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_timer_0 " "Found entity 1: configuration_timer_0" {  } { { "db/ip/configuration/submodules/configuration_timer_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/configuration/submodules/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "db/ip/configuration/submodules/gpio.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/gpio.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299531 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "db/ip/configuration/submodules/gpio.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/gpio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231299531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231299531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "configuration_SDRAM_controller.v(318) " "Verilog HDL or VHDL warning at configuration_SDRAM_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1636231299533 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "configuration_SDRAM_controller.v(328) " "Verilog HDL or VHDL warning at configuration_SDRAM_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1636231299533 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "configuration_SDRAM_controller.v(338) " "Verilog HDL or VHDL warning at configuration_SDRAM_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1636231299533 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "configuration_SDRAM_controller.v(682) " "Verilog HDL or VHDL warning at configuration_SDRAM_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1636231299534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test1 " "Elaborating entity \"test1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636231299613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration configuration:inst " "Elaborating entity \"configuration\" for hierarchy \"configuration:inst\"" {  } { { "test1.bdf" "inst" { Schematic "/home/quartus/Desktop/quartus-projects/test1.bdf" { { -152 592 1104 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231299618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMA_LCD_ctrl configuration:inst\|DMA_LCD_ctrl:dma_lcd_0 " "Elaborating entity \"DMA_LCD_ctrl\" for hierarchy \"configuration:inst\|DMA_LCD_ctrl:dma_lcd_0\"" {  } { { "db/ip/configuration/configuration.v" "dma_lcd_0" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231299637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelPort configuration:inst\|ParallelPort:gpio_parallel_port_0 " "Elaborating entity \"ParallelPort\" for hierarchy \"configuration:inst\|ParallelPort:gpio_parallel_port_0\"" {  } { { "db/ip/configuration/configuration.v" "gpio_parallel_port_0" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231299655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_LEDs configuration:inst\|configuration_LEDs:leds " "Elaborating entity \"configuration_LEDs\" for hierarchy \"configuration:inst\|configuration_LEDs:leds\"" {  } { { "db/ip/configuration/configuration.v" "leds" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231299665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_SDRAM_controller configuration:inst\|configuration_SDRAM_controller:sdram_controller " "Elaborating entity \"configuration_SDRAM_controller\" for hierarchy \"configuration:inst\|configuration_SDRAM_controller:sdram_controller\"" {  } { { "db/ip/configuration/configuration.v" "sdram_controller" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231299668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_SDRAM_controller_input_efifo_module configuration:inst\|configuration_SDRAM_controller:sdram_controller\|configuration_SDRAM_controller_input_efifo_module:the_configuration_SDRAM_controller_input_efifo_module " "Elaborating entity \"configuration_SDRAM_controller_input_efifo_module\" for hierarchy \"configuration:inst\|configuration_SDRAM_controller:sdram_controller\|configuration_SDRAM_controller_input_efifo_module:the_configuration_SDRAM_controller_input_efifo_module\"" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "the_configuration_SDRAM_controller_input_efifo_module" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231299717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_altpll_0 configuration:inst\|configuration_altpll_0:altpll_0 " "Elaborating entity \"configuration_altpll_0\" for hierarchy \"configuration:inst\|configuration_altpll_0:altpll_0\"" {  } { { "db/ip/configuration/configuration.v" "altpll_0" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231299724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_altpll_0_stdsync_sv6 configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"configuration_altpll_0_stdsync_sv6\" for hierarchy \"configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "stdsync2" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231299727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_altpll_0_dffpipe_l2c configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_stdsync_sv6:stdsync2\|configuration_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"configuration_altpll_0_dffpipe_l2c\" for hierarchy \"configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_stdsync_sv6:stdsync2\|configuration_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "dffpipe3" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231299729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_altpll_0_altpll_pka2 configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_altpll_pka2:sd1 " "Elaborating entity \"configuration_altpll_0_altpll_pka2\" for hierarchy \"configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_altpll_pka2:sd1\"" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "sd1" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231299732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu configuration:inst\|configuration_cpu:cpu " "Elaborating entity \"configuration_cpu\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\"" {  } { { "db/ip/configuration/configuration.v" "cpu" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231299736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu " "Elaborating entity \"configuration_cpu_cpu\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\"" {  } { { "db/ip/configuration/submodules/configuration_cpu.v" "cpu" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231299765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_test_bench configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_test_bench:the_configuration_cpu_cpu_test_bench " "Elaborating entity \"configuration_cpu_cpu_test_bench\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_test_bench:the_configuration_cpu_cpu_test_bench\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_test_bench" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_ic_data_module configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data " "Elaborating entity \"configuration_cpu_cpu_ic_data_module\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "configuration_cpu_cpu_ic_data" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_altsyncram" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231300138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231300138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_ic_tag_module configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag " "Elaborating entity \"configuration_cpu_cpu_ic_tag_module\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "configuration_cpu_cpu_ic_tag" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_altsyncram" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231300212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231300212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_bht_module configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_bht_module:configuration_cpu_cpu_bht " "Elaborating entity \"configuration_cpu_cpu_bht_module\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_bht_module:configuration_cpu_cpu_bht\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "configuration_cpu_cpu_bht" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_bht_module:configuration_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_bht_module:configuration_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_altsyncram" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231300277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231300277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_bht_module:configuration_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_bht_module:configuration_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_register_bank_a_module configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a " "Elaborating entity \"configuration_cpu_cpu_register_bank_a_module\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "configuration_cpu_cpu_register_bank_a" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_altsyncram" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231300340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231300340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_register_bank_b_module configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b " "Elaborating entity \"configuration_cpu_cpu_register_bank_b_module\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "configuration_cpu_cpu_register_bank_b" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_mult_cell configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell " "Elaborating entity \"configuration_cpu_cpu_mult_cell\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_mult_cell" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231300422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231300422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/quartus/Desktop/quartus-projects/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_dc_tag_module configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag " "Elaborating entity \"configuration_cpu_cpu_dc_tag_module\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "configuration_cpu_cpu_dc_tag" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_altsyncram" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231300986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jc1 " "Found entity 1: altsyncram_1jc1" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231301016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231301016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jc1 configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated " "Elaborating entity \"altsyncram_1jc1\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_dc_data_module configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data " "Elaborating entity \"configuration_cpu_cpu_dc_data_module\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "configuration_cpu_cpu_dc_data" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_altsyncram" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231301086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231301086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_dc_victim_module configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim " "Elaborating entity \"configuration_cpu_cpu_dc_victim_module\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "configuration_cpu_cpu_dc_victim" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_altsyncram" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231301158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231301158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci " "Elaborating entity \"configuration_cpu_cpu_nios2_oci\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_debug configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_debug:the_configuration_cpu_cpu_nios2_oci_debug " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_debug\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_debug:the_configuration_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_debug" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_debug:the_configuration_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_debug:the_configuration_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_break configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_break:the_configuration_cpu_cpu_nios2_oci_break " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_break\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_break:the_configuration_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_break" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_xbrk configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_xbrk:the_configuration_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_xbrk:the_configuration_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_xbrk" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_dbrk configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_dbrk:the_configuration_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_dbrk:the_configuration_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_dbrk" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_itrace configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_itrace:the_configuration_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_itrace\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_itrace:the_configuration_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_itrace" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_dtrace configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_dtrace:the_configuration_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_dtrace:the_configuration_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_dtrace" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_td_mode configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_dtrace:the_configuration_cpu_cpu_nios2_oci_dtrace\|configuration_cpu_cpu_nios2_oci_td_mode:configuration_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_dtrace:the_configuration_cpu_cpu_nios2_oci_dtrace\|configuration_cpu_cpu_nios2_oci_td_mode:configuration_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "configuration_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_fifo configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_fifo:the_configuration_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_fifo\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_fifo:the_configuration_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_fifo" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_compute_input_tm_cnt configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_fifo:the_configuration_cpu_cpu_nios2_oci_fifo\|configuration_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_configuration_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_fifo:the_configuration_cpu_cpu_nios2_oci_fifo\|configuration_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_configuration_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_fifo_wrptr_inc configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_fifo:the_configuration_cpu_cpu_nios2_oci_fifo\|configuration_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_configuration_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_fifo:the_configuration_cpu_cpu_nios2_oci_fifo\|configuration_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_configuration_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_fifo_cnt_inc configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_fifo:the_configuration_cpu_cpu_nios2_oci_fifo\|configuration_cpu_cpu_nios2_oci_fifo_cnt_inc:the_configuration_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_fifo:the_configuration_cpu_cpu_nios2_oci_fifo\|configuration_cpu_cpu_nios2_oci_fifo_cnt_inc:the_configuration_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_pib configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_pib:the_configuration_cpu_cpu_nios2_oci_pib " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_pib\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_pib:the_configuration_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_pib" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_oci_im configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_im:the_configuration_cpu_cpu_nios2_oci_im " "Elaborating entity \"configuration_cpu_cpu_nios2_oci_im\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_im:the_configuration_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_im" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_avalon_reg configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_avalon_reg:the_configuration_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"configuration_cpu_cpu_nios2_avalon_reg\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_avalon_reg:the_configuration_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_avalon_reg" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_nios2_ocimem configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem " "Elaborating entity \"configuration_cpu_cpu_nios2_ocimem\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_ocimem" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_ociram_sp_ram_module configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram " "Elaborating entity \"configuration_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "configuration_cpu_cpu_ociram_sp_ram" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_altsyncram" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231301738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231301738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_debug_slave_wrapper configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"configuration_cpu_cpu_debug_slave_wrapper\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_debug_slave_wrapper" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_debug_slave_tck configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\|configuration_cpu_cpu_debug_slave_tck:the_configuration_cpu_cpu_debug_slave_tck " "Elaborating entity \"configuration_cpu_cpu_debug_slave_tck\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\|configuration_cpu_cpu_debug_slave_tck:the_configuration_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v" "the_configuration_cpu_cpu_debug_slave_tck" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_cpu_cpu_debug_slave_sysclk configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\|configuration_cpu_cpu_debug_slave_sysclk:the_configuration_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"configuration_cpu_cpu_debug_slave_sysclk\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\|configuration_cpu_cpu_debug_slave_sysclk:the_configuration_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v" "the_configuration_cpu_cpu_debug_slave_sysclk" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:configuration_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:configuration_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v" "configuration_cpu_cpu_debug_slave_phy" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:configuration_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:configuration_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:configuration_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:configuration_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:configuration_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_debug_slave_wrapper:the_configuration_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:configuration_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_jtag_uart configuration:inst\|configuration_jtag_uart:jtag_uart " "Elaborating entity \"configuration_jtag_uart\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\"" {  } { { "db/ip/configuration/configuration.v" "jtag_uart" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_jtag_uart_scfifo_w configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w " "Elaborating entity \"configuration_jtag_uart_scfifo_w\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\"" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "the_configuration_jtag_uart_scfifo_w" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231301987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "wfifo" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302087 ""}  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636231302087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231302109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231302109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231302113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231302113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/quartus/Desktop/quartus-projects/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231302117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231302117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/quartus/Desktop/quartus-projects/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231302142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231302142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/quartus/Desktop/quartus-projects/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231302169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231302169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/quartus/Desktop/quartus-projects/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231302196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231302196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_w:the_configuration_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/quartus/Desktop/quartus-projects/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_jtag_uart_scfifo_r configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r " "Elaborating entity \"configuration_jtag_uart_scfifo_r\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\"" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "the_configuration_jtag_uart_scfifo_r" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "configuration_jtag_uart_alt_jtag_atlantic" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231302372 ""}  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636231302372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_sysid_qsys_0 configuration:inst\|configuration_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"configuration_sysid_qsys_0\" for hierarchy \"configuration:inst\|configuration_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/configuration/configuration.v" "sysid_qsys_0" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_timer_0 configuration:inst\|configuration_timer_0:timer_0 " "Elaborating entity \"configuration_timer_0\" for hierarchy \"configuration:inst\|configuration_timer_0:timer_0\"" {  } { { "db/ip/configuration/configuration.v" "timer_0" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"configuration_mm_interconnect_0\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/configuration/configuration.v" "mm_interconnect_0" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_lcd_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_lcd_0_avalon_master_translator\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "dma_lcd_0_avalon_master_translator" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_lcd_0_avalon_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_lcd_0_avalon_translator\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "dma_lcd_0_avalon_translator" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_parallel_port_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_parallel_port_0_avalon_slave_0_translator\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "gpio_parallel_port_0_avalon_slave_0_translator" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "leds_s1_translator" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_lcd_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_lcd_0_avalon_master_agent\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "dma_lcd_0_avalon_master_agent" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_lcd_0_avalon_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_lcd_0_avalon_agent\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "dma_lcd_0_avalon_agent" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_lcd_0_avalon_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_lcd_0_avalon_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/configuration/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dma_lcd_0_avalon_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dma_lcd_0_avalon_agent_rsp_fifo\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "dma_lcd_0_avalon_agent_rsp_fifo" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/configuration/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 2719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 2760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router:router " "Elaborating entity \"configuration_mm_interconnect_0_router\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router:router\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "router" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_default_decode configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router:router\|configuration_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"configuration_mm_interconnect_0_router_default_decode\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router:router\|configuration_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_001 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"configuration_mm_interconnect_0_router_001\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "router_001" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_001_default_decode configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_001:router_001\|configuration_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"configuration_mm_interconnect_0_router_001_default_decode\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_001:router_001\|configuration_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_002 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"configuration_mm_interconnect_0_router_002\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "router_002" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_002_default_decode configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_002:router_002\|configuration_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"configuration_mm_interconnect_0_router_002_default_decode\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_002:router_002\|configuration_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_003 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"configuration_mm_interconnect_0_router_003\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "router_003" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_003_default_decode configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_003:router_003\|configuration_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"configuration_mm_interconnect_0_router_003_default_decode\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_003:router_003\|configuration_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_004 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"configuration_mm_interconnect_0_router_004\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "router_004" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_004_default_decode configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_004:router_004\|configuration_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"configuration_mm_interconnect_0_router_004_default_decode\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_004:router_004\|configuration_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_007 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"configuration_mm_interconnect_0_router_007\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "router_007" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_007_default_decode configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_007:router_007\|configuration_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"configuration_mm_interconnect_0_router_007_default_decode\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_007:router_007\|configuration_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_009 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"configuration_mm_interconnect_0_router_009\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "router_009" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_router_009_default_decode configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_009:router_009\|configuration_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"configuration_mm_interconnect_0_router_009_default_decode\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_router_009:router_009\|configuration_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_cmd_demux configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"configuration_mm_interconnect_0_cmd_demux\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cmd_demux" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_cmd_demux_001 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"configuration_mm_interconnect_0_cmd_demux_001\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_cmd_demux_002 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"configuration_mm_interconnect_0_cmd_demux_002\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_cmd_mux configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"configuration_mm_interconnect_0_cmd_mux\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cmd_mux" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231302998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/configuration/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_cmd_mux_001 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"configuration_mm_interconnect_0_cmd_mux_001\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_cmd_mux_006 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"configuration_mm_interconnect_0_cmd_mux_006\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cmd_mux_006" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_rsp_demux configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"configuration_mm_interconnect_0_rsp_demux\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "rsp_demux" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_rsp_demux_001 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"configuration_mm_interconnect_0_rsp_demux_001\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_rsp_demux_006 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"configuration_mm_interconnect_0_rsp_demux_006\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "rsp_demux_006" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_rsp_mux configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"configuration_mm_interconnect_0_rsp_mux\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "rsp_mux" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_rsp_mux_001 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"configuration_mm_interconnect_0_rsp_mux_001\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/configuration/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_rsp_mux_002 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"configuration_mm_interconnect_0_rsp_mux_002\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dma_lcd_0_avalon_master_to_dma_lcd_0_avalon_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dma_lcd_0_avalon_master_to_dma_lcd_0_avalon_cmd_width_adapter\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "dma_lcd_0_avalon_master_to_dma_lcd_0_avalon_cmd_width_adapter" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 3970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303075 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/configuration/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636231303081 "|test1|configuration:inst|configuration_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dma_lcd_0_avalon_master_to_dma_lcd_0_avalon_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "cpu_data_master_to_sdram_controller_s1_cmd_width_adapter" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 4036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dma_lcd_0_avalon_to_dma_lcd_0_avalon_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dma_lcd_0_avalon_to_dma_lcd_0_avalon_master_rsp_width_adapter\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "dma_lcd_0_avalon_to_dma_lcd_0_avalon_master_rsp_width_adapter" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 4168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "sdram_controller_s1_to_cpu_data_master_rsp_width_adapter" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 4234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/configuration/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636231303144 "|test1|configuration:inst|configuration_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/configuration/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636231303144 "|test1|configuration:inst|configuration_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/configuration/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636231303144 "|test1|configuration:inst|configuration_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "crosser" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 4334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/configuration/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/configuration/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_avalon_st_adapter configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"configuration_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 4397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_avalon_st_adapter_006 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"configuration_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 4571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|configuration_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_irq_mapper configuration:inst\|configuration_irq_mapper:irq_mapper " "Elaborating entity \"configuration_irq_mapper\" for hierarchy \"configuration:inst\|configuration_irq_mapper:irq_mapper\"" {  } { { "db/ip/configuration/configuration.v" "irq_mapper" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller configuration:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"configuration:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/configuration/configuration.v" "rst_controller" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer configuration:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"configuration:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/configuration/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer configuration:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"configuration:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/configuration/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller configuration:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"configuration:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/configuration/configuration.v" "rst_controller_001" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231303244 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_configuration_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_configuration_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "the_configuration_cpu_cpu_nios2_oci_itrace" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636231304597 "|test1|configuration:inst|configuration_cpu:cpu|configuration_cpu_cpu:cpu|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci|configuration_cpu_cpu_nios2_oci_itrace:the_configuration_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qh24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qh24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qh24 " "Found entity 1: altsyncram_qh24" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231306094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231306094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231306201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231306201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4qb " "Found entity 1: mux_4qb" {  } { { "db/mux_4qb.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/mux_4qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231306230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231306230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/mux_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231306306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231306306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231306348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231306348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ii " "Found entity 1: cntr_4ii" {  } { { "db/cntr_4ii.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/cntr_4ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231306407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231306407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231306432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231306432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/cntr_bbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231306466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231306466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231306514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231306514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231306539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231306539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231306573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231306573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231306598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231306598 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231306816 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1636231306958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.11.06.21:41:49 Progress: Loading sld60bba180/alt_sld_fab_wrapper_hw.tcl " "2021.11.06.21:41:49 Progress: Loading sld60bba180/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231309040 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231310059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231310169 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231310719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231310788 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231310862 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231310949 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231310957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231310957 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1636231311626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld60bba180/alt_sld_fab.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/sld60bba180/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231311771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231311771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231311843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231311843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231311844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231311844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231311889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231311889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231311951 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231311951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231311951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231312004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231312004 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem " "RAM logic \"configuration:inst\|configuration_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/configuration/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1636231314420 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1636231314420 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231315706 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231315706 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231315706 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1636231315706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231315727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315727 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636231315727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231315751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231315751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231315760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_mult_cell:the_configuration_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636231315760 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636231315760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636231315784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231315784 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1636231317139 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1636231317139 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1636231317200 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1636231317200 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1636231317200 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1636231317200 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1636231317200 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636231317216 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 442 -1 0 } } { "db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" 28 -1 0 } } { "db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" 47 -1 0 } } { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 306 -1 0 } } { "db/ip/configuration/submodules/altera_reset_synchronizer.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/configuration/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 7651 -1 0 } } { "db/ip/configuration/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 398 -1 0 } } { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2618 -1 0 } } { "db/ip/configuration/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 5903 -1 0 } } { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 7660 -1 0 } } { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 4045 -1 0 } } { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 5822 -1 0 } } { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636231317344 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636231317344 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "test1.bdf" "" { Schematic "/home/quartus/Desktop/quartus-projects/test1.bdf" { { 440 272 448 456 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636231318541 "|test1|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RDn VCC " "Pin \"LCD_RDn\" is stuck at VCC" {  } { { "test1.bdf" "" { Schematic "/home/quartus/Desktop/quartus-projects/test1.bdf" { { 152 392 568 168 "LCD_RDn" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636231318541 "|test1|LCD_RDn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636231318541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231318799 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "configuration:inst\|DMA_LCD_ctrl:dma_lcd_0\|\\smMem:counterTq\[0\] Low " "Register configuration:inst\|DMA_LCD_ctrl:dma_lcd_0\|\\smMem:counterTq\[0\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1636231318901 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "configuration:inst\|DMA_LCD_ctrl:dma_lcd_0\|\\smMem:counterTq\[31\] Low " "Register configuration:inst\|DMA_LCD_ctrl:dma_lcd_0\|\\smMem:counterTq\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1636231318901 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1636231318901 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "347 " "347 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636231321045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231321233 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636231321515 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636231321515 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231321875 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636231322890 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636231322890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231323010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/quartus/Desktop/quartus-projects/output_files/test1.map.smsg " "Generated suppressed messages file /home/quartus/Desktop/quartus-projects/output_files/test1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231323732 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 281 285 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 281 of its 285 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1636231325080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636231325264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636231325264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8764 " "Implemented 8764 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636231325823 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636231325823 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1636231325823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8157 " "Implemented 8157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636231325823 ""} { "Info" "ICUT_CUT_TM_RAMS" "501 " "Implemented 501 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1636231325823 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1636231325823 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1636231325823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636231325823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1367 " "Peak virtual memory: 1367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636231325873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  6 21:42:05 2021 " "Processing ended: Sat Nov  6 21:42:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636231325873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636231325873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636231325873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636231325873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1636231326954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636231326967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  6 21:42:06 2021 " "Processing started: Sat Nov  6 21:42:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636231326967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1636231326967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test1 -c test1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1636231326967 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1636231326997 ""}
{ "Info" "0" "" "Project  = test1" {  } {  } 0 0 "Project  = test1" 0 0 "Fitter" 0 0 1636231326997 ""}
{ "Info" "0" "" "Revision = test1" {  } {  } 0 0 "Revision = test1" 0 0 "Fitter" 0 0 1636231326998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1636231327119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636231327120 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test1 EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"test1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636231327156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636231327183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636231327183 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_altpll_pka2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_altpll_pka2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636231327215 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 5162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636231327215 ""}  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1636231327215 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636231327407 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636231327411 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636231327663 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636231327663 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 28100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636231327683 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 28102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636231327683 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 28104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636231327683 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 28106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636231327683 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 28108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636231327683 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636231327683 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636231327687 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1636231328344 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1636231329442 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1636231329442 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636231329586 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636231329594 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.sdc " "Reading SDC File: '/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636231329611 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_50M " "Node: Clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register configuration:inst\|configuration_SDRAM_controller:sdram_controller\|m_addr\[8\] Clk_50M " "Register configuration:inst\|configuration_SDRAM_controller:sdram_controller\|m_addr\[8\] is being clocked by Clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636231329658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1636231329658 "|test1|Clk_50M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636231329750 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636231329750 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1636231329750 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1636231329750 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1636231329750 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1636231329750 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1636231329750 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1636231329750 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636231329750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636231329750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636231329750 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1636231329750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_50M~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node Clk_50M~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636231330616 ""}  } { { "test1.bdf" "" { Schematic "/home/quartus/Desktop/quartus-projects/test1.bdf" { { -88 400 568 -72 "Clk_50M" "" } } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 28082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636231330616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636231330616 ""}  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636231330616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node configuration:inst\|configuration_altpll_0:altpll_0\|configuration_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636231330616 ""}  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636231330616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636231330616 ""}  } { { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 15002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636231330616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 15248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636231330616 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 15087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636231330616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636231330616 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 0 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 15109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636231330616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_debug:the_configuration_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_debug:the_configuration_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_oci_debug:the_configuration_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 2264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636231330616 ""}  } { { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 6260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636231330616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "configuration:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node configuration:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "configuration:inst\|configuration_SDRAM_controller:sdram_controller\|active_rnw~3 " "Destination node configuration:inst\|configuration_SDRAM_controller:sdram_controller\|active_rnw~3" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 7365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "configuration:inst\|configuration_SDRAM_controller:sdram_controller\|active_cs_n~0 " "Destination node configuration:inst\|configuration_SDRAM_controller:sdram_controller\|active_cs_n~0" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 7412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "configuration:inst\|configuration_SDRAM_controller:sdram_controller\|active_cs_n~1 " "Destination node configuration:inst\|configuration_SDRAM_controller:sdram_controller\|active_cs_n~1" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 7413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "configuration:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node configuration:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/configuration/submodules/altera_reset_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 7429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 6260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "configuration:inst\|DMA_LCD_ctrl:dma_lcd_0\|memMaster_waitrequest~0 " "Destination node configuration:inst\|DMA_LCD_ctrl:dma_lcd_0\|memMaster_waitrequest~0" {  } { { "db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 8137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "configuration:inst\|configuration_SDRAM_controller:sdram_controller\|i_refs\[0\] " "Destination node configuration:inst\|configuration_SDRAM_controller:sdram_controller\|i_refs\[0\]" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 5371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "configuration:inst\|configuration_SDRAM_controller:sdram_controller\|i_refs\[2\] " "Destination node configuration:inst\|configuration_SDRAM_controller:sdram_controller\|i_refs\[2\]" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 5369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "configuration:inst\|configuration_SDRAM_controller:sdram_controller\|i_refs\[1\] " "Destination node configuration:inst\|configuration_SDRAM_controller:sdram_controller\|i_refs\[1\]" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 5370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636231330616 ""}  } { { "db/ip/configuration/submodules/altera_reset_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636231330616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 19888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 19915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 16287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330616 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636231330616 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 18205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636231330616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "configuration:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node configuration:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636231330617 ""}  } { { "db/ip/configuration/submodules/altera_reset_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 7806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636231330617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "configuration:inst\|configuration_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node configuration:inst\|configuration_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636231330617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "configuration:inst\|configuration_altpll_0:altpll_0\|readdata\[0\]~2 " "Destination node configuration:inst\|configuration_altpll_0:altpll_0\|readdata\[0\]~2" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 10655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636231330617 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636231330617 ""}  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/quartus-projects/" { { 0 { 0 ""} 0 5191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636231330617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636231331564 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636231331576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636231331576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636231331591 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1636231331625 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636231331625 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1636231331625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636231331625 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636231331646 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636231332555 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1636231332567 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1636231332567 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1636231332567 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1636231332567 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1636231332567 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1636231332567 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636231332567 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "/SS " "Node \"/SS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "/SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "50MHzClk " "Node \"50MHzClk\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "50MHzClk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "50MHzClk2 " "Node \"50MHzClk2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "50MHzClk2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[0\] " "Node \"BUTTONS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[10\] " "Node \"BUTTONS\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[11\] " "Node \"BUTTONS\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[1\] " "Node \"BUTTONS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[2\] " "Node \"BUTTONS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[3\] " "Node \"BUTTONS\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[4\] " "Node \"BUTTONS\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[5\] " "Node \"BUTTONS\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[6\] " "Node \"BUTTONS\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[7\] " "Node \"BUTTONS\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[8\] " "Node \"BUTTONS\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[9\] " "Node \"BUTTONS\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[0\] " "Node \"B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[1\] " "Node \"B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[2\] " "Node \"B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[3\] " "Node \"B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[4\] " "Node \"B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[5\] " "Node \"B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[6\] " "Node \"B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[7\] " "Node \"B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[8\] " "Node \"B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[9\] " "Node \"B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAM_CTRL\[0\] " "Node \"CAM_CTRL\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAM_CTRL\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAM_CTRL\[1\] " "Node \"CAM_CTRL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAM_CTRL\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_M " "Node \"CLK_M\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_M" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_CLK " "Node \"DAC_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[0\] " "Node \"G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[1\] " "Node \"G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[2\] " "Node \"G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[3\] " "Node \"G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[4\] " "Node \"G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[5\] " "Node \"G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[6\] " "Node \"G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[7\] " "Node \"G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[8\] " "Node \"G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[9\] " "Node \"G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSYNC " "Node \"HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MISO " "Node \"MISO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MOSI " "Node \"MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[0\] " "Node \"R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[1\] " "Node \"R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[2\] " "Node \"R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[3\] " "Node \"R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[4\] " "Node \"R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[5\] " "Node \"R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[6\] " "Node \"R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[7\] " "Node \"R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[8\] " "Node \"R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[9\] " "Node \"R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCLK " "Node \"SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCL_CAM " "Node \"SCL_CAM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCL_CAM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDATA_CAM " "Node \"SDATA_CAM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDATA_CAM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[0\] " "Node \"SDRAM_ADR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[10\] " "Node \"SDRAM_ADR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[11\] " "Node \"SDRAM_ADR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[1\] " "Node \"SDRAM_ADR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[2\] " "Node \"SDRAM_ADR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[3\] " "Node \"SDRAM_ADR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[4\] " "Node \"SDRAM_ADR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[5\] " "Node \"SDRAM_ADR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[6\] " "Node \"SDRAM_ADR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[7\] " "Node \"SDRAM_ADR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[8\] " "Node \"SDRAM_ADR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[9\] " "Node \"SDRAM_ADR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA2\[0\] " "Node \"SDRAM_BA2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA2\[1\] " "Node \"SDRAM_BA2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CAS_n2 " "Node \"SDRAM_CAS_n2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_CAS_n2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE2 " "Node \"SDRAM_CKE2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CS_n2 " "Node \"SDRAM_CS_n2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_CS_n2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_Clk2 " "Node \"SDRAM_Clk2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_Clk2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQM2\[0\] " "Node \"SDRAM_DQM2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQM2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQM2\[1\] " "Node \"SDRAM_DQM2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQM2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[0\] " "Node \"SDRAM_DQR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[10\] " "Node \"SDRAM_DQR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[11\] " "Node \"SDRAM_DQR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[12\] " "Node \"SDRAM_DQR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[13\] " "Node \"SDRAM_DQR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[14\] " "Node \"SDRAM_DQR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[15\] " "Node \"SDRAM_DQR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[1\] " "Node \"SDRAM_DQR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[2\] " "Node \"SDRAM_DQR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[3\] " "Node \"SDRAM_DQR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[4\] " "Node \"SDRAM_DQR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[5\] " "Node \"SDRAM_DQR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[6\] " "Node \"SDRAM_DQR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[7\] " "Node \"SDRAM_DQR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[8\] " "Node \"SDRAM_DQR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[9\] " "Node \"SDRAM_DQR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_RAS_n2 " "Node \"SDRAM_RAS_n2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_RAS_n2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_WE_n2 " "Node \"SDRAM_WE_n2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_WE_n2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[0\] " "Node \"SWITCHES\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[1\] " "Node \"SWITCHES\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[2\] " "Node \"SWITCHES\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[3\] " "Node \"SWITCHES\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[4\] " "Node \"SWITCHES\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[5\] " "Node \"SWITCHES\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[6\] " "Node \"SWITCHES\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VSYNC " "Node \"VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636231333366 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1636231333366 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636231333368 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1636231333380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636231334610 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "66 M9K " "Selected device has 66 RAM location(s) of type M9K.  However, the current design needs more than 66 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[15\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[14\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[13\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[12\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[11\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[10\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[9\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[8\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[7\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[6\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[5\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[4\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[3\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[2\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[1\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[0\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[16\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[17\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[18\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[19\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[20\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[21\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[22\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[23\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[24\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[25\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[26\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[27\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[28\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[29\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[30\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[31\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_r3d1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_victim_module:configuration_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[0\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[1\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[3\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[2\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[4\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[5\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[6\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[7\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[8\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[9\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[10\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[11\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[12\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[13\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[15\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[14\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[16\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_1jc1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_tag_module:configuration_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[0\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[1\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[2\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[20\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[19\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[3\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[21\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[18\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[17\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[16\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[4\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[24\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[22\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[15\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[23\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[7\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[31\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[25\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[14\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[30\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[13\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[29\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[12\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[28\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[11\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[27\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[10\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[26\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[9\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[8\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[6\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[5\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_ac71.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_nios2_oci:the_configuration_cpu_cpu_nios2_oci\|configuration_cpu_cpu_nios2_ocimem:the_configuration_cpu_cpu_nios2_ocimem\|configuration_cpu_cpu_ociram_sp_ram_module:configuration_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\|q_a\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[1\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[0\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[3\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[2\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[5\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[4\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[7\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[6\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[9\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[8\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[11\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[10\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[12\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[13\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[19\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[20\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[18\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[21\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[16\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[15\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[14\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[17\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_7ad1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_tag_module:configuration_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[25\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[24\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[23\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[22\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[21\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[20\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[19\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[18\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[17\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[16\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[15\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[14\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[13\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[12\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[11\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[10\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[9\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[8\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[7\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[6\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[5\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[4\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[3\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[2\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[1\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[0\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[31\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[30\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[29\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[28\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[27\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[26\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_b_module:configuration_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[25\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[24\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[23\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[22\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[21\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[20\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[19\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[18\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[17\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[16\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[15\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[14\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[13\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[12\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[11\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[10\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[9\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[8\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[7\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[6\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[5\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[4\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[3\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[2\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[1\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[0\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[31\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[30\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[29\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[28\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[27\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[26\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_fic1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_register_bank_a_module:configuration_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[15\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[14\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[13\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[12\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[11\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[10\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[9\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[8\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[7\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[6\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[5\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[4\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[3\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[2\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[1\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[0\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[16\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[17\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[18\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[19\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[20\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[21\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[22\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[23\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[24\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[25\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[26\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[27\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[28\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[29\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[30\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[31\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_kdf1.tdf" 34 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_dc_data_module:configuration_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[7\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[7\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[0\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[0\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[1\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[1\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[2\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[2\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[3\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[3\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[4\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[4\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[5\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[5\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[6\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[6\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|alt_jtag_atlantic:configuration_jtag_uart_alt_jtag_atlantic\|rdata\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[22\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[23\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[24\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[25\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[26\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[2\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[1\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[0\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[27\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[28\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[29\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[30\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[31\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[3\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[4\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[5\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[11\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[15\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[16\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[12\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[14\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[13\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[21\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[10\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[9\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[8\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[7\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[6\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[20\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[19\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[18\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[17\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_cjd1.tdf" 33 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|configuration_cpu_cpu_ic_data_module:configuration_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|D_bht_data\[1\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|D_bht_data\[1\]\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 7258 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|D_bht_data\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|D_bht_data\[0\] " "Node \"configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|D_bht_data\[0\]\"" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 7258 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_cpu:cpu\|configuration_cpu_cpu:cpu\|D_bht_data\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[7\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_nio1.tdf" 35 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_nio1.tdf" 35 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[5\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_nio1.tdf" 35 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[4\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_nio1.tdf" 35 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[3\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_nio1.tdf" 35 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[2\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_nio1.tdf" 35 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[1\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_nio1.tdf" 35 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[0\] " "Node \"configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_nio1.tdf" 35 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "configuration:inst\|configuration_jtag_uart:jtag_uart\|configuration_jtag_uart_scfifo_r:the_configuration_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a126 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3953 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a127 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3984 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a128 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4015 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a129 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4046 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a130 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4077 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a131 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4108 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a132 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4139 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a133 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4170 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a134 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4201 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a135 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4232 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a136 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4263 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a137 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4294 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a138 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4325 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a139 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4356 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a140 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4387 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a141 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4418 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a142 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4449 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a143 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4480 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a144 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4511 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a145 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4542 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a146 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4573 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a147 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4604 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a148 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4635 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a149 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4666 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a150 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4697 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a151 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4728 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a152 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4759 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a153 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4790 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a154 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4821 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a155 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4852 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a156 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4883 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a157 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4914 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a158 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4945 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a159 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 4976 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a160 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5007 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a161 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5038 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a162 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5069 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a163 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5100 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a164 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5131 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a165 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5162 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a166 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5193 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a167 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5224 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a168 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5255 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a169 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5286 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a170 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5317 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a171 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5348 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a172 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5379 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a173 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5410 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a174 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5441 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a175 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5472 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a176 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5503 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a177 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5534 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a178 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5565 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a179 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5596 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a180 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5627 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a181 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5658 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a182 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5689 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a183 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5720 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a184 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5751 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a185 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5782 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a186 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5813 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a187 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5844 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a188 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5875 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a189 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5906 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a190 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5937 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a191 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5968 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a192 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 5999 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a193 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6030 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a194 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6061 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a195 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6092 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a196 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6123 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a197 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6154 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a198 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6185 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a199 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6216 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a200 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6247 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a201 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6278 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a202 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6309 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a203 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6340 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a204 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6371 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a205 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6402 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a206 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6433 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a207 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6464 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a208 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6495 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a209 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6526 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a210 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6557 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a211 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6588 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a212 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6619 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a213 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6650 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a214 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6681 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a215 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6712 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a216 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6743 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a217 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6774 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a218 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6805 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a219 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6836 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a220 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6867 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a221 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6898 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a222 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6929 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a223 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6960 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a224 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 6991 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a225 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7022 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a226 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7053 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a227 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7084 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a228 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7115 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a229 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7146 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a230 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7177 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a231 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7208 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a232 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7239 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a233 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7270 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a234 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7301 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a235 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7332 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a236 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7363 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a237 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7394 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a238 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7425 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a239 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7456 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a240 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7487 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a241 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7518 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a242 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7549 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a243 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7580 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a244 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7611 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a245 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7642 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a246 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7673 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a247 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7704 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a248 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7735 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a249 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7766 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a250 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7797 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a251 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 7828 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a0 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 47 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a1 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 78 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a2 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 109 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a3 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 140 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a4 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 171 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a5 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 202 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a6 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 233 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a7 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 264 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a8 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 295 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a9 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 326 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a10 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 357 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a11 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 388 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a12 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 419 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a13 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 450 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a14 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 481 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a15 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 512 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a16 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 543 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a17 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 574 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a18 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 605 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a19 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 636 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a20 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 667 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a21 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 698 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a22 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 729 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a23 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 760 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a24 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 791 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a25 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 822 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a26 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 853 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a27 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 884 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a28 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 915 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a29 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 946 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a30 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 977 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a31 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1008 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a32 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1039 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a33 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1070 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a34 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1101 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a35 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1132 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a36 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1163 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a37 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1194 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a38 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1225 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a39 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1256 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a40 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1287 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a41 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1318 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a42 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1349 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a43 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1380 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a44 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1411 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a45 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1442 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a46 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1473 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a47 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1504 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a48 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1535 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a49 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1566 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a50 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1597 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a51 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1628 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a52 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1659 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a53 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1690 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a54 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1721 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a55 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1752 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a56 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1783 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a57 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1814 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a58 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1845 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a59 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1876 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a60 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1907 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a61 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1938 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a62 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 1969 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a63 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2000 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a64 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2031 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a65 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2062 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a66 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2093 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a67 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2124 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a68 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2155 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a69 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2186 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a70 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2217 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a71 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2248 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a72 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2279 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a73 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2310 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a74 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2341 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a75 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2372 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a76 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2403 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a77 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2434 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a78 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2465 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a79 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2496 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a80 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2527 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a81 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2558 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a82 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2589 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a83 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2620 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a84 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2651 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a85 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2682 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a86 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2713 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a87 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2744 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a88 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2775 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a89 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2806 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a90 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2837 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a91 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2868 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a92 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2899 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a93 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2930 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a94 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2961 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a95 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 2992 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a96 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3023 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a97 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3054 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a98 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3085 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a99 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3116 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a100 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3147 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a101 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3178 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a102 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3209 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a103 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3240 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a104 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3271 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a105 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3302 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a106 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3333 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a107 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3364 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a108 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3395 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a109 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3426 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a110 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3457 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a111 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3488 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a112 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3519 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a113 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3550 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a114 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3581 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a115 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3612 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a116 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3643 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a117 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3674 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a118 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3705 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a119 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3736 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a120 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3767 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a121 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3798 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a122 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3829 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a123 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3860 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a124 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3891 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a125 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_qh24.tdf" "" { Text "/home/quartus/Desktop/quartus-projects/db/altsyncram_qh24.tdf" 3922 2 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh24:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636231334719 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1636231334719 ""}  } { { "/opt/intelFPGA_lite/18.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/quartus/Desktop/quartus-projects/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1636231334719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636231334739 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636231334739 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1636231339757 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1636231339783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/quartus/Desktop/quartus-projects/output_files/test1.fit.smsg " "Generated suppressed messages file /home/quartus/Desktop/quartus-projects/output_files/test1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636231340144 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 116 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 116 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1552 " "Peak virtual memory: 1552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636231340262 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov  6 21:42:20 2021 " "Processing ended: Sat Nov  6 21:42:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636231340262 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636231340262 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636231340262 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636231340262 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 140 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 140 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636231340906 ""}
