Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Tue Jun 21 16:44:14 2016
| Host         : darkin-UX303LN running 64-bit elementary OS Freya
| Command      : report_timing -file ./report/doImgProc_timing_synth.rpt
| Design       : doImgProc
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 A[5]__4/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp1_reg_1630_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 3.276ns (47.049%)  route 3.687ns (52.951%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=922, unset)          1.665     1.665    ap_clk
                         FDRE                                         r  A[5]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.143 r  A[5]__4/Q
                         net (fo=16, unplaced)        1.019     3.162    A[5]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.457 r  tmp_21_reg_1641[7]_i_19/O
                         net (fo=2, unplaced)         0.651     4.108    tmp_21_reg_1641[7]_i_19_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566     4.674 r  tmp_21_reg_1641_reg[7]_i_11/O[2]
                         net (fo=4, unplaced)         0.929     5.603    tmp_21_reg_1641_reg[7]_i_11_n_5
                         LUT5 (Prop_lut5_I0_O)        0.301     5.904 r  tmp_21_reg_1641[7]_i_3/O
                         net (fo=2, unplaced)         0.430     6.334    tmp_21_reg_1641[7]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.458 r  tmp_21_reg_1641[7]_i_7/O
                         net (fo=1, unplaced)         0.000     6.458    tmp_21_reg_1641[7]_i_7_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.834 r  tmp_21_reg_1641_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.834    tmp_21_reg_1641_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.066 r  tmp1_reg_1630_reg[15]_i_3/O[0]
                         net (fo=2, unplaced)         0.658     7.724    tmp_21_fu_1023_p1__0[11]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     8.291 r  tmp1_reg_1630_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.291    tmp1_reg_1630_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.628 r  tmp1_reg_1630_reg[15]_i_2/O[1]
                         net (fo=1, unplaced)         0.000     8.628    tmp1_fu_1008_p2[13]
                         FDRE                                         r  tmp1_reg_1630_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=922, unset)          1.491    11.491    ap_clk
                         FDRE                                         r  tmp1_reg_1630_reg[13]/C
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.035    11.456    
                         FDRE (Setup_fdre_C_D)        0.076    11.532    tmp1_reg_1630_reg[13]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  2.904    




