// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1583\sampleModel1583_1_sub\Mysubsystem_1.v
// Created: 2024-08-12 23:54:13
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_1
// Source Path: sampleModel1583_1_sub/Subsystem/Mysubsystem_1
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_1
          (In1,
           In2,
           cfblk145,
           Out2);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] cfblk145;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk21_out1;  // uint8
  wire [7:0] cfblk150_out1;  // uint8


  assign cfblk21_out1 = In1 + In2;



  cfblk150 u_cfblk150 (.In1(cfblk21_out1),  // uint8
                       .Out1(cfblk150_out1)  // uint8
                       );

  assign cfblk145 = cfblk150_out1;

  assign Out2 = cfblk21_out1;

endmodule  // Mysubsystem_1

