// Seed: 2828466669
module module_0 #(
    parameter id_2 = 32'd14,
    parameter id_3 = 32'd68
) (
    id_1
);
  inout wire id_1;
  wire _id_2;
  wire [-1 : 1] _id_3;
  logic [7:0][-1 : id_2] id_4;
  assign id_4[1==id_3] = 1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  module_0 modCall_1 (id_7);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
