set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {FPGA_EP2C.vo FPGA_EP2C_v.sdo}}
}
