{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 14:37:22 2022 " "Info: Processing started: Fri Oct 28 14:37:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bit_compare -c 8bit_compare " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8bit_compare -c 8bit_compare" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_compare.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bit_compare.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bit_compare " "Info: Found entity 1: 8bit_compare" {  } { { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Max2data.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Max2data.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Max2data " "Info: Found entity 1: Max2data" {  } { { "Max2data.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/Max2data.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_compare_plus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bit_compare_plus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bit_compare_plus " "Info: Found entity 1: 8bit_compare_plus" {  } { { "8bit_compare_plus.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare_plus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_compare1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bit_compare1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bit_compare1 " "Info: Found entity 1: 8bit_compare1" {  } { { "8bit_compare1.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "8bit_compare " "Info: Elaborating entity \"8bit_compare\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Max2data Max2data:inst5 " "Info: Elaborating entity \"Max2data\" for hierarchy \"Max2data:inst5\"" {  } { { "8bit_compare.bdf" "inst5" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -88 560 720 40 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.tdf 1 1 " "Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 Max2data:inst5\|lpm_mux0:inst1 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"Max2data:inst5\|lpm_mux0:inst1\"" {  } { { "Max2data.bdf" "inst1" { Schematic "D:/Software_workspace/FPGA/8bit_compare/Max2data.bdf" { { 48 280 416 128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Max2data:inst5\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"Max2data:inst5\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "lpm_mux_component" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_mux0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Max2data:inst5\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Max2data:inst5\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_mux0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Max2data:inst5\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"Max2data:inst5\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_mux0.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_mux0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_unc " "Info: Found entity 1: mux_unc" {  } { { "db/mux_unc.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/db/mux_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_unc Max2data:inst5\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated " "Info: Elaborating entity \"mux_unc\" for hierarchy \"Max2data:inst5\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare0.tdf 1 1 " "Warning: Using design file lpm_compare0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_compare0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 Max2data:inst5\|lpm_compare0:inst " "Info: Elaborating entity \"lpm_compare0\" for hierarchy \"Max2data:inst5\|lpm_compare0:inst\"" {  } { { "Max2data.bdf" "inst" { Schematic "D:/Software_workspace/FPGA/8bit_compare/Max2data.bdf" { { 168 280 408 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Max2data:inst5\|lpm_compare0:inst\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"Max2data:inst5\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.tdf" "lpm_compare_component" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_compare0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Max2data:inst5\|lpm_compare0:inst\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"Max2data:inst5\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_compare0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Max2data:inst5\|lpm_compare0:inst\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"Max2data:inst5\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_compare0.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_compare0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hig.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_hig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hig " "Info: Found entity 1: cmpr_hig" {  } { { "db/cmpr_hig.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/db/cmpr_hig.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hig Max2data:inst5\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated " "Info: Elaborating entity \"cmpr_hig\" for hierarchy \"Max2data:inst5\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bit_compare_plus 8bit_compare_plus:inst " "Info: Elaborating entity \"8bit_compare_plus\" for hierarchy \"8bit_compare_plus:inst\"" {  } { { "8bit_compare.bdf" "inst" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -88 208 376 8 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.tdf 1 1 " "Warning: Using design file lpm_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 8bit_compare_plus:inst\|lpm_dff0:inst4 " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"8bit_compare_plus:inst\|lpm_dff0:inst4\"" {  } { { "8bit_compare_plus.bdf" "inst4" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare_plus.bdf" { { -24 224 368 72 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff 8bit_compare_plus:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"8bit_compare_plus:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "lpm_ff_component" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_dff0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "8bit_compare_plus:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"8bit_compare_plus:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_dff0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "8bit_compare_plus:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"8bit_compare_plus:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_dff0.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_dff0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant0.tdf 1 1 " "Warning: Using design file lpm_constant0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info: Found entity 1: lpm_constant0" {  } { { "lpm_constant0.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_constant0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 8bit_compare_plus:inst\|lpm_constant0:inst12 " "Info: Elaborating entity \"lpm_constant0\" for hierarchy \"8bit_compare_plus:inst\|lpm_constant0:inst12\"" {  } { { "8bit_compare_plus.bdf" "inst12" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare_plus.bdf" { { 48 432 528 96 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant 8bit_compare_plus:inst\|lpm_constant0:inst12\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"8bit_compare_plus:inst\|lpm_constant0:inst12\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant0.tdf" "lpm_constant_component" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_constant0.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "8bit_compare_plus:inst\|lpm_constant0:inst12\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"8bit_compare_plus:inst\|lpm_constant0:inst12\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant0.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_constant0.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "8bit_compare_plus:inst\|lpm_constant0:inst12\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"8bit_compare_plus:inst\|lpm_constant0:inst12\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 13 " "Info: Parameter \"LPM_CVALUE\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_constant0.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/lpm_constant0.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "MPos\[7\] GND " "Warning (13410): Pin \"MPos\[7\]\" is stuck at GND" {  } { { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 752 928 -32 "MPos\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MPos\[6\] GND " "Warning (13410): Pin \"MPos\[6\]\" is stuck at GND" {  } { { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 752 928 -32 "MPos\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MPos\[5\] GND " "Warning (13410): Pin \"MPos\[5\]\" is stuck at GND" {  } { { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 752 928 -32 "MPos\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MPos\[4\] GND " "Warning (13410): Pin \"MPos\[4\]\" is stuck at GND" {  } { { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 752 928 -32 "MPos\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MPos\[3\] VCC " "Warning (13410): Pin \"MPos\[3\]\" is stuck at VCC" {  } { { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 752 928 -32 "MPos\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MPos\[2\] VCC " "Warning (13410): Pin \"MPos\[2\]\" is stuck at VCC" {  } { { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 752 928 -32 "MPos\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MPos\[1\] GND " "Warning (13410): Pin \"MPos\[1\]\" is stuck at GND" {  } { { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 752 928 -32 "MPos\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MPos\[0\] VCC " "Warning (13410): Pin \"MPos\[0\]\" is stuck at VCC" {  } { { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 752 928 -32 "MPos\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Info: Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "327 " "Info: Implemented 327 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 14:37:30 2022 " "Info: Processing ended: Fri Oct 28 14:37:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
