// Seed: 3308926999
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wand id_5 = 1;
  wire id_6 = !id_3 ==? id_6;
endmodule
module module_1 (
    input  tri0  id_0
    , id_7,
    output logic id_1,
    input  wand  id_2,
    input  wor   id_3,
    output tri   id_4,
    output wand  id_5
);
  id_8 :
  assert property (@(posedge id_3) id_3)
  else $display(id_0, id_8);
  initial forever id_1 <= 1 / (id_3);
  module_0(
      id_7, id_7, id_7
  );
  integer id_9;
  wire id_10 = id_7;
  nor (id_5, id_7, id_3, id_0, id_2, id_8);
endmodule
