Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c54f172dc8c64f399bb3b9f6918b0474 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot twosC_1bit_behav xil_defaultlib.twosC_1bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.twosc_1bit
Built simulation snapshot twosC_1bit_behav
