<stg><name>implement_Pipeline_VITIS_LOOP_244_4</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="65" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %mul56_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul56

]]></Node>
<StgValue><ssdm name="mul56_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln244 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="65" op_1_bw="65">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i65 0, i65 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i32 0, i32 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %VITIS_LOOP_245_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_245_5:0 %i_1 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_245_5:1 %icmp_ln244 = icmp_eq  i32 %i_1, i32 %mul56_read

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_245_5:2 %add_ln244 = add i32 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln244"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_245_5:3 %br_ln244 = br i1 %icmp_ln244, void %VITIS_LOOP_245_5.split, void %for.end76.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="65" op_0_bw="65" op_1_bw="0">
<![CDATA[
VITIS_LOOP_245_5.split:1 %phi_mul_load = load i65 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
VITIS_LOOP_245_5.split:13 %add_ln244_2 = add i65 %phi_mul_load, i65 5726623062

]]></Node>
<StgValue><ssdm name="add_ln244_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_245_5.split:14 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i65.i32.i32, i65 %phi_mul_load, i32 34, i32 64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="31">
<![CDATA[
VITIS_LOOP_245_5.split:15 %zext_ln244_1 = zext i31 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln244_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_245_5.split:17 %pcVecsNorm_addr = getelementptr i64 %pcVecsNorm, i64 0, i64 %zext_ln244_1

]]></Node>
<StgValue><ssdm name="pcVecsNorm_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_245_5.split:18 %pcVecsNorm_1_addr = getelementptr i64 %pcVecsNorm_1, i64 0, i64 %zext_ln244_1

]]></Node>
<StgValue><ssdm name="pcVecsNorm_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_245_5.split:19 %pcVecsNorm_2_addr = getelementptr i64 %pcVecsNorm_2, i64 0, i64 %zext_ln244_1

]]></Node>
<StgValue><ssdm name="pcVecsNorm_2_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_245_5.split:20 %pcVecsNorm_load = load i4 %pcVecsNorm_addr

]]></Node>
<StgValue><ssdm name="pcVecsNorm_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_245_5.split:21 %pcVecsNorm_1_load = load i4 %pcVecsNorm_1_addr

]]></Node>
<StgValue><ssdm name="pcVecsNorm_1_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_245_5.split:22 %pcVecsNorm_2_load = load i4 %pcVecsNorm_2_addr

]]></Node>
<StgValue><ssdm name="pcVecsNorm_2_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_245_5.split:26 %store_ln244 = store i32 %add_ln244, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="65" op_1_bw="65" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_245_5.split:27 %store_ln244 = store i65 %add_ln244_2, i65 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
for.end76.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_245_5.split:0 %phi_urem_load = load i32 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_245_5.split:2 %add_ln244_1 = add i32 %phi_urem_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln244_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_245_5.split:3 %icmp_ln244_1 = icmp_ult  i32 %add_ln244_1, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln244_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_245_5.split:4 %select_ln244 = select i1 %icmp_ln244_1, i32 %add_ln244_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln244"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_245_5.split:5 %zext_ln244 = zext i32 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_245_5.split:6 %trunc_ln247 = trunc i32 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln247"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_245_5.split:7 %this_m_pcVecs_addr = getelementptr i64 %this_m_pcVecs, i64 0, i64 %zext_ln244

]]></Node>
<StgValue><ssdm name="this_m_pcVecs_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_245_5.split:8 %add_ln247 = add i7 %trunc_ln247, i7 45

]]></Node>
<StgValue><ssdm name="add_ln247"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_245_5.split:9 %zext_ln247 = zext i7 %add_ln247

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_245_5.split:10 %this_m_pcVecs_addr_1 = getelementptr i64 %this_m_pcVecs, i64 0, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="this_m_pcVecs_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_245_5.split:11 %specpipeline_ln244 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln244"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_245_5.split:12 %specloopname_ln244 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln244"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_245_5.split:16 %trunc_ln244 = trunc i32 %phi_urem_load

]]></Node>
<StgValue><ssdm name="trunc_ln244"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_245_5.split:20 %pcVecsNorm_load = load i4 %pcVecsNorm_addr

]]></Node>
<StgValue><ssdm name="pcVecsNorm_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_245_5.split:21 %pcVecsNorm_1_load = load i4 %pcVecsNorm_1_addr

]]></Node>
<StgValue><ssdm name="pcVecsNorm_1_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_245_5.split:22 %pcVecsNorm_2_load = load i4 %pcVecsNorm_2_addr

]]></Node>
<StgValue><ssdm name="pcVecsNorm_2_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="64" op_8_bw="2">
<![CDATA[
VITIS_LOOP_245_5.split:23 %tmp_4 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 0, i64 %pcVecsNorm_load, i2 1, i64 %pcVecsNorm_1_load, i2 2, i64 %pcVecsNorm_2_load, i64 <undef>, i2 %trunc_ln244

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
VITIS_LOOP_245_5.split:24 %store_ln247 = store i64 %tmp_4, i7 %this_m_pcVecs_addr

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
VITIS_LOOP_245_5.split:25 %store_ln247 = store i64 %tmp_4, i7 %this_m_pcVecs_addr_1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_245_5.split:28 %store_ln244 = store i32 %select_ln244, i32 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_245_5.split:29 %br_ln244 = br void %VITIS_LOOP_245_5

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="mul56" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul56"/></StgValue>
</port>
<port id="62" name="this_m_pcVecs" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="this_m_pcVecs"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="pcVecsNorm" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="pcVecsNorm"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="pcVecsNorm_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="pcVecsNorm_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="pcVecsNorm_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="pcVecsNorm_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="67" from="StgValue_66" to="phi_urem" fromId="66" toId="5">
</dataflow>
<dataflow id="68" from="StgValue_66" to="phi_mul" fromId="66" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_66" to="i" fromId="66" toId="7">
</dataflow>
<dataflow id="71" from="_ssdm_op_Read.ap_auto.i32" to="mul56_read" fromId="70" toId="8">
</dataflow>
<dataflow id="72" from="mul56" to="mul56_read" fromId="61" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_73" to="store_ln244" fromId="73" toId="9">
</dataflow>
<dataflow id="75" from="i" to="store_ln244" fromId="7" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_76" to="store_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="phi_mul" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_73" to="store_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="80" from="phi_urem" to="store_ln0" fromId="5" toId="11">
</dataflow>
<dataflow id="81" from="i" to="i_1" fromId="7" toId="13">
</dataflow>
<dataflow id="82" from="i_1" to="icmp_ln244" fromId="13" toId="14">
</dataflow>
<dataflow id="83" from="mul56_read" to="icmp_ln244" fromId="8" toId="14">
</dataflow>
<dataflow id="84" from="i_1" to="add_ln244" fromId="13" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_66" to="add_ln244" fromId="66" toId="15">
</dataflow>
<dataflow id="86" from="icmp_ln244" to="br_ln244" fromId="14" toId="16">
</dataflow>
<dataflow id="87" from="phi_mul" to="phi_mul_load" fromId="6" toId="17">
</dataflow>
<dataflow id="88" from="phi_mul_load" to="add_ln244_2" fromId="17" toId="18">
</dataflow>
<dataflow id="90" from="StgValue_89" to="add_ln244_2" fromId="89" toId="18">
</dataflow>
<dataflow id="92" from="_ssdm_op_PartSelect.i31.i65.i32.i32" to="tmp" fromId="91" toId="19">
</dataflow>
<dataflow id="93" from="phi_mul_load" to="tmp" fromId="17" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_94" to="tmp" fromId="94" toId="19">
</dataflow>
<dataflow id="97" from="StgValue_96" to="tmp" fromId="96" toId="19">
</dataflow>
<dataflow id="98" from="tmp" to="zext_ln244_1" fromId="19" toId="20">
</dataflow>
<dataflow id="99" from="pcVecsNorm" to="pcVecsNorm_addr" fromId="63" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_100" to="pcVecsNorm_addr" fromId="100" toId="21">
</dataflow>
<dataflow id="102" from="zext_ln244_1" to="pcVecsNorm_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="103" from="pcVecsNorm_1" to="pcVecsNorm_1_addr" fromId="64" toId="22">
</dataflow>
<dataflow id="104" from="StgValue_100" to="pcVecsNorm_1_addr" fromId="100" toId="22">
</dataflow>
<dataflow id="105" from="zext_ln244_1" to="pcVecsNorm_1_addr" fromId="20" toId="22">
</dataflow>
<dataflow id="106" from="pcVecsNorm_2" to="pcVecsNorm_2_addr" fromId="65" toId="23">
</dataflow>
<dataflow id="107" from="StgValue_100" to="pcVecsNorm_2_addr" fromId="100" toId="23">
</dataflow>
<dataflow id="108" from="zext_ln244_1" to="pcVecsNorm_2_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="109" from="pcVecsNorm_addr" to="pcVecsNorm_load" fromId="21" toId="24">
</dataflow>
<dataflow id="110" from="pcVecsNorm_1_addr" to="pcVecsNorm_1_load" fromId="22" toId="25">
</dataflow>
<dataflow id="111" from="pcVecsNorm_2_addr" to="pcVecsNorm_2_load" fromId="23" toId="26">
</dataflow>
<dataflow id="112" from="add_ln244" to="store_ln244" fromId="15" toId="27">
</dataflow>
<dataflow id="113" from="i" to="store_ln244" fromId="7" toId="27">
</dataflow>
<dataflow id="114" from="add_ln244_2" to="store_ln244" fromId="18" toId="28">
</dataflow>
<dataflow id="115" from="phi_mul" to="store_ln244" fromId="6" toId="28">
</dataflow>
<dataflow id="116" from="phi_urem" to="phi_urem_load" fromId="5" toId="29">
</dataflow>
<dataflow id="117" from="phi_urem_load" to="add_ln244_1" fromId="29" toId="30">
</dataflow>
<dataflow id="118" from="StgValue_66" to="add_ln244_1" fromId="66" toId="30">
</dataflow>
<dataflow id="119" from="add_ln244_1" to="icmp_ln244_1" fromId="30" toId="31">
</dataflow>
<dataflow id="121" from="StgValue_120" to="icmp_ln244_1" fromId="120" toId="31">
</dataflow>
<dataflow id="122" from="icmp_ln244_1" to="select_ln244" fromId="31" toId="32">
</dataflow>
<dataflow id="123" from="add_ln244_1" to="select_ln244" fromId="30" toId="32">
</dataflow>
<dataflow id="124" from="StgValue_73" to="select_ln244" fromId="73" toId="32">
</dataflow>
<dataflow id="125" from="i_1" to="zext_ln244" fromId="13" toId="33">
</dataflow>
<dataflow id="126" from="i_1" to="trunc_ln247" fromId="13" toId="34">
</dataflow>
<dataflow id="127" from="this_m_pcVecs" to="this_m_pcVecs_addr" fromId="62" toId="35">
</dataflow>
<dataflow id="128" from="StgValue_100" to="this_m_pcVecs_addr" fromId="100" toId="35">
</dataflow>
<dataflow id="129" from="zext_ln244" to="this_m_pcVecs_addr" fromId="33" toId="35">
</dataflow>
<dataflow id="130" from="trunc_ln247" to="add_ln247" fromId="34" toId="36">
</dataflow>
<dataflow id="132" from="StgValue_131" to="add_ln247" fromId="131" toId="36">
</dataflow>
<dataflow id="133" from="add_ln247" to="zext_ln247" fromId="36" toId="37">
</dataflow>
<dataflow id="134" from="this_m_pcVecs" to="this_m_pcVecs_addr_1" fromId="62" toId="38">
</dataflow>
<dataflow id="135" from="StgValue_100" to="this_m_pcVecs_addr_1" fromId="100" toId="38">
</dataflow>
<dataflow id="136" from="zext_ln247" to="this_m_pcVecs_addr_1" fromId="37" toId="38">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecPipeline" to="specpipeline_ln244" fromId="137" toId="39">
</dataflow>
<dataflow id="140" from="StgValue_139" to="specpipeline_ln244" fromId="139" toId="39">
</dataflow>
<dataflow id="141" from="StgValue_73" to="specpipeline_ln244" fromId="73" toId="39">
</dataflow>
<dataflow id="142" from="StgValue_73" to="specpipeline_ln244" fromId="73" toId="39">
</dataflow>
<dataflow id="143" from="StgValue_73" to="specpipeline_ln244" fromId="73" toId="39">
</dataflow>
<dataflow id="145" from="empty_12" to="specpipeline_ln244" fromId="144" toId="39">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopName" to="specloopname_ln244" fromId="146" toId="40">
</dataflow>
<dataflow id="149" from="empty_15" to="specloopname_ln244" fromId="148" toId="40">
</dataflow>
<dataflow id="150" from="phi_urem_load" to="trunc_ln244" fromId="29" toId="41">
</dataflow>
<dataflow id="151" from="pcVecsNorm_addr" to="pcVecsNorm_load" fromId="21" toId="42">
</dataflow>
<dataflow id="152" from="pcVecsNorm_1_addr" to="pcVecsNorm_1_load" fromId="22" toId="43">
</dataflow>
<dataflow id="153" from="pcVecsNorm_2_addr" to="pcVecsNorm_2_load" fromId="23" toId="44">
</dataflow>
<dataflow id="155" from="_ssdm_op_SparseMux.ap_auto.3double.double.i2" to="tmp_4" fromId="154" toId="45">
</dataflow>
<dataflow id="157" from="StgValue_156" to="tmp_4" fromId="156" toId="45">
</dataflow>
<dataflow id="158" from="pcVecsNorm_load" to="tmp_4" fromId="42" toId="45">
</dataflow>
<dataflow id="160" from="StgValue_159" to="tmp_4" fromId="159" toId="45">
</dataflow>
<dataflow id="161" from="pcVecsNorm_1_load" to="tmp_4" fromId="43" toId="45">
</dataflow>
<dataflow id="163" from="StgValue_162" to="tmp_4" fromId="162" toId="45">
</dataflow>
<dataflow id="164" from="pcVecsNorm_2_load" to="tmp_4" fromId="44" toId="45">
</dataflow>
<dataflow id="166" from="StgValue_165" to="tmp_4" fromId="165" toId="45">
</dataflow>
<dataflow id="167" from="trunc_ln244" to="tmp_4" fromId="41" toId="45">
</dataflow>
<dataflow id="168" from="tmp_4" to="store_ln247" fromId="45" toId="46">
</dataflow>
<dataflow id="169" from="this_m_pcVecs_addr" to="store_ln247" fromId="35" toId="46">
</dataflow>
<dataflow id="170" from="tmp_4" to="store_ln247" fromId="45" toId="47">
</dataflow>
<dataflow id="171" from="this_m_pcVecs_addr_1" to="store_ln247" fromId="38" toId="47">
</dataflow>
<dataflow id="172" from="select_ln244" to="store_ln244" fromId="32" toId="48">
</dataflow>
<dataflow id="173" from="phi_urem" to="store_ln244" fromId="5" toId="48">
</dataflow>
<dataflow id="174" from="icmp_ln244" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
