Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,515
design__inferred_latch__count,0
design__instance__count,27012
design__instance__area,219519
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,734
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,552
design__max_cap_violation__count__corner:nom_tt_025C_1v80,330
power__internal__total,0.014640805311501026
power__switching__total,0.006186801940202713
power__leakage__total,2.6559720822660893E-7
power__total,0.020827872678637505
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.4676424935210158
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4266339347004546
timing__hold__ws__corner:nom_tt_025C_1v80,0.38997950417216276
timing__setup__ws__corner:nom_tt_025C_1v80,0.593815680102105
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.389980
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.240545
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1414
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,552
design__max_cap_violation__count__corner:nom_ss_100C_1v60,333
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5772691377197284
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.5117579838082849
timing__hold__ws__corner:nom_ss_100C_1v60,1.0172989405474444
timing__setup__ws__corner:nom_ss_100C_1v60,-5.593565768892194
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-609.0691785537324
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.593565768892194
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.017299
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,632
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-2.851483
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,626
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,703
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,552
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,330
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.39882684395004486
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.36726536740223015
timing__hold__ws__corner:nom_ff_n40C_1v95,0.16250790062482243
timing__setup__ws__corner:nom_ff_n40C_1v95,1.1876402419886583
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.162508
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,2.610026
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1602
design__max_fanout_violation__count,552
design__max_cap_violation__count,337
clock__skew__worst_hold,-0.384278758579665
clock__skew__worst_setup,0.35738621407165533
timing__hold__ws,0.15940171855867735
timing__setup__ws,-6.00959210515944
timing__hold__tns,0.0
timing__setup__tns,-772.8475216324186
timing__hold__wns,0
timing__setup__wns,-6.00959210515944
timing__hold_vio__count,0
timing__hold_r2r__ws,0.159402
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1919
timing__setup_r2r__ws,-3.205436
timing__setup_r2r_vio__count,1902
design__die__bbox,0.0 0.0 682.64 511.36
design__core__bbox,2.76 2.72 679.88 508.64
design__io,45
design__die__area,349075
design__core__area,342569
design__instance__count__stdcell,27012
design__instance__area__stdcell,219519
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.640804
design__instance__utilization__stdcell,0.640804
design__instance__count__class:buffer,488
design__instance__count__class:inverter,388
design__instance__count__class:sequential_cell,3266
design__instance__count__class:multi_input_combinational_cell,10474
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,19312
design__instance__count__class:tap_cell,4888
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,525794
design__violations,0
design__instance__count__class:timing_repair_buffer,4032
design__instance__count__class:clock_buffer,338
design__instance__count__class:clock_inverter,212
design__instance__count__setup_buffer,28
design__instance__count__hold_buffer,2733
antenna__violating__nets,23
antenna__violating__pins,24
route__antenna_violation__count,23
design__instance__count__class:antenna_cell,2926
antenna_diodes_count,109
route__net,18684
route__net__special,2
route__drc_errors__iter:1,12968
route__wirelength__iter:1,633550
route__drc_errors__iter:2,6707
route__wirelength__iter:2,628706
route__drc_errors__iter:3,6310
route__wirelength__iter:3,627369
route__drc_errors__iter:4,1195
route__wirelength__iter:4,626346
route__drc_errors__iter:5,211
route__wirelength__iter:5,626101
route__drc_errors__iter:6,83
route__wirelength__iter:6,626174
route__drc_errors__iter:7,10
route__wirelength__iter:7,626136
route__drc_errors__iter:8,3
route__wirelength__iter:8,626138
route__drc_errors__iter:9,0
route__wirelength__iter:9,626155
route__drc_errors,0
route__wirelength,626155
route__vias,144871
route__vias__singlecut,144871
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1434.42
timing__unannotated_net__count__corner:nom_tt_025C_1v80,260
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,260
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,260
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,718
design__max_fanout_violation__count__corner:min_tt_025C_1v80,552
design__max_cap_violation__count__corner:min_tt_025C_1v80,328
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.44672142249771546
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4114913803947265
timing__hold__ws__corner:min_tt_025C_1v80,0.3879514597157229
timing__setup__ws__corner:min_tt_025C_1v80,0.6335074866226449
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.387951
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,1.470844
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,260
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1259
design__max_fanout_violation__count__corner:min_ss_100C_1v60,552
design__max_cap_violation__count__corner:min_ss_100C_1v60,330
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5383764697549149
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.482524478475495
timing__hold__ws__corner:min_ss_100C_1v60,1.0102685640674753
timing__setup__ws__corner:min_ss_100C_1v60,-5.172574515118407
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-445.510450030026
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-5.172574515118407
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.010269
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,586
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-2.489125
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,581
timing__unannotated_net__count__corner:min_ss_100C_1v60,260
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,689
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,552
design__max_cap_violation__count__corner:min_ff_n40C_1v95,328
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.384278758579665
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.35738621407165533
timing__hold__ws__corner:min_ff_n40C_1v95,0.15940171855867735
timing__setup__ws__corner:min_ff_n40C_1v95,1.216721868807384
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.159402
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,2.759334
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,260
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,779
design__max_fanout_violation__count__corner:max_tt_025C_1v80,552
design__max_cap_violation__count__corner:max_tt_025C_1v80,331
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4864360163464802
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.43887703047306936
timing__hold__ws__corner:max_tt_025C_1v80,0.39146464955420657
timing__setup__ws__corner:max_tt_025C_1v80,0.5530704939460092
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.391465
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,1.046272
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,260
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1602
design__max_fanout_violation__count__corner:max_ss_100C_1v60,552
design__max_cap_violation__count__corner:max_ss_100C_1v60,337
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.61247386673704
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5387925813563129
timing__hold__ws__corner:max_ss_100C_1v60,1.0251138006388
timing__setup__ws__corner:max_ss_100C_1v60,-6.00959210515944
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-772.8475216324186
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-6.00959210515944
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.025114
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,701
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-3.205436
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,695
timing__unannotated_net__count__corner:max_ss_100C_1v60,260
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,703
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,552
design__max_cap_violation__count__corner:max_ff_n40C_1v95,331
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.410613249468564
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.37467988105958355
timing__hold__ws__corner:max_ff_n40C_1v95,0.1645391647281247
timing__setup__ws__corner:max_ff_n40C_1v95,1.1556391726218107
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.164539
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,2.486403
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,260
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,260
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000190515
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000234283
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000175386
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000234283
design_powergrid__voltage__worst,0.000234283
design_powergrid__voltage__worst__net:VPWR,1.79981
design_powergrid__drop__worst,0.000234283
design_powergrid__drop__worst__net:VPWR,0.000190515
design_powergrid__voltage__worst__net:VGND,0.000234283
design_powergrid__drop__worst__net:VGND,0.000234283
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001690000000000000082342986595929090753998025320470333099365234375
ir__drop__worst,0.00019100000000000000766227359338955693601747043430805206298828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
