<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64InstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64InstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AArch64InstrInfo.h - AArch64 Instruction Information -----*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the AArch64 implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64_8h.html">AArch64.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64StackOffset_8h.html">AArch64StackOffset.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Optional_8h.html">llvm/ADT/Optional.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineCombinerPattern_8h.html">llvm/CodeGen/MachineCombinerPattern.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   23</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>AArch64Subtarget;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>AArch64TargetMachine;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">   31</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">MOSuppressPair</a> =</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">MachineMemOperand::MOTargetFlag1</a>;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">   33</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code" href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">MOStridedAccess</a> =</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3">MachineMemOperand::MOTargetFlag2</a>;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#a309185dacbbc2610d98ea8130927f3b3">   36</a></span>&#160;<span class="preprocessor">#define FALKOR_STRIDED_ACCESS_MD &quot;falkor.strided.access&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html">   38</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a> final : <span class="keyword">public</span> <a class="code" href="classAArch64GenInstrInfo.html">AArch64GenInstrInfo</a> {</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> RI;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;Subtarget;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI);</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  /// always be able to get register info as well (through this method).</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">   48</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI; }</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">isAsCheapAsAMove</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;DstReg, <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const override</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordtype">bool</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <span class="keyword">const override</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                              <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// Does this instruction set its full destination register to zero?</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">isGPRZero</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// Does this instruction rename a GPR without modifying bits?</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">isGPRCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// Does this instruction rename an FPR without modifying bits?</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">isFPRCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// Return true if pairing the given load or store is hinted to be</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  /// unprofitable.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  /// Return true if the given load or store is a strided memory access.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">isStridedAccess</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// Return true if this is an unscaled load/store.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">isUnscaledLdSt</a>(<span class="keywordtype">unsigned</span> Opc);</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a1bd5895683e2ea4630c241c94f8050f0">   84</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a1bd5895683e2ea4630c241c94f8050f0">isUnscaledLdSt</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">isUnscaledLdSt</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  /// Returns the unscaled load/store for the scaled load/store opcode,</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// if there is a corresponding unscaled variant available.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">getUnscaledLdSt</a>(<span class="keywordtype">unsigned</span> Opc);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  /// Scaling factor for (scaled or unscaled) load or store.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(<span class="keywordtype">unsigned</span> Opc);</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">   94</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">getMemScale</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  /// Returns the index for the immediate for a given instruction.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">getLoadStoreImmIdx</a>(<span class="keywordtype">unsigned</span> Opc);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// Return true if pairing the given load or store may be paired with another.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  /// Return the opcode that set flags when possible.  The caller is</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  /// responsible for ensuring the opc has a flag setting equivalent.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a">convertToFlagSettingOpc</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> &amp;Is64Bit);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// Return true if this is a load/store that can be potentially paired/merged.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// Hint that pairing the given load or store is unprofitable.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">suppressLdStPair</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#afdd56180b2e41499346807b9e9cb88e0">getMemOperandWithOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                               int64_t &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">getMemOperandWithOffsetWidth</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                    int64_t &amp;Offset, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// Return the immediate offset of the base register in a load/store \p LdSt.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt) <span class="keyword">const</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  /// Returns true if opcode \p Opc is a memory operation. If it is, set</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// \p Scale, \p Width, \p MinOffset, and \p MaxOffset accordingly.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">  /// For unscaled instructions, \p Scale is set to 1.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">getMemOpInfo</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> &amp;Scale, <span class="keywordtype">unsigned</span> &amp;Width,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                           int64_t &amp;MinOffset, int64_t &amp;MaxOffset);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ae29e16211e91898b24ff90048741d79c">shouldClusterMemOps</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp1,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp2,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                           <span class="keywordtype">unsigned</span> NumLoads) <span class="keyword">const override</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                        <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc, <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                        <a class="code" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt;unsigned&gt;</a> Indices) <span class="keyword">const</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                       <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                       <span class="keywordtype">bool</span> KillSrc, <span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> ZeroReg,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                       <a class="code" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt;unsigned&gt;</a> Indices) <span class="keyword">const</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                           <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                            <span class="keywordtype">int</span> FrameIndex, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="comment">// This tells target independent code that it is okay to pass instructions</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="comment">// with subreg operands to foldMemoryOperandImpl.</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">  164</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">isSubregFoldable</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4e2ae70bf78866dd55545718e470c323">TargetInstrInfo::foldMemoryOperandImpl</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                        <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                        <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                        <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  /// \returns true if a branch from an instruction with opcode \p BranchOpc</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">  ///  bytes is capable of jumping to a position \p BrOffset bytes away.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOpc,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                             int64_t BrOffset) <span class="keyword">const override</span>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                     <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordtype">bool</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const override</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a498c4f2831126b5c190a9383bb7055e7">canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                       <span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;) <span class="keyword">const override</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a5976149d8063e018b3accf248f463310">insertSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond, <span class="keywordtype">unsigned</span> TrueReg,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                    <span class="keywordtype">unsigned</span> FalseReg) <span class="keyword">const override</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a6ded0a85b004be3aabc164799210a125">getNoop</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst) <span class="keyword">const override</span>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">  /// in SrcReg and SrcReg2, and the value it compares against in CmpValue.</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">  /// Return true if the comparison instruction can be analyzed.</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ae80230a4b9e9f1c100db75b57ef331b2">analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                      <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;CmpMask,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                      <span class="keywordtype">int</span> &amp;CmpValue) <span class="keyword">const override</span>;<span class="comment"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">  /// optimizeCompareInstr - Convert the instruction supplying the argument to</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// the comparison into one that sets the zero bit in the flags register.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a3cab32a9230ae7c8600e56e739e0ebe6">optimizeCompareInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                            <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> CmpMask, <span class="keywordtype">int</span> CmpValue,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">optimizeCondBranch</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  /// Return true when a code sequence can improve throughput. It</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  /// should be called only for instructions in loops.</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  /// \param Pattern - combiner pattern</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">isThroughputPattern</a>(<a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>) <span class="keyword">const override</span>;<span class="comment"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// Return true when there is potentially a faster code sequence</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// for an instruction chain ending in ``Root``. All potential patterns are</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  /// listed in the ``Patterns`` array.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ad2daef917016dd53e03812923e65f728">getMachineCombinerPatterns</a>(</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns) <span class="keyword">const override</span>;<span class="comment"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">  /// Return true when Inst is associative and commutative so that it can be</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  /// reassociated.</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd">isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const override</span>;<span class="comment"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  /// When getMachineCombinerPatterns() finds patterns, this function generates</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">  /// the instructions that could replace the original code sequence</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a12088ac7637b3d28f5de4b630a48f53e">genAlternativeCodeSequence</a>(</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> Pattern,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg) <span class="keyword">const override</span>;<span class="comment"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// AArch64 supports MachineCombiner.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">useMachineCombiner</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">getSerializableBitmaskMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;</a>&gt;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">getSerializableMachineMemOperandTargetFlags</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">isFunctionSafeToOutlineFrom</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                   <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs) <span class="keyword">const override</span>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">getOutliningCandidateInfo</a>(</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs) <span class="keyword">const override</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a7b66755cbe9d309216c9cba0088132e2">getOutliningType</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MIT, <span class="keywordtype">unsigned</span> Flags) <span class="keyword">const override</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a0d93655abe7a956170573a09a78814ff">isMBBSafeToOutlineFrom</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                              <span class="keywordtype">unsigned</span> &amp;Flags) <span class="keyword">const override</span>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">buildOutlinedFrame</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF) <span class="keyword">const override</span>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a1bebf2efd349fef461e2b5cf865d4d97">insertOutlinedCall</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                     <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">shouldOutlineFromFunctionByDefault</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;<span class="comment"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  /// Returns true if the instruction has a shift by immediate that can be</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">  /// executed in one cycle less.</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">isFalkorShiftExtFast</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);<span class="comment"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// Return true if the instructions is a SEH instruciton used for unwinding</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// on Windows.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">isSEHInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;RegImmPair&gt;</a> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ac0d6e98e9e62fcea7cbd5b74cf3ce915">isAddImmediate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;ParamLoadedValue&gt;</a> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a86f1c1272defde9d16425ad0a169bb98">describeLoadedValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                                 <a class="code" href="classllvm_1_1Register.html">Register</a> Reg) <span class="keyword">const override</span>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#ae3a5564e9b47164e48b07656ac0e2098">  280</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HELPER_DECLS</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /// If the specific machine instruction is an instruction that moves/copies</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  /// value from one register to another register return destination and source</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">  /// registers as machine operands.</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"></span>  Optional&lt;DestSourcePair&gt;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9b3dff1d6a474cf694125bccc4b03ea0">isCopyInstrImpl</a>(<span class="keyword">const</span> MachineInstr &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  /// Sets the offsets on outlined instructions in \p MBB which use SP</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  /// so that they will be valid post-outlining.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// \param MBB A \p MachineBasicBlock in an outlined function.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> fixupPostOutline(MachineBasicBlock &amp;MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordtype">void</span> instantiateCondBranch(MachineBasicBlock &amp;MBB, <span class="keyword">const</span> DebugLoc &amp;DL,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                             MachineBasicBlock *TBB,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                             ArrayRef&lt;MachineOperand&gt; Cond) <span class="keyword">const</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordtype">bool</span> substituteCmpToZero(MachineInstr &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                           <span class="keyword">const</span> MachineRegisterInfo *MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// Returns an unused general-purpose register which can be used for</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  /// constructing an outlined call if one exists. Returns 0 otherwise.</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> findRegisterToSaveLRTo(<span class="keyword">const</span> outliner::Candidate &amp;C) <span class="keyword">const</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;};</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/// emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/// plus Offset.  This is intended to be used from within the prolog/epilog</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/// insertion (PEI) pass, where a virtual scratch register may be allocated</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/// if necessary, to be replaced by the scavenger at the end of PEI.</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a7ca18378642f2bd46b5701a0cef0b3cc">emitFrameOffset</a>(MachineBasicBlock &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                     <span class="keyword">const</span> DebugLoc &amp;DL, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                     StackOffset <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keyword">const</span> TargetInstrInfo *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                     <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> = <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                     <span class="keywordtype">bool</span> SetNZCV = <span class="keyword">false</span>, <span class="keywordtype">bool</span> NeedsWinCFI = <span class="keyword">false</span>,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                     <span class="keywordtype">bool</span> *HasWinCFI = <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/// rewriteAArch64FrameIndex - Rewrite MI to access &#39;Offset&#39; bytes from the</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/// FP. Return false if the offset could not be handled directly in MI, and</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/// return the left-over portion by reference.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#acbe69ef233b07b4362366dcfc380abca">rewriteAArch64FrameIndex</a>(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> FrameRegIdx,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                              <span class="keywordtype">unsigned</span> FrameReg, StackOffset &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/// Use to report the frame offset status in isAArch64FrameOffsetLegal.</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">  327</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">AArch64FrameOffsetStatus</a> {</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">  328</a></span>&#160;  <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">AArch64FrameOffsetCannotUpdate</a> = 0x0, <span class="comment">///&lt; Offset cannot apply.</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">  329</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">AArch64FrameOffsetIsLegal</a> = 0x1,      <span class="comment">///&lt; Offset is legal.</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">  330</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">AArch64FrameOffsetCanUpdate</a> = 0x2     <span class="comment">///&lt; Offset can apply, at least partly.</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span>};</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/// Check if the @p Offset is a valid frame offset for @p MI.</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/// The returned value reports the validity of the frame offset for @p MI.</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/// It uses the values defined by AArch64FrameOffsetStatus for that.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/// If result == AArch64FrameOffsetCannotUpdate, @p MI cannot be updated to</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/// use an offset.eq</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/// If result &amp; AArch64FrameOffsetIsLegal, @p Offset can completely be</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/// rewritten in @p MI.</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/// If result &amp; AArch64FrameOffsetCanUpdate, @p Offset contains the</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/// amount that is off the limit of the legal offset.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/// If set, @p OutUseUnscaledOp will contain the whether @p MI should be</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/// turned into an unscaled operator, which opcode is in @p OutUnscaledOp.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/// If set, @p EmittableOffset contains the amount that can be set in @p MI</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/// (possibly with @p OutUnscaledOp if OutUseUnscaledOp is true) and that</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/// is a legal offset.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span><span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#a18dec717578f39bfcff50e325c2d27c5">isAArch64FrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                              <span class="keywordtype">bool</span> *OutUseUnscaledOp = <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                              <span class="keywordtype">unsigned</span> *OutUnscaledOp = <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                              int64_t *EmittableOffset = <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">  352</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) { <span class="keywordflow">return</span> Opc == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">AArch64::B</a>; }</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">  354</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">case</span> AArch64::Bcc:</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZW:</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZX:</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZW:</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZX:</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZW:</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZX:</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZW:</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZX:</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  }</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;}</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">  371</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordflow">return</span> Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">AArch64::BR</a>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;}</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">// struct TSFlags {</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">  376</a></span>&#160;<span class="preprocessor">#define TSFLAG_ELEMENT_SIZE_TYPE(X)      (X)       // 3-bits</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">  377</a></span>&#160;<span class="preprocessor">#define TSFLAG_DESTRUCTIVE_INST_TYPE(X) ((X) &lt;&lt; 3) // 1-bit</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="keyword">namespace </span>AArch64 {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6da">  382</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6da">ElementSizeType</a> {</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">  383</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">ElementSizeMask</a> = <a class="code" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x7),</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">  384</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">ElementSizeNone</a> = <a class="code" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x0),</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">  385</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">ElementSizeB</a>    = <a class="code" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x1),</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">  386</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">ElementSizeH</a>    = <a class="code" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x2),</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">  387</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">ElementSizeS</a>    = <a class="code" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x3),</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">  388</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">ElementSizeD</a>    = <a class="code" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x4),</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;};</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3">  391</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3">DestructiveInstType</a> {</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">  392</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">DestructiveInstTypeMask</a> = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x1),</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">  393</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">NotDestructive</a>          = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x0),</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a15fd35ecb29c681fec00faf680d048a0">  394</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a15fd35ecb29c681fec00faf680d048a0">Destructive</a>             = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x1),</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;};</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#undef TSFLAG_ELEMENT_SIZE_TYPE</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#undef TSFLAG_DESTRUCTIVE_INST_TYPE</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;}</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a801e90197138f0d232f8efcf2426dd81"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">llvm::AArch64InstrInfo::isStridedAccess</a></div><div class="ttdeci">static bool isStridedAccess(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the given load or store is a strided memory access. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01712">AArch64InstrInfo.cpp:1712</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_aedb4c96bbe231a3c622b06e15fdb05cb"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">llvm::AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05385">AArch64InstrInfo.cpp:5385</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a11e0c0c1465e563be81d564f2ba60abb"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">llvm::AArch64InstrInfo::getMemScale</a></div><div class="ttdeci">static int getMemScale(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00094">AArch64InstrInfo.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a0f025e2cec1b7eb026b572b2d12800fd"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">llvm::AArch64InstrInfo::isFPRCopy</a></div><div class="ttdeci">static bool isFPRCopy(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction rename an FPR without modifying bits? </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01631">AArch64InstrInfo.cpp:1631</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a86f1c1272defde9d16425ad0a169bb98"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a86f1c1272defde9d16425ad0a169bb98">llvm::AArch64InstrInfo::describeLoadedValue</a></div><div class="ttdeci">Optional&lt; ParamLoadedValue &gt; describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06590">AArch64InstrInfo.cpp:6590</a></div></div>
<div class="ttc" id="classllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset is a wrapper around scalable and non-scalable offsets and is used in several functions su...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64StackOffset_8h_source.html#l00037">AArch64StackOffset.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">llvm::MachineInstr::MIFlag</a></div><div class="ttdeci">MIFlag</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00079">MachineInstr.h:79</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00066">Module.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a2a037132ef2f33daa0522efe92a983ed"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">llvm::AArch64InstrInfo::isGPRCopy</a></div><div class="ttdeci">static bool isGPRCopy(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction rename a GPR without modifying bits? </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01601">AArch64InstrInfo.cpp:1601</a></div></div>
<div class="ttc" id="namespacellvm_html_a7ca18378642f2bd46b5701a0cef0b3cc"><div class="ttname"><a href="namespacellvm.html#a7ca18378642f2bd46b5701a0cef0b3cc">llvm::emitFrameOffset</a></div><div class="ttdeci">void emitFrameOffset(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, StackOffset Offset, const TargetInstrInfo *TII, MachineInstr::MIFlag=MachineInstr::NoFlags, bool SetNZCV=false, bool NeedsWinCFI=false, bool *HasWinCFI=nullptr)</div><div class="ttdoc">emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg plus Offset. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03198">AArch64InstrInfo.cpp:3198</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3">llvm::MachineMemOperand::MOTargetFlag2</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00150">MachineMemOperand.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ae29e16211e91898b24ff90048741d79c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae29e16211e91898b24ff90048741d79c">llvm::AArch64InstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">bool shouldClusterMemOps(const MachineOperand &amp;BaseOp1, const MachineOperand &amp;BaseOp2, unsigned NumLoads) const override</div><div class="ttdoc">Detect opportunities for ldp/stp formation. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02366">AArch64InstrInfo.cpp:2366</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">llvm::AArch64FrameOffsetCanUpdate</a></div><div class="ttdoc">Offset can apply, at least partly. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00330">AArch64InstrInfo.h:330</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">llvm::AArch64::DestructiveInstTypeMask</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00392">AArch64InstrInfo.h:392</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a4e2ae70bf78866dd55545718e470c323"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4e2ae70bf78866dd55545718e470c323">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</div><div class="ttdoc">Target-dependent implementation for foldMemoryOperand. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01116">TargetInstrInfo.h:1116</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00037">MachineOutliner.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_aaa692777da741a4f7da2822b9f154a42"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">llvm::AArch64InstrInfo::isLdStPairSuppressed</a></div><div class="ttdeci">static bool isLdStPairSuppressed(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if pairing the given load or store is hinted to be unprofitable. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01698">AArch64InstrInfo.cpp:1698</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_aaf6a746794da53626b45e8869bf9dac5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">llvm::AArch64InstrInfo::isUnscaledLdSt</a></div><div class="ttdeci">static bool isUnscaledLdSt(unsigned Opc)</div><div class="ttdoc">Return true if this is an unscaled load/store. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01718">AArch64InstrInfo.cpp:1718</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6da"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6da">llvm::AArch64::ElementSizeType</a></div><div class="ttdeci">ElementSizeType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00382">AArch64InstrInfo.h:382</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">llvm::AArch64::ElementSizeMask</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00383">AArch64InstrInfo.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">llvm::MachineMemOperand::MOTargetFlag1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00149">MachineMemOperand.h:149</a></div></div>
<div class="ttc" id="namespacellvm_html_a18dec717578f39bfcff50e325c2d27c5"><div class="ttname"><a href="namespacellvm.html#a18dec717578f39bfcff50e325c2d27c5">llvm::isAArch64FrameOffsetLegal</a></div><div class="ttdeci">int isAArch64FrameOffsetLegal(const MachineInstr &amp;MI, StackOffset &amp;Offset, bool *OutUseUnscaledOp=nullptr, unsigned *OutUnscaledOp=nullptr, int64_t *EmittableOffset=nullptr)</div><div class="ttdoc">Check if the Offset is a valid frame offset for MI. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03429">AArch64InstrInfo.cpp:3429</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a87b656660a62cefd44342a4909d88dfd"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd">llvm::AArch64InstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">bool isAssociativeAndCommutative(const MachineInstr &amp;Inst) const override</div><div class="ttdoc">Return true when Inst is associative and commutative so that it can be reassociated. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03713">AArch64InstrInfo.cpp:3713</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a52619cc1f9c5c3029a03a6c956b32595"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">llvm::AArch64InstrInfo::isSEHInstruction</a></div><div class="ttdeci">static bool isSEHInstruction(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the instructions is a SEH instruciton used for unwinding on Windows. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00886">AArch64InstrInfo.cpp:886</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">llvm::AArch64FrameOffsetCannotUpdate</a></div><div class="ttdoc">Offset cannot apply. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00328">AArch64InstrInfo.h:328</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ae2f38a334980a3888a4fc55b8e9542ac"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">llvm::AArch64InstrInfo::suppressLdStPair</a></div><div class="ttdeci">static void suppressLdStPair(MachineInstr &amp;MI)</div><div class="ttdoc">Hint that pairing the given load or store is unprofitable. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01705">AArch64InstrInfo.cpp:1705</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a5c41685529bfa4394f6b8f15207809c1"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">llvm::AArch64InstrInfo::isPairableLdStInst</a></div><div class="ttdeci">static bool isPairableLdStInst(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if pairing the given load or store may be paired with another. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01806">AArch64InstrInfo.cpp:1806</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00038">AArch64InstrInfo.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a1bebf2efd349fef461e2b5cf865d4d97"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1bebf2efd349fef461e2b5cf865d4d97">llvm::AArch64InstrInfo::insertOutlinedCall</a></div><div class="ttdeci">MachineBasicBlock::iterator insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, const outliner::Candidate &amp;C) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06418">AArch64InstrInfo.cpp:6418</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a74804e3c6e291fe90c0cb697632dcf0e"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">llvm::AArch64InstrInfo::useMachineCombiner</a></div><div class="ttdeci">bool useMachineCombiner() const override</div><div class="ttdoc">AArch64 supports MachineCombiner. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03561">AArch64InstrInfo.cpp:3561</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00037">AArch64Subtarget.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a796a2f531a01a5d72a58920fa8ec61b9"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">llvm::AArch64InstrInfo::isFalkorShiftExtFast</a></div><div class="ttdeci">static bool isFalkorShiftExtFast(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns true if the instruction has a shift by immediate that can be executed in one cycle less...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00764">AArch64InstrInfo.cpp:764</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a9b3dff1d6a474cf694125bccc4b03ea0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9b3dff1d6a474cf694125bccc4b03ea0">llvm::AArch64InstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">Optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">If the specific machine instruction is an instruction that moves/copies value from one register to an...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06496">AArch64InstrInfo.cpp:6496</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8h_html_a3287cf6d372c025dfa662057a353dbe7"><div class="ttname"><a href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a></div><div class="ttdeci">#define TSFLAG_DESTRUCTIVE_INST_TYPE(X)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00377">AArch64InstrInfo.h:377</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a685d0f817c9260ea16202a9964652fe6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">llvm::AArch64InstrInfo::AArch64InstrInfo</a></div><div class="ttdeci">AArch64InstrInfo(const AArch64Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00069">AArch64InstrInfo.cpp:69</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">llvm::AArch64::ElementSizeH</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00386">AArch64InstrInfo.h:386</a></div></div>
<div class="ttc" id="classAArch64GenInstrInfo_html"><div class="ttname"><a href="classAArch64GenInstrInfo.html">AArch64GenInstrInfo</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a1bf38b3bbe867377cde6e530a0256b29"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">llvm::AArch64InstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GetInstSize - Return the number of bytes of code the specified instruction may be. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00076">AArch64InstrInfo.cpp:76</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">llvm::AArch64::ElementSizeD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00388">AArch64InstrInfo.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a498c4f2831126b5c190a9383bb7055e7"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a498c4f2831126b5c190a9383bb7055e7">llvm::AArch64InstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, unsigned, unsigned, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00497">AArch64InstrInfo.cpp:497</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a94cd6ca17535844dc42503cc7b6f32ef"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">llvm::AArch64InstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00337">AArch64InstrInfo.cpp:337</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_acecb758d131c550fcdf82d6211884138"><div class="ttname"><a href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">llvm::MOSuppressPair</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOSuppressPair</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00031">AArch64InstrInfo.h:31</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8h_html_afdc269c742e7e39baabcbc2e110bb8da"><div class="ttname"><a href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a></div><div class="ttdeci">#define TSFLAG_ELEMENT_SIZE_TYPE(X)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00376">AArch64InstrInfo.h:376</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a0d93655abe7a956170573a09a78814ff"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0d93655abe7a956170573a09a78814ff">llvm::AArch64InstrInfo::isMBBSafeToOutlineFrom</a></div><div class="ttdeci">bool isMBBSafeToOutlineFrom(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05993">AArch64InstrInfo.cpp:5993</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a1bd5895683e2ea4630c241c94f8050f0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1bd5895683e2ea4630c241c94f8050f0">llvm::AArch64InstrInfo::isUnscaledLdSt</a></div><div class="ttdeci">static bool isUnscaledLdSt(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00084">AArch64InstrInfo.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a989da0fe668d5de76ef2ccd3c04a8d35"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">llvm::AArch64InstrInfo::copyGPRRegTuple</a></div><div class="ttdeci">void copyGPRRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, unsigned ZeroReg, llvm::ArrayRef&lt; unsigned &gt; Indices) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02476">AArch64InstrInfo.cpp:2476</a></div></div>
<div class="ttc" id="namespacellvm_html_a0e6336a1dd23986cd15023ea0aae5269"><div class="ttname"><a href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">llvm::isCondBranchOpcode</a></div><div class="ttdeci">static bool isCondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00354">AArch64InstrInfo.h:354</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html">llvm::AArch64RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8h_source.html#l00026">AArch64RegisterInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ae34c996b58df9b9ce6695a0c8b70c533"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; MachineInstr &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00181">MachineBasicBlock.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a23bfbcda0e3522bc7ca5a7ca894d4ae5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">llvm::AArch64InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const AArch64RegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00048">AArch64InstrInfo.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">llvm::ISD::BR</a></div><div class="ttdoc">Control flow instructions. These all have token chains. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00687">ISDOpcodes.h:687</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a12088ac7637b3d28f5de4b630a48f53e"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a12088ac7637b3d28f5de4b630a48f53e">llvm::AArch64InstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">void genAlternativeCodeSequence(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr *&gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</div><div class="ttdoc">When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04357">AArch64InstrInfo.cpp:4357</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a298be1031f30bb6d33dda81a8fc572fc"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">llvm::AArch64InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02501">AArch64InstrInfo.cpp:2501</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a7cca5afbdfdcb468161ffe0b888668d0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">llvm::AArch64InstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00296">AArch64InstrInfo.cpp:296</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00163">MachineOutliner.h:163</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">llvm::AArch64FrameOffsetIsLegal</a></div><div class="ttdoc">Offset is legal. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00329">AArch64InstrInfo.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_afdd56180b2e41499346807b9e9cb88e0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#afdd56180b2e41499346807b9e9cb88e0">llvm::AArch64InstrInfo::getMemOperandWithOffset</a></div><div class="ttdeci">bool getMemOperandWithOffset(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01981">AArch64InstrInfo.cpp:1981</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="AArch64RegisterInfo_8h_html"><div class="ttname"><a href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a2d997a80040d5eea603cf8ca302c2dbc"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">llvm::AArch64InstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00179">AArch64InstrInfo.cpp:179</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ade267f03d50e04004e9ef2019ce25738"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">llvm::AArch64InstrInfo::isAsCheapAsAMove</a></div><div class="ttdeci">bool isAsCheapAsAMove(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00685">AArch64InstrInfo.cpp:685</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a8997d907b1de0e1b433c59102335b06a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">llvm::AArch64InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01469">AArch64InstrInfo.cpp:1469</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a10ff9c7b29be1debe32fa6ba92256068"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">llvm::AArch64InstrInfo::isThroughputPattern</a></div><div class="ttdeci">bool isThroughputPattern(MachineCombinerPattern Pattern) const override</div><div class="ttdoc">Return true when a code sequence can improve throughput. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04025">AArch64InstrInfo.cpp:4025</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">llvm::MachineCombinerPattern</a></div><div class="ttdeci">MachineCombinerPattern</div><div class="ttdoc">These are instruction patterns matched by the machine combiner pass. </div><div class="ttdef"><b>Definition:</b> <a href="MachineCombinerPattern_8h_source.html#l00020">MachineCombinerPattern.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ad2daef917016dd53e03812923e65f728"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ad2daef917016dd53e03812923e65f728">llvm::AArch64InstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns) const override</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in Root...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04134">AArch64InstrInfo.cpp:4134</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ab46fe6f7eb24fe0268c273a28452ecba"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">llvm::AArch64InstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00964">AArch64InstrInfo.cpp:964</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">llvm::AArch64::ElementSizeNone</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00384">AArch64InstrInfo.h:384</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a9e7195b691e065ac34568c1b3340a3f8"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">llvm::AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05373">AArch64InstrInfo.cpp:5373</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ac473d40b6b8803f2924e0c6751f51bf3"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">llvm::AArch64InstrInfo::getLoadStoreImmIdx</a></div><div class="ttdeci">static unsigned getLoadStoreImmIdx(unsigned Opc)</div><div class="ttdoc">Returns the index for the immediate for a given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01773">AArch64InstrInfo.cpp:1773</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a5976149d8063e018b3accf248f463310"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a5976149d8063e018b3accf248f463310">llvm::AArch64InstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00539">AArch64InstrInfo.cpp:539</a></div></div>
<div class="ttc" id="classllvm_1_1Pattern_html"><div class="ttname"><a href="classllvm_1_1Pattern.html">llvm::Pattern</a></div><div class="ttdef"><b>Definition:</b> <a href="FileCheckImpl_8h_source.html#l00358">FileCheckImpl.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a3f27d3892d89ca416f664d02e209605c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">llvm::AArch64InstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00912">AArch64InstrInfo.cpp:912</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d42df7595bb7da318e52023ffe95226"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">llvm::AArch64FrameOffsetStatus</a></div><div class="ttdeci">AArch64FrameOffsetStatus</div><div class="ttdoc">Use to report the frame offset status in isAArch64FrameOffsetLegal. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00327">AArch64InstrInfo.h:327</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a9577820d8006811afa3d9713624c1e01"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">llvm::AArch64InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01652">AArch64InstrInfo.cpp:1652</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a0c43809149057dffbf66267b7f9e02c6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandWithOffsetWidth(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01992">AArch64InstrInfo.cpp:1992</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a74f4174a5d158b611050cdf7abd04b58"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">llvm::AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; MachineMemOperand::Flags, const char * &gt; &gt; getSerializableMachineMemOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05401">AArch64InstrInfo.cpp:5401</a></div></div>
<div class="ttc" id="namespacellvm_html_a25ebb5d5fa4431b1a1835d0a5f4e2796"><div class="ttname"><a href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">llvm::isIndirectBranchOpcode</a></div><div class="ttdeci">static bool isIndirectBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00371">AArch64InstrInfo.h:371</a></div></div>
<div class="ttc" id="namespacellvm_html_abbf5784629864b659e702b4861bc3b1e"><div class="ttname"><a href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">llvm::isUncondBranchOpcode</a></div><div class="ttdeci">static bool isUncondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00352">AArch64InstrInfo.h:352</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a6ded0a85b004be3aabc164799210a125"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a6ded0a85b004be3aabc164799210a125">llvm::AArch64InstrInfo::getNoop</a></div><div class="ttdeci">void getNoop(MCInst &amp;NopInst) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03555">AArch64InstrInfo.cpp:3555</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a944bf3cc625b6bf05e52bc6daa2cc47f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">llvm::AArch64InstrInfo::shouldOutlineFromFunctionByDefault</a></div><div class="ttdeci">bool shouldOutlineFromFunctionByDefault(MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06490">AArch64InstrInfo.cpp:6490</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a90a4ab08ffab80a46e6d828f10c49105"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">llvm::AArch64InstrInfo::getMemOpInfo</a></div><div class="ttdeci">static bool getMemOpInfo(unsigned Opcode, unsigned &amp;Scale, unsigned &amp;Width, int64_t &amp;MinOffset, int64_t &amp;MaxOffset)</div><div class="ttdoc">Returns true if opcode Opc is a memory operation. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02046">AArch64InstrInfo.cpp:2046</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ab8903896a25679d038ebd3e8769233f6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">llvm::AArch64InstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00389">AArch64InstrInfo.cpp:389</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_af28ada2e1e13faab18ee3746c01e684c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">llvm::AArch64InstrInfo::isCandidateToMergeOrPair</a></div><div class="ttdeci">bool isCandidateToMergeOrPair(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if this is a load/store that can be potentially paired/merged. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01928">AArch64InstrInfo.cpp:1928</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a7b66755cbe9d309216c9cba0088132e2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7b66755cbe9d309216c9cba0088132e2">llvm::AArch64InstrInfo::getOutliningType</a></div><div class="ttdeci">outliner::InstrType getOutliningType(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06060">AArch64InstrInfo.cpp:6060</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3">llvm::AArch64::DestructiveInstType</a></div><div class="ttdeci">DestructiveInstType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00391">AArch64InstrInfo.h:391</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_af0bbac5dd9f698f2c73477c4e5f36b60"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">llvm::AArch64InstrInfo::optimizeCondBranch</a></div><div class="ttdeci">bool optimizeCondBranch(MachineInstr &amp;MI) const override</div><div class="ttdoc">Replace csincr-branch sequence by simple conditional branch. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05229">AArch64InstrInfo.cpp:5229</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a23fc03605ab508eb40a5fb968a78e139"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00932">AArch64InstrInfo.cpp:932</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_abb85cb5e394d43767d67d067075a7b4f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">llvm::AArch64InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01675">AArch64InstrInfo.cpp:1675</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a1990769eead413855ac08a24140f3175"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">llvm::AArch64InstrInfo::isSubregFoldable</a></div><div class="ttdeci">bool isSubregFoldable() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00164">AArch64InstrInfo.h:164</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">llvm::AArch64::ElementSizeS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00387">AArch64InstrInfo.h:387</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a6effe3eb87233c936c9045b64d717b3a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a">llvm::AArch64InstrInfo::convertToFlagSettingOpc</a></div><div class="ttdeci">static unsigned convertToFlagSettingOpc(unsigned Opc, bool &amp;Is64Bit)</div><div class="ttdoc">Return the opcode that set flags when possible. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01838">AArch64InstrInfo.cpp:1838</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or&amp;#39;d together. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00129">MachineMemOperand.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="MachineCombinerPattern_8h_html"><div class="ttname"><a href="MachineCombinerPattern_8h.html">MachineCombinerPattern.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_aa61674464afddf4b2a24ab65f3833233"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">llvm::AArch64InstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00209">AArch64InstrInfo.cpp:209</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_acb53158b2fba2683ec41c5873eb16a2f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">llvm::AArch64InstrInfo::isGPRZero</a></div><div class="ttdeci">static bool isGPRZero(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction set its full destination register to zero? </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01577">AArch64InstrInfo.cpp:1577</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_af01e300c1d03a13eb9edabea4ed9aef5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">llvm::AArch64InstrInfo::copyPhysRegTuple</a></div><div class="ttdeci">void copyPhysRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, unsigned Opcode, llvm::ArrayRef&lt; unsigned &gt; Indices) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02449">AArch64InstrInfo.cpp:2449</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a3cab32a9230ae7c8600e56e739e0ebe6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3cab32a9230ae7c8600e56e739e0ebe6">llvm::AArch64InstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdoc">optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01182">AArch64InstrInfo.cpp:1182</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ae80230a4b9e9f1c100db75b57ef331b2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae80230a4b9e9f1c100db75b57ef331b2">llvm::AArch64InstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</div><div class="ttdoc">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00987">AArch64InstrInfo.cpp:987</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ac0d6e98e9e62fcea7cbd5b74cf3ce915"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac0d6e98e9e62fcea7cbd5b74cf3ce915">llvm::AArch64InstrInfo::isAddImmediate</a></div><div class="ttdeci">Optional&lt; RegImmPair &gt; isAddImmediate(const MachineInstr &amp;MI, Register Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06515">AArch64InstrInfo.cpp:6515</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a15fd35ecb29c681fec00faf680d048a0"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a15fd35ecb29c681fec00faf680d048a0">llvm::AArch64::Destructive</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00394">AArch64InstrInfo.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a5345b53b58d2462c6986d22e7d7f4686"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">llvm::AArch64InstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02844">AArch64InstrInfo.cpp:2844</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a66319864880e0ab3ae40570927171410"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">llvm::AArch64InstrInfo::getUnscaledLdSt</a></div><div class="ttdeci">static Optional&lt; unsigned &gt; getUnscaledLdSt(unsigned Opc)</div><div class="ttdoc">Returns the unscaled load/store for the scaled load/store opcode, if there is a corresponding unscale...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01743">AArch64InstrInfo.cpp:1743</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a8e7ea4a37a21caeb8c336ef3e95f8ee0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">llvm::AArch64InstrInfo::isFunctionSafeToOutlineFrom</a></div><div class="ttdeci">bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05967">AArch64InstrInfo.cpp:5967</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">llvm::AArch64::NotDestructive</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00393">AArch64InstrInfo.h:393</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a783649795e22d8f4318137834040398f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">llvm::AArch64InstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02986">AArch64InstrInfo.cpp:2986</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">llvm::AArch64::ElementSizeB</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00385">AArch64InstrInfo.h:385</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a15b71869ae17ba55cfb477020eaadc19"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">llvm::AArch64InstrInfo::getBranchDestBlock</a></div><div class="ttdeci">MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00188">AArch64InstrInfo.cpp:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">llvm::MachineInstr::NoFlags</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00080">MachineInstr.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_acb8985e96f5a8a270fc9d57fc8c99920"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">llvm::AArch64InstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05367">AArch64InstrInfo.cpp:5367</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="AArch64StackOffset_8h_html"><div class="ttname"><a href="AArch64StackOffset_8h.html">AArch64StackOffset.h</a></div></div>
<div class="ttc" id="AArch64_8h_html"><div class="ttname"><a href="AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a9f95e557fb675ab6ef80f2fc4b8b3e01"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand</a></div><div class="ttdeci">MachineOperand &amp; getMemOpBaseRegImmOfsOffsetOperand(MachineInstr &amp;LdSt) const</div><div class="ttdoc">Return the immediate offset of the base register in a load/store LdSt. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02039">AArch64InstrInfo.cpp:2039</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a64505b70265bcadc4993631d532a5fd5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">llvm::AArch64InstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03239">AArch64InstrInfo.cpp:3239</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ac091833891ee8d22563063570f1cfad0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">llvm::AArch64InstrInfo::getOutliningCandidateInfo</a></div><div class="ttdeci">outliner::OutlinedFunction getOutliningCandidateInfo(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05616">AArch64InstrInfo.cpp:5616</a></div></div>
<div class="ttc" id="namespacellvm_html_acbe69ef233b07b4362366dcfc380abca"><div class="ttname"><a href="namespacellvm.html#acbe69ef233b07b4362366dcfc380abca">llvm::rewriteAArch64FrameIndex</a></div><div class="ttdeci">bool rewriteAArch64FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, StackOffset &amp;Offset, const AArch64InstrInfo *TII)</div><div class="ttdoc">rewriteAArch64FrameIndex - Rewrite MI to access &amp;#39;Offset&amp;#39; bytes from the FP. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03520">AArch64InstrInfo.cpp:3520</a></div></div>
<div class="ttc" id="namespacellvm_html_adcbbc11398a037540fd4fbab96e6f6a4"><div class="ttname"><a href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">llvm::MOStridedAccess</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOStridedAccess</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00033">AArch64InstrInfo.h:33</a></div></div>
<div class="ttc" id="Optional_8h_html"><div class="ttname"><a href="Optional_8h.html">Optional.h</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a9b0a622dbae74cb8a4b9b87a8b559b25"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">llvm::AArch64InstrInfo::buildOutlinedFrame</a></div><div class="ttdeci">void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06285">AArch64InstrInfo.cpp:6285</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_af269ff6efde917e353e6652a11e473ec"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">llvm::AArch64InstrInfo::getMemScale</a></div><div class="ttdeci">static int getMemScale(unsigned Opc)</div><div class="ttdoc">Scaling factor for (scaled or unscaled) load or store. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02241">AArch64InstrInfo.cpp:2241</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:24 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
