

================================================================
== Vivado HLS Report for 'Stream2Mem'
================================================================
* Date:           Thu May  7 18:41:06 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        lfcW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   24|   24|   24|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   17|   17|         3|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     71|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     16|
|Register         |        -|      -|     146|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     146|     87|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_134_p2     |     +    |      0|  0|   5|           5|           1|
    |sum1_fu_112_p2    |     +    |      0|  0|  62|          62|          62|
    |ap_condition_247  |    and   |      0|  0|   1|           1|           1|
    |tmp_fu_128_p2     |   icmp   |      0|  0|   3|           5|           6|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  71|          73|          70|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |   4|          9|    1|          9|
    |ap_enable_reg_pp0_iter2             |   1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_out_V_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_out_V_WREADY   |   1|          2|    1|          2|
    |i_reg_93                            |   5|          2|    5|         10|
    |in_V_V_blk_n                        |   1|          2|    1|          2|
    |out_V_blk_n_AW                      |   1|          2|    1|          2|
    |out_V_blk_n_B                       |   1|          2|    1|          2|
    |out_V_blk_n_W                       |   1|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  16|         25|   13|         33|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_reg_150  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_out_V_AWREADY     |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_out_V_WREADY      |   1|   0|    1|          0|
    |i_reg_93                               |   5|   0|    5|          0|
    |sum1_reg_140                           |  62|   0|   62|          0|
    |tmp_V_reg_159                          |  64|   0|   64|          0|
    |tmp_reg_150                            |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 146|   0|  146|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  Stream2Mem  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  Stream2Mem  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  Stream2Mem  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  Stream2Mem  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  Stream2Mem  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  Stream2Mem  | return value |
|in_V_V_dout           |  in |   64|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n        |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read           | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|m_axi_out_V_AWVALID   | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWREADY   |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWADDR    | out |   64|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWID      | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWLEN     | out |   32|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWSIZE    | out |    3|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWBURST   | out |    2|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWLOCK    | out |    2|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWCACHE   | out |    4|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWPROT    | out |    3|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWQOS     | out |    4|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWREGION  | out |    4|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWUSER    | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WVALID    | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WREADY    |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WDATA     | out |   64|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WSTRB     | out |    8|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WLAST     | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WID       | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WUSER     | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARVALID   | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARREADY   |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARADDR    | out |   64|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARID      | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARLEN     | out |   32|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARSIZE    | out |    3|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARBURST   | out |    2|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARLOCK    | out |    2|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARCACHE   | out |    4|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARPROT    | out |    3|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARQOS     | out |    4|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARREGION  | out |    4|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARUSER    | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RVALID    |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RREADY    | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RDATA     |  in |   64|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RLAST     |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RID       |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RUSER     |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RRESP     |  in |    2|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_BVALID    |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_BREADY    | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_BRESP     |  in |    2|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_BID       |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_BUSER     |  in |    1|    m_axi   |     out_V    |    pointer   |
|out_V3                |  in |   61|   ap_none  |    out_V3    |    scalar    |
|tmp_2                 |  in |   32|   ap_none  |     tmp_2    |    scalar    |
+----------------------+-----+-----+------------+--------------+--------------+

