# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 15 2021 11:12:31

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_1mhz
		4.3::Critical Path Report for clk_app
		4.4::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led
			6.2.2::Path details for port: usb_n:out
			6.2.3::Path details for port: usb_p:out
			6.2.4::Path details for port: usb_pu
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led
			6.5.2::Path details for port: usb_n:out
			6.5.3::Path details for port: usb_p:out
			6.5.4::Path details for port: usb_pu
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 5
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_1mhz          | Frequency: 143.96 MHz  | Target: 1.00 MHz   | 
Clock: clk_app           | Frequency: 63.11 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 60.31 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_1mhz       1e+06            993054      N/A              N/A         N/A              N/A         N/A              N/A         
clk_1mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           484153      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            4250        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  3850         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3623         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
led        clk                 19010         clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  11688         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  11295         clk_usb:R              
usb_pu     clk                 16550         clk_1mhz:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -2672       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2734       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
led        clk                 18391                 clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  7754                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  7754                  clk_usb:R              
usb_pu     clk                 15983                 clk_1mhz:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_7_13_3/lcout
Path End         : u_prescaler.prescaler_cnt_3_LC_7_13_2/in0
Capture Clock    : u_prescaler.prescaler_cnt_3_LC_7_13_2/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1759/I                                   Odrv12                         0              1420  RISE       1
I__1759/O                                   Odrv12                       724              2143  RISE       1
I__1760/I                                   Span12Mux_v                    0              2143  RISE       1
I__1760/O                                   Span12Mux_v                  724              2867  RISE       1
I__1761/I                                   Span12Mux_v                    0              2867  RISE       1
I__1761/O                                   Span12Mux_v                  724              3590  RISE       1
I__1762/I                                   Span12Mux_h                    0              3590  RISE       1
I__1762/O                                   Span12Mux_h                  724              4314  RISE       1
I__1763/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1763/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1764/I                                   LocalMux                       0              4665  RISE       1
I__1764/O                                   LocalMux                     486              5151  RISE       1
I__1765/I                                   IoInMux                        0              5151  RISE       1
I__1765/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6541/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6541/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6542/I                                   GlobalMux                      0              6443  RISE       1
I__6542/O                                   GlobalMux                    227              6671  RISE       1
I__6544/I                                   ClkMux                         0              6671  RISE       1
I__6544/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_7_13_3/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_7_13_3/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       5
I__4646/I                                    LocalMux                       0              7922  60143  RISE       1
I__4646/O                                    LocalMux                     486              8407  60143  RISE       1
I__4650/I                                    InMux                          0              8407  60143  RISE       1
I__4650/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_3_LC_7_13_2/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1759/I                                   Odrv12                         0              1420  RISE       1
I__1759/O                                   Odrv12                       724              2143  RISE       1
I__1760/I                                   Span12Mux_v                    0              2143  RISE       1
I__1760/O                                   Span12Mux_v                  724              2867  RISE       1
I__1761/I                                   Span12Mux_v                    0              2867  RISE       1
I__1761/O                                   Span12Mux_v                  724              3590  RISE       1
I__1762/I                                   Span12Mux_h                    0              3590  RISE       1
I__1762/O                                   Span12Mux_h                  724              4314  RISE       1
I__1763/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1763/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1764/I                                   LocalMux                       0              4665  RISE       1
I__1764/O                                   LocalMux                     486              5151  RISE       1
I__1765/I                                   IoInMux                        0              5151  RISE       1
I__1765/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6541/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6541/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6542/I                                   GlobalMux                      0              6443  RISE       1
I__6542/O                                   GlobalMux                    227              6671  RISE       1
I__6544/I                                   ClkMux                         0              6671  RISE       1
I__6544/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_3_LC_7_13_2/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_1mhz
**************************************
Clock: clk_1mhz
Frequency: 143.96 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_9_15_0/lcout
Path End         : up_cnt_20_LC_9_17_4/in3
Capture Clock    : up_cnt_20_LC_9_17_4/clk
Setup Constraint : 1000000p
Path slack       : 993053p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                     7126
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1006722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           5747
----------------------------------------   ----- 
End-of-path arrival time (ps)              13669
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1759/I                                   Odrv12                         0              1420  RISE       1
I__1759/O                                   Odrv12                       724              2143  RISE       1
I__1760/I                                   Span12Mux_v                    0              2143  RISE       1
I__1760/O                                   Span12Mux_v                  724              2867  RISE       1
I__1761/I                                   Span12Mux_v                    0              2867  RISE       1
I__1761/O                                   Span12Mux_v                  724              3590  RISE       1
I__1762/I                                   Span12Mux_h                    0              3590  RISE       1
I__1762/O                                   Span12Mux_h                  724              4314  RISE       1
I__1763/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1763/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1764/I                                   LocalMux                       0              4665  RISE       1
I__1764/O                                   LocalMux                     486              5151  RISE       1
I__1765/I                                   IoInMux                        0              5151  RISE       1
I__1765/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6541/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6541/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6542/I                                   GlobalMux                      0              6443  RISE       1
I__6542/O                                   GlobalMux                    227              6671  RISE       1
I__6545/I                                   ClkMux                         0              6671  RISE       1
I__6545/O                                   ClkMux                       455              7126  RISE       1
up_cnt_0_LC_9_15_0/clk                      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_9_15_0/lcout         LogicCell40_SEQ_MODE_1010    796              7922  993054  RISE       1
I__5784/I                        LocalMux                       0              7922  993054  RISE       1
I__5784/O                        LocalMux                     486              8407  993054  RISE       1
I__5785/I                        InMux                          0              8407  993054  RISE       1
I__5785/O                        InMux                        382              8790  993054  RISE       1
up_cnt_0_LC_9_15_0/in1           LogicCell40_SEQ_MODE_1010      0              8790  993054  RISE       1
up_cnt_0_LC_9_15_0/carryout      LogicCell40_SEQ_MODE_1010    382              9172  993054  RISE       2
up_cnt_1_LC_9_15_1/carryin       LogicCell40_SEQ_MODE_1010      0              9172  993054  RISE       1
up_cnt_1_LC_9_15_1/carryout      LogicCell40_SEQ_MODE_1010    186              9358  993054  RISE       2
up_cnt_2_LC_9_15_2/carryin       LogicCell40_SEQ_MODE_1010      0              9358  993054  RISE       1
up_cnt_2_LC_9_15_2/carryout      LogicCell40_SEQ_MODE_1010    186              9544  993054  RISE       2
up_cnt_3_LC_9_15_3/carryin       LogicCell40_SEQ_MODE_1010      0              9544  993054  RISE       1
up_cnt_3_LC_9_15_3/carryout      LogicCell40_SEQ_MODE_1010    186              9731  993054  RISE       2
up_cnt_4_LC_9_15_4/carryin       LogicCell40_SEQ_MODE_1010      0              9731  993054  RISE       1
up_cnt_4_LC_9_15_4/carryout      LogicCell40_SEQ_MODE_1010    186              9917  993054  RISE       2
up_cnt_5_LC_9_15_5/carryin       LogicCell40_SEQ_MODE_1010      0              9917  993054  RISE       1
up_cnt_5_LC_9_15_5/carryout      LogicCell40_SEQ_MODE_1010    186             10103  993054  RISE       2
up_cnt_6_LC_9_15_6/carryin       LogicCell40_SEQ_MODE_1010      0             10103  993054  RISE       1
up_cnt_6_LC_9_15_6/carryout      LogicCell40_SEQ_MODE_1010    186             10289  993054  RISE       2
up_cnt_7_LC_9_15_7/carryin       LogicCell40_SEQ_MODE_1010      0             10289  993054  RISE       1
up_cnt_7_LC_9_15_7/carryout      LogicCell40_SEQ_MODE_1010    186             10475  993054  RISE       1
IN_MUX_bfv_9_16_0_/carryinitin   ICE_CARRY_IN_MUX               0             10475  993054  RISE       1
IN_MUX_bfv_9_16_0_/carryinitout  ICE_CARRY_IN_MUX             289             10764  993054  RISE       2
up_cnt_8_LC_9_16_0/carryin       LogicCell40_SEQ_MODE_1010      0             10764  993054  RISE       1
up_cnt_8_LC_9_16_0/carryout      LogicCell40_SEQ_MODE_1010    186             10950  993054  RISE       2
up_cnt_9_LC_9_16_1/carryin       LogicCell40_SEQ_MODE_1010      0             10950  993054  RISE       1
up_cnt_9_LC_9_16_1/carryout      LogicCell40_SEQ_MODE_1010    186             11136  993054  RISE       2
up_cnt_10_LC_9_16_2/carryin      LogicCell40_SEQ_MODE_1010      0             11136  993054  RISE       1
up_cnt_10_LC_9_16_2/carryout     LogicCell40_SEQ_MODE_1010    186             11322  993054  RISE       2
up_cnt_11_LC_9_16_3/carryin      LogicCell40_SEQ_MODE_1010      0             11322  993054  RISE       1
up_cnt_11_LC_9_16_3/carryout     LogicCell40_SEQ_MODE_1010    186             11508  993054  RISE       2
up_cnt_12_LC_9_16_4/carryin      LogicCell40_SEQ_MODE_1010      0             11508  993054  RISE       1
up_cnt_12_LC_9_16_4/carryout     LogicCell40_SEQ_MODE_1010    186             11695  993054  RISE       2
up_cnt_13_LC_9_16_5/carryin      LogicCell40_SEQ_MODE_1010      0             11695  993054  RISE       1
up_cnt_13_LC_9_16_5/carryout     LogicCell40_SEQ_MODE_1010    186             11881  993054  RISE       2
up_cnt_14_LC_9_16_6/carryin      LogicCell40_SEQ_MODE_1010      0             11881  993054  RISE       1
up_cnt_14_LC_9_16_6/carryout     LogicCell40_SEQ_MODE_1010    186             12067  993054  RISE       2
up_cnt_15_LC_9_16_7/carryin      LogicCell40_SEQ_MODE_1010      0             12067  993054  RISE       1
up_cnt_15_LC_9_16_7/carryout     LogicCell40_SEQ_MODE_1010    186             12253  993054  RISE       1
IN_MUX_bfv_9_17_0_/carryinitin   ICE_CARRY_IN_MUX               0             12253  993054  RISE       1
IN_MUX_bfv_9_17_0_/carryinitout  ICE_CARRY_IN_MUX             289             12542  993054  RISE       2
up_cnt_16_LC_9_17_0/carryin      LogicCell40_SEQ_MODE_1010      0             12542  993054  RISE       1
up_cnt_16_LC_9_17_0/carryout     LogicCell40_SEQ_MODE_1010    186             12728  993054  RISE       2
up_cnt_17_LC_9_17_1/carryin      LogicCell40_SEQ_MODE_1010      0             12728  993054  RISE       1
up_cnt_17_LC_9_17_1/carryout     LogicCell40_SEQ_MODE_1010    186             12914  993054  RISE       2
up_cnt_18_LC_9_17_2/carryin      LogicCell40_SEQ_MODE_1010      0             12914  993054  RISE       1
up_cnt_18_LC_9_17_2/carryout     LogicCell40_SEQ_MODE_1010    186             13100  993054  RISE       2
up_cnt_19_LC_9_17_3/carryin      LogicCell40_SEQ_MODE_1010      0             13100  993054  RISE       1
up_cnt_19_LC_9_17_3/carryout     LogicCell40_SEQ_MODE_1010    186             13286  993054  RISE       1
I__6158/I                        InMux                          0             13286  993054  RISE       1
I__6158/O                        InMux                        382             13669  993054  RISE       1
up_cnt_20_LC_9_17_4/in3          LogicCell40_SEQ_MODE_1010      0             13669  993054  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1759/I                                   Odrv12                         0              1420  RISE       1
I__1759/O                                   Odrv12                       724              2143  RISE       1
I__1760/I                                   Span12Mux_v                    0              2143  RISE       1
I__1760/O                                   Span12Mux_v                  724              2867  RISE       1
I__1761/I                                   Span12Mux_v                    0              2867  RISE       1
I__1761/O                                   Span12Mux_v                  724              3590  RISE       1
I__1762/I                                   Span12Mux_h                    0              3590  RISE       1
I__1762/O                                   Span12Mux_h                  724              4314  RISE       1
I__1763/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1763/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1764/I                                   LocalMux                       0              4665  RISE       1
I__1764/O                                   LocalMux                     486              5151  RISE       1
I__1765/I                                   IoInMux                        0              5151  RISE       1
I__1765/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6541/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6541/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6542/I                                   GlobalMux                      0              6443  RISE       1
I__6542/O                                   GlobalMux                    227              6671  RISE       1
I__6549/I                                   ClkMux                         0              6671  RISE       1
I__6549/O                                   ClkMux                       455              7126  RISE       1
up_cnt_20_LC_9_17_4/clk                     LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 63.11 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_0_LC_13_19_5/lcout
Path End         : u_app.data_q_6_LC_12_20_6/ce
Capture Clock    : u_app.data_q_6_LC_12_20_6/clk
Setup Constraint : 500000p
Path slack       : 484153p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  12759
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             512759

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 12759
+ Clock To Q                                796
+ Data Path Delay                         15051
---------------------------------------   ----- 
End-of-path arrival time (ps)             28606
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1759/I                                       Odrv12                         0              1420  RISE       1
I__1759/O                                       Odrv12                       724              2143  RISE       1
I__1760/I                                       Span12Mux_v                    0              2143  RISE       1
I__1760/O                                       Span12Mux_v                  724              2867  RISE       1
I__1761/I                                       Span12Mux_v                    0              2867  RISE       1
I__1761/O                                       Span12Mux_v                  724              3590  RISE       1
I__1762/I                                       Span12Mux_h                    0              3590  RISE       1
I__1762/O                                       Span12Mux_h                  724              4314  RISE       1
I__1763/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1763/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1764/I                                       LocalMux                       0              4665  RISE       1
I__1764/O                                       LocalMux                     486              5151  RISE       1
I__1765/I                                       IoInMux                        0              5151  RISE       1
I__1765/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__6541/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__6541/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__6542/I                                       GlobalMux                      0              6443  RISE       1
I__6542/O                                       GlobalMux                    227              6671  RISE       1
I__6544/I                                       ClkMux                         0              6671  RISE       1
I__6544/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_1/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_1/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__8170/I                                       Odrv12                         0              7922  RISE       1
I__8170/O                                       Odrv12                       724              8645  RISE       1
I__8175/I                                       Span12Mux_h                    0              8645  RISE       1
I__8175/O                                       Span12Mux_h                  724              9369  RISE       1
I__8177/I                                       Sp12to4                        0              9369  RISE       1
I__8177/O                                       Sp12to4                      631              9999  RISE       1
I__8179/I                                       Span4Mux_s1_v                  0              9999  RISE       1
I__8179/O                                       Span4Mux_s1_v                300             10299  RISE       1
I__8181/I                                       LocalMux                       0             10299  RISE       1
I__8181/O                                       LocalMux                     486             10785  RISE       1
I__8183/I                                       IoInMux                        0             10785  RISE       1
I__8183/O                                       IoInMux                      382             11167  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11167  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12077  RISE     162
I__12193/I                                      gio2CtrlBuf                    0             12077  RISE       1
I__12193/O                                      gio2CtrlBuf                    0             12077  RISE       1
I__12194/I                                      GlobalMux                      0             12077  RISE       1
I__12194/O                                      GlobalMux                    227             12304  RISE       1
I__12196/I                                      ClkMux                         0             12304  RISE       1
I__12196/O                                      ClkMux                       455             12759  RISE       1
u_app.data_q_0_LC_13_19_5/clk                   LogicCell40_SEQ_MODE_1010      0             12759  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_0_LC_13_19_5/lcout              LogicCell40_SEQ_MODE_1010    796             13555  484153  RISE      16
I__9311/I                                    Odrv4                          0             13555  484153  RISE       1
I__9311/O                                    Odrv4                        517             14072  484153  RISE       1
I__9313/I                                    Span4Mux_h                     0             14072  484153  RISE       1
I__9313/O                                    Span4Mux_h                   444             14517  484153  RISE       1
I__9317/I                                    Span4Mux_h                     0             14517  484153  RISE       1
I__9317/O                                    Span4Mux_h                   444             14961  484153  RISE       1
I__9323/I                                    LocalMux                       0             14961  484153  RISE       1
I__9323/O                                    LocalMux                     486             15447  484153  RISE       1
I__9332/I                                    InMux                          0             15447  484153  RISE       1
I__9332/O                                    InMux                        382             15829  484153  RISE       1
u_app.data_q_RNIBIPU_1_LC_7_19_3/in3         LogicCell40_SEQ_MODE_0000      0             15829  484153  RISE       1
u_app.data_q_RNIBIPU_1_LC_7_19_3/lcout       LogicCell40_SEQ_MODE_0000    465             16294  484153  RISE       1
I__4877/I                                    Odrv4                          0             16294  484153  RISE       1
I__4877/O                                    Odrv4                        517             16811  484153  RISE       1
I__4878/I                                    Span4Mux_v                     0             16811  484153  RISE       1
I__4878/O                                    Span4Mux_v                   517             17328  484153  RISE       1
I__4879/I                                    LocalMux                       0             17328  484153  RISE       1
I__4879/O                                    LocalMux                     486             17814  484153  RISE       1
I__4880/I                                    InMux                          0             17814  484153  RISE       1
I__4880/O                                    InMux                        382             18196  484153  RISE       1
u_app.data_q_RNI427R3_2_LC_7_20_7/in1        LogicCell40_SEQ_MODE_0000      0             18196  484153  RISE       1
u_app.data_q_RNI427R3_2_LC_7_20_7/lcout      LogicCell40_SEQ_MODE_0000    589             18786  484153  RISE       4
I__7073/I                                    LocalMux                       0             18786  484153  RISE       1
I__7073/O                                    LocalMux                     486             19272  484153  RISE       1
I__7076/I                                    InMux                          0             19272  484153  RISE       1
I__7076/O                                    InMux                        382             19654  484153  RISE       1
u_app.data_valid_q_RNIAUD34_LC_6_21_6/in1    LogicCell40_SEQ_MODE_0000      0             19654  484153  RISE       1
u_app.data_valid_q_RNIAUD34_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_0000    589             20243  484153  RISE       3
I__4928/I                                    LocalMux                       0             20243  484153  RISE       1
I__4928/O                                    LocalMux                     486             20729  484153  RISE       1
I__4930/I                                    InMux                          0             20729  484153  RISE       1
I__4930/O                                    InMux                        382             21111  484153  RISE       1
u_app.state_q_RNI7UOG4_1_LC_7_21_7/in3       LogicCell40_SEQ_MODE_0000      0             21111  484153  RISE       1
u_app.state_q_RNI7UOG4_1_LC_7_21_7/lcout     LogicCell40_SEQ_MODE_0000    465             21577  484153  RISE       7
I__5120/I                                    LocalMux                       0             21577  484153  RISE       1
I__5120/O                                    LocalMux                     486             22062  484153  RISE       1
I__5124/I                                    InMux                          0             22062  484153  RISE       1
I__5124/O                                    InMux                        382             22445  484153  RISE       1
u_app.data_valid_q_RNIGAOJJ_LC_6_20_3/in3    LogicCell40_SEQ_MODE_0000      0             22445  484153  RISE       1
u_app.data_valid_q_RNIGAOJJ_LC_6_20_3/ltout  LogicCell40_SEQ_MODE_0000    403             22848  484153  FALL       1
I__3815/I                                    CascadeMux                     0             22848  484153  FALL       1
I__3815/O                                    CascadeMux                     0             22848  484153  FALL       1
u_app.data_valid_q_RNIE2KJL_LC_6_20_4/in2    LogicCell40_SEQ_MODE_0000      0             22848  484153  FALL       1
u_app.data_valid_q_RNIE2KJL_LC_6_20_4/lcout  LogicCell40_SEQ_MODE_0000    517             23365  484153  FALL       9
I__12167/I                                   Odrv4                          0             23365  484153  FALL       1
I__12167/O                                   Odrv4                        548             23913  484153  FALL       1
I__12171/I                                   Span4Mux_h                     0             23913  484153  FALL       1
I__12171/O                                   Span4Mux_h                   465             24378  484153  FALL       1
I__12175/I                                   Span4Mux_h                     0             24378  484153  FALL       1
I__12175/O                                   Span4Mux_h                   465             24843  484153  FALL       1
I__12179/I                                   Span4Mux_v                     0             24843  484153  FALL       1
I__12179/O                                   Span4Mux_v                   548             25391  484153  FALL       1
I__12182/I                                   Span4Mux_h                     0             25391  484153  FALL       1
I__12182/O                                   Span4Mux_h                   465             25856  484153  FALL       1
I__12185/I                                   Span4Mux_v                     0             25856  484153  FALL       1
I__12185/O                                   Span4Mux_v                   548             26404  484153  FALL       1
I__12187/I                                   Span4Mux_h                     0             26404  484153  FALL       1
I__12187/O                                   Span4Mux_h                   465             26869  484153  FALL       1
I__12189/I                                   Span4Mux_h                     0             26869  484153  FALL       1
I__12189/O                                   Span4Mux_h                   465             27334  484153  FALL       1
I__12191/I                                   LocalMux                       0             27334  484153  FALL       1
I__12191/O                                   LocalMux                     455             27789  484153  FALL       1
I__12192/I                                   CEMux                          0             27789  484153  FALL       1
I__12192/O                                   CEMux                        817             28606  484153  FALL       1
u_app.data_q_6_LC_12_20_6/ce                 LogicCell40_SEQ_MODE_1010      0             28606  484153  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1759/I                                       Odrv12                         0              1420  RISE       1
I__1759/O                                       Odrv12                       724              2143  RISE       1
I__1760/I                                       Span12Mux_v                    0              2143  RISE       1
I__1760/O                                       Span12Mux_v                  724              2867  RISE       1
I__1761/I                                       Span12Mux_v                    0              2867  RISE       1
I__1761/O                                       Span12Mux_v                  724              3590  RISE       1
I__1762/I                                       Span12Mux_h                    0              3590  RISE       1
I__1762/O                                       Span12Mux_h                  724              4314  RISE       1
I__1763/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1763/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1764/I                                       LocalMux                       0              4665  RISE       1
I__1764/O                                       LocalMux                     486              5151  RISE       1
I__1765/I                                       IoInMux                        0              5151  RISE       1
I__1765/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__6541/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__6541/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__6542/I                                       GlobalMux                      0              6443  RISE       1
I__6542/O                                       GlobalMux                    227              6671  RISE       1
I__6544/I                                       ClkMux                         0              6671  RISE       1
I__6544/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_1/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_1/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__8170/I                                       Odrv12                         0              7922  RISE       1
I__8170/O                                       Odrv12                       724              8645  RISE       1
I__8175/I                                       Span12Mux_h                    0              8645  RISE       1
I__8175/O                                       Span12Mux_h                  724              9369  RISE       1
I__8177/I                                       Sp12to4                        0              9369  RISE       1
I__8177/O                                       Sp12to4                      631              9999  RISE       1
I__8179/I                                       Span4Mux_s1_v                  0              9999  RISE       1
I__8179/O                                       Span4Mux_s1_v                300             10299  RISE       1
I__8181/I                                       LocalMux                       0             10299  RISE       1
I__8181/O                                       LocalMux                     486             10785  RISE       1
I__8183/I                                       IoInMux                        0             10785  RISE       1
I__8183/O                                       IoInMux                      382             11167  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11167  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12077  RISE     162
I__12193/I                                      gio2CtrlBuf                    0             12077  RISE       1
I__12193/O                                      gio2CtrlBuf                    0             12077  RISE       1
I__12194/I                                      GlobalMux                      0             12077  RISE       1
I__12194/O                                      GlobalMux                    227             12304  RISE       1
I__12201/I                                      ClkMux                         0             12304  RISE       1
I__12201/O                                      ClkMux                       455             12759  RISE       1
u_app.data_q_6_LC_12_20_6/clk                   LogicCell40_SEQ_MODE_1010      0             12759  RISE       1


===================================================================== 
4.4::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 60.31 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.delay_cnt_q_4_LC_15_23_4/lcout
Path End         : u_usb_cdc.u_bulk_endp.in_first_q_2_LC_13_22_0/in0
Capture Clock    : u_usb_cdc.u_bulk_endp.in_first_q_2_LC_13_22_0/clk
Setup Constraint : 20830p
Path slack       : 4250p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             20820

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         15092
---------------------------------------   ----- 
End-of-path arrival time (ps)             16570
 
Launch Clock Path
pin name                                      model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15586/I                                    GlobalMux                               0                 0  RISE       1
I__15586/O                                    GlobalMux                             227               227  RISE       1
I__15619/I                                    ClkMux                                  0               227  RISE       1
I__15619/O                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_4_LC_15_23_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.delay_cnt_q_4_LC_15_23_4/lcout              LogicCell40_SEQ_MODE_1010    796              1478   4250  RISE       2
I__11343/I                                                  LocalMux                       0              1478   4250  RISE       1
I__11343/O                                                  LocalMux                     486              1964   4250  RISE       1
I__11345/I                                                  InMux                          0              1964   4250  RISE       1
I__11345/O                                                  InMux                        382              2346   4250  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_RNICU6F_4_LC_14_24_5/in1        LogicCell40_SEQ_MODE_0000      0              2346   4250  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_RNICU6F_4_LC_14_24_5/ltout      LogicCell40_SEQ_MODE_0000    558              2905   4250  FALL       1
I__10405/I                                                  CascadeMux                     0              2905   4250  FALL       1
I__10405/O                                                  CascadeMux                     0              2905   4250  FALL       1
u_usb_cdc.u_sie.delay_cnt_q_RNIP6161_0_LC_14_24_6/in2       LogicCell40_SEQ_MODE_0000      0              2905   4250  FALL       1
u_usb_cdc.u_sie.delay_cnt_q_RNIP6161_0_LC_14_24_6/lcout     LogicCell40_SEQ_MODE_0000    558              3463   4250  RISE       3
I__10392/I                                                  Odrv4                          0              3463   4250  RISE       1
I__10392/O                                                  Odrv4                        517              3980   4250  RISE       1
I__10395/I                                                  Span4Mux_h                     0              3980   4250  RISE       1
I__10395/O                                                  Span4Mux_h                   444              4424   4250  RISE       1
I__10398/I                                                  Span4Mux_v                     0              4424   4250  RISE       1
I__10398/O                                                  Span4Mux_v                   517              4941   4250  RISE       1
I__10400/I                                                  LocalMux                       0              4941   4250  RISE       1
I__10400/O                                                  LocalMux                     486              5427   4250  RISE       1
I__10402/I                                                  InMux                          0              5427   4250  RISE       1
I__10402/O                                                  InMux                        382              5809   4250  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNICMGL4_LC_7_28_5/in1            LogicCell40_SEQ_MODE_0000      0              5809   4250  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNICMGL4_LC_7_28_5/lcout          LogicCell40_SEQ_MODE_0000    558              6368   4250  FALL       2
I__15395/I                                                  Odrv12                         0              6368   4250  FALL       1
I__15395/O                                                  Odrv12                       796              7163   4250  FALL       1
I__15396/I                                                  Span12Mux_h                    0              7163   4250  FALL       1
I__15396/O                                                  Span12Mux_h                  796              7959   4250  FALL       1
I__15398/I                                                  LocalMux                       0              7959   4250  FALL       1
I__15398/O                                                  LocalMux                     455              8414   4250  FALL       1
I__15400/I                                                  InMux                          0              8414   4250  FALL       1
I__15400/O                                                  InMux                        320              8735   4250  FALL       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_27_28_3/in3      LogicCell40_SEQ_MODE_0000      0              8735   4250  FALL       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_27_28_3/lcout    LogicCell40_SEQ_MODE_0000    465              9200   4250  RISE       1
I__15390/I                                                  Odrv12                         0              9200   4250  RISE       1
I__15390/O                                                  Odrv12                       724              9923   4250  RISE       1
I__15391/I                                                  Span12Mux_v                    0              9923   4250  RISE       1
I__15391/O                                                  Span12Mux_v                  724             10647   4250  RISE       1
I__15392/I                                                  Span12Mux_s0_h                 0             10647   4250  RISE       1
I__15392/O                                                  Span12Mux_s0_h               207             10854   4250  RISE       1
I__15393/I                                                  LocalMux                       0             10854   4250  RISE       1
I__15393/O                                                  LocalMux                     486             11340   4250  RISE       1
I__15394/I                                                  IoInMux                        0             11340   4250  RISE       1
I__15394/O                                                  IoInMux                      382             11722   4250  RISE       1
u_usb_cdc.bulk_out_ready_g_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0             11722   4250  RISE       1
u_usb_cdc.bulk_out_ready_g_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910             12632   4250  RISE      84
I__15554/I                                                  gio2CtrlBuf                    0             12632   4250  RISE       1
I__15554/O                                                  gio2CtrlBuf                    0             12632   4250  RISE       1
I__15555/I                                                  GlobalMux                      0             12632   4250  RISE       1
I__15555/O                                                  GlobalMux                    227             12859   4250  RISE       1
I__15556/I                                                  Glb2LocalMux                   0             12859   4250  RISE       1
I__15556/O                                                  Glb2LocalMux                 662             13521   4250  RISE       1
I__15582/I                                                  LocalMux                       0             13521   4250  RISE       1
I__15582/O                                                  LocalMux                     486             14007   4250  RISE       1
I__15584/I                                                  InMux                          0             14007   4250  RISE       1
I__15584/O                                                  InMux                        382             14389   4250  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNI2P88V_LC_13_30_2/in1    LogicCell40_SEQ_MODE_0000      0             14389   4250  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNI2P88V_LC_13_30_2/lcout  LogicCell40_SEQ_MODE_0000    589             14978   4250  RISE       8
I__10046/I                                                  Odrv12                         0             14978   4250  RISE       1
I__10046/O                                                  Odrv12                       724             15702   4250  RISE       1
I__10047/I                                                  LocalMux                       0             15702   4250  RISE       1
I__10047/O                                                  LocalMux                     486             16188   4250  RISE       1
I__10051/I                                                  InMux                          0             16188   4250  RISE       1
I__10051/O                                                  InMux                        382             16570   4250  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_2_LC_13_22_0/in0           LogicCell40_SEQ_MODE_1010      0             16570   4250  RISE       1

Capture Clock Path
pin name                                           model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15586/I                                         GlobalMux                               0                 0  RISE       1
I__15586/O                                         GlobalMux                             227               227  RISE       1
I__15626/I                                         ClkMux                                  0               227  RISE       1
I__15626/O                                         ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_2_LC_13_22_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_7_13_3/lcout
Path End         : u_prescaler.prescaler_cnt_3_LC_7_13_2/in0
Capture Clock    : u_prescaler.prescaler_cnt_3_LC_7_13_2/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1759/I                                   Odrv12                         0              1420  RISE       1
I__1759/O                                   Odrv12                       724              2143  RISE       1
I__1760/I                                   Span12Mux_v                    0              2143  RISE       1
I__1760/O                                   Span12Mux_v                  724              2867  RISE       1
I__1761/I                                   Span12Mux_v                    0              2867  RISE       1
I__1761/O                                   Span12Mux_v                  724              3590  RISE       1
I__1762/I                                   Span12Mux_h                    0              3590  RISE       1
I__1762/O                                   Span12Mux_h                  724              4314  RISE       1
I__1763/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1763/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1764/I                                   LocalMux                       0              4665  RISE       1
I__1764/O                                   LocalMux                     486              5151  RISE       1
I__1765/I                                   IoInMux                        0              5151  RISE       1
I__1765/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6541/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6541/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6542/I                                   GlobalMux                      0              6443  RISE       1
I__6542/O                                   GlobalMux                    227              6671  RISE       1
I__6544/I                                   ClkMux                         0              6671  RISE       1
I__6544/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_7_13_3/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_7_13_3/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       5
I__4646/I                                    LocalMux                       0              7922  60143  RISE       1
I__4646/O                                    LocalMux                     486              8407  60143  RISE       1
I__4650/I                                    InMux                          0              8407  60143  RISE       1
I__4650/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_3_LC_7_13_2/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1759/I                                   Odrv12                         0              1420  RISE       1
I__1759/O                                   Odrv12                       724              2143  RISE       1
I__1760/I                                   Span12Mux_v                    0              2143  RISE       1
I__1760/O                                   Span12Mux_v                  724              2867  RISE       1
I__1761/I                                   Span12Mux_v                    0              2867  RISE       1
I__1761/O                                   Span12Mux_v                  724              3590  RISE       1
I__1762/I                                   Span12Mux_h                    0              3590  RISE       1
I__1762/O                                   Span12Mux_h                  724              4314  RISE       1
I__1763/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1763/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1764/I                                   LocalMux                       0              4665  RISE       1
I__1764/O                                   LocalMux                     486              5151  RISE       1
I__1765/I                                   IoInMux                        0              5151  RISE       1
I__1765/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6541/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6541/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6542/I                                   GlobalMux                      0              6443  RISE       1
I__6542/O                                   GlobalMux                    227              6671  RISE       1
I__6544/I                                   ClkMux                         0              6671  RISE       1
I__6544/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_3_LC_7_13_2/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.delay_cnt_q_4_LC_15_23_4/lcout
Path End         : u_usb_cdc.u_bulk_endp.in_first_q_2_LC_13_22_0/in0
Capture Clock    : u_usb_cdc.u_bulk_endp.in_first_q_2_LC_13_22_0/clk
Setup Constraint : 20830p
Path slack       : 4250p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             20820

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         15092
---------------------------------------   ----- 
End-of-path arrival time (ps)             16570
 
Launch Clock Path
pin name                                      model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15586/I                                    GlobalMux                               0                 0  RISE       1
I__15586/O                                    GlobalMux                             227               227  RISE       1
I__15619/I                                    ClkMux                                  0               227  RISE       1
I__15619/O                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_4_LC_15_23_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.delay_cnt_q_4_LC_15_23_4/lcout              LogicCell40_SEQ_MODE_1010    796              1478   4250  RISE       2
I__11343/I                                                  LocalMux                       0              1478   4250  RISE       1
I__11343/O                                                  LocalMux                     486              1964   4250  RISE       1
I__11345/I                                                  InMux                          0              1964   4250  RISE       1
I__11345/O                                                  InMux                        382              2346   4250  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_RNICU6F_4_LC_14_24_5/in1        LogicCell40_SEQ_MODE_0000      0              2346   4250  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_RNICU6F_4_LC_14_24_5/ltout      LogicCell40_SEQ_MODE_0000    558              2905   4250  FALL       1
I__10405/I                                                  CascadeMux                     0              2905   4250  FALL       1
I__10405/O                                                  CascadeMux                     0              2905   4250  FALL       1
u_usb_cdc.u_sie.delay_cnt_q_RNIP6161_0_LC_14_24_6/in2       LogicCell40_SEQ_MODE_0000      0              2905   4250  FALL       1
u_usb_cdc.u_sie.delay_cnt_q_RNIP6161_0_LC_14_24_6/lcout     LogicCell40_SEQ_MODE_0000    558              3463   4250  RISE       3
I__10392/I                                                  Odrv4                          0              3463   4250  RISE       1
I__10392/O                                                  Odrv4                        517              3980   4250  RISE       1
I__10395/I                                                  Span4Mux_h                     0              3980   4250  RISE       1
I__10395/O                                                  Span4Mux_h                   444              4424   4250  RISE       1
I__10398/I                                                  Span4Mux_v                     0              4424   4250  RISE       1
I__10398/O                                                  Span4Mux_v                   517              4941   4250  RISE       1
I__10400/I                                                  LocalMux                       0              4941   4250  RISE       1
I__10400/O                                                  LocalMux                     486              5427   4250  RISE       1
I__10402/I                                                  InMux                          0              5427   4250  RISE       1
I__10402/O                                                  InMux                        382              5809   4250  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNICMGL4_LC_7_28_5/in1            LogicCell40_SEQ_MODE_0000      0              5809   4250  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNICMGL4_LC_7_28_5/lcout          LogicCell40_SEQ_MODE_0000    558              6368   4250  FALL       2
I__15395/I                                                  Odrv12                         0              6368   4250  FALL       1
I__15395/O                                                  Odrv12                       796              7163   4250  FALL       1
I__15396/I                                                  Span12Mux_h                    0              7163   4250  FALL       1
I__15396/O                                                  Span12Mux_h                  796              7959   4250  FALL       1
I__15398/I                                                  LocalMux                       0              7959   4250  FALL       1
I__15398/O                                                  LocalMux                     455              8414   4250  FALL       1
I__15400/I                                                  InMux                          0              8414   4250  FALL       1
I__15400/O                                                  InMux                        320              8735   4250  FALL       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_27_28_3/in3      LogicCell40_SEQ_MODE_0000      0              8735   4250  FALL       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_27_28_3/lcout    LogicCell40_SEQ_MODE_0000    465              9200   4250  RISE       1
I__15390/I                                                  Odrv12                         0              9200   4250  RISE       1
I__15390/O                                                  Odrv12                       724              9923   4250  RISE       1
I__15391/I                                                  Span12Mux_v                    0              9923   4250  RISE       1
I__15391/O                                                  Span12Mux_v                  724             10647   4250  RISE       1
I__15392/I                                                  Span12Mux_s0_h                 0             10647   4250  RISE       1
I__15392/O                                                  Span12Mux_s0_h               207             10854   4250  RISE       1
I__15393/I                                                  LocalMux                       0             10854   4250  RISE       1
I__15393/O                                                  LocalMux                     486             11340   4250  RISE       1
I__15394/I                                                  IoInMux                        0             11340   4250  RISE       1
I__15394/O                                                  IoInMux                      382             11722   4250  RISE       1
u_usb_cdc.bulk_out_ready_g_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0             11722   4250  RISE       1
u_usb_cdc.bulk_out_ready_g_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910             12632   4250  RISE      84
I__15554/I                                                  gio2CtrlBuf                    0             12632   4250  RISE       1
I__15554/O                                                  gio2CtrlBuf                    0             12632   4250  RISE       1
I__15555/I                                                  GlobalMux                      0             12632   4250  RISE       1
I__15555/O                                                  GlobalMux                    227             12859   4250  RISE       1
I__15556/I                                                  Glb2LocalMux                   0             12859   4250  RISE       1
I__15556/O                                                  Glb2LocalMux                 662             13521   4250  RISE       1
I__15582/I                                                  LocalMux                       0             13521   4250  RISE       1
I__15582/O                                                  LocalMux                     486             14007   4250  RISE       1
I__15584/I                                                  InMux                          0             14007   4250  RISE       1
I__15584/O                                                  InMux                        382             14389   4250  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNI2P88V_LC_13_30_2/in1    LogicCell40_SEQ_MODE_0000      0             14389   4250  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNI2P88V_LC_13_30_2/lcout  LogicCell40_SEQ_MODE_0000    589             14978   4250  RISE       8
I__10046/I                                                  Odrv12                         0             14978   4250  RISE       1
I__10046/O                                                  Odrv12                       724             15702   4250  RISE       1
I__10047/I                                                  LocalMux                       0             15702   4250  RISE       1
I__10047/O                                                  LocalMux                     486             16188   4250  RISE       1
I__10051/I                                                  InMux                          0             16188   4250  RISE       1
I__10051/O                                                  InMux                        382             16570   4250  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_2_LC_13_22_0/in0           LogicCell40_SEQ_MODE_1010      0             16570   4250  RISE       1

Capture Clock Path
pin name                                           model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15586/I                                         GlobalMux                               0                 0  RISE       1
I__15586/O                                         GlobalMux                             227               227  RISE       1
I__15626/I                                         ClkMux                                  0               227  RISE       1
I__15626/O                                         ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_2_LC_13_22_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_9_15_0/lcout
Path End         : up_cnt_20_LC_9_17_4/in3
Capture Clock    : up_cnt_20_LC_9_17_4/clk
Setup Constraint : 1000000p
Path slack       : 993053p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                     7126
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1006722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           5747
----------------------------------------   ----- 
End-of-path arrival time (ps)              13669
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1759/I                                   Odrv12                         0              1420  RISE       1
I__1759/O                                   Odrv12                       724              2143  RISE       1
I__1760/I                                   Span12Mux_v                    0              2143  RISE       1
I__1760/O                                   Span12Mux_v                  724              2867  RISE       1
I__1761/I                                   Span12Mux_v                    0              2867  RISE       1
I__1761/O                                   Span12Mux_v                  724              3590  RISE       1
I__1762/I                                   Span12Mux_h                    0              3590  RISE       1
I__1762/O                                   Span12Mux_h                  724              4314  RISE       1
I__1763/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1763/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1764/I                                   LocalMux                       0              4665  RISE       1
I__1764/O                                   LocalMux                     486              5151  RISE       1
I__1765/I                                   IoInMux                        0              5151  RISE       1
I__1765/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6541/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6541/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6542/I                                   GlobalMux                      0              6443  RISE       1
I__6542/O                                   GlobalMux                    227              6671  RISE       1
I__6545/I                                   ClkMux                         0              6671  RISE       1
I__6545/O                                   ClkMux                       455              7126  RISE       1
up_cnt_0_LC_9_15_0/clk                      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_9_15_0/lcout         LogicCell40_SEQ_MODE_1010    796              7922  993054  RISE       1
I__5784/I                        LocalMux                       0              7922  993054  RISE       1
I__5784/O                        LocalMux                     486              8407  993054  RISE       1
I__5785/I                        InMux                          0              8407  993054  RISE       1
I__5785/O                        InMux                        382              8790  993054  RISE       1
up_cnt_0_LC_9_15_0/in1           LogicCell40_SEQ_MODE_1010      0              8790  993054  RISE       1
up_cnt_0_LC_9_15_0/carryout      LogicCell40_SEQ_MODE_1010    382              9172  993054  RISE       2
up_cnt_1_LC_9_15_1/carryin       LogicCell40_SEQ_MODE_1010      0              9172  993054  RISE       1
up_cnt_1_LC_9_15_1/carryout      LogicCell40_SEQ_MODE_1010    186              9358  993054  RISE       2
up_cnt_2_LC_9_15_2/carryin       LogicCell40_SEQ_MODE_1010      0              9358  993054  RISE       1
up_cnt_2_LC_9_15_2/carryout      LogicCell40_SEQ_MODE_1010    186              9544  993054  RISE       2
up_cnt_3_LC_9_15_3/carryin       LogicCell40_SEQ_MODE_1010      0              9544  993054  RISE       1
up_cnt_3_LC_9_15_3/carryout      LogicCell40_SEQ_MODE_1010    186              9731  993054  RISE       2
up_cnt_4_LC_9_15_4/carryin       LogicCell40_SEQ_MODE_1010      0              9731  993054  RISE       1
up_cnt_4_LC_9_15_4/carryout      LogicCell40_SEQ_MODE_1010    186              9917  993054  RISE       2
up_cnt_5_LC_9_15_5/carryin       LogicCell40_SEQ_MODE_1010      0              9917  993054  RISE       1
up_cnt_5_LC_9_15_5/carryout      LogicCell40_SEQ_MODE_1010    186             10103  993054  RISE       2
up_cnt_6_LC_9_15_6/carryin       LogicCell40_SEQ_MODE_1010      0             10103  993054  RISE       1
up_cnt_6_LC_9_15_6/carryout      LogicCell40_SEQ_MODE_1010    186             10289  993054  RISE       2
up_cnt_7_LC_9_15_7/carryin       LogicCell40_SEQ_MODE_1010      0             10289  993054  RISE       1
up_cnt_7_LC_9_15_7/carryout      LogicCell40_SEQ_MODE_1010    186             10475  993054  RISE       1
IN_MUX_bfv_9_16_0_/carryinitin   ICE_CARRY_IN_MUX               0             10475  993054  RISE       1
IN_MUX_bfv_9_16_0_/carryinitout  ICE_CARRY_IN_MUX             289             10764  993054  RISE       2
up_cnt_8_LC_9_16_0/carryin       LogicCell40_SEQ_MODE_1010      0             10764  993054  RISE       1
up_cnt_8_LC_9_16_0/carryout      LogicCell40_SEQ_MODE_1010    186             10950  993054  RISE       2
up_cnt_9_LC_9_16_1/carryin       LogicCell40_SEQ_MODE_1010      0             10950  993054  RISE       1
up_cnt_9_LC_9_16_1/carryout      LogicCell40_SEQ_MODE_1010    186             11136  993054  RISE       2
up_cnt_10_LC_9_16_2/carryin      LogicCell40_SEQ_MODE_1010      0             11136  993054  RISE       1
up_cnt_10_LC_9_16_2/carryout     LogicCell40_SEQ_MODE_1010    186             11322  993054  RISE       2
up_cnt_11_LC_9_16_3/carryin      LogicCell40_SEQ_MODE_1010      0             11322  993054  RISE       1
up_cnt_11_LC_9_16_3/carryout     LogicCell40_SEQ_MODE_1010    186             11508  993054  RISE       2
up_cnt_12_LC_9_16_4/carryin      LogicCell40_SEQ_MODE_1010      0             11508  993054  RISE       1
up_cnt_12_LC_9_16_4/carryout     LogicCell40_SEQ_MODE_1010    186             11695  993054  RISE       2
up_cnt_13_LC_9_16_5/carryin      LogicCell40_SEQ_MODE_1010      0             11695  993054  RISE       1
up_cnt_13_LC_9_16_5/carryout     LogicCell40_SEQ_MODE_1010    186             11881  993054  RISE       2
up_cnt_14_LC_9_16_6/carryin      LogicCell40_SEQ_MODE_1010      0             11881  993054  RISE       1
up_cnt_14_LC_9_16_6/carryout     LogicCell40_SEQ_MODE_1010    186             12067  993054  RISE       2
up_cnt_15_LC_9_16_7/carryin      LogicCell40_SEQ_MODE_1010      0             12067  993054  RISE       1
up_cnt_15_LC_9_16_7/carryout     LogicCell40_SEQ_MODE_1010    186             12253  993054  RISE       1
IN_MUX_bfv_9_17_0_/carryinitin   ICE_CARRY_IN_MUX               0             12253  993054  RISE       1
IN_MUX_bfv_9_17_0_/carryinitout  ICE_CARRY_IN_MUX             289             12542  993054  RISE       2
up_cnt_16_LC_9_17_0/carryin      LogicCell40_SEQ_MODE_1010      0             12542  993054  RISE       1
up_cnt_16_LC_9_17_0/carryout     LogicCell40_SEQ_MODE_1010    186             12728  993054  RISE       2
up_cnt_17_LC_9_17_1/carryin      LogicCell40_SEQ_MODE_1010      0             12728  993054  RISE       1
up_cnt_17_LC_9_17_1/carryout     LogicCell40_SEQ_MODE_1010    186             12914  993054  RISE       2
up_cnt_18_LC_9_17_2/carryin      LogicCell40_SEQ_MODE_1010      0             12914  993054  RISE       1
up_cnt_18_LC_9_17_2/carryout     LogicCell40_SEQ_MODE_1010    186             13100  993054  RISE       2
up_cnt_19_LC_9_17_3/carryin      LogicCell40_SEQ_MODE_1010      0             13100  993054  RISE       1
up_cnt_19_LC_9_17_3/carryout     LogicCell40_SEQ_MODE_1010    186             13286  993054  RISE       1
I__6158/I                        InMux                          0             13286  993054  RISE       1
I__6158/O                        InMux                        382             13669  993054  RISE       1
up_cnt_20_LC_9_17_4/in3          LogicCell40_SEQ_MODE_1010      0             13669  993054  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1759/I                                   Odrv12                         0              1420  RISE       1
I__1759/O                                   Odrv12                       724              2143  RISE       1
I__1760/I                                   Span12Mux_v                    0              2143  RISE       1
I__1760/O                                   Span12Mux_v                  724              2867  RISE       1
I__1761/I                                   Span12Mux_v                    0              2867  RISE       1
I__1761/O                                   Span12Mux_v                  724              3590  RISE       1
I__1762/I                                   Span12Mux_h                    0              3590  RISE       1
I__1762/O                                   Span12Mux_h                  724              4314  RISE       1
I__1763/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1763/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1764/I                                   LocalMux                       0              4665  RISE       1
I__1764/O                                   LocalMux                     486              5151  RISE       1
I__1765/I                                   IoInMux                        0              5151  RISE       1
I__1765/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6541/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6541/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6542/I                                   GlobalMux                      0              6443  RISE       1
I__6542/O                                   GlobalMux                    227              6671  RISE       1
I__6549/I                                   ClkMux                         0              6671  RISE       1
I__6549/O                                   ClkMux                       455              7126  RISE       1
up_cnt_20_LC_9_17_4/clk                     LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_0_LC_13_19_5/lcout
Path End         : u_app.data_q_6_LC_12_20_6/ce
Capture Clock    : u_app.data_q_6_LC_12_20_6/clk
Setup Constraint : 500000p
Path slack       : 484153p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  12759
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             512759

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 12759
+ Clock To Q                                796
+ Data Path Delay                         15051
---------------------------------------   ----- 
End-of-path arrival time (ps)             28606
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1759/I                                       Odrv12                         0              1420  RISE       1
I__1759/O                                       Odrv12                       724              2143  RISE       1
I__1760/I                                       Span12Mux_v                    0              2143  RISE       1
I__1760/O                                       Span12Mux_v                  724              2867  RISE       1
I__1761/I                                       Span12Mux_v                    0              2867  RISE       1
I__1761/O                                       Span12Mux_v                  724              3590  RISE       1
I__1762/I                                       Span12Mux_h                    0              3590  RISE       1
I__1762/O                                       Span12Mux_h                  724              4314  RISE       1
I__1763/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1763/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1764/I                                       LocalMux                       0              4665  RISE       1
I__1764/O                                       LocalMux                     486              5151  RISE       1
I__1765/I                                       IoInMux                        0              5151  RISE       1
I__1765/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__6541/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__6541/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__6542/I                                       GlobalMux                      0              6443  RISE       1
I__6542/O                                       GlobalMux                    227              6671  RISE       1
I__6544/I                                       ClkMux                         0              6671  RISE       1
I__6544/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_1/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_1/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__8170/I                                       Odrv12                         0              7922  RISE       1
I__8170/O                                       Odrv12                       724              8645  RISE       1
I__8175/I                                       Span12Mux_h                    0              8645  RISE       1
I__8175/O                                       Span12Mux_h                  724              9369  RISE       1
I__8177/I                                       Sp12to4                        0              9369  RISE       1
I__8177/O                                       Sp12to4                      631              9999  RISE       1
I__8179/I                                       Span4Mux_s1_v                  0              9999  RISE       1
I__8179/O                                       Span4Mux_s1_v                300             10299  RISE       1
I__8181/I                                       LocalMux                       0             10299  RISE       1
I__8181/O                                       LocalMux                     486             10785  RISE       1
I__8183/I                                       IoInMux                        0             10785  RISE       1
I__8183/O                                       IoInMux                      382             11167  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11167  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12077  RISE     162
I__12193/I                                      gio2CtrlBuf                    0             12077  RISE       1
I__12193/O                                      gio2CtrlBuf                    0             12077  RISE       1
I__12194/I                                      GlobalMux                      0             12077  RISE       1
I__12194/O                                      GlobalMux                    227             12304  RISE       1
I__12196/I                                      ClkMux                         0             12304  RISE       1
I__12196/O                                      ClkMux                       455             12759  RISE       1
u_app.data_q_0_LC_13_19_5/clk                   LogicCell40_SEQ_MODE_1010      0             12759  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_0_LC_13_19_5/lcout              LogicCell40_SEQ_MODE_1010    796             13555  484153  RISE      16
I__9311/I                                    Odrv4                          0             13555  484153  RISE       1
I__9311/O                                    Odrv4                        517             14072  484153  RISE       1
I__9313/I                                    Span4Mux_h                     0             14072  484153  RISE       1
I__9313/O                                    Span4Mux_h                   444             14517  484153  RISE       1
I__9317/I                                    Span4Mux_h                     0             14517  484153  RISE       1
I__9317/O                                    Span4Mux_h                   444             14961  484153  RISE       1
I__9323/I                                    LocalMux                       0             14961  484153  RISE       1
I__9323/O                                    LocalMux                     486             15447  484153  RISE       1
I__9332/I                                    InMux                          0             15447  484153  RISE       1
I__9332/O                                    InMux                        382             15829  484153  RISE       1
u_app.data_q_RNIBIPU_1_LC_7_19_3/in3         LogicCell40_SEQ_MODE_0000      0             15829  484153  RISE       1
u_app.data_q_RNIBIPU_1_LC_7_19_3/lcout       LogicCell40_SEQ_MODE_0000    465             16294  484153  RISE       1
I__4877/I                                    Odrv4                          0             16294  484153  RISE       1
I__4877/O                                    Odrv4                        517             16811  484153  RISE       1
I__4878/I                                    Span4Mux_v                     0             16811  484153  RISE       1
I__4878/O                                    Span4Mux_v                   517             17328  484153  RISE       1
I__4879/I                                    LocalMux                       0             17328  484153  RISE       1
I__4879/O                                    LocalMux                     486             17814  484153  RISE       1
I__4880/I                                    InMux                          0             17814  484153  RISE       1
I__4880/O                                    InMux                        382             18196  484153  RISE       1
u_app.data_q_RNI427R3_2_LC_7_20_7/in1        LogicCell40_SEQ_MODE_0000      0             18196  484153  RISE       1
u_app.data_q_RNI427R3_2_LC_7_20_7/lcout      LogicCell40_SEQ_MODE_0000    589             18786  484153  RISE       4
I__7073/I                                    LocalMux                       0             18786  484153  RISE       1
I__7073/O                                    LocalMux                     486             19272  484153  RISE       1
I__7076/I                                    InMux                          0             19272  484153  RISE       1
I__7076/O                                    InMux                        382             19654  484153  RISE       1
u_app.data_valid_q_RNIAUD34_LC_6_21_6/in1    LogicCell40_SEQ_MODE_0000      0             19654  484153  RISE       1
u_app.data_valid_q_RNIAUD34_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_0000    589             20243  484153  RISE       3
I__4928/I                                    LocalMux                       0             20243  484153  RISE       1
I__4928/O                                    LocalMux                     486             20729  484153  RISE       1
I__4930/I                                    InMux                          0             20729  484153  RISE       1
I__4930/O                                    InMux                        382             21111  484153  RISE       1
u_app.state_q_RNI7UOG4_1_LC_7_21_7/in3       LogicCell40_SEQ_MODE_0000      0             21111  484153  RISE       1
u_app.state_q_RNI7UOG4_1_LC_7_21_7/lcout     LogicCell40_SEQ_MODE_0000    465             21577  484153  RISE       7
I__5120/I                                    LocalMux                       0             21577  484153  RISE       1
I__5120/O                                    LocalMux                     486             22062  484153  RISE       1
I__5124/I                                    InMux                          0             22062  484153  RISE       1
I__5124/O                                    InMux                        382             22445  484153  RISE       1
u_app.data_valid_q_RNIGAOJJ_LC_6_20_3/in3    LogicCell40_SEQ_MODE_0000      0             22445  484153  RISE       1
u_app.data_valid_q_RNIGAOJJ_LC_6_20_3/ltout  LogicCell40_SEQ_MODE_0000    403             22848  484153  FALL       1
I__3815/I                                    CascadeMux                     0             22848  484153  FALL       1
I__3815/O                                    CascadeMux                     0             22848  484153  FALL       1
u_app.data_valid_q_RNIE2KJL_LC_6_20_4/in2    LogicCell40_SEQ_MODE_0000      0             22848  484153  FALL       1
u_app.data_valid_q_RNIE2KJL_LC_6_20_4/lcout  LogicCell40_SEQ_MODE_0000    517             23365  484153  FALL       9
I__12167/I                                   Odrv4                          0             23365  484153  FALL       1
I__12167/O                                   Odrv4                        548             23913  484153  FALL       1
I__12171/I                                   Span4Mux_h                     0             23913  484153  FALL       1
I__12171/O                                   Span4Mux_h                   465             24378  484153  FALL       1
I__12175/I                                   Span4Mux_h                     0             24378  484153  FALL       1
I__12175/O                                   Span4Mux_h                   465             24843  484153  FALL       1
I__12179/I                                   Span4Mux_v                     0             24843  484153  FALL       1
I__12179/O                                   Span4Mux_v                   548             25391  484153  FALL       1
I__12182/I                                   Span4Mux_h                     0             25391  484153  FALL       1
I__12182/O                                   Span4Mux_h                   465             25856  484153  FALL       1
I__12185/I                                   Span4Mux_v                     0             25856  484153  FALL       1
I__12185/O                                   Span4Mux_v                   548             26404  484153  FALL       1
I__12187/I                                   Span4Mux_h                     0             26404  484153  FALL       1
I__12187/O                                   Span4Mux_h                   465             26869  484153  FALL       1
I__12189/I                                   Span4Mux_h                     0             26869  484153  FALL       1
I__12189/O                                   Span4Mux_h                   465             27334  484153  FALL       1
I__12191/I                                   LocalMux                       0             27334  484153  FALL       1
I__12191/O                                   LocalMux                     455             27789  484153  FALL       1
I__12192/I                                   CEMux                          0             27789  484153  FALL       1
I__12192/O                                   CEMux                        817             28606  484153  FALL       1
u_app.data_q_6_LC_12_20_6/ce                 LogicCell40_SEQ_MODE_1010      0             28606  484153  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1759/I                                       Odrv12                         0              1420  RISE       1
I__1759/O                                       Odrv12                       724              2143  RISE       1
I__1760/I                                       Span12Mux_v                    0              2143  RISE       1
I__1760/O                                       Span12Mux_v                  724              2867  RISE       1
I__1761/I                                       Span12Mux_v                    0              2867  RISE       1
I__1761/O                                       Span12Mux_v                  724              3590  RISE       1
I__1762/I                                       Span12Mux_h                    0              3590  RISE       1
I__1762/O                                       Span12Mux_h                  724              4314  RISE       1
I__1763/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1763/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1764/I                                       LocalMux                       0              4665  RISE       1
I__1764/O                                       LocalMux                     486              5151  RISE       1
I__1765/I                                       IoInMux                        0              5151  RISE       1
I__1765/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__6541/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__6541/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__6542/I                                       GlobalMux                      0              6443  RISE       1
I__6542/O                                       GlobalMux                    227              6671  RISE       1
I__6544/I                                       ClkMux                         0              6671  RISE       1
I__6544/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_1/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_1/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__8170/I                                       Odrv12                         0              7922  RISE       1
I__8170/O                                       Odrv12                       724              8645  RISE       1
I__8175/I                                       Span12Mux_h                    0              8645  RISE       1
I__8175/O                                       Span12Mux_h                  724              9369  RISE       1
I__8177/I                                       Sp12to4                        0              9369  RISE       1
I__8177/O                                       Sp12to4                      631              9999  RISE       1
I__8179/I                                       Span4Mux_s1_v                  0              9999  RISE       1
I__8179/O                                       Span4Mux_s1_v                300             10299  RISE       1
I__8181/I                                       LocalMux                       0             10299  RISE       1
I__8181/O                                       LocalMux                     486             10785  RISE       1
I__8183/I                                       IoInMux                        0             10785  RISE       1
I__8183/O                                       IoInMux                      382             11167  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11167  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12077  RISE     162
I__12193/I                                      gio2CtrlBuf                    0             12077  RISE       1
I__12193/O                                      gio2CtrlBuf                    0             12077  RISE       1
I__12194/I                                      GlobalMux                      0             12077  RISE       1
I__12194/O                                      GlobalMux                    227             12304  RISE       1
I__12201/I                                      ClkMux                         0             12304  RISE       1
I__12201/O                                      ClkMux                       455             12759  RISE       1
u_app.data_q_6_LC_12_20_6/clk                   LogicCell40_SEQ_MODE_1010      0             12759  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3850


Data Path Delay                3840
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3850

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                       demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__3195/I                                      Odrv12                     0      1670               RISE  1       
I__3195/O                                      Odrv12                     724    2393               RISE  1       
I__3196/I                                      Span12Mux_s9_h             0      2393               RISE  1       
I__3196/O                                      Span12Mux_s9_h             579    2972               RISE  1       
I__3197/I                                      LocalMux                   0      2972               RISE  1       
I__3197/O                                      LocalMux                   486    3458               RISE  1       
I__3198/I                                      InMux                      0      3458               RISE  1       
I__3198/O                                      InMux                      382    3840               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_4_31_0/in0  LogicCell40_SEQ_MODE_1010  0      3840               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15586/I                                     GlobalMux                           0      0                  RISE  1       
I__15586/O                                     GlobalMux                           227    227                RISE  1       
I__15707/I                                     ClkMux                              0      227                RISE  1       
I__15707/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_4_31_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3623


Data Path Delay                3902
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3623

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__3190/I                                      Odrv4                      0      1670               RISE  1       
I__3190/O                                      Odrv4                      517    2186               RISE  1       
I__3191/I                                      IoSpan4Mux                 0      2186               RISE  1       
I__3191/O                                      IoSpan4Mux                 424    2610               RISE  1       
I__3192/I                                      IoSpan4Mux                 0      2610               RISE  1       
I__3192/O                                      IoSpan4Mux                 424    3034               RISE  1       
I__3193/I                                      LocalMux                   0      3034               RISE  1       
I__3193/O                                      LocalMux                   486    3520               RISE  1       
I__3194/I                                      InMux                      0      3520               RISE  1       
I__3194/O                                      InMux                      382    3902               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_4_31_1/in3  LogicCell40_SEQ_MODE_1010  0      3902               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15586/I                                     GlobalMux                           0      0                  RISE  1       
I__15586/O                                     GlobalMux                           227    227                RISE  1       
I__15707/I                                     ClkMux                              0      227                RISE  1       
I__15707/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_4_31_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 19010


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             11088
---------------------------- ------
Clock To Out Delay            19010

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1759/I                                   Odrv12                     0      1420               RISE  1       
I__1759/O                                   Odrv12                     724    2143               RISE  1       
I__1760/I                                   Span12Mux_v                0      2143               RISE  1       
I__1760/O                                   Span12Mux_v                724    2867               RISE  1       
I__1761/I                                   Span12Mux_v                0      2867               RISE  1       
I__1761/O                                   Span12Mux_v                724    3590               RISE  1       
I__1762/I                                   Span12Mux_h                0      3590               RISE  1       
I__1762/O                                   Span12Mux_h                724    4314               RISE  1       
I__1763/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1763/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1764/I                                   LocalMux                   0      4665               RISE  1       
I__1764/O                                   LocalMux                   486    5151               RISE  1       
I__1765/I                                   IoInMux                    0      5151               RISE  1       
I__1765/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__6541/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__6541/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__6542/I                                   GlobalMux                  0      6443               RISE  1       
I__6542/O                                   GlobalMux                  227    6671               RISE  1       
I__6549/I                                   ClkMux                     0      6671               RISE  1       
I__6549/O                                   ClkMux                     455    7126               RISE  1       
up_cnt_20_LC_9_17_4/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_9_17_4/lcout      LogicCell40_SEQ_MODE_1010  796    7922               RISE  3       
I__6019/I                      LocalMux                   0      7922               RISE  1       
I__6019/O                      LocalMux                   486    8407               RISE  1       
I__6022/I                      InMux                      0      8407               RISE  1       
I__6022/O                      InMux                      382    8790               RISE  1       
led_obuf_RNO_LC_9_18_4/in0     LogicCell40_SEQ_MODE_0000  0      8790               RISE  1       
led_obuf_RNO_LC_9_18_4/lcout   LogicCell40_SEQ_MODE_0000  569    9358               FALL  1       
I__6010/I                      Odrv12                     0      9358               FALL  1       
I__6010/O                      Odrv12                     796    10154              FALL  1       
I__6011/I                      Span12Mux_v                0      10154              FALL  1       
I__6011/O                      Span12Mux_v                796    10950              FALL  1       
I__6012/I                      Sp12to4                    0      10950              FALL  1       
I__6012/O                      Sp12to4                    662    11612              FALL  1       
I__6013/I                      Span4Mux_h                 0      11612              FALL  1       
I__6013/O                      Span4Mux_h                 465    12077              FALL  1       
I__6014/I                      Span4Mux_s2_v              0      12077              FALL  1       
I__6014/O                      Span4Mux_s2_v              372    12449              FALL  1       
I__6015/I                      LocalMux                   0      12449              FALL  1       
I__6015/O                      LocalMux                   455    12904              FALL  1       
I__6016/I                      IoInMux                    0      12904              FALL  1       
I__6016/O                      IoInMux                    320    13224              FALL  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13224              FALL  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   16522              FALL  1       
led_obuf_iopad/DIN             IO_PAD                     0      16522              FALL  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   19010              FALL  1       
led                            demo                       0      19010              FALL  1       

6.2.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11688


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10210
---------------------------- ------
Clock To Out Delay            11688

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15586/I                                          GlobalMux                           0      0                  RISE  1       
I__15586/O                                          GlobalMux                           227    227                RISE  1       
I__15699/I                                          ClkMux                              0      227                RISE  1       
I__15699/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_5_30_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_5_30_5/lcout       LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__5912/I                                                  Odrv4                      0      1478               RISE  1       
I__5912/O                                                  Odrv4                      517    1995               RISE  1       
I__5914/I                                                  Span4Mux_s2_v              0      1995               RISE  1       
I__5914/O                                                  Span4Mux_s2_v              372    2367               RISE  1       
I__5916/I                                                  LocalMux                   0      2367               RISE  1       
I__5916/O                                                  LocalMux                   486    2853               RISE  1       
I__5919/I                                                  InMux                      0      2853               RISE  1       
I__5919/O                                                  InMux                      382    3235               RISE  1       
I__5921/I                                                  CascadeMux                 0      3235               RISE  1       
I__5921/O                                                  CascadeMux                 0      3235               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_7_32_3/in2    LogicCell40_SEQ_MODE_0000  0      3235               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_7_32_3/lcout  LogicCell40_SEQ_MODE_0000  558    3794               RISE  1       
I__5944/I                                                  Odrv4                      0      3794               RISE  1       
I__5944/O                                                  Odrv4                      517    4310               RISE  1       
I__5945/I                                                  Span4Mux_s0_v              0      4310               RISE  1       
I__5945/O                                                  Span4Mux_s0_v              300    4610               RISE  1       
I__5946/I                                                  IoSpan4Mux                 0      4610               RISE  1       
I__5946/O                                                  IoSpan4Mux                 424    5034               RISE  1       
I__5947/I                                                  LocalMux                   0      5034               RISE  1       
I__5947/O                                                  LocalMux                   486    5520               RISE  1       
I__5948/I                                                  IoInMux                    0      5520               RISE  1       
I__5948/O                                                  IoInMux                    382    5902               RISE  1       
u_usb_n_preio/DOUT0                                        PRE_IO_PIN_TYPE_101001     0      5902               RISE  1       
u_usb_n_preio/PADOUT                                       PRE_IO_PIN_TYPE_101001     3297   9200               FALL  1       
u_usb_n_iopad/DIN                                          IO_PAD                     0      9200               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                               IO_PAD                     2488   11688              FALL  1       
usb_n:out                                                  demo                       0      11688              FALL  1       

6.2.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11295


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9817
---------------------------- ------
Clock To Out Delay            11295

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15586/I                                          GlobalMux                           0      0                  RISE  1       
I__15586/O                                          GlobalMux                           227    227                RISE  1       
I__15699/I                                          ClkMux                              0      227                RISE  1       
I__15699/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_5_30_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_5_30_5/lcout     LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__5912/I                                                Odrv4                      0      1478               RISE  1       
I__5912/O                                                Odrv4                      517    1995               RISE  1       
I__5914/I                                                Span4Mux_s2_v              0      1995               RISE  1       
I__5914/O                                                Span4Mux_s2_v              372    2367               RISE  1       
I__5916/I                                                LocalMux                   0      2367               RISE  1       
I__5916/O                                                LocalMux                   486    2853               RISE  1       
I__5920/I                                                InMux                      0      2853               RISE  1       
I__5920/O                                                InMux                      382    3235               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_7_32_4/in3    LogicCell40_SEQ_MODE_0000  0      3235               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_7_32_4/lcout  LogicCell40_SEQ_MODE_0000  465    3701               RISE  1       
I__5907/I                                                Odrv4                      0      3701               RISE  1       
I__5907/O                                                Odrv4                      517    4217               RISE  1       
I__5908/I                                                IoSpan4Mux                 0      4217               RISE  1       
I__5908/O                                                IoSpan4Mux                 424    4641               RISE  1       
I__5909/I                                                LocalMux                   0      4641               RISE  1       
I__5909/O                                                LocalMux                   486    5127               RISE  1       
I__5910/I                                                IoInMux                    0      5127               RISE  1       
I__5910/O                                                IoInMux                    382    5510               RISE  1       
u_usb_p_preio/DOUT0                                      PRE_IO_PIN_TYPE_101001     0      5510               RISE  1       
u_usb_p_preio/PADOUT                                     PRE_IO_PIN_TYPE_101001     3297   8807               FALL  1       
u_usb_p_iopad/DIN                                        IO_PAD                     0      8807               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                             IO_PAD                     2488   11295              FALL  1       
usb_p:out                                                demo                       0      11295              FALL  1       

6.2.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 16550


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8628
---------------------------- ------
Clock To Out Delay            16550

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1759/I                                   Odrv12                     0      1420               RISE  1       
I__1759/O                                   Odrv12                     724    2143               RISE  1       
I__1760/I                                   Span12Mux_v                0      2143               RISE  1       
I__1760/O                                   Span12Mux_v                724    2867               RISE  1       
I__1761/I                                   Span12Mux_v                0      2867               RISE  1       
I__1761/O                                   Span12Mux_v                724    3590               RISE  1       
I__1762/I                                   Span12Mux_h                0      3590               RISE  1       
I__1762/O                                   Span12Mux_h                724    4314               RISE  1       
I__1763/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1763/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1764/I                                   LocalMux                   0      4665               RISE  1       
I__1764/O                                   LocalMux                   486    5151               RISE  1       
I__1765/I                                   IoInMux                    0      5151               RISE  1       
I__1765/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__6541/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__6541/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__6542/I                                   GlobalMux                  0      6443               RISE  1       
I__6542/O                                   GlobalMux                  227    6671               RISE  1       
I__6550/I                                   ClkMux                     0      6671               RISE  1       
I__6550/O                                   ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_9_23_0/clk                      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_9_23_0/lcout          LogicCell40_SEQ_MODE_1010  796    7922               FALL  2       
I__6555/I                         Odrv4                      0      7922               FALL  1       
I__6555/O                         Odrv4                      548    8469               FALL  1       
I__6557/I                         Span4Mux_v                 0      8469               FALL  1       
I__6557/O                         Span4Mux_v                 548    9017               FALL  1       
I__6558/I                         Span4Mux_s3_v              0      9017               FALL  1       
I__6558/O                         Span4Mux_s3_v              496    9513               FALL  1       
I__6559/I                         IoSpan4Mux                 0      9513               FALL  1       
I__6559/O                         IoSpan4Mux                 475    9989               FALL  1       
I__6560/I                         LocalMux                   0      9989               FALL  1       
I__6560/O                         LocalMux                   455    10444              FALL  1       
I__6561/I                         IoInMux                    0      10444              FALL  1       
I__6561/O                         IoInMux                    320    10764              FALL  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10764              FALL  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   14062              FALL  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      14062              FALL  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   16550              FALL  1       
usb_pu                            demo                       0      16550              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2672


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3354
---------------------------- ------
Hold Time                     -2672

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                       demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__3195/I                                      Odrv12                     0      1142               FALL  1       
I__3195/O                                      Odrv12                     796    1938               FALL  1       
I__3196/I                                      Span12Mux_s9_h             0      1938               FALL  1       
I__3196/O                                      Span12Mux_s9_h             641    2579               FALL  1       
I__3197/I                                      LocalMux                   0      2579               FALL  1       
I__3197/O                                      LocalMux                   455    3034               FALL  1       
I__3198/I                                      InMux                      0      3034               FALL  1       
I__3198/O                                      InMux                      320    3354               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_4_31_0/in0  LogicCell40_SEQ_MODE_1010  0      3354               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15586/I                                     GlobalMux                           0      0                  RISE  1       
I__15586/O                                     GlobalMux                           227    227                RISE  1       
I__15707/I                                     ClkMux                              0      227                RISE  1       
I__15707/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_4_31_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2734


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3416
---------------------------- ------
Hold Time                     -2734

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__3190/I                                      Odrv4                      0      1142               FALL  1       
I__3190/O                                      Odrv4                      548    1690               FALL  1       
I__3191/I                                      IoSpan4Mux                 0      1690               FALL  1       
I__3191/O                                      IoSpan4Mux                 475    2166               FALL  1       
I__3192/I                                      IoSpan4Mux                 0      2166               FALL  1       
I__3192/O                                      IoSpan4Mux                 475    2641               FALL  1       
I__3193/I                                      LocalMux                   0      2641               FALL  1       
I__3193/O                                      LocalMux                   455    3096               FALL  1       
I__3194/I                                      InMux                      0      3096               FALL  1       
I__3194/O                                      InMux                      320    3416               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_4_31_1/in3  LogicCell40_SEQ_MODE_1010  0      3416               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15586/I                                     GlobalMux                           0      0                  RISE  1       
I__15586/O                                     GlobalMux                           227    227                RISE  1       
I__15707/I                                     ClkMux                              0      227                RISE  1       
I__15707/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_4_31_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 18391


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             10469
---------------------------- ------
Clock To Out Delay            18391

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1759/I                                   Odrv12                     0      1420               RISE  1       
I__1759/O                                   Odrv12                     724    2143               RISE  1       
I__1760/I                                   Span12Mux_v                0      2143               RISE  1       
I__1760/O                                   Span12Mux_v                724    2867               RISE  1       
I__1761/I                                   Span12Mux_v                0      2867               RISE  1       
I__1761/O                                   Span12Mux_v                724    3590               RISE  1       
I__1762/I                                   Span12Mux_h                0      3590               RISE  1       
I__1762/O                                   Span12Mux_h                724    4314               RISE  1       
I__1763/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1763/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1764/I                                   LocalMux                   0      4665               RISE  1       
I__1764/O                                   LocalMux                   486    5151               RISE  1       
I__1765/I                                   IoInMux                    0      5151               RISE  1       
I__1765/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__6541/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__6541/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__6542/I                                   GlobalMux                  0      6443               RISE  1       
I__6542/O                                   GlobalMux                  227    6671               RISE  1       
I__6549/I                                   ClkMux                     0      6671               RISE  1       
I__6549/O                                   ClkMux                     455    7126               RISE  1       
up_cnt_20_LC_9_17_4/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_9_17_4/lcout      LogicCell40_SEQ_MODE_1010  796    7922               FALL  3       
I__6019/I                      LocalMux                   0      7922               FALL  1       
I__6019/O                      LocalMux                   455    8376               FALL  1       
I__6022/I                      InMux                      0      8376               FALL  1       
I__6022/O                      InMux                      320    8697               FALL  1       
led_obuf_RNO_LC_9_18_4/in0     LogicCell40_SEQ_MODE_0000  0      8697               FALL  1       
led_obuf_RNO_LC_9_18_4/lcout   LogicCell40_SEQ_MODE_0000  662    9358               RISE  1       
I__6010/I                      Odrv12                     0      9358               RISE  1       
I__6010/O                      Odrv12                     724    10082              RISE  1       
I__6011/I                      Span12Mux_v                0      10082              RISE  1       
I__6011/O                      Span12Mux_v                724    10806              RISE  1       
I__6012/I                      Sp12to4                    0      10806              RISE  1       
I__6012/O                      Sp12to4                    631    11436              RISE  1       
I__6013/I                      Span4Mux_h                 0      11436              RISE  1       
I__6013/O                      Span4Mux_h                 444    11881              RISE  1       
I__6014/I                      Span4Mux_s2_v              0      11881              RISE  1       
I__6014/O                      Span4Mux_s2_v              372    12253              RISE  1       
I__6015/I                      LocalMux                   0      12253              RISE  1       
I__6015/O                      LocalMux                   486    12739              RISE  1       
I__6016/I                      IoInMux                    0      12739              RISE  1       
I__6016/O                      IoInMux                    382    13121              RISE  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13121              RISE  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   16077              RISE  1       
led_obuf_iopad/DIN             IO_PAD                     0      16077              RISE  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   18391              RISE  1       
led                            demo                       0      18391              RISE  1       

6.5.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 7754


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6276
---------------------------- ------
Clock To Out Delay             7754

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15586/I                                           GlobalMux                           0      0                  RISE  1       
I__15586/O                                           GlobalMux                           227    227                RISE  1       
I__15709/I                                           ClkMux                              0      227                RISE  1       
I__15709/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_4_32_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_4_32_4/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  9       
I__5858/I                                                         LocalMux                   0      1478               FALL  1       
I__5858/O                                                         LocalMux                   455    1933               FALL  1       
I__5862/I                                                         InMux                      0      1933               FALL  1       
I__5862/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_4_32_6/in3     LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_4_32_6/lcout   LogicCell40_SEQ_MODE_0000  424    2677               FALL  7       
I__7404/I                                                         Odrv12                     0      2677               FALL  1       
I__7404/O                                                         Odrv12                     796    3473               FALL  1       
I__7409/I                                                         LocalMux                   0      3473               FALL  1       
I__7409/O                                                         LocalMux                   455    3928               FALL  1       
I__7415/I                                                         InMux                      0      3928               FALL  1       
I__7415/O                                                         InMux                      320    4248               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_10_32_3/in1    LogicCell40_SEQ_MODE_0000  0      4248               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_10_32_3/lcout  LogicCell40_SEQ_MODE_0000  558    4807               FALL  2       
I__7399/I                                                         LocalMux                   0      4807               FALL  1       
I__7399/O                                                         LocalMux                   455    5261               FALL  1       
I__7401/I                                                         IoInMux                    0      5261               FALL  1       
I__7401/O                                                         IoInMux                    320    5582               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      5582               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    5840               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      5840               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   7754               RISE  1       
usb_n:out                                                         demo                       0      7754               RISE  1       

6.5.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 7754


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6276
---------------------------- ------
Clock To Out Delay             7754

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15586/I                                           GlobalMux                           0      0                  RISE  1       
I__15586/O                                           GlobalMux                           227    227                RISE  1       
I__15709/I                                           ClkMux                              0      227                RISE  1       
I__15709/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_4_32_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_4_32_4/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  9       
I__5858/I                                                         LocalMux                   0      1478               FALL  1       
I__5858/O                                                         LocalMux                   455    1933               FALL  1       
I__5862/I                                                         InMux                      0      1933               FALL  1       
I__5862/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_4_32_6/in3     LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_4_32_6/lcout   LogicCell40_SEQ_MODE_0000  424    2677               FALL  7       
I__7404/I                                                         Odrv12                     0      2677               FALL  1       
I__7404/O                                                         Odrv12                     796    3473               FALL  1       
I__7409/I                                                         LocalMux                   0      3473               FALL  1       
I__7409/O                                                         LocalMux                   455    3928               FALL  1       
I__7415/I                                                         InMux                      0      3928               FALL  1       
I__7415/O                                                         InMux                      320    4248               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_10_32_3/in1    LogicCell40_SEQ_MODE_0000  0      4248               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_10_32_3/lcout  LogicCell40_SEQ_MODE_0000  558    4807               FALL  2       
I__7400/I                                                         LocalMux                   0      4807               FALL  1       
I__7400/O                                                         LocalMux                   455    5261               FALL  1       
I__7402/I                                                         IoInMux                    0      5261               FALL  1       
I__7402/O                                                         IoInMux                    320    5582               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      5582               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    5840               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      5840               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   7754               RISE  1       
usb_p:out                                                         demo                       0      7754               RISE  1       

6.5.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 15983


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8061
---------------------------- ------
Clock To Out Delay            15983

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1759/I                                   Odrv12                     0      1420               RISE  1       
I__1759/O                                   Odrv12                     724    2143               RISE  1       
I__1760/I                                   Span12Mux_v                0      2143               RISE  1       
I__1760/O                                   Span12Mux_v                724    2867               RISE  1       
I__1761/I                                   Span12Mux_v                0      2867               RISE  1       
I__1761/O                                   Span12Mux_v                724    3590               RISE  1       
I__1762/I                                   Span12Mux_h                0      3590               RISE  1       
I__1762/O                                   Span12Mux_h                724    4314               RISE  1       
I__1763/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1763/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1764/I                                   LocalMux                   0      4665               RISE  1       
I__1764/O                                   LocalMux                   486    5151               RISE  1       
I__1765/I                                   IoInMux                    0      5151               RISE  1       
I__1765/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__6541/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__6541/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__6542/I                                   GlobalMux                  0      6443               RISE  1       
I__6542/O                                   GlobalMux                  227    6671               RISE  1       
I__6550/I                                   ClkMux                     0      6671               RISE  1       
I__6550/O                                   ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_9_23_0/clk                      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_9_23_0/lcout          LogicCell40_SEQ_MODE_1010  796    7922               RISE  2       
I__6555/I                         Odrv4                      0      7922               RISE  1       
I__6555/O                         Odrv4                      517    8438               RISE  1       
I__6557/I                         Span4Mux_v                 0      8438               RISE  1       
I__6557/O                         Span4Mux_v                 517    8955               RISE  1       
I__6558/I                         Span4Mux_s3_v              0      8955               RISE  1       
I__6558/O                         Span4Mux_s3_v              465    9420               RISE  1       
I__6559/I                         IoSpan4Mux                 0      9420               RISE  1       
I__6559/O                         IoSpan4Mux                 424    9844               RISE  1       
I__6560/I                         LocalMux                   0      9844               RISE  1       
I__6560/O                         LocalMux                   486    10330              RISE  1       
I__6561/I                         IoInMux                    0      10330              RISE  1       
I__6561/O                         IoInMux                    382    10713              RISE  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10713              RISE  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   13669              RISE  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      13669              RISE  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   15983              RISE  1       
usb_pu                            demo                       0      15983              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

