

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'
================================================================
* Date:           Fri Jul 26 23:06:35 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.14>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_15_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 2 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_14_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_13_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_12_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_11_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_10_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 13 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 14 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 15 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 16 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 17 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i16 %data_15_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 18 'trunc' 'trunc_ln42' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i16 %data_14_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 19 'trunc' 'trunc_ln42_1' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i16 %data_13_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 20 'trunc' 'trunc_ln42_2' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = trunc i16 %data_12_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 21 'trunc' 'trunc_ln42_3' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = trunc i16 %data_11_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 22 'trunc' 'trunc_ln42_4' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = trunc i16 %data_10_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 23 'trunc' 'trunc_ln42_5' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = trunc i16 %data_9_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 24 'trunc' 'trunc_ln42_6' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = trunc i16 %data_8_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 25 'trunc' 'trunc_ln42_7' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln42_8 = trunc i16 %data_7_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 26 'trunc' 'trunc_ln42_8' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln42_9 = trunc i16 %data_6_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 27 'trunc' 'trunc_ln42_9' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln42_10 = trunc i16 %data_5_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 28 'trunc' 'trunc_ln42_10' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln42_11 = trunc i16 %data_4_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 29 'trunc' 'trunc_ln42_11' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln42_12 = trunc i16 %data_3_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 30 'trunc' 'trunc_ln42_12' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln42_13 = trunc i16 %data_2_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 31 'trunc' 'trunc_ln42_13' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln42_14 = trunc i16 %data_1_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 32 'trunc' 'trunc_ln42_14' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln42_15 = trunc i16 %data_0_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 33 'trunc' 'trunc_ln42_15' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 34 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.14ns)   --->   "%icmp_ln45 = icmp_sgt  i16 %data_0_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 35 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%datareg = select i1 %icmp_ln45, i15 %trunc_ln42_15, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 36 'select' 'datareg' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %datareg" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 37 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.14ns)   --->   "%icmp_ln45_1 = icmp_sgt  i16 %data_1_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 38 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%datareg_1 = select i1 %icmp_ln45_1, i15 %trunc_ln42_14, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 39 'select' 'datareg_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i15 %datareg_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 40 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.14ns)   --->   "%icmp_ln45_2 = icmp_sgt  i16 %data_2_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 41 'icmp' 'icmp_ln45_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.99ns)   --->   "%datareg_2 = select i1 %icmp_ln45_2, i15 %trunc_ln42_13, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 42 'select' 'datareg_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i15 %datareg_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 43 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.14ns)   --->   "%icmp_ln45_3 = icmp_sgt  i16 %data_3_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 44 'icmp' 'icmp_ln45_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.99ns)   --->   "%datareg_3 = select i1 %icmp_ln45_3, i15 %trunc_ln42_12, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 45 'select' 'datareg_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i15 %datareg_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 46 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.14ns)   --->   "%icmp_ln45_4 = icmp_sgt  i16 %data_4_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 47 'icmp' 'icmp_ln45_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.99ns)   --->   "%datareg_4 = select i1 %icmp_ln45_4, i15 %trunc_ln42_11, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 48 'select' 'datareg_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i15 %datareg_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 49 'zext' 'zext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.14ns)   --->   "%icmp_ln45_5 = icmp_sgt  i16 %data_5_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 50 'icmp' 'icmp_ln45_5' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.99ns)   --->   "%datareg_5 = select i1 %icmp_ln45_5, i15 %trunc_ln42_10, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 51 'select' 'datareg_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i15 %datareg_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 52 'zext' 'zext_ln45_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.14ns)   --->   "%icmp_ln45_6 = icmp_sgt  i16 %data_6_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 53 'icmp' 'icmp_ln45_6' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.99ns)   --->   "%datareg_6 = select i1 %icmp_ln45_6, i15 %trunc_ln42_9, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 54 'select' 'datareg_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln45_6 = zext i15 %datareg_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 55 'zext' 'zext_ln45_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.14ns)   --->   "%icmp_ln45_7 = icmp_sgt  i16 %data_7_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 56 'icmp' 'icmp_ln45_7' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.99ns)   --->   "%datareg_7 = select i1 %icmp_ln45_7, i15 %trunc_ln42_8, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 57 'select' 'datareg_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln45_7 = zext i15 %datareg_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 58 'zext' 'zext_ln45_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.14ns)   --->   "%icmp_ln45_8 = icmp_sgt  i16 %data_8_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 59 'icmp' 'icmp_ln45_8' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.99ns)   --->   "%datareg_8 = select i1 %icmp_ln45_8, i15 %trunc_ln42_7, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 60 'select' 'datareg_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln45_8 = zext i15 %datareg_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 61 'zext' 'zext_ln45_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.14ns)   --->   "%icmp_ln45_9 = icmp_sgt  i16 %data_9_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 62 'icmp' 'icmp_ln45_9' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.99ns)   --->   "%datareg_9 = select i1 %icmp_ln45_9, i15 %trunc_ln42_6, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 63 'select' 'datareg_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln45_9 = zext i15 %datareg_9" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 64 'zext' 'zext_ln45_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.14ns)   --->   "%icmp_ln45_10 = icmp_sgt  i16 %data_10_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 65 'icmp' 'icmp_ln45_10' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.99ns)   --->   "%datareg_10 = select i1 %icmp_ln45_10, i15 %trunc_ln42_5, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 66 'select' 'datareg_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln45_10 = zext i15 %datareg_10" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 67 'zext' 'zext_ln45_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (2.14ns)   --->   "%icmp_ln45_11 = icmp_sgt  i16 %data_11_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 68 'icmp' 'icmp_ln45_11' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.99ns)   --->   "%datareg_11 = select i1 %icmp_ln45_11, i15 %trunc_ln42_4, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 69 'select' 'datareg_11' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln45_11 = zext i15 %datareg_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 70 'zext' 'zext_ln45_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.14ns)   --->   "%icmp_ln45_12 = icmp_sgt  i16 %data_12_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 71 'icmp' 'icmp_ln45_12' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.99ns)   --->   "%datareg_12 = select i1 %icmp_ln45_12, i15 %trunc_ln42_3, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 72 'select' 'datareg_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln45_12 = zext i15 %datareg_12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 73 'zext' 'zext_ln45_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (2.14ns)   --->   "%icmp_ln45_13 = icmp_sgt  i16 %data_13_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 74 'icmp' 'icmp_ln45_13' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.99ns)   --->   "%datareg_13 = select i1 %icmp_ln45_13, i15 %trunc_ln42_2, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 75 'select' 'datareg_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln45_13 = zext i15 %datareg_13" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 76 'zext' 'zext_ln45_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (2.14ns)   --->   "%icmp_ln45_14 = icmp_sgt  i16 %data_14_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 77 'icmp' 'icmp_ln45_14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.99ns)   --->   "%datareg_14 = select i1 %icmp_ln45_14, i15 %trunc_ln42_1, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 78 'select' 'datareg_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln45_14 = zext i15 %datareg_14" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 79 'zext' 'zext_ln45_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (2.14ns)   --->   "%icmp_ln45_15 = icmp_sgt  i16 %data_15_val_read, i16 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 80 'icmp' 'icmp_ln45_15' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.99ns)   --->   "%datareg_15 = select i1 %icmp_ln45_15, i15 %trunc_ln42, i15 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 81 'select' 'datareg_15' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln45_15 = zext i15 %datareg_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 82 'zext' 'zext_ln45_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i16 %zext_ln45" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 83 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i16 %zext_ln45_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 84 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i16 %zext_ln45_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 85 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i16 %zext_ln45_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 86 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i256 %mrv_3, i16 %zext_ln45_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 87 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i256 %mrv_4, i16 %zext_ln45_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 88 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i256 %mrv_5, i16 %zext_ln45_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 89 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i256 %mrv_6, i16 %zext_ln45_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 90 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i256 %mrv_7, i16 %zext_ln45_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 91 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i256 %mrv_8, i16 %zext_ln45_9" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 92 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i256 %mrv_9, i16 %zext_ln45_10" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 93 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i256 %mrv_s, i16 %zext_ln45_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 94 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i256 %mrv_10, i16 %zext_ln45_12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 95 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i256 %mrv_11, i16 %zext_ln45_13" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 96 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i256 %mrv_12, i16 %zext_ln45_14" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 97 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i256 %mrv_13, i16 %zext_ln45_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 98 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i256 %mrv_14" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 99 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_10_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_11_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_12_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_13_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_14_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_15_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_15_val_read  (read        ) [ 00]
data_14_val_read  (read        ) [ 00]
data_13_val_read  (read        ) [ 00]
data_12_val_read  (read        ) [ 00]
data_11_val_read  (read        ) [ 00]
data_10_val_read  (read        ) [ 00]
data_9_val_read   (read        ) [ 00]
data_8_val_read   (read        ) [ 00]
data_7_val_read   (read        ) [ 00]
data_6_val_read   (read        ) [ 00]
data_5_val_read   (read        ) [ 00]
data_4_val_read   (read        ) [ 00]
data_3_val_read   (read        ) [ 00]
data_2_val_read   (read        ) [ 00]
data_1_val_read   (read        ) [ 00]
data_0_val_read   (read        ) [ 00]
trunc_ln42        (trunc       ) [ 00]
trunc_ln42_1      (trunc       ) [ 00]
trunc_ln42_2      (trunc       ) [ 00]
trunc_ln42_3      (trunc       ) [ 00]
trunc_ln42_4      (trunc       ) [ 00]
trunc_ln42_5      (trunc       ) [ 00]
trunc_ln42_6      (trunc       ) [ 00]
trunc_ln42_7      (trunc       ) [ 00]
trunc_ln42_8      (trunc       ) [ 00]
trunc_ln42_9      (trunc       ) [ 00]
trunc_ln42_10     (trunc       ) [ 00]
trunc_ln42_11     (trunc       ) [ 00]
trunc_ln42_12     (trunc       ) [ 00]
trunc_ln42_13     (trunc       ) [ 00]
trunc_ln42_14     (trunc       ) [ 00]
trunc_ln42_15     (trunc       ) [ 00]
specpipeline_ln42 (specpipeline) [ 00]
icmp_ln45         (icmp        ) [ 01]
datareg           (select      ) [ 00]
zext_ln45         (zext        ) [ 00]
icmp_ln45_1       (icmp        ) [ 01]
datareg_1         (select      ) [ 00]
zext_ln45_1       (zext        ) [ 00]
icmp_ln45_2       (icmp        ) [ 01]
datareg_2         (select      ) [ 00]
zext_ln45_2       (zext        ) [ 00]
icmp_ln45_3       (icmp        ) [ 01]
datareg_3         (select      ) [ 00]
zext_ln45_3       (zext        ) [ 00]
icmp_ln45_4       (icmp        ) [ 01]
datareg_4         (select      ) [ 00]
zext_ln45_4       (zext        ) [ 00]
icmp_ln45_5       (icmp        ) [ 01]
datareg_5         (select      ) [ 00]
zext_ln45_5       (zext        ) [ 00]
icmp_ln45_6       (icmp        ) [ 01]
datareg_6         (select      ) [ 00]
zext_ln45_6       (zext        ) [ 00]
icmp_ln45_7       (icmp        ) [ 01]
datareg_7         (select      ) [ 00]
zext_ln45_7       (zext        ) [ 00]
icmp_ln45_8       (icmp        ) [ 01]
datareg_8         (select      ) [ 00]
zext_ln45_8       (zext        ) [ 00]
icmp_ln45_9       (icmp        ) [ 01]
datareg_9         (select      ) [ 00]
zext_ln45_9       (zext        ) [ 00]
icmp_ln45_10      (icmp        ) [ 01]
datareg_10        (select      ) [ 00]
zext_ln45_10      (zext        ) [ 00]
icmp_ln45_11      (icmp        ) [ 01]
datareg_11        (select      ) [ 00]
zext_ln45_11      (zext        ) [ 00]
icmp_ln45_12      (icmp        ) [ 01]
datareg_12        (select      ) [ 00]
zext_ln45_12      (zext        ) [ 00]
icmp_ln45_13      (icmp        ) [ 01]
datareg_13        (select      ) [ 00]
zext_ln45_13      (zext        ) [ 00]
icmp_ln45_14      (icmp        ) [ 01]
datareg_14        (select      ) [ 00]
zext_ln45_14      (zext        ) [ 00]
icmp_ln45_15      (icmp        ) [ 01]
datareg_15        (select      ) [ 00]
zext_ln45_15      (zext        ) [ 00]
mrv               (insertvalue ) [ 00]
mrv_1             (insertvalue ) [ 00]
mrv_2             (insertvalue ) [ 00]
mrv_3             (insertvalue ) [ 00]
mrv_4             (insertvalue ) [ 00]
mrv_5             (insertvalue ) [ 00]
mrv_6             (insertvalue ) [ 00]
mrv_7             (insertvalue ) [ 00]
mrv_8             (insertvalue ) [ 00]
mrv_9             (insertvalue ) [ 00]
mrv_s             (insertvalue ) [ 00]
mrv_10            (insertvalue ) [ 00]
mrv_11            (insertvalue ) [ 00]
mrv_12            (insertvalue ) [ 00]
mrv_13            (insertvalue ) [ 00]
mrv_14            (insertvalue ) [ 00]
ret_ln50          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_10_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_10_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_11_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_11_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_12_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_12_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_13_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_13_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_14_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_14_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_15_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_15_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="data_15_val_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_15_val_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="data_14_val_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_14_val_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="data_13_val_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_13_val_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_12_val_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_12_val_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_11_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_11_val_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_10_val_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_10_val_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_9_val_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_val_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_8_val_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_val_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_7_val_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_val_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_6_val_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_val_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_5_val_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_val_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_4_val_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_3_val_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_2_val_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_1_val_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_0_val_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln42_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln42_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln42_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln42_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln42_4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_4/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln42_5_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_5/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln42_6_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_6/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln42_7_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_7/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln42_8_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_8/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln42_9_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_9/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln42_10_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_10/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln42_11_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_11/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln42_12_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_12/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln42_13_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_13/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln42_14_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_14/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln42_15_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_15/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln45_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="datareg_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="15" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln45_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln45_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="datareg_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="15" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln45_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="15" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln45_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_2/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="datareg_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="15" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln45_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="15" slack="0"/>
<pin id="260" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln45_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_3/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="datareg_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="15" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_3/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln45_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="15" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_3/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln45_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_4/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="datareg_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="15" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_4/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln45_4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="15" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_4/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln45_5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_5/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="datareg_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="15" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_5/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln45_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="15" slack="0"/>
<pin id="314" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_5/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln45_6_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_6/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="datareg_6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="15" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_6/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln45_6_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="15" slack="0"/>
<pin id="332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_6/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln45_7_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_7/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="datareg_7_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="15" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_7/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln45_7_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="15" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_7/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln45_8_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_8/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="datareg_8_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="15" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_8/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln45_8_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_8/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln45_9_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_9/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="datareg_9_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="15" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_9/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln45_9_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_9/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln45_10_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_10/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="datareg_10_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="15" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_10/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln45_10_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="15" slack="0"/>
<pin id="404" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_10/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln45_11_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_11/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="datareg_11_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="15" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_11/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln45_11_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="15" slack="0"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_11/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln45_12_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_12/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="datareg_12_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="15" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_12/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln45_12_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="15" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_12/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln45_13_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_13/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="datareg_13_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="15" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_13/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln45_13_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="15" slack="0"/>
<pin id="458" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_13/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln45_14_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_14/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="datareg_14_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="15" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_14/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln45_14_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="15" slack="0"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_14/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln45_15_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_15/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="datareg_15_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="15" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_15/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln45_15_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="15" slack="0"/>
<pin id="494" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_15/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="mrv_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="256" slack="0"/>
<pin id="498" dir="0" index="1" bw="15" slack="0"/>
<pin id="499" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mrv_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="256" slack="0"/>
<pin id="504" dir="0" index="1" bw="15" slack="0"/>
<pin id="505" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="mrv_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="256" slack="0"/>
<pin id="510" dir="0" index="1" bw="15" slack="0"/>
<pin id="511" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="mrv_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="256" slack="0"/>
<pin id="516" dir="0" index="1" bw="15" slack="0"/>
<pin id="517" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="mrv_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="256" slack="0"/>
<pin id="522" dir="0" index="1" bw="15" slack="0"/>
<pin id="523" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="mrv_5_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="256" slack="0"/>
<pin id="528" dir="0" index="1" bw="15" slack="0"/>
<pin id="529" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="mrv_6_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="256" slack="0"/>
<pin id="534" dir="0" index="1" bw="15" slack="0"/>
<pin id="535" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="mrv_7_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="256" slack="0"/>
<pin id="540" dir="0" index="1" bw="15" slack="0"/>
<pin id="541" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="mrv_8_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="256" slack="0"/>
<pin id="546" dir="0" index="1" bw="15" slack="0"/>
<pin id="547" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="mrv_9_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="256" slack="0"/>
<pin id="552" dir="0" index="1" bw="15" slack="0"/>
<pin id="553" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="mrv_s_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="256" slack="0"/>
<pin id="558" dir="0" index="1" bw="15" slack="0"/>
<pin id="559" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="mrv_10_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="256" slack="0"/>
<pin id="564" dir="0" index="1" bw="15" slack="0"/>
<pin id="565" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="mrv_11_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="256" slack="0"/>
<pin id="570" dir="0" index="1" bw="15" slack="0"/>
<pin id="571" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="mrv_12_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="256" slack="0"/>
<pin id="576" dir="0" index="1" bw="15" slack="0"/>
<pin id="577" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="mrv_13_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="256" slack="0"/>
<pin id="582" dir="0" index="1" bw="15" slack="0"/>
<pin id="583" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="mrv_14_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="256" slack="0"/>
<pin id="588" dir="0" index="1" bw="15" slack="0"/>
<pin id="589" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="32" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="30" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="28" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="48" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="54" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="60" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="66" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="72" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="78" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="84" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="90" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="96" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="102" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="108" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="114" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="120" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="126" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="132" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="138" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="138" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="204" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="132" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="200" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="126" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="196" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="120" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="192" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="114" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="188" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="108" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="184" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="102" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="180" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="96" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="176" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="90" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="172" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="84" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="168" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="44" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="78" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="42" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="164" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="44" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="72" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="42" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="160" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="44" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="66" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="42" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="156" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="44" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="60" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="42" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="152" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="54" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="148" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="44" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="48" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="42" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="144" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="44" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="46" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="222" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="240" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="258" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="276" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="294" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="312" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="330" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="348" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="366" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="384" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="402" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="420" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="438" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="456" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="474" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="492" pin="1"/><net_sink comp="586" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_0_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_1_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_2_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_3_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_4_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_5_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_6_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_7_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_8_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_9_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_10_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_11_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_12_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_13_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_14_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_15_val | {1 }
  - Chain level:
	State 1
		datareg : 1
		zext_ln45 : 2
		datareg_1 : 1
		zext_ln45_1 : 2
		datareg_2 : 1
		zext_ln45_2 : 2
		datareg_3 : 1
		zext_ln45_3 : 2
		datareg_4 : 1
		zext_ln45_4 : 2
		datareg_5 : 1
		zext_ln45_5 : 2
		datareg_6 : 1
		zext_ln45_6 : 2
		datareg_7 : 1
		zext_ln45_7 : 2
		datareg_8 : 1
		zext_ln45_8 : 2
		datareg_9 : 1
		zext_ln45_9 : 2
		datareg_10 : 1
		zext_ln45_10 : 2
		datareg_11 : 1
		zext_ln45_11 : 2
		datareg_12 : 1
		zext_ln45_12 : 2
		datareg_13 : 1
		zext_ln45_13 : 2
		datareg_14 : 1
		zext_ln45_14 : 2
		datareg_15 : 1
		zext_ln45_15 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		mrv_8 : 11
		mrv_9 : 12
		mrv_s : 13
		mrv_10 : 14
		mrv_11 : 15
		mrv_12 : 16
		mrv_13 : 17
		mrv_14 : 18
		ret_ln50 : 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln45_fu_208      |    0    |    23   |
|          |      icmp_ln45_1_fu_226     |    0    |    23   |
|          |      icmp_ln45_2_fu_244     |    0    |    23   |
|          |      icmp_ln45_3_fu_262     |    0    |    23   |
|          |      icmp_ln45_4_fu_280     |    0    |    23   |
|          |      icmp_ln45_5_fu_298     |    0    |    23   |
|          |      icmp_ln45_6_fu_316     |    0    |    23   |
|   icmp   |      icmp_ln45_7_fu_334     |    0    |    23   |
|          |      icmp_ln45_8_fu_352     |    0    |    23   |
|          |      icmp_ln45_9_fu_370     |    0    |    23   |
|          |     icmp_ln45_10_fu_388     |    0    |    23   |
|          |     icmp_ln45_11_fu_406     |    0    |    23   |
|          |     icmp_ln45_12_fu_424     |    0    |    23   |
|          |     icmp_ln45_13_fu_442     |    0    |    23   |
|          |     icmp_ln45_14_fu_460     |    0    |    23   |
|          |     icmp_ln45_15_fu_478     |    0    |    23   |
|----------|-----------------------------|---------|---------|
|          |        datareg_fu_214       |    0    |    15   |
|          |       datareg_1_fu_232      |    0    |    15   |
|          |       datareg_2_fu_250      |    0    |    15   |
|          |       datareg_3_fu_268      |    0    |    15   |
|          |       datareg_4_fu_286      |    0    |    15   |
|          |       datareg_5_fu_304      |    0    |    15   |
|          |       datareg_6_fu_322      |    0    |    15   |
|  select  |       datareg_7_fu_340      |    0    |    15   |
|          |       datareg_8_fu_358      |    0    |    15   |
|          |       datareg_9_fu_376      |    0    |    15   |
|          |      datareg_10_fu_394      |    0    |    15   |
|          |      datareg_11_fu_412      |    0    |    15   |
|          |      datareg_12_fu_430      |    0    |    15   |
|          |      datareg_13_fu_448      |    0    |    15   |
|          |      datareg_14_fu_466      |    0    |    15   |
|          |      datareg_15_fu_484      |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          | data_15_val_read_read_fu_48 |    0    |    0    |
|          | data_14_val_read_read_fu_54 |    0    |    0    |
|          | data_13_val_read_read_fu_60 |    0    |    0    |
|          | data_12_val_read_read_fu_66 |    0    |    0    |
|          | data_11_val_read_read_fu_72 |    0    |    0    |
|          | data_10_val_read_read_fu_78 |    0    |    0    |
|          |  data_9_val_read_read_fu_84 |    0    |    0    |
|   read   |  data_8_val_read_read_fu_90 |    0    |    0    |
|          |  data_7_val_read_read_fu_96 |    0    |    0    |
|          | data_6_val_read_read_fu_102 |    0    |    0    |
|          | data_5_val_read_read_fu_108 |    0    |    0    |
|          | data_4_val_read_read_fu_114 |    0    |    0    |
|          | data_3_val_read_read_fu_120 |    0    |    0    |
|          | data_2_val_read_read_fu_126 |    0    |    0    |
|          | data_1_val_read_read_fu_132 |    0    |    0    |
|          | data_0_val_read_read_fu_138 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln42_fu_144      |    0    |    0    |
|          |     trunc_ln42_1_fu_148     |    0    |    0    |
|          |     trunc_ln42_2_fu_152     |    0    |    0    |
|          |     trunc_ln42_3_fu_156     |    0    |    0    |
|          |     trunc_ln42_4_fu_160     |    0    |    0    |
|          |     trunc_ln42_5_fu_164     |    0    |    0    |
|          |     trunc_ln42_6_fu_168     |    0    |    0    |
|   trunc  |     trunc_ln42_7_fu_172     |    0    |    0    |
|          |     trunc_ln42_8_fu_176     |    0    |    0    |
|          |     trunc_ln42_9_fu_180     |    0    |    0    |
|          |     trunc_ln42_10_fu_184    |    0    |    0    |
|          |     trunc_ln42_11_fu_188    |    0    |    0    |
|          |     trunc_ln42_12_fu_192    |    0    |    0    |
|          |     trunc_ln42_13_fu_196    |    0    |    0    |
|          |     trunc_ln42_14_fu_200    |    0    |    0    |
|          |     trunc_ln42_15_fu_204    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln45_fu_222      |    0    |    0    |
|          |      zext_ln45_1_fu_240     |    0    |    0    |
|          |      zext_ln45_2_fu_258     |    0    |    0    |
|          |      zext_ln45_3_fu_276     |    0    |    0    |
|          |      zext_ln45_4_fu_294     |    0    |    0    |
|          |      zext_ln45_5_fu_312     |    0    |    0    |
|          |      zext_ln45_6_fu_330     |    0    |    0    |
|   zext   |      zext_ln45_7_fu_348     |    0    |    0    |
|          |      zext_ln45_8_fu_366     |    0    |    0    |
|          |      zext_ln45_9_fu_384     |    0    |    0    |
|          |     zext_ln45_10_fu_402     |    0    |    0    |
|          |     zext_ln45_11_fu_420     |    0    |    0    |
|          |     zext_ln45_12_fu_438     |    0    |    0    |
|          |     zext_ln45_13_fu_456     |    0    |    0    |
|          |     zext_ln45_14_fu_474     |    0    |    0    |
|          |     zext_ln45_15_fu_492     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          mrv_fu_496         |    0    |    0    |
|          |         mrv_1_fu_502        |    0    |    0    |
|          |         mrv_2_fu_508        |    0    |    0    |
|          |         mrv_3_fu_514        |    0    |    0    |
|          |         mrv_4_fu_520        |    0    |    0    |
|          |         mrv_5_fu_526        |    0    |    0    |
|          |         mrv_6_fu_532        |    0    |    0    |
|insertvalue|         mrv_7_fu_538        |    0    |    0    |
|          |         mrv_8_fu_544        |    0    |    0    |
|          |         mrv_9_fu_550        |    0    |    0    |
|          |         mrv_s_fu_556        |    0    |    0    |
|          |        mrv_10_fu_562        |    0    |    0    |
|          |        mrv_11_fu_568        |    0    |    0    |
|          |        mrv_12_fu_574        |    0    |    0    |
|          |        mrv_13_fu_580        |    0    |    0    |
|          |        mrv_14_fu_586        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   608   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   608  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   608  |
+-----------+--------+--------+
