#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  5 12:11:03 2020
# Process ID: 6428
# Current directory: C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/pre_test/pre_test.runs/synth_2
# Command line: vivado.exe -log pre_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pre_test.tcl
# Log file: C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/pre_test/pre_test.runs/synth_2/pre_test.vds
# Journal file: C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/pre_test/pre_test.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source pre_test.tcl -notrace
