*$
* TPS62147
*****************************************************************************
* (C) Copyright 2018 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS62147
* Date: 08JUN2018
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: NA
* EVM Users Guide: NA
* Datasheet: SLVSDR8 - JANUARY 2018
* Topologies Supported: Buck
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* Implementation of selectable switching frequency through FSEL pin is changed.
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* 1. The following features have been modeled
*      a. Selectable switching frequency through FSEL pin
*      b. RON and variation with VIN
*      c. Hiccup
*      d. FPWM and PWM/PFM mode selection through MODE pin
*      e. PGOOD
* 2. Temperature effects are not modeled. 
*
*****************************************************************************
.SUBCKT TPS62147_TRANS AGND EN FB FSEL GND MODE PG SS_TR SW VIN VOS PARAMS: SS_1=0 VOUT_1=0 
X_U666         SDWN_N SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U827         U2_N16167905 U2_N147002 TON AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U2_ABM2         U2_N1470641 0 VALUE { IF(V(MODE_LOGIC) > 0.5,   
+ V(VOS)/8,  
+ V(VIN)/10)  }
R_U2_R1         U2_SIGREF U2_N1470641  1  
D_U2_D4         U2_N16167905 U2_N16168444 D_D1 
D_U2_D3         0 U2_SIGIN D_D1 
V_U2_V6         U2_N146844 0 3
X_U2_S3    FSEL 0 U2_SIGIN_INT2 0 Minton_U2_S3 
C_U2_C6         U2_SIGIN_INT2 U2_SIGIN  4p
C_U2_C5         U2_SIGIN_INT U2_SIGIN  8p 
X_U2_S2    FSEL 0 U2_SIGIN_INT 0 Minton_U2_S2
X_U2_U10         HS_ON_TON U2_N147224 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R2         U2_N16168444 U2_N16167905  72.15  
X_U2_U9         U2_SIGIN U2_SIGREF U2_N147002 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U2_C3         0 U2_SIGREF  1n  
C_U2_C4         0 U2_N16167905  1n  
X_U2_S1    U2_N147224 0 U2_SIGIN 0 Minton_U2_S1 
G_U2_ABM3I1         U2_N146844 U2_SIGIN VALUE { IF(V(MODE_LOGIC) > 0.5,   
+ V(VIN)/800k,  
+ (V(VIN)-V(VOS))/250k)  }
E_U2_ABM3         U2_N16168444 0 VALUE { IF(V(HS_ON_TON)>0.5,1, 0)    }
V_U11_V2         U11_N233615 0 2
C_U11_C4         0 U11_N220353  1n  
X_U11_U9         SDWN_N U11_N16648095 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U11_R10         U11_N16634498 INT_VREF  1  
E_U11_ABM2         U11_N16634498 0 VALUE { LIMIT(V(U11_SS_FINAL), 0, 0.7)    }
C_U11_C8         0 U11_SS_REF  680p IC=0 
X_U11_U11         U11_N16648095 HICCUP U11_SHUT OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U11_ABMII2         U11_N233615 U11_SS_INT VALUE { V(U11_N220353)*2.5u    }
R_U11_R9         U11_N220353 U11_N220347  1  
V_U11_V1         U11_N221204 0 2
X_U11_S1    U11_SHUT 0 SS_TR 0 SoftStart_U11_S1 
G_U11_ABMII1         U11_N221204 SS_TR VALUE { V(U11_N220353)*2.5u    }
X_U11_S2    U11_SHUT 0 U11_SS_INT 0 SoftStart_U11_S2 
D_U11_D1         SS_TR U11_N221204 D_D1 
G_U11_ABMII3         U11_N16637566 U11_SS_REF VALUE { V(U11_N220353)*2.5u    }
D_U11_U10         U11_SS_INT U11_N233615 D_D1
X_U11_S3    U11_SHUT 0 U11_SS_REF 0 SoftStart_U11_S3 
V_U11_V3         U11_N16637566 0 2
E_U11_ABM1         U11_N220347 0 VALUE { IF(V(SDWN_N) < 0.5,0,1)    }
D_U11_D2         U11_SS_REF U11_N16637566 D_D1 
C_U11_C5         INT_VREF 0  1n  
C_U11_C7         U11_SS_INT 0  535.71p IC={{SS_1}*0.7} 
E_U11_ABM3         U11_SS_FINAL 0 VALUE { IF( V(U11_SS_REF) < V(SS_TR),
+  V(U11_SS_INT), V(SS_TR))    }
E_U6_ABM2         U6_N23765 0 VALUE { IF(V(MODE_LOGIC) > 0.5, -1.5V,15m)    }
X_U6_U12         U6_N23765 U6_N23887 U6_N14289 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_U14         U6_N15145 DRVH_PRE PAUSE N20512 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U6_U13         DRVL_PRE U6_N14289 U6_N15145 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U6_U19         U6_N69292 DRVL_PRE D_D1
R_U6_R13         DRVL_PRE U6_N69292  72  
E_U6_ABM4         U6_N23887 0 VALUE { IF( V(U6_N69292) > 0.5, V(ISENSE_LS), 10)
+     }
C_U6_C13         0 U6_N69292  1n  
R_R7         0 GND  1m  
V_U5_V2         U5_N16802246 0 3.6
X_U5_U631         LSD_ON_TOFF U5_N16783222 CLIMIT_LS N16877122
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U633         EN_UVLO_N U5_N16794361 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U5_ABMII1         0 U5_N16794157 VALUE { V(U5_N16794135)    }
X_U5_U613         U5_N16794361 U5_H_END U5_N16794305 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U617         CLIMIT_HS U5_N16794135 U5_N16794167 MONOPOS_PS PARAMS: PW=10n
X_U5_U612         U5_N16794157 U5_N16794185 U5_N16794170 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U5_U636         U5_N16798288 U5_N16796093 U5_N16796229 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U623         U5_N16794389 HICCUP U5_N16796093 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U3         ISENSE_HS U5_N16802246 U5_N16860337 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U5_R7         0 U5_N16794167  1e8  
X_U5_U622         HICCUP U5_N16794389 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=1u
R_U5_R13         DRVL_PRE U5_N16873622  72  
D_U5_U18         U5_N16794426 HICCUP D_D1
R_U5_R14         U5_N16798286 U5_N16798288  1  
D_U5_D11         U5_N16794157 U5_N16794200 D_D1 
V_U5_V6         U5_N16798286 0 1
C_U5_C9         0 U5_N16860343  1n  
R_U5_R12         HICCUP U5_N16794426  1.152MEG  
R_U5_R3         U5_HICCUP_START U5_N16794170  1  
X_U5_U632         U5_N16875383 U5_N16783222 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R9         U5_N16860337 U5_N16860343  86  
X_U5_U625         U5_N16794426 U5_N16794482 U5_H_END AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U5_U19         U5_N16873622 DRVL_PRE D_D1
V_U5_V4         U5_N16794200 0 5.15
X_U5_U1         U5_N16783114 U5_N16783160 U5_N16875383 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U5_U16         U5_N16860343 CLIMIT_HS BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U5_S4    CLIMIT_HS 0 U5_N16798288 0 Enable_U5_S4 
V_U5_V5         U5_N16794185 0 5.125
C_U5_C12         0 U5_N16794426  1n  
C_U5_C13         0 U5_N16873622  1n  
D_U5_U14         U5_N16860343 U5_N16860337 D_D1
X_U5_U30         U5_HICCUP_START U5_N16794305 HICCUP N16794309
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U624         U5_N16794426 U5_N16794482 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=20n
C_U5_C14         0 U5_N16798288  7.215u  
X_U5_S3    U5_N16796229 0 U5_N16794157 0 Enable_U5_S3 
C_U5_C3         0 U5_N16794157  1u IC=0 
V_U5_V3         U5_N16783160 0 3.6
C_U5_C4         0 U5_HICCUP_START  1n  
E_U5_ABM4         U5_N16783114 0 VALUE { IF( V(U5_N16873622) > 0.5,
+  V(ISENSE_LS), 10)    }
X_U8_U15         N00130 U8_N06118 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U799         PAUSE SDWN 0 HS_ON_TON U8_LS_RST OR4_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U13         U8_N05662 U8_N05804 HS_ON_TON N05814 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U18         U8_TON_EXPIRED U8_N05732 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U38         U8_N060242 U8_N06242 LSD_ON_TOFF N06248 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U816         SDWN LSD_ON_TOFF U8_N05846 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U831         U8_N05676 U8_N05732 SDWN_N U8_N05742 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U808         U8_HSD_ON_AFTERTON HS_ON_TON HS_ON OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U824         LSD_ON_TOFF U8_LS_ON_AFTER_TOFF LS_ON OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U827         U8_HSD_ON_AFTERTON U8_N06118 U8_N06056 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U829         PAUSE U8_LS_ON_AFTER_TOFF SDWN U8_N06242 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U825         LSD_ON_TOFF U8_N06146 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5n
X_U8_U9         HS_ON_TON TON U8_TON_EXPIRED N05504 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U17         U8_N05742 U8_N05846 U8_HSD_ON_AFTERTON U8_HSD_ON_AFTERTON_N
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U817         SDWN_N U8_N06146 U8_N06100 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U812         U8_N06100 U8_N06272 U8_N06252 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U19         CLIMIT_LS U8_N06272 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U830         LSD_ON_TOFF U8_HSD_ON_AFTERTON SDWN U8_N05804 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U39         U8_N06252 U8_LS_RST U8_LS_ON_AFTER_TOFF U8_LS_ON_AFTER_TOFF_N
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U8_V1         U8_SET1 0 1
X_U8_U806         U8_N06056 CLIMIT_HS U8_N06062 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U826         HS_ON_TON U8_N05676 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5n
X_U8_U818         N00130 SDWN_N U8_N05662 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U828         U8_N06062 SDWN_N U8_N060242 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U611         SDWN U10_N16767727 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U10_V7         U10_N167687723 0 0.028
X_U10_S1    U10_N22863 0 PG U10_N00157 PG_SGND_U10_S1 
X_U10_U16         U10_N16770347 U10_N16770458 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U10_V8         U10_N16768796 0 0.672
X_U10_U616         U10_N16770458 U10_N16767727 U10_N22863 NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U10_R9         U10_N16770337 U10_N16770347  2.886k  
C_U10_C9         0 U10_N16770347  1n  
V_U10_V9         U10_N00157 0 0.07
X_U10_U699         FB U10_N16768796 U10_N167687723 U10_N16770337
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U7_C77         U7_N16779307 0  1n  
X_U7_U9         U7_N16784527 U7_N33952 d_d1special PARAMS:
C_U7_C79         0 SW  0.3p  
E_U7_ABM171         U7_N16779393 0 VALUE { {IF(V(HS_ON) > 0.5,0,1)}    }
C_U7_C78         U7_N16779272 0  1n  
E_U7_ABM3         U7_N16772715 0 VALUE { 1m*((-207.66/(V(VIN)+0.86))+891.410)  
+   }
X_U7_H1    VIN U7_N33952 ISENSE_HS 0 Driver_U7_H1 
R_U7_R144         U7_N16779393 U7_N16779272  2.88  
E_U7_ABM170         U7_N16779309 0 VALUE { {IF(V(LS_ON) > 0.5,0,1)}    }
X_U7_S3    U7_PMOS_CTRL 0 U7_N33952 SW Driver_U7_S3 
X_U7_S4    U7_NMOS_CTRL 0 SW U7_N40434 Driver_U7_S4 
X_U7_U8         0 U7_N16777483 DRVL_PRE U7_NMOS_CTRL MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U7_R143         U7_N16779309 U7_N16779307  11.52  
E_U7_ABM4         U7_N16777697 0 VALUE { 1m*((-230.505/(V(VIN)
+  +0.1964))+869.93)    }
R_U7_R5         U7_N16772715 U7_N16777483  1  
V_U7_V2         SW U7_N16784527 545m
R_U7_R4         U7_N16777697 U7_N16777485  1  
X_U7_U3         LS_ON U7_N16779272 DRVL_PRE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U2         HS_ON U7_N16779307 DRVH_PRE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U7         0 U7_N16777485 DRVH_PRE U7_PMOS_CTRL MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U7_V1         U7_N16784193 SW 545m
X_U7_U6         U7_N40434 U7_N16784193 d_d1special PARAMS:
C_U7_C2         0 U7_N16777485  1n  
C_U7_C3         0 U7_N16777483  1n  
X_U7_H2    U7_N40434 0 0 ISENSE_LS Driver_U7_H2 
R_R4         0 EN  160MEG  
C_U4_C2         0 MODE_LOGIC  1n  
D_U4_D1         EN_LOGIC U4_N97237 D_D1 
R_U4_R2         U4_N15867 MODE_LOGIC  1  
C_U4_C11         0 EN_LOGIC  1n  
R_U4_R11         U4_N97237 EN_LOGIC  123k  
X_U4_U32         U4_UVLO_OUT EN_LOGIC U4_N112161 EN_UVLO_N AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U4_V4         U4_N99602 0 0.8
X_U4_U699         MODE U4_N100004 U4_N998573 U4_N15867 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U700         VIN U4_N100537 U4_N1003493 U4_UVLO_OUT COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U4_V3         U4_N112161 0  
+PULSE 1 1 1u 10n 10n 1000 2000
V_U4_V5         U4_N994833 0 0.1
X_U4_U33         EN_UVLO_N U4_N112279 SDWN_N AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U4_V6         U4_N100004 0 0.9
X_U4_U31         HICCUP U4_N112279 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U4_V7         U4_N998573 0 0.3
X_U4_U698         EN U4_N99602 U4_N994833 U4_N97237 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U4_V8         U4_N100537 0 2.9
V_U4_V9         U4_N1003493 0 2.6
X_U1_U7         U1_INNER_FB U1_N16792473 U1_N16822419 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_S2    HS_ON 0 U1_N147247 U1_N147163 ErrorAmp_U1_S2 
G_U1_ABM3I2         U1_N147365 U1_N147247 VALUE { IF(V(HS_ON) > 0.5, IF(
+  V(MODE) > 0.5, 1.2847u,  
+ V(VIN)/2.410e6), 0)   }
X_U1_S4    U1_SOFT_CLAMP 0 U1_INNER_FB U1_N378871 ErrorAmp_U1_S4 
D_U1_U1         U1_N147247 U1_N147365 D_D1
R_U1_R11         U1_INNER_REF 0  18G  
X_U1_S6    U1_HARD_CLAMP 0 U1_INNER_FB U1_N16781007 ErrorAmp_U1_S6 
X_U1_U2         U1_INNER_REF U1_INNER_FB U1_N264687 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U1_CC         U1_N147163 U1_INNER_REF  20p  
R_U1_R5         U1_N16789589 U1_N16784790  1  
G_U1_ABMII3         U1_INNER_REF 0 VALUE { IF(V(P100) > 0.5,125n,0)    }
R_U1_R13         U1_N148405 U1_N273241  1  
X_U1_U620         SDWN_N U1_N388595 U1_REF_HIGHER AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U8         PAUSE P100 U1_HARD_CLAMP OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U10         PAUSE U1_FB_REF_DIVERGE U1_SOFT_CLAMP OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U1_GAIN2         U1_N16869042 0 VALUE {1 * V(HS_ON)}
R_U1_R6         U1_N16792435 U1_N16792473  1  
C_U1_C10         FB VOS  15p  
R_U1_R21         U1_N147079 SW  1500k  
D_U1_U19         U1_N16869044 U1_N16869042 D_D1
E_U1_GAIN1         U1_INNER_FB 0 VALUE {1 * V(U1_N147091)}
C_U1_C7         0 U1_N148405  1n  
C_U1_C9         0 U1_N16869044  100p  
X_U1_U13         U1_REF_HIGHER U1_FB_HIGHER U1_FB_REF_DIVERGE OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U26         U1_N16869044 P100 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
D_U1_U9         0 U1_INNER_REF D_D1
X_U1_U11         U1_N264687 U1_N265822 PAUSE N00130 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U5         U1_INNER_REF U1_N16784790 U1_N388595 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U1_R1         U1_N147091 U1_N147079  1850k  
R_U1_R7         U1_INNER_REF U1_N378871  600k  
R_U1_R22         0 U1_N147079  300k  
X_U1_U621         SDWN_N U1_N16822419 U1_FB_HIGHER AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_R12         U1_INNER_REF U1_N16781007  50k  
C_U1_C1         VOS U1_N147091  5p  
E_U1_ABM10         U1_INNER_REF_CLAMP 0 VALUE { MIN(V(VIN),5)    }
E_U1_ABM11         U1_N16789589 0 VALUE { V(U1_INNER_FB)+0.083 +  
+ (V(U1_REF_HIGHER)*-0.06)   }
X_U1_S3    SDWN_N 0 U1_INNER_FB U1_INNER_REF ErrorAmp_U1_S3 
G_U1_ABM3I1         0 U1_INNER_REF VALUE { IF((V(SDWN_N) < 0.5) |  
+ (V(CLIMIT_HS) > 0.5),0,  
+ V(U1_N148405))  }
E_U1_ABM12         U1_N16792435 0 VALUE { V(U1_INNER_REF)+0.086 +  
+ (V(U1_FB_HIGHER)*-0.06)   }
C_U1_C8         0 U1_N16792473  1n  
X_U1_U12         U1_N264687 U1_N265822 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
C_U1_C6         0 U1_N16784790  1n  
R_U1_R14         U1_N16869042 U1_N16869044  144k  
D_U1_U6         U1_INNER_REF U1_INNER_REF_CLAMP D_D1
R_U1_R20         0 U1_N265822  50  
V_U1_V1         U1_N147365 0 32m
R_U1_Rhyst         0 U1_N147163  4k  
E_U1_ABM4         U1_N273241 0 VALUE { LIMIT(((V(INT_VREF) -V(FB))*6.595u),  
+ 500n,-500n)   }
.IC         V(U1_INNER_REF )={{SS_1}*{VOUT_1}/6}
.ENDS TPS62147_TRANS
*$
.subckt Minton_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=1G Ron=1m Voff=0.9 Von=0.3
.ends Minton_U2_S2
*$
.subckt Minton_U2_S3 1 2 3 4  
S_U2_S3         3 4 1 2 _U2_S3
RS_U2_S3         1 2 1G
.MODEL         _U2_S3 VSWITCH Roff=1G Ron=1m Voff=0.3 Von=0.9
.ends Minton_U2_S3
*$
.subckt Minton_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends Minton_U2_S1
*$
.subckt SoftStart_U11_S1 1 2 3 4  
S_U11_S1         3 4 1 2 _U11_S1
RS_U11_S1         1 2 1G
.MODEL         _U11_S1 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.8
.ends SoftStart_U11_S1
*$
.subckt SoftStart_U11_S2 1 2 3 4  
S_U11_S2         3 4 1 2 _U11_S2
RS_U11_S2         1 2 1G
.MODEL         _U11_S2 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.8
.ends SoftStart_U11_S2
*$
.subckt SoftStart_U11_S3 1 2 3 4  
S_U11_S3         3 4 1 2 _U11_S3
RS_U11_S3         1 2 1G
.MODEL         _U11_S3 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.8
.ends SoftStart_U11_S3
*$
.subckt Enable_U5_S4 1 2 3 4  
S_U5_S4         3 4 1 2 _U5_S4
RS_U5_S4         1 2 1G
.MODEL         _U5_S4 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.75
.ends Enable_U5_S4
*$
.subckt Enable_U5_S3 1 2 3 4  
S_U5_S3         3 4 1 2 _U5_S3
RS_U5_S3         1 2 1G
.MODEL         _U5_S3 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.75
.ends Enable_U5_S3
*$
.subckt PG_SGND_U10_S1 1 2 3 4  
S_U10_S1         3 4 1 2 _U10_S1
RS_U10_S1         1 2 1G
.MODEL         _U10_S1 VSWITCH Roff=1000e6 Ron=150 Voff=0.2V Von=0.8
.ends PG_SGND_U10_S1
*$
.subckt Driver_U7_H1 1 2 3 4  
H_U7_H1         3 4 VH_U7_H1 1
VH_U7_H1         1 2 0V
.ends Driver_U7_H1
*$
.subckt Driver_U7_S3 1 2 3 4  
S_U7_S3         3 4 1 2 _U7_S3
RS_U7_S3         1 2 1G
.MODEL         _U7_S3 VSWITCH Roff=10e6 Ron=10m Voff=0 Von=1
.ends Driver_U7_S3
*$
.subckt Driver_U7_S4 1 2 3 4  
S_U7_S4         3 4 1 2 _U7_S4
RS_U7_S4         1 2 1G
.MODEL         _U7_S4 VSWITCH Roff=10e6 Ron=10m Voff=0 Von=1
.ends Driver_U7_S4
*$
.subckt Driver_U7_H2 1 2 3 4  
H_U7_H2         3 4 VH_U7_H2 1
VH_U7_H2         1 2 0V
.ends Driver_U7_H2
*$
.subckt ErrorAmp_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S2
*$
.subckt ErrorAmp_U1_S4 1 2 3 4  
S_U1_S4         3 4 1 2 _U1_S4
RS_U1_S4         1 2 1G
.MODEL         _U1_S4 VSWITCH Roff=100e6 Ron=1 Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S4
*$
.subckt ErrorAmp_U1_S6 1 2 3 4  
S_U1_S6         3 4 1 2 _U1_S6
RS_U1_S6         1 2 1G
.MODEL         _U1_S6 VSWITCH Roff=100e6 Ron=1 Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S6
*$
.subckt ErrorAmp_U1_S3 1 2 3 4  
S_U1_S3         3 4 1 2 _U1_S3
RS_U1_S3         1 2 1G
.MODEL         _U1_S3 VSWITCH Roff=1 Ron=10G Voff=0.2V Von=0.9V
.ends ErrorAmp_U1_S3
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
*$
.subckt d_d1special 1 2
d1 1 2 dd1spec
.model dd1spec d
+ is=1e-015
+ tt=1e-011
+ rs=0.8
+ n=0.1
.ends d_d1special
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT MONOPOS_PS in Q Qn PARAMS: PW=1u 
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)>0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)>0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 1, 0)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(IN)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONOPOS_PS
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT LDCR 1 2 PARAMS: L=1u DCR=20m
L1 1 INT1 {L}
R1 INT1 2 {DCR}
.ENDS LDCR
*$
.SUBCKT CESR 1 2 PARAMS: C=10u ESR=2m ESL=1n IC=0
C1 1 INT1 {C} IC={IC}
R1 INT1 INT2 {ESR}
L1 INT2 2 {ESL}
.ENDS CESR
*$