

================================================================
== Vitis HLS Report for 'decoder'
================================================================
* Date:           Sat Nov  9 22:01:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.197 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 36 27 31 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 35 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 40 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 35 
40 --> 41 
41 --> 42 44 
42 --> 43 
43 --> 45 
44 --> 43 
45 --> 46 48 
46 --> 47 
47 --> 
48 --> 47 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%num2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num2"   --->   Operation 49 'read' 'num2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%num1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num1"   --->   Operation 50 'read' 'num1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%result_V_29_loc = alloca i64 1"   --->   Operation 51 'alloca' 'result_V_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%result_V_28_loc = alloca i64 1"   --->   Operation 52 'alloca' 'result_V_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%result_V_26_loc = alloca i64 1"   --->   Operation 53 'alloca' 'result_V_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%result_V_25_loc = alloca i64 1"   --->   Operation 54 'alloca' 'result_V_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%carry_V_1_loc = alloca i64 1"   --->   Operation 55 'alloca' 'carry_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sum_V_2_loc = alloca i64 1"   --->   Operation 56 'alloca' 'sum_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mant1_final_V_8_loc = alloca i64 1"   --->   Operation 57 'alloca' 'mant1_final_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mant2_final_V_8_loc = alloca i64 1"   --->   Operation 58 'alloca' 'mant2_final_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mant1_final_V_7_loc = alloca i64 1"   --->   Operation 59 'alloca' 'mant1_final_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mant2_final_V_7_loc = alloca i64 1"   --->   Operation 60 'alloca' 'mant2_final_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mant1_new_new_V_1_loc = alloca i64 1"   --->   Operation 61 'alloca' 'mant1_new_new_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mant1_final_V_loc = alloca i64 1"   --->   Operation 62 'alloca' 'mant1_final_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mant2_final_V_loc = alloca i64 1"   --->   Operation 63 'alloca' 'mant2_final_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mant2_new_new_V_1_loc = alloca i64 1"   --->   Operation 64 'alloca' 'mant2_new_new_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mant1_new_V_1_loc = alloca i64 1"   --->   Operation 65 'alloca' 'mant1_new_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mant2_new_V_1_loc = alloca i64 1"   --->   Operation 66 'alloca' 'mant2_new_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%exponent2_loc = alloca i64 1"   --->   Operation 67 'alloca' 'exponent2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%exponent1_loc = alloca i64 1"   --->   Operation 68 'alloca' 'exponent1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%in_2_loc = alloca i64 1"   --->   Operation 69 'alloca' 'in_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%cnt2_loc = alloca i64 1"   --->   Operation 70 'alloca' 'cnt2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%in_1_loc = alloca i64 1"   --->   Operation 71 'alloca' 'in_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%cnt1_loc = alloca i64 1"   --->   Operation 72 'alloca' 'cnt1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty = trunc i32 %num2_read"   --->   Operation 73 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%empty_51 = trunc i32 %num1_read"   --->   Operation 74 'trunc' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num1_read, i32 30"   --->   Operation 75 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (5.38ns)   --->   "%targetBlock = call i1 @decoder_Pipeline_decoder_label0, i31 %empty_51, i1 %p_Result_s, i5 %cnt1_loc, i6 %in_1_loc"   --->   Operation 76 'call' 'targetBlock' <Predicate = true> <Delay = 5.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num2_read, i32 30"   --->   Operation 77 'bitselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (5.38ns)   --->   "%targetBlock8 = call i1 @decoder_Pipeline_decoder_label1, i31 %empty, i1 %p_Result_55, i5 %cnt2_loc, i6 %in_2_loc"   --->   Operation 78 'call' 'targetBlock8' <Predicate = true> <Delay = 5.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.38>
ST_2 : Operation 79 [1/2] (5.38ns)   --->   "%targetBlock = call i1 @decoder_Pipeline_decoder_label0, i31 %empty_51, i1 %p_Result_s, i5 %cnt1_loc, i6 %in_1_loc"   --->   Operation 79 'call' 'targetBlock' <Predicate = true> <Delay = 5.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 80 [1/2] (5.38ns)   --->   "%targetBlock8 = call i1 @decoder_Pipeline_decoder_label1, i31 %empty, i1 %p_Result_55, i5 %cnt2_loc, i6 %in_2_loc"   --->   Operation 80 'call' 'targetBlock8' <Predicate = true> <Delay = 5.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%cnt1_loc_load = load i5 %cnt1_loc"   --->   Operation 81 'load' 'cnt1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%in_1_loc_load = load i6 %in_1_loc"   --->   Operation 82 'load' 'in_1_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.66ns)   --->   "%select_ln40 = select i1 %targetBlock, i6 63, i6 %in_1_loc_load" [decoder.cpp:40]   --->   Operation 83 'select' 'select_ln40' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%cnt1_cast = zext i5 %cnt1_loc_load"   --->   Operation 84 'zext' 'cnt1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln779 = trunc i6 %select_ln40"   --->   Operation 85 'trunc' 'trunc_ln779' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.86ns)   --->   "%k1 = sub i6 0, i6 %cnt1_cast" [decoder.cpp:52]   --->   Operation 86 'sub' 'k1' <Predicate = (!p_Result_s)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.86ns)   --->   "%k1_1 = add i6 %cnt1_cast, i6 63" [decoder.cpp:54]   --->   Operation 87 'add' 'k1_1' <Predicate = (p_Result_s)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.66ns)   --->   "%k1_2 = select i1 %p_Result_s, i6 %k1_1, i6 %k1" [decoder.cpp:51]   --->   Operation 88 'select' 'k1_2' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i6 %select_ln40" [decoder.cpp:60]   --->   Operation 89 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.86ns)   --->   "%add_ln628 = add i5 %trunc_ln60, i5 30"   --->   Operation 90 'add' 'add_ln628' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i5 %add_ln628"   --->   Operation 91 'zext' 'zext_ln628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (4.08ns)   --->   "%lshr_ln628 = lshr i32 %num1_read, i32 %zext_ln628"   --->   Operation 92 'lshr' 'lshr_ln628' <Predicate = true> <Delay = 4.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%expo1_V = trunc i32 %lshr_ln628"   --->   Operation 93 'trunc' 'expo1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i6 %select_ln40" [decoder.cpp:61]   --->   Operation 94 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.86ns)   --->   "%sub_ln66 = sub i5 30, i5 %trunc_ln779" [decoder.cpp:66]   --->   Operation 95 'sub' 'sub_ln66' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.86ns)   --->   "%sub_ln628 = sub i5 2, i5 %trunc_ln61"   --->   Operation 96 'sub' 'sub_ln628' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%zext_ln628_1 = zext i5 %sub_ln628"   --->   Operation 97 'zext' 'zext_ln628_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%lshr_ln628_1 = lshr i32 4294967295, i32 %zext_ln628_1"   --->   Operation 98 'lshr' 'lshr_ln628_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%p_Result_66 = and i32 %num1_read, i32 %lshr_ln628_1"   --->   Operation 99 'and' 'p_Result_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%tmp_32 = trunc i32 %p_Result_66"   --->   Operation 100 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%zext_ln368 = zext i5 %sub_ln66"   --->   Operation 101 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%zext_ln368_1 = zext i5 %sub_ln66"   --->   Operation 102 'zext' 'zext_ln368_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%shl_ln368 = shl i28 %tmp_32, i28 %zext_ln368"   --->   Operation 103 'shl' 'shl_ln368' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%shl_ln368_1 = shl i28 268435455, i28 %zext_ln368_1"   --->   Operation 104 'shl' 'shl_ln368_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (3.98ns) (out node of the LUT)   --->   "%p_Result_67 = and i28 %shl_ln368, i28 %shl_ln368_1"   --->   Operation 105 'and' 'p_Result_67' <Predicate = true> <Delay = 3.98> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%cnt2_loc_load = load i5 %cnt2_loc"   --->   Operation 106 'load' 'cnt2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%in_2_loc_load = load i6 %in_2_loc"   --->   Operation 107 'load' 'in_2_loc_load' <Predicate = (!targetBlock8)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.66ns)   --->   "%select_ln78 = select i1 %targetBlock8, i6 63, i6 %in_2_loc_load" [decoder.cpp:78]   --->   Operation 108 'select' 'select_ln78' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%cnt2_cast = zext i5 %cnt2_loc_load"   --->   Operation 109 'zext' 'cnt2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln779_1 = trunc i6 %select_ln78"   --->   Operation 110 'trunc' 'trunc_ln779_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln628 = call void @decoder_Pipeline_decoder_label2, i2 %expo1_V, i32 %exponent1_loc, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"   --->   Operation 111 'call' 'call_ln628' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i6 %select_ln78" [decoder.cpp:98]   --->   Operation 112 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.86ns)   --->   "%add_ln628_1 = add i5 %trunc_ln98, i5 30"   --->   Operation 113 'add' 'add_ln628_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln628_2 = zext i5 %add_ln628_1"   --->   Operation 114 'zext' 'zext_ln628_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (4.08ns)   --->   "%lshr_ln628_2 = lshr i32 %num2_read, i32 %zext_ln628_2"   --->   Operation 115 'lshr' 'lshr_ln628_2' <Predicate = true> <Delay = 4.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%expo2_V = trunc i32 %lshr_ln628_2"   --->   Operation 116 'trunc' 'expo2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i6 %select_ln78" [decoder.cpp:99]   --->   Operation 117 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.86ns)   --->   "%sub_ln628_1 = sub i5 2, i5 %trunc_ln99"   --->   Operation 118 'sub' 'sub_ln628_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%zext_ln628_3 = zext i5 %sub_ln628_1"   --->   Operation 119 'zext' 'zext_ln628_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%lshr_ln628_3 = lshr i32 4294967295, i32 %zext_ln628_3"   --->   Operation 120 'lshr' 'lshr_ln628_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%p_Result_68 = and i32 %num2_read, i32 %lshr_ln628_3"   --->   Operation 121 'and' 'p_Result_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%tmp_33 = trunc i32 %p_Result_68"   --->   Operation 122 'trunc' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.86ns)   --->   "%sub_ln103 = sub i5 30, i5 %trunc_ln779_1" [decoder.cpp:103]   --->   Operation 123 'sub' 'sub_ln103' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%zext_ln368_2 = zext i5 %sub_ln103"   --->   Operation 124 'zext' 'zext_ln368_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%zext_ln368_3 = zext i5 %sub_ln103"   --->   Operation 125 'zext' 'zext_ln368_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%shl_ln368_2 = shl i28 %tmp_33, i28 %zext_ln368_2"   --->   Operation 126 'shl' 'shl_ln368_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%shl_ln368_3 = shl i28 268435455, i28 %zext_ln368_3"   --->   Operation 127 'shl' 'shl_ln368_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (3.98ns) (out node of the LUT)   --->   "%p_Result_69 = and i28 %shl_ln368_2, i28 %shl_ln368_3"   --->   Operation 128 'and' 'p_Result_69' <Predicate = true> <Delay = 3.98> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln368 = call void @decoder_Pipeline_decoder_label4, i28 %p_Result_67, i28 %p_Result_69, i29 %mant2_new_V_1_loc, i29 %mant1_new_V_1_loc"   --->   Operation 129 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 130 [1/1] (1.86ns)   --->   "%k2_3 = add i6 %cnt2_cast, i6 63" [decoder.cpp:92]   --->   Operation 130 'add' 'k2_3' <Predicate = (p_Result_55)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (1.86ns)   --->   "%k2 = sub i6 0, i6 %cnt2_cast" [decoder.cpp:90]   --->   Operation 131 'sub' 'k2' <Predicate = (!p_Result_55)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.66ns)   --->   "%k2_4 = select i1 %p_Result_55, i6 %k2_3, i6 %k2" [decoder.cpp:89]   --->   Operation 132 'select' 'k2_4' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.02>
ST_4 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln628 = call void @decoder_Pipeline_decoder_label2, i2 %expo1_V, i32 %exponent1_loc, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"   --->   Operation 133 'call' 'call_ln628' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln368 = call void @decoder_Pipeline_decoder_label4, i28 %p_Result_67, i28 %p_Result_69, i29 %mant2_new_V_1_loc, i29 %mant1_new_V_1_loc"   --->   Operation 134 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i6 %k1_2" [decoder.cpp:125]   --->   Operation 135 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [6/6] (6.02ns)   --->   "%conv6 = sitodp i32 %sext_ln125" [decoder.cpp:125]   --->   Operation 136 'sitodp' 'conv6' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i6 %k2_4" [decoder.cpp:126]   --->   Operation 137 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [6/6] (6.02ns)   --->   "%conv7 = sitodp i32 %sext_ln126" [decoder.cpp:126]   --->   Operation 138 'sitodp' 'conv7' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln628 = call void @decoder_Pipeline_decoder_label3, i2 %expo2_V, i32 %exponent2_loc, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"   --->   Operation 139 'call' 'call_ln628' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [5/6] (6.02ns)   --->   "%conv6 = sitodp i32 %sext_ln125" [decoder.cpp:125]   --->   Operation 140 'sitodp' 'conv6' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 141 [5/6] (6.02ns)   --->   "%conv7 = sitodp i32 %sext_ln126" [decoder.cpp:126]   --->   Operation 141 'sitodp' 'conv7' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.02>
ST_6 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln628 = call void @decoder_Pipeline_decoder_label3, i2 %expo2_V, i32 %exponent2_loc, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"   --->   Operation 142 'call' 'call_ln628' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 143 [4/6] (6.02ns)   --->   "%conv6 = sitodp i32 %sext_ln125" [decoder.cpp:125]   --->   Operation 143 'sitodp' 'conv6' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 144 [4/6] (6.02ns)   --->   "%conv7 = sitodp i32 %sext_ln126" [decoder.cpp:126]   --->   Operation 144 'sitodp' 'conv7' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.02>
ST_7 : Operation 145 [3/6] (6.02ns)   --->   "%conv6 = sitodp i32 %sext_ln125" [decoder.cpp:125]   --->   Operation 145 'sitodp' 'conv6' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 146 [3/6] (6.02ns)   --->   "%conv7 = sitodp i32 %sext_ln126" [decoder.cpp:126]   --->   Operation 146 'sitodp' 'conv7' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.02>
ST_8 : Operation 147 [2/6] (6.02ns)   --->   "%conv6 = sitodp i32 %sext_ln125" [decoder.cpp:125]   --->   Operation 147 'sitodp' 'conv6' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 148 [2/6] (6.02ns)   --->   "%conv7 = sitodp i32 %sext_ln126" [decoder.cpp:126]   --->   Operation 148 'sitodp' 'conv7' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.02>
ST_9 : Operation 149 [1/6] (6.02ns)   --->   "%conv6 = sitodp i32 %sext_ln125" [decoder.cpp:125]   --->   Operation 149 'sitodp' 'conv6' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 150 [1/6] (6.02ns)   --->   "%conv7 = sitodp i32 %sext_ln126" [decoder.cpp:126]   --->   Operation 150 'sitodp' 'conv7' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.82>
ST_10 : Operation 151 [7/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 151 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [7/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 152 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.82>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%exponent1_loc_load = load i32 %exponent1_loc"   --->   Operation 153 'load' 'exponent1_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%exponent2_loc_load = load i32 %exponent2_loc"   --->   Operation 154 'load' 'exponent2_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [6/6] (6.02ns)   --->   "%conv8 = sitodp i32 %exponent1_loc_load" [decoder.cpp:125]   --->   Operation 155 'sitodp' 'conv8' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 156 [6/6] (6.02ns)   --->   "%conv9 = sitodp i32 %exponent2_loc_load" [decoder.cpp:126]   --->   Operation 156 'sitodp' 'conv9' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 157 [6/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 157 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [6/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 158 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.82>
ST_12 : Operation 159 [5/6] (6.02ns)   --->   "%conv8 = sitodp i32 %exponent1_loc_load" [decoder.cpp:125]   --->   Operation 159 'sitodp' 'conv8' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 160 [5/6] (6.02ns)   --->   "%conv9 = sitodp i32 %exponent2_loc_load" [decoder.cpp:126]   --->   Operation 160 'sitodp' 'conv9' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 161 [5/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 161 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [5/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 162 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.82>
ST_13 : Operation 163 [4/6] (6.02ns)   --->   "%conv8 = sitodp i32 %exponent1_loc_load" [decoder.cpp:125]   --->   Operation 163 'sitodp' 'conv8' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 164 [4/6] (6.02ns)   --->   "%conv9 = sitodp i32 %exponent2_loc_load" [decoder.cpp:126]   --->   Operation 164 'sitodp' 'conv9' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 165 [4/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 165 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [4/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 166 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.82>
ST_14 : Operation 167 [3/6] (6.02ns)   --->   "%conv8 = sitodp i32 %exponent1_loc_load" [decoder.cpp:125]   --->   Operation 167 'sitodp' 'conv8' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 168 [3/6] (6.02ns)   --->   "%conv9 = sitodp i32 %exponent2_loc_load" [decoder.cpp:126]   --->   Operation 168 'sitodp' 'conv9' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 169 [3/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 169 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [3/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 170 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.82>
ST_15 : Operation 171 [2/6] (6.02ns)   --->   "%conv8 = sitodp i32 %exponent1_loc_load" [decoder.cpp:125]   --->   Operation 171 'sitodp' 'conv8' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 172 [2/6] (6.02ns)   --->   "%conv9 = sitodp i32 %exponent2_loc_load" [decoder.cpp:126]   --->   Operation 172 'sitodp' 'conv9' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 173 [2/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 173 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [2/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 174 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.82>
ST_16 : Operation 175 [1/6] (6.02ns)   --->   "%conv8 = sitodp i32 %exponent1_loc_load" [decoder.cpp:125]   --->   Operation 175 'sitodp' 'conv8' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 176 [1/6] (6.02ns)   --->   "%conv9 = sitodp i32 %exponent2_loc_load" [decoder.cpp:126]   --->   Operation 176 'sitodp' 'conv9' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 177 [1/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 177 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 178 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.65>
ST_17 : Operation 179 [8/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 179 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [8/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 180 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.65>
ST_18 : Operation 181 [7/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 181 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [7/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 182 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.65>
ST_19 : Operation 183 [6/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 183 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 184 [6/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 184 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.65>
ST_20 : Operation 185 [5/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 185 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 186 [5/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 186 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.65>
ST_21 : Operation 187 [4/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 187 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [4/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 188 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.65>
ST_22 : Operation 189 [3/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 189 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 190 [3/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 190 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.65>
ST_23 : Operation 191 [2/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 191 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [2/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 192 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.65>
ST_24 : Operation 193 [1/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 193 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 194 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.09>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 195 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 196 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 197 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_71 = trunc i64 %data_V"   --->   Operation 198 'trunc' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_71, i1 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 199 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 200 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 201 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (2.12ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 202 'add' 'add_ln515' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 203 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (2.12ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %xs_exp_V"   --->   Operation 204 'sub' 'sub_ln1512' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 205 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.68ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %add_ln515"   --->   Operation 206 'select' 'ush' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 207 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 208 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 209 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_22 = shl i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 210 'shl' 'r_V_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 211 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 212 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_22, i32 53, i32 84"   --->   Operation 213 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 214 [1/1] (4.28ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_s"   --->   Operation 214 'select' 'val' <Predicate = true> <Delay = 4.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 215 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 216 'bitselect' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 217 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_73 = trunc i64 %data_V_1"   --->   Operation 218 'trunc' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_73, i1 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 219 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 220 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln515_1 = zext i11 %xs_exp_V_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 221 'zext' 'zext_ln515_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (2.12ns)   --->   "%add_ln515_1 = add i12 %zext_ln515_1, i12 3073" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 222 'add' 'add_ln515_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_1, i32 11"   --->   Operation 223 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (2.12ns)   --->   "%sub_ln1512_1 = sub i11 1023, i11 %xs_exp_V_1"   --->   Operation 224 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i11 %sub_ln1512_1"   --->   Operation 225 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (0.68ns)   --->   "%ush_3 = select i1 %isNeg_2, i12 %sext_ln1512_1, i12 %add_ln515_1"   --->   Operation 226 'select' 'ush_3' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i12 %ush_3"   --->   Operation 227 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 228 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_23 = lshr i137 %zext_ln15_1, i137 %zext_ln1488_1"   --->   Operation 229 'lshr' 'r_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_24 = shl i137 %zext_ln15_1, i137 %zext_ln1488_1"   --->   Operation 230 'shl' 'r_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_23, i32 53"   --->   Operation 231 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_28"   --->   Operation 232 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_24, i32 53, i32 84"   --->   Operation 233 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (4.28ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_2, i32 %zext_ln818_1, i32 %tmp_2"   --->   Operation 234 'select' 'val_1' <Predicate = true> <Delay = 4.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%spectopmodule_ln29 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [decoder.cpp:29]   --->   Operation 236 'spectopmodule' 'spectopmodule_ln29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln29 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [decoder.cpp:29]   --->   Operation 237 'specinterface' 'specinterface_ln29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num1"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num2"   --->   Operation 240 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%mant2_new_V_1_loc_load = load i29 %mant2_new_V_1_loc"   --->   Operation 242 'load' 'mant2_new_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%mant1_new_V_1_loc_load = load i29 %mant1_new_V_1_loc"   --->   Operation 243 'load' 'mant1_new_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (2.70ns)   --->   "%result_V_5 = sub i32 0, i32 %val"   --->   Operation 244 'sub' 'result_V_5' <Predicate = (p_Result_70)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 245 [1/1] (0.79ns)   --->   "%exp1_conv = select i1 %p_Result_70, i32 %result_V_5, i32 %val" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 245 'select' 'exp1_conv' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 246 [1/1] (2.70ns)   --->   "%result_V_8 = sub i32 0, i32 %val_1"   --->   Operation 246 'sub' 'result_V_8' <Predicate = (p_Result_72)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 247 [1/1] (0.79ns)   --->   "%exp2_conv = select i1 %p_Result_72, i32 %result_V_8, i32 %val_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 247 'select' 'exp2_conv' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 248 [1/1] (2.43ns)   --->   "%icmp_ln147 = icmp_sgt  i32 %exp1_conv, i32 %exp2_conv" [decoder.cpp:147]   --->   Operation 248 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %if.else138, void %if.then106" [decoder.cpp:147]   --->   Operation 249 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (2.43ns)   --->   "%icmp_ln175 = icmp_sgt  i32 %exp2_conv, i32 %exp1_conv" [decoder.cpp:175]   --->   Operation 250 'icmp' 'icmp_ln175' <Predicate = (!icmp_ln147)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %for.inc185.preheader, void %if.then140" [decoder.cpp:175]   --->   Operation 251 'br' 'br_ln175' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_26 : Operation 252 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label9, i29 %mant1_new_V_1_loc_load, i29 %mant2_new_V_1_loc_load, i29 %mant2_final_V_8_loc, i29 %mant1_final_V_8_loc"   --->   Operation 252 'call' 'call_ln0' <Predicate = (!icmp_ln147 & !icmp_ln175)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 253 [1/1] (2.43ns)   --->   "%icmp_ln216 = icmp_sgt  i32 %exponent1_loc_load, i32 %exponent2_loc_load" [decoder.cpp:216]   --->   Operation 253 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln147 & !icmp_ln175)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.44>
ST_27 : Operation 254 [1/2] (1.44ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label9, i29 %mant1_new_V_1_loc_load, i29 %mant2_new_V_1_loc_load, i29 %mant2_final_V_8_loc, i29 %mant1_final_V_8_loc"   --->   Operation 254 'call' 'call_ln0' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>

State 29 <SV = 28> <Delay = 0.00>

State 30 <SV = 29> <Delay = 1.64>
ST_30 : Operation 255 [1/1] (0.00ns)   --->   "%mant2_final_V_8_loc_load = load i29 %mant2_final_V_8_loc"   --->   Operation 255 'load' 'mant2_final_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 256 [1/1] (0.00ns)   --->   "%mant1_final_V_8_loc_load = load i29 %mant1_final_V_8_loc"   --->   Operation 256 'load' 'mant1_final_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 257 [1/1] (0.99ns)   --->   "%exponent_arr_V_1 = select i1 %icmp_ln216, i2 %expo1_V, i2 %expo2_V" [decoder.cpp:216]   --->   Operation 257 'select' 'exponent_arr_V_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 258 [1/1] (1.64ns)   --->   "%br_ln0 = br void %decoder_label10"   --->   Operation 258 'br' 'br_ln0' <Predicate = true> <Delay = 1.64>

State 31 <SV = 26> <Delay = 6.11>
ST_31 : Operation 259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln180 = add i32 %exp1_conv, i32 28" [decoder.cpp:180]   --->   Operation 259 'add' 'add_ln180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 260 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%j_20 = sub i32 %add_ln180, i32 %exp2_conv" [decoder.cpp:180]   --->   Operation 260 'sub' 'j_20' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 261 [2/2] (1.61ns)   --->   "%call_ln180 = call void @decoder_Pipeline_decoder_label7, i32 %j_20, i29 %mant1_new_V_1_loc_load, i29 %mant1_new_new_V_1_loc" [decoder.cpp:180]   --->   Operation 261 'call' 'call_ln180' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 27> <Delay = 0.99>
ST_32 : Operation 262 [1/2] (0.99ns)   --->   "%call_ln180 = call void @decoder_Pipeline_decoder_label7, i32 %j_20, i29 %mant1_new_V_1_loc_load, i29 %mant1_new_new_V_1_loc" [decoder.cpp:180]   --->   Operation 262 'call' 'call_ln180' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 28> <Delay = 0.00>
ST_33 : Operation 263 [1/1] (0.00ns)   --->   "%mant1_new_new_V_1_loc_load = load i29 %mant1_new_new_V_1_loc"   --->   Operation 263 'load' 'mant1_new_new_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 264 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label8, i29 %mant1_new_new_V_1_loc_load, i29 %mant2_new_V_1_loc_load, i29 %mant2_final_V_7_loc, i29 %mant1_final_V_7_loc"   --->   Operation 264 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 29> <Delay = 1.44>
ST_34 : Operation 265 [1/2] (1.44ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label8, i29 %mant1_new_new_V_1_loc_load, i29 %mant2_new_V_1_loc_load, i29 %mant2_final_V_7_loc, i29 %mant1_final_V_7_loc"   --->   Operation 265 'call' 'call_ln0' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 30> <Delay = 1.64>
ST_35 : Operation 266 [1/1] (0.00ns)   --->   "%mant2_final_V_7_loc_load = load i29 %mant2_final_V_7_loc"   --->   Operation 266 'load' 'mant2_final_V_7_loc_load' <Predicate = (!icmp_ln147 & icmp_ln175)> <Delay = 0.00>
ST_35 : Operation 267 [1/1] (0.00ns)   --->   "%mant1_final_V_7_loc_load = load i29 %mant1_final_V_7_loc"   --->   Operation 267 'load' 'mant1_final_V_7_loc_load' <Predicate = (!icmp_ln147 & icmp_ln175)> <Delay = 0.00>
ST_35 : Operation 268 [1/1] (1.64ns)   --->   "%br_ln0 = br void %decoder_label10"   --->   Operation 268 'br' 'br_ln0' <Predicate = (!icmp_ln147 & icmp_ln175)> <Delay = 1.64>
ST_35 : Operation 269 [1/1] (0.00ns)   --->   "%mant2_final_V_loc_load = load i29 %mant2_final_V_loc"   --->   Operation 269 'load' 'mant2_final_V_loc_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_35 : Operation 270 [1/1] (0.00ns)   --->   "%mant1_final_V_loc_load = load i29 %mant1_final_V_loc"   --->   Operation 270 'load' 'mant1_final_V_loc_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_35 : Operation 271 [1/1] (1.64ns)   --->   "%br_ln0 = br void %decoder_label10"   --->   Operation 271 'br' 'br_ln0' <Predicate = (icmp_ln147)> <Delay = 1.64>
ST_35 : Operation 272 [1/1] (0.00ns)   --->   "%mant1_final_V = phi i29 %mant1_final_V_8_loc_load, void %for.inc185.preheader, i29 %mant1_final_V_7_loc_load, void %if.then140, i29 %mant1_final_V_loc_load, void %if.then106"   --->   Operation 272 'phi' 'mant1_final_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 273 [1/1] (0.00ns)   --->   "%mant2_final_V = phi i29 %mant2_final_V_8_loc_load, void %for.inc185.preheader, i29 %mant2_final_V_7_loc_load, void %if.then140, i29 %mant2_final_V_loc_load, void %if.then106"   --->   Operation 273 'phi' 'mant2_final_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 274 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label10, i29 %mant1_final_V, i29 %mant2_final_V, i29 %sum_V_2_loc, i1 %carry_V_1_loc"   --->   Operation 274 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 26> <Delay = 6.11>
ST_36 : Operation 275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln153 = sub i32 28, i32 %exp1_conv" [decoder.cpp:153]   --->   Operation 275 'sub' 'sub_ln153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 276 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%j = add i32 %sub_ln153, i32 %exp2_conv" [decoder.cpp:153]   --->   Operation 276 'add' 'j' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 277 [2/2] (1.61ns)   --->   "%call_ln153 = call void @decoder_Pipeline_decoder_label5, i32 %j, i29 %mant2_new_V_1_loc_load, i29 %mant2_new_new_V_1_loc" [decoder.cpp:153]   --->   Operation 277 'call' 'call_ln153' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 27> <Delay = 0.99>
ST_37 : Operation 278 [1/2] (0.99ns)   --->   "%call_ln153 = call void @decoder_Pipeline_decoder_label5, i32 %j, i29 %mant2_new_V_1_loc_load, i29 %mant2_new_new_V_1_loc" [decoder.cpp:153]   --->   Operation 278 'call' 'call_ln153' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 28> <Delay = 0.00>
ST_38 : Operation 279 [1/1] (0.00ns)   --->   "%mant2_new_new_V_1_loc_load = load i29 %mant2_new_new_V_1_loc"   --->   Operation 279 'load' 'mant2_new_new_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 280 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label6, i29 %mant1_new_V_1_loc_load, i29 %mant2_new_new_V_1_loc_load, i29 %mant2_final_V_loc, i29 %mant1_final_V_loc"   --->   Operation 280 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 29> <Delay = 1.44>
ST_39 : Operation 281 [1/2] (1.44ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label6, i29 %mant1_new_V_1_loc_load, i29 %mant2_new_new_V_1_loc_load, i29 %mant2_final_V_loc, i29 %mant1_final_V_loc"   --->   Operation 281 'call' 'call_ln0' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 31> <Delay = 1.44>
ST_40 : Operation 282 [1/1] (0.00ns)   --->   "%exponent_arr_V_2 = phi i2 %exponent_arr_V_1, void %for.inc185.preheader, i2 %expo2_V, void %if.then140, i2 %expo1_V, void %if.then106"   --->   Operation 282 'phi' 'exponent_arr_V_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 283 [1/2] (1.44ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label10, i29 %mant1_final_V, i29 %mant2_final_V, i29 %sum_V_2_loc, i1 %carry_V_1_loc"   --->   Operation 283 'call' 'call_ln0' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 32> <Delay = 4.07>
ST_41 : Operation 284 [1/1] (0.00ns)   --->   "%sum_V_2_loc_load = load i29 %sum_V_2_loc"   --->   Operation 284 'load' 'sum_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 285 [1/1] (0.00ns)   --->   "%carry_V_1_loc_load = load i1 %carry_V_1_loc"   --->   Operation 285 'load' 'carry_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 286 [1/1] (1.45ns)   --->   "%icmp_ln255 = icmp_sgt  i6 %k1_2, i6 %k2_4" [C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:255]   --->   Operation 286 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 287 [1/1] (0.66ns)   --->   "%k_final = select i1 %icmp_ln255, i6 %k1_2, i6 %k2_4" [C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:255]   --->   Operation 287 'select' 'k_final' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i6 %k_final" [decoder.cpp:256]   --->   Operation 288 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_final, i32 5" [decoder.cpp:276]   --->   Operation 289 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %tmp_29, void %if.else238, void %decoder_label11" [decoder.cpp:276]   --->   Operation 290 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 291 [1/1] (1.94ns)   --->   "%k_final_1 = add i6 %k_final, i6 1" [decoder.cpp:281]   --->   Operation 291 'add' 'k_final_1' <Predicate = (!tmp_29)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln256_1 = trunc i6 %k_final_1" [decoder.cpp:256]   --->   Operation 292 'trunc' 'trunc_ln256_1' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_41 : Operation 293 [2/2] (0.00ns)   --->   "%call_ln256 = call void @decoder_Pipeline_decoder_label12, i5 %trunc_ln256_1, i32 %result_V_26_loc" [decoder.cpp:256]   --->   Operation 293 'call' 'call_ln256' <Predicate = (!tmp_29)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 294 [1/1] (1.86ns)   --->   "%sub228 = sub i5 0, i5 %trunc_ln256" [decoder.cpp:256]   --->   Operation 294 'sub' 'sub228' <Predicate = (tmp_29)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 295 [2/2] (0.00ns)   --->   "%call_ln256 = call void @decoder_Pipeline_decoder_label11, i5 %sub228, i32 %result_V_25_loc" [decoder.cpp:256]   --->   Operation 295 'call' 'call_ln256' <Predicate = (tmp_29)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 33> <Delay = 1.44>
ST_42 : Operation 296 [1/2] (1.44ns)   --->   "%call_ln256 = call void @decoder_Pipeline_decoder_label12, i5 %trunc_ln256_1, i32 %result_V_26_loc" [decoder.cpp:256]   --->   Operation 296 'call' 'call_ln256' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 34> <Delay = 5.50>
ST_43 : Operation 297 [1/1] (0.00ns)   --->   "%result_V_26_loc_load = load i32 %result_V_26_loc"   --->   Operation 297 'load' 'result_V_26_loc_load' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_43 : Operation 298 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end251"   --->   Operation 298 'br' 'br_ln0' <Predicate = (!tmp_29)> <Delay = 1.61>
ST_43 : Operation 299 [1/1] (0.00ns)   --->   "%result_V_25_loc_load = load i32 %result_V_25_loc"   --->   Operation 299 'load' 'result_V_25_loc_load' <Predicate = (tmp_29)> <Delay = 0.00>
ST_43 : Operation 300 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end251"   --->   Operation 300 'br' 'br_ln0' <Predicate = (tmp_29)> <Delay = 1.61>
ST_43 : Operation 301 [1/1] (0.00ns)   --->   "%k_final_2 = phi i6 %k_final_1, void %if.else238, i6 %k_final, void %decoder_label11"   --->   Operation 301 'phi' 'k_final_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 302 [1/1] (1.94ns)   --->   "%neg = sub i6 0, i6 %k_final_2" [decoder.cpp:281]   --->   Operation 302 'sub' 'neg' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 303 [1/1] (1.45ns)   --->   "%abscond = icmp_sgt  i6 %k_final_2, i6 0" [decoder.cpp:281]   --->   Operation 303 'icmp' 'abscond' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node opposite_bit_index_final)   --->   "%abs = select i1 %abscond, i6 %k_final_2, i6 %neg" [decoder.cpp:281]   --->   Operation 304 'select' 'abs' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node opposite_bit_index_final)   --->   "%sext_ln288 = sext i6 %abs" [decoder.cpp:288]   --->   Operation 305 'sext' 'sext_ln288' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 306 [1/1] (1.94ns) (out node of the LUT)   --->   "%opposite_bit_index_final = sub i7 30, i7 %sext_ln288" [decoder.cpp:288]   --->   Operation 306 'sub' 'opposite_bit_index_final' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i7 %opposite_bit_index_final" [decoder.cpp:297]   --->   Operation 307 'trunc' 'trunc_ln297' <Predicate = true> <Delay = 0.00>

State 44 <SV = 33> <Delay = 1.44>
ST_44 : Operation 308 [1/2] (1.44ns)   --->   "%call_ln256 = call void @decoder_Pipeline_decoder_label11, i5 %sub228, i32 %result_V_25_loc" [decoder.cpp:256]   --->   Operation 308 'call' 'call_ln256' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 35> <Delay = 6.03>
ST_45 : Operation 309 [1/1] (0.00ns)   --->   "%result_V = phi i32 %result_V_26_loc_load, void %if.else238, i32 %result_V_25_loc_load, void %decoder_label11"   --->   Operation 309 'phi' 'result_V' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln288_1 = sext i7 %opposite_bit_index_final" [decoder.cpp:288]   --->   Operation 310 'sext' 'sext_ln288_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V, i32 30"   --->   Operation 311 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 312 [1/1] (0.97ns)   --->   "%p_Repl2_5 = xor i1 %tmp_30, i1 1"   --->   Operation 312 'xor' 'p_Repl2_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 313 [1/1] (0.00ns)   --->   "%p_Result_74 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %result_V, i32 %sext_ln288_1, i1 %p_Repl2_5"   --->   Operation 313 'bitset' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 314 [1/1] (2.03ns)   --->   "%j_22 = add i7 %opposite_bit_index_final, i7 125" [decoder.cpp:293]   --->   Operation 314 'add' 'j_22' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 315 [1/1] (1.86ns)   --->   "%add_ln368 = add i5 %trunc_ln297, i5 30"   --->   Operation 315 'add' 'add_ln368' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln368_4 = zext i5 %add_ln368"   --->   Operation 316 'zext' 'zext_ln368_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node p_Result_75)   --->   "%shl_ln368_4 = shl i32 3, i32 %zext_ln368_4"   --->   Operation 317 'shl' 'shl_ln368_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node p_Result_75)   --->   "%xor_ln368 = xor i32 %shl_ln368_4, i32 4294967295"   --->   Operation 318 'xor' 'xor_ln368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node p_Result_75)   --->   "%and_ln368_1 = and i32 %p_Result_74, i32 %xor_ln368"   --->   Operation 319 'and' 'and_ln368_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node p_Result_75)   --->   "%zext_ln368_5 = zext i2 %exponent_arr_V_2"   --->   Operation 320 'zext' 'zext_ln368_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node p_Result_75)   --->   "%shl_ln368_5 = shl i32 %zext_ln368_5, i32 %zext_ln368_4"   --->   Operation 321 'shl' 'shl_ln368_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 322 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Result_75 = or i32 %and_ln368_1, i32 %shl_ln368_5"   --->   Operation 322 'or' 'p_Result_75' <Predicate = true> <Delay = 2.55> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %carry_V_1_loc_load, void %if.else283, void %for.cond269.preheader" [decoder.cpp:301]   --->   Operation 323 'br' 'br_ln301' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 324 [1/1] (0.00ns)   --->   "%r_V_26 = shl i29 %sum_V_2_loc_load, i29 1"   --->   Operation 324 'shl' 'r_V_26' <Predicate = (!carry_V_1_loc_load)> <Delay = 0.00>
ST_45 : Operation 325 [2/2] (1.61ns)   --->   "%call_ln368 = call void @decoder_Pipeline_decoder_label14, i32 %p_Result_75, i7 %j_22, i29 %r_V_26, i32 %result_V_29_loc"   --->   Operation 325 'call' 'call_ln368' <Predicate = (!carry_V_1_loc_load)> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 326 [2/2] (1.61ns)   --->   "%call_ln368 = call void @decoder_Pipeline_decoder_label13, i32 %p_Result_75, i7 %j_22, i29 %sum_V_2_loc_load, i32 %result_V_28_loc"   --->   Operation 326 'call' 'call_ln368' <Predicate = (carry_V_1_loc_load)> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 36> <Delay = 0.99>
ST_46 : Operation 327 [1/2] (0.99ns)   --->   "%call_ln368 = call void @decoder_Pipeline_decoder_label14, i32 %p_Result_75, i7 %j_22, i29 %r_V_26, i32 %result_V_29_loc"   --->   Operation 327 'call' 'call_ln368' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 37> <Delay = 1.61>
ST_47 : Operation 328 [1/1] (0.00ns)   --->   "%result_V_29_loc_load = load i32 %result_V_29_loc"   --->   Operation 328 'load' 'result_V_29_loc_load' <Predicate = (!carry_V_1_loc_load)> <Delay = 0.00>
ST_47 : Operation 329 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end301"   --->   Operation 329 'br' 'br_ln0' <Predicate = (!carry_V_1_loc_load)> <Delay = 1.61>
ST_47 : Operation 330 [1/1] (0.00ns)   --->   "%result_V_28_loc_load = load i32 %result_V_28_loc"   --->   Operation 330 'load' 'result_V_28_loc_load' <Predicate = (carry_V_1_loc_load)> <Delay = 0.00>
ST_47 : Operation 331 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end301"   --->   Operation 331 'br' 'br_ln0' <Predicate = (carry_V_1_loc_load)> <Delay = 1.61>
ST_47 : Operation 332 [1/1] (0.00ns)   --->   "%result_V_9 = phi i32 %result_V_29_loc_load, void %if.else283, i32 %result_V_28_loc_load, void %for.cond269.preheader"   --->   Operation 332 'phi' 'result_V_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 333 [1/1] (0.00ns)   --->   "%ret_ln319 = ret i32 %result_V_9" [decoder.cpp:319]   --->   Operation 333 'ret' 'ret_ln319' <Predicate = true> <Delay = 0.00>

State 48 <SV = 36> <Delay = 0.99>
ST_48 : Operation 334 [1/2] (0.99ns)   --->   "%call_ln368 = call void @decoder_Pipeline_decoder_label13, i32 %p_Result_75, i7 %j_22, i29 %sum_V_2_loc_load, i32 %result_V_28_loc"   --->   Operation 334 'call' 'call_ln368' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.38ns
The critical path consists of the following:
	wire read operation ('num1') on port 'num1' [7]  (0 ns)
	'call' operation ('targetBlock') to 'decoder_Pipeline_decoder_label0' [40]  (5.38 ns)

 <State 2>: 5.38ns
The critical path consists of the following:
	'call' operation ('targetBlock') to 'decoder_Pipeline_decoder_label0' [40]  (5.38 ns)

 <State 3>: 6.62ns
The critical path consists of the following:
	'load' operation ('in_1_loc_load') on local variable 'in_1_loc' [42]  (0 ns)
	'select' operation ('select_ln40', decoder.cpp:40) [43]  (0.669 ns)
	'add' operation ('add_ln628') [50]  (1.86 ns)
	'lshr' operation ('lshr_ln628') [52]  (4.09 ns)

 <State 4>: 6.02ns
The critical path consists of the following:
	'sitodp' operation ('conv6', decoder.cpp:125) [99]  (6.02 ns)

 <State 5>: 6.02ns
The critical path consists of the following:
	'sitodp' operation ('conv6', decoder.cpp:125) [99]  (6.02 ns)

 <State 6>: 6.02ns
The critical path consists of the following:
	'sitodp' operation ('conv6', decoder.cpp:125) [99]  (6.02 ns)

 <State 7>: 6.02ns
The critical path consists of the following:
	'sitodp' operation ('conv6', decoder.cpp:125) [99]  (6.02 ns)

 <State 8>: 6.02ns
The critical path consists of the following:
	'sitodp' operation ('conv6', decoder.cpp:125) [99]  (6.02 ns)

 <State 9>: 6.02ns
The critical path consists of the following:
	'sitodp' operation ('conv6', decoder.cpp:125) [99]  (6.02 ns)

 <State 10>: 6.83ns
The critical path consists of the following:
	'dmul' operation ('mul2', decoder.cpp:125) [106]  (6.83 ns)

 <State 11>: 6.83ns
The critical path consists of the following:
	'dmul' operation ('mul2', decoder.cpp:125) [106]  (6.83 ns)

 <State 12>: 6.83ns
The critical path consists of the following:
	'dmul' operation ('mul2', decoder.cpp:125) [106]  (6.83 ns)

 <State 13>: 6.83ns
The critical path consists of the following:
	'dmul' operation ('mul2', decoder.cpp:125) [106]  (6.83 ns)

 <State 14>: 6.83ns
The critical path consists of the following:
	'dmul' operation ('mul2', decoder.cpp:125) [106]  (6.83 ns)

 <State 15>: 6.83ns
The critical path consists of the following:
	'dmul' operation ('mul2', decoder.cpp:125) [106]  (6.83 ns)

 <State 16>: 6.83ns
The critical path consists of the following:
	'dmul' operation ('mul2', decoder.cpp:125) [106]  (6.83 ns)

 <State 17>: 5.65ns
The critical path consists of the following:
	'dadd' operation ('x', decoder.cpp:125) [107]  (5.65 ns)

 <State 18>: 5.65ns
The critical path consists of the following:
	'dadd' operation ('x', decoder.cpp:125) [107]  (5.65 ns)

 <State 19>: 5.65ns
The critical path consists of the following:
	'dadd' operation ('x', decoder.cpp:125) [107]  (5.65 ns)

 <State 20>: 5.65ns
The critical path consists of the following:
	'dadd' operation ('x', decoder.cpp:125) [107]  (5.65 ns)

 <State 21>: 5.65ns
The critical path consists of the following:
	'dadd' operation ('x', decoder.cpp:125) [107]  (5.65 ns)

 <State 22>: 5.65ns
The critical path consists of the following:
	'dadd' operation ('x', decoder.cpp:125) [107]  (5.65 ns)

 <State 23>: 5.65ns
The critical path consists of the following:
	'dadd' operation ('x', decoder.cpp:125) [107]  (5.65 ns)

 <State 24>: 5.65ns
The critical path consists of the following:
	'dadd' operation ('x', decoder.cpp:125) [107]  (5.65 ns)

 <State 25>: 7.09ns
The critical path consists of the following:
	'sub' operation ('sub_ln1512') [119]  (2.13 ns)
	'select' operation ('ush') [121]  (0.682 ns)
	'shl' operation ('r.V') [125]  (0 ns)
	'select' operation ('val') [129]  (4.29 ns)

 <State 26>: 6.91ns
The critical path consists of the following:
	'sub' operation ('result.V') [130]  (2.7 ns)
	'select' operation ('result.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [131]  (0.796 ns)
	'icmp' operation ('icmp_ln175', decoder.cpp:175) [157]  (2.44 ns)
	blocking operation 0.978 ns on control path)

 <State 27>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'decoder_Pipeline_decoder_label9' [160]  (1.45 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 1.64ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('mant1_final.V') with incoming values : ('mant1_final_V_8_loc_load') ('mant1_final_V_7_loc_load') ('mant1_final_V_loc_load') [185]  (1.64 ns)

 <State 31>: 6.12ns
The critical path consists of the following:
	'add' operation ('add_ln180', decoder.cpp:180) [167]  (0 ns)
	'sub' operation ('j', decoder.cpp:180) [168]  (4.5 ns)
	'call' operation ('call_ln180', decoder.cpp:180) to 'decoder_Pipeline_decoder_label7' [169]  (1.61 ns)

 <State 32>: 0.995ns
The critical path consists of the following:
	'call' operation ('call_ln180', decoder.cpp:180) to 'decoder_Pipeline_decoder_label7' [169]  (0.995 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'decoder_Pipeline_decoder_label8' [171]  (1.45 ns)

 <State 35>: 1.64ns
The critical path consists of the following:
	'load' operation ('mant1_final_V_7_loc_load') on local variable 'mant1_final_V_7_loc' [173]  (0 ns)
	multiplexor before 'phi' operation ('mant1_final.V') with incoming values : ('mant1_final_V_8_loc_load') ('mant1_final_V_7_loc_load') ('mant1_final_V_loc_load') [185]  (1.64 ns)
	'phi' operation ('mant1_final.V') with incoming values : ('mant1_final_V_8_loc_load') ('mant1_final_V_7_loc_load') ('mant1_final_V_loc_load') [185]  (0 ns)

 <State 36>: 6.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln153', decoder.cpp:153) [176]  (0 ns)
	'add' operation ('j', decoder.cpp:153) [177]  (4.5 ns)
	'call' operation ('call_ln153', decoder.cpp:153) to 'decoder_Pipeline_decoder_label5' [178]  (1.61 ns)

 <State 37>: 0.995ns
The critical path consists of the following:
	'call' operation ('call_ln153', decoder.cpp:153) to 'decoder_Pipeline_decoder_label5' [178]  (0.995 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'decoder_Pipeline_decoder_label6' [180]  (1.45 ns)

 <State 40>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'decoder_Pipeline_decoder_label10' [188]  (1.45 ns)

 <State 41>: 4.07ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln255', C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:255) [191]  (1.46 ns)
	'select' operation ('k_final', C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:255) [192]  (0.669 ns)
	'add' operation ('k_final', decoder.cpp:281) [197]  (1.95 ns)

 <State 42>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln256', decoder.cpp:256) to 'decoder_Pipeline_decoder_label12' [199]  (1.45 ns)

 <State 43>: 5.5ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_final') with incoming values : ('k_final', C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:255) ('k_final', decoder.cpp:281) [209]  (1.61 ns)
	'phi' operation ('k_final') with incoming values : ('k_final', C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:255) ('k_final', decoder.cpp:281) [209]  (0 ns)
	'sub' operation ('neg', decoder.cpp:281) [210]  (1.95 ns)
	'select' operation ('abs', decoder.cpp:281) [212]  (0 ns)
	'sub' operation ('opposite_bit_index_final', decoder.cpp:288) [214]  (1.95 ns)

 <State 44>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln256', decoder.cpp:256) to 'decoder_Pipeline_decoder_label11' [204]  (1.45 ns)

 <State 45>: 6.03ns
The critical path consists of the following:
	'add' operation ('add_ln368') [221]  (1.86 ns)
	'shl' operation ('shl_ln368_5') [227]  (0 ns)
	'or' operation ('__Result__') [228]  (2.56 ns)
	'call' operation ('call_ln368') to 'decoder_Pipeline_decoder_label13' [236]  (1.61 ns)

 <State 46>: 0.995ns
The critical path consists of the following:
	'call' operation ('call_ln368') to 'decoder_Pipeline_decoder_label14' [232]  (0.995 ns)

 <State 47>: 1.61ns
The critical path consists of the following:
	'load' operation ('result_V_29_loc_load') on local variable 'result_V_29_loc' [233]  (0 ns)
	multiplexor before 'phi' operation ('result.V') with incoming values : ('result_V_29_loc_load') ('result_V_28_loc_load') [240]  (1.61 ns)
	'phi' operation ('result.V') with incoming values : ('result_V_29_loc_load') ('result_V_28_loc_load') [240]  (0 ns)

 <State 48>: 0.995ns
The critical path consists of the following:
	'call' operation ('call_ln368') to 'decoder_Pipeline_decoder_label13' [236]  (0.995 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
