0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v,1611872853,verilog,,C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v,,OV7670_config,,,,,,,,
C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v,1611868755,verilog,,C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v,,OV7670_config_rom,,,,,,,,
C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v,1611886101,verilog,,C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v,,SCCB_interface,,,,,,,,
C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v,1611886225,verilog,,C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v,,camera_configure,,,,,,,,
C:/Users/George/Edge-Detection/SCCB_config/SCCB_config.srcs/sources_1/new/config_ROM.v,1611861579,verilog,,C:/Users/George/Edge-Detection/SCCB_config/SCCB_config.srcs/sources_1/new/config_SCCB.v,,config_ROM,,,,,,,,
C:/Users/George/Edge-Detection/SCCB_config/SCCB_config.srcs/sources_1/new/config_SCCB.v,1611864458,verilog,,C:/Users/George/Edge-Detection/SCCB_config/SCCB_config.srcs/sources_1/new/config_control.v,,config_SCCB,,,,,,,,
C:/Users/George/Edge-Detection/SCCB_config/SCCB_config.srcs/sources_1/new/config_control.v,1611862078,verilog,,C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sim_1/new/camera_config_tb.v,,config_control,,,,,,,,
C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v,1611870795,verilog,,C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v,,BRAM_1_FIFO_wrapper,,,,,,,,
C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v,1611885543,verilog,,C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v,,camera_interface_input,,,,,,,,
C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v,1611885631,verilog,,C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v,,camera_interface_output,,,,,,,,
C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v,1611885740,verilog,,C:/Users/George/Edge-Detection/greyscale_fixed_point/greyscale_fixed_point.srcs/sources_1/new/greyscale_input.v,,camera_interface_top,,,,,,,,
C:/Users/George/Edge-Detection/greyscale_fixed_point/greyscale_fixed_point.srcs/sources_1/new/greyscale_input.v,1611885653,verilog,,C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v,,greyscale,,,,,,,,
C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sim_1/new/test_tb.v,1611862074,verilog,,,,test_tb,,,,,,,,
C:/Users/George/Edge-Detection/test-phase2/test-phase2.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v,1611870796,verilog,,C:/Users/George/Edge-Detection/test-phase2/test-phase2.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v,,BRAM_1_FIFO_fifo_generator_0_0,,,,,,,,
C:/Users/George/Edge-Detection/test-phase2/test-phase2.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v,1611870795,verilog,,C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v,,BRAM_1_FIFO,,,,,,,,
C:/Users/George/Edge-Detection/test-phase2/test-phase2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sim_1/new/camera_config_tb.v,1611863602,verilog,,,,camera_config_tb,,,,,,,,
C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sim_1/new/test2_thrugreyscale_tb.v,1611886783,verilog,,,,test2_thrugreyscale_tb,,,,,,,,
C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/camera_config_top.v,1611863173,verilog,,C:/Users/George/Edge-Detection/SCCB_config/SCCB_config.srcs/sources_1/new/config_ROM.v,,config_top,,,,,,,,
C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v,1611885582,verilog,,C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/test2_top.v,,master_control,,,,,,,,
C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/test2_top.v,1611886565,verilog,,C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sim_1/new/test2_thrugreyscale_tb.v,,test2_top,,,,,,,,
