component main(go: 1) -> (done: 1) {
  cells {
    a0 = prim std_reg(32);
    const0 = prim std_const(32, 1);
    const1 = prim std_const(32, 2);
    const2 = prim std_const(32, 3);
    const3 = prim std_const(32, 4);
    fsm_reg0 = prim std_reg(32);
    incr0 = prim std_add(32);
    x0 = prim std_reg(32);
    y0 = prim std_reg(32);
    z0 = prim std_reg(32);
  }
  
  wires {
    x0.in = fsm_reg0.out == 32'd0 & go ? const0.out;
    x0.write_en = fsm_reg0.out == 32'd0 & go ? 1'd1;
    y0.in = fsm_reg0.out == 32'd1 & go ? const1.out;
    y0.write_en = fsm_reg0.out == 32'd1 & go ? 1'd1;
    z0.in = fsm_reg0.out == 32'd2 & go ? const2.out;
    z0.write_en = fsm_reg0.out == 32'd2 & go ? 1'd1;
    a0.in = fsm_reg0.out == 32'd3 & go ? const3.out;
    a0.write_en = fsm_reg0.out == 32'd3 & go ? 1'd1;
    done = fsm_reg0.out == 32'd4 ? 1'd1;
    fsm_reg0.in = !(fsm_reg0.out == 32'd4) & go ? incr0.out;
    fsm_reg0.write_en = !(fsm_reg0.out == 32'd4) & go ? 1'd1;
    incr0.right = go ? fsm_reg0.out;
    incr0.left = go ? 32'd1;
  }
  
  control {
    (empty)
  }
}