{
  "module_name": "dcn30_clk_mgr.h",
  "hash_id": "8bc24507a9a1b9245fc145ac9bc8550a57469b00d4a18d59c0ea4aaf22321f04",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/dcn30_clk_mgr.h",
  "human_readable_source": " \n\n#ifndef __DCN30_CLK_MGR_H__\n#define __DCN30_CLK_MGR_H__\n\n\n#ifndef CLK11_CLK1_CLK_PLL_REQ__FbMult_int__SHIFT\n#define CLK11_CLK1_CLK_PLL_REQ__FbMult_int__SHIFT                                                                   0x0\n#define CLK11_CLK1_CLK_PLL_REQ__PllSpineDiv__SHIFT                                                                  0xc\n#define CLK11_CLK1_CLK_PLL_REQ__FbMult_frac__SHIFT                                                                  0x10\n#define CLK11_CLK1_CLK_PLL_REQ__FbMult_int_MASK                                                                     0x000001FFL\n#define CLK11_CLK1_CLK_PLL_REQ__PllSpineDiv_MASK                                                                    0x0000F000L\n#define CLK11_CLK1_CLK_PLL_REQ__FbMult_frac_MASK                                                                    0xFFFF0000L\n\n#define CLK11_CLK1_CLK0_DFS_CNTL__CLK0_DIVIDER__SHIFT                                                               0x0\n#define CLK11_CLK1_CLK0_DFS_CNTL__CLK0_DIVIDER_MASK                                                                 0x0000007FL\n \n#define CLK0_CLK3_DFS_CNTL__CLK3_DIVIDER__SHIFT                                                               0x0\n#define CLK0_CLK3_DFS_CNTL__CLK3_DIVIDER_MASK                                                                 0x0000007FL\n#define CLK1_CLK3_DFS_CNTL__CLK3_DIVIDER__SHIFT                                                               0x0\n#define CLK1_CLK3_DFS_CNTL__CLK3_DIVIDER_MASK                                                                 0x0000007FL\n#define CLK2_CLK3_DFS_CNTL__CLK3_DIVIDER__SHIFT                                                               0x0\n#define CLK2_CLK3_DFS_CNTL__CLK3_DIVIDER_MASK                                                                 0x0000007FL\n#define CLK3_CLK3_DFS_CNTL__CLK3_DIVIDER__SHIFT                                                               0x0\n#define CLK3_CLK3_DFS_CNTL__CLK3_DIVIDER_MASK                                                                 0x0000007FL\n\n\n#define CLK3_0_CLK3_CLK_PLL_REQ__FbMult_int__SHIFT                                                            0x0\n#define CLK3_0_CLK3_CLK_PLL_REQ__PllSpineDiv__SHIFT                                                           0xc\n#define CLK3_0_CLK3_CLK_PLL_REQ__FbMult_frac__SHIFT                                                           0x10\n#define CLK3_0_CLK3_CLK_PLL_REQ__FbMult_int_MASK                                                              0x000001FFL\n#define CLK3_0_CLK3_CLK_PLL_REQ__PllSpineDiv_MASK                                                             0x0000F000L\n#define CLK3_0_CLK3_CLK_PLL_REQ__FbMult_frac_MASK                                                             0xFFFF0000L\n\n#define mmCLK0_CLK2_DFS_CNTL                            0x16C55\n#define mmCLK00_CLK0_CLK2_DFS_CNTL                      0x16C55\n#define mmCLK01_CLK0_CLK2_DFS_CNTL                      0x16E55\n#define mmCLK02_CLK0_CLK2_DFS_CNTL                      0x17055\n\n#define mmCLK0_CLK3_DFS_CNTL                            0x16C60\n#define mmCLK00_CLK0_CLK3_DFS_CNTL                      0x16C60\n#define mmCLK01_CLK0_CLK3_DFS_CNTL                      0x16E60\n#define mmCLK02_CLK0_CLK3_DFS_CNTL                      0x17060\n#define mmCLK03_CLK0_CLK3_DFS_CNTL                      0x17260\n\n#define mmCLK0_CLK_PLL_REQ                              0x16C10\n#define mmCLK00_CLK0_CLK_PLL_REQ                        0x16C10\n#define mmCLK01_CLK0_CLK_PLL_REQ                        0x16E10\n#define mmCLK02_CLK0_CLK_PLL_REQ                        0x17010\n#define mmCLK03_CLK0_CLK_PLL_REQ                        0x17210\n\n#define mmCLK1_CLK_PLL_REQ                              0x1B00D\n#define mmCLK10_CLK1_CLK_PLL_REQ                        0x1B00D\n#define mmCLK11_CLK1_CLK_PLL_REQ                        0x1B20D\n#define mmCLK12_CLK1_CLK_PLL_REQ                        0x1B40D\n#define mmCLK13_CLK1_CLK_PLL_REQ                        0x1B60D\n\n#define mmCLK2_CLK_PLL_REQ                              0x17E0D\n\n \n\n#define mmCLK11_CLK1_CLK0_DFS_CNTL                      0x1B23F\n#define mmCLK11_CLK1_CLK_PLL_REQ                        0x1B20D\n\n#endif\nvoid dcn3_init_clocks(struct clk_mgr *clk_mgr_base);\n\nvoid dcn3_clk_mgr_construct(struct dc_context *ctx,\n\t\tstruct clk_mgr_internal *clk_mgr,\n\t\tstruct pp_smu_funcs *pp_smu,\n\t\tstruct dccg *dccg);\n\nvoid dcn3_clk_mgr_destroy(struct clk_mgr_internal *clk_mgr);\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}