Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 02:36:11 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: cnt_fill_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_read_address_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  cnt_fill_reg[0]/CK (DFFR_X2)                          0.0000     0.0000 r
  cnt_fill_reg[0]/Q (DFFR_X2)                           0.7213     0.7213 f
  U733/ZN (NAND2_X2)                                    0.1480     0.8693 r
  U1194/ZN (NAND2_X2)                                   0.0568     0.9261 f
  U811/ZN (NAND2_X1)                                    0.1456     1.0717 r
  U1150/ZN (NAND2_X2)                                   0.0847     1.1564 f
  U653/ZN (NAND3_X2)                                    0.1766     1.3329 r
  U652/ZN (NOR2_X2)                                     0.0829     1.4158 f
  U498/ZN (NOR2_X1)                                     0.2505     1.6663 r
  U1314/ZN (NAND2_X1)                                   0.1265     1.7927 f
  U1315/ZN (NAND3_X2)                                   0.1427     1.9354 r
  U526/ZN (INV_X2)                                      0.0470     1.9824 f
  dut_sram_read_address_reg[3]/D (DFFR_X2)              0.0000     1.9824 f
  data arrival time                                                1.9824

  clock clk (rise edge)                                 2.4350     2.4350
  clock network delay (ideal)                           0.0000     2.4350
  clock uncertainty                                    -0.0500     2.3850
  dut_sram_read_address_reg[3]/CK (DFFR_X2)             0.0000     2.3850 r
  library setup time                                   -0.4019     1.9831
  data required time                                               1.9831
  --------------------------------------------------------------------------
  data required time                                               1.9831
  data arrival time                                               -1.9824
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0007


1
