// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        StrmMPix_V_val_0_V_dout,
        StrmMPix_V_val_0_V_empty_n,
        StrmMPix_V_val_0_V_read,
        StrmMPix_V_val_1_V_dout,
        StrmMPix_V_val_1_V_empty_n,
        StrmMPix_V_val_1_V_read,
        StrmMPix_V_val_2_V_dout,
        StrmMPix_V_val_2_V_empty_n,
        StrmMPix_V_val_2_V_read,
        StrmMPix_V_val_3_V_dout,
        StrmMPix_V_val_3_V_empty_n,
        StrmMPix_V_val_3_V_read,
        StrmMPix_V_val_4_V_dout,
        StrmMPix_V_val_4_V_empty_n,
        StrmMPix_V_val_4_V_read,
        StrmMPix_V_val_5_V_dout,
        StrmMPix_V_val_5_V_empty_n,
        StrmMPix_V_val_5_V_read,
        bytes_plane0_V_V_din,
        bytes_plane0_V_V_full_n,
        bytes_plane0_V_V_write,
        bytes_plane1_V_V_din,
        bytes_plane1_V_V_full_n,
        bytes_plane1_V_V_write,
        HwReg_height_cast8_loc_dout,
        HwReg_height_cast8_loc_empty_n,
        HwReg_height_cast8_loc_read,
        HwReg_width_cast9_loc_dout,
        HwReg_width_cast9_loc_empty_n,
        HwReg_width_cast9_loc_read,
        trunc_ln135_loc_dout,
        trunc_ln135_loc_empty_n,
        trunc_ln135_loc_read,
        HwReg_video_format,
        HwReg_height_cast8_loc_out_din,
        HwReg_height_cast8_loc_out_full_n,
        HwReg_height_cast8_loc_out_write,
        trunc_ln135_loc_out_din,
        trunc_ln135_loc_out_full_n,
        trunc_ln135_loc_out_write
);

parameter    ap_ST_fsm_state1 = 72'd1;
parameter    ap_ST_fsm_state2 = 72'd2;
parameter    ap_ST_fsm_state3 = 72'd4;
parameter    ap_ST_fsm_state4 = 72'd8;
parameter    ap_ST_fsm_state5 = 72'd16;
parameter    ap_ST_fsm_state6 = 72'd32;
parameter    ap_ST_fsm_state7 = 72'd64;
parameter    ap_ST_fsm_state8 = 72'd128;
parameter    ap_ST_fsm_state9 = 72'd256;
parameter    ap_ST_fsm_state10 = 72'd512;
parameter    ap_ST_fsm_state11 = 72'd1024;
parameter    ap_ST_fsm_state12 = 72'd2048;
parameter    ap_ST_fsm_state13 = 72'd4096;
parameter    ap_ST_fsm_state14 = 72'd8192;
parameter    ap_ST_fsm_state15 = 72'd16384;
parameter    ap_ST_fsm_state16 = 72'd32768;
parameter    ap_ST_fsm_state17 = 72'd65536;
parameter    ap_ST_fsm_state18 = 72'd131072;
parameter    ap_ST_fsm_state19 = 72'd262144;
parameter    ap_ST_fsm_pp0_stage0 = 72'd524288;
parameter    ap_ST_fsm_pp0_stage1 = 72'd1048576;
parameter    ap_ST_fsm_pp0_stage2 = 72'd2097152;
parameter    ap_ST_fsm_pp0_stage3 = 72'd4194304;
parameter    ap_ST_fsm_pp0_stage4 = 72'd8388608;
parameter    ap_ST_fsm_pp0_stage5 = 72'd16777216;
parameter    ap_ST_fsm_state28 = 72'd33554432;
parameter    ap_ST_fsm_state29 = 72'd67108864;
parameter    ap_ST_fsm_state30 = 72'd134217728;
parameter    ap_ST_fsm_pp1_stage0 = 72'd268435456;
parameter    ap_ST_fsm_pp1_stage1 = 72'd536870912;
parameter    ap_ST_fsm_pp1_stage2 = 72'd1073741824;
parameter    ap_ST_fsm_pp1_stage3 = 72'd2147483648;
parameter    ap_ST_fsm_pp1_stage4 = 72'd4294967296;
parameter    ap_ST_fsm_pp1_stage5 = 72'd8589934592;
parameter    ap_ST_fsm_pp1_stage6 = 72'd17179869184;
parameter    ap_ST_fsm_pp1_stage7 = 72'd34359738368;
parameter    ap_ST_fsm_state41 = 72'd68719476736;
parameter    ap_ST_fsm_state42 = 72'd137438953472;
parameter    ap_ST_fsm_state43 = 72'd274877906944;
parameter    ap_ST_fsm_state44 = 72'd549755813888;
parameter    ap_ST_fsm_state45 = 72'd1099511627776;
parameter    ap_ST_fsm_state46 = 72'd2199023255552;
parameter    ap_ST_fsm_state47 = 72'd4398046511104;
parameter    ap_ST_fsm_state48 = 72'd8796093022208;
parameter    ap_ST_fsm_state49 = 72'd17592186044416;
parameter    ap_ST_fsm_state50 = 72'd35184372088832;
parameter    ap_ST_fsm_state51 = 72'd70368744177664;
parameter    ap_ST_fsm_state52 = 72'd140737488355328;
parameter    ap_ST_fsm_state53 = 72'd281474976710656;
parameter    ap_ST_fsm_state54 = 72'd562949953421312;
parameter    ap_ST_fsm_state55 = 72'd1125899906842624;
parameter    ap_ST_fsm_state56 = 72'd2251799813685248;
parameter    ap_ST_fsm_state57 = 72'd4503599627370496;
parameter    ap_ST_fsm_state58 = 72'd9007199254740992;
parameter    ap_ST_fsm_pp2_stage0 = 72'd18014398509481984;
parameter    ap_ST_fsm_pp2_stage1 = 72'd36028797018963968;
parameter    ap_ST_fsm_pp2_stage2 = 72'd72057594037927936;
parameter    ap_ST_fsm_pp2_stage3 = 72'd144115188075855872;
parameter    ap_ST_fsm_pp2_stage4 = 72'd288230376151711744;
parameter    ap_ST_fsm_pp2_stage5 = 72'd576460752303423488;
parameter    ap_ST_fsm_state67 = 72'd1152921504606846976;
parameter    ap_ST_fsm_state68 = 72'd2305843009213693952;
parameter    ap_ST_fsm_state69 = 72'd4611686018427387904;
parameter    ap_ST_fsm_pp3_stage0 = 72'd9223372036854775808;
parameter    ap_ST_fsm_pp3_stage1 = 72'd18446744073709551616;
parameter    ap_ST_fsm_pp3_stage2 = 72'd36893488147419103232;
parameter    ap_ST_fsm_pp3_stage3 = 72'd73786976294838206464;
parameter    ap_ST_fsm_pp3_stage4 = 72'd147573952589676412928;
parameter    ap_ST_fsm_pp3_stage5 = 72'd295147905179352825856;
parameter    ap_ST_fsm_pp3_stage6 = 72'd590295810358705651712;
parameter    ap_ST_fsm_pp3_stage7 = 72'd1180591620717411303424;
parameter    ap_ST_fsm_state80 = 72'd2361183241434822606848;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [9:0] StrmMPix_V_val_0_V_dout;
input   StrmMPix_V_val_0_V_empty_n;
output   StrmMPix_V_val_0_V_read;
input  [9:0] StrmMPix_V_val_1_V_dout;
input   StrmMPix_V_val_1_V_empty_n;
output   StrmMPix_V_val_1_V_read;
input  [9:0] StrmMPix_V_val_2_V_dout;
input   StrmMPix_V_val_2_V_empty_n;
output   StrmMPix_V_val_2_V_read;
input  [9:0] StrmMPix_V_val_3_V_dout;
input   StrmMPix_V_val_3_V_empty_n;
output   StrmMPix_V_val_3_V_read;
input  [9:0] StrmMPix_V_val_4_V_dout;
input   StrmMPix_V_val_4_V_empty_n;
output   StrmMPix_V_val_4_V_read;
input  [9:0] StrmMPix_V_val_5_V_dout;
input   StrmMPix_V_val_5_V_empty_n;
output   StrmMPix_V_val_5_V_read;
output  [127:0] bytes_plane0_V_V_din;
input   bytes_plane0_V_V_full_n;
output   bytes_plane0_V_V_write;
output  [127:0] bytes_plane1_V_V_din;
input   bytes_plane1_V_V_full_n;
output   bytes_plane1_V_V_write;
input  [11:0] HwReg_height_cast8_loc_dout;
input   HwReg_height_cast8_loc_empty_n;
output   HwReg_height_cast8_loc_read;
input  [11:0] HwReg_width_cast9_loc_dout;
input   HwReg_width_cast9_loc_empty_n;
output   HwReg_width_cast9_loc_read;
input  [14:0] trunc_ln135_loc_dout;
input   trunc_ln135_loc_empty_n;
output   trunc_ln135_loc_read;
input  [15:0] HwReg_video_format;
output  [11:0] HwReg_height_cast8_loc_out_din;
input   HwReg_height_cast8_loc_out_full_n;
output   HwReg_height_cast8_loc_out_write;
output  [14:0] trunc_ln135_loc_out_din;
input   trunc_ln135_loc_out_full_n;
output   trunc_ln135_loc_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg StrmMPix_V_val_0_V_read;
reg StrmMPix_V_val_1_V_read;
reg StrmMPix_V_val_2_V_read;
reg StrmMPix_V_val_3_V_read;
reg StrmMPix_V_val_4_V_read;
reg StrmMPix_V_val_5_V_read;
reg[127:0] bytes_plane0_V_V_din;
reg bytes_plane0_V_V_write;
reg[127:0] bytes_plane1_V_V_din;
reg bytes_plane1_V_V_write;
reg HwReg_height_cast8_loc_read;
reg HwReg_width_cast9_loc_read;
reg trunc_ln135_loc_read;
reg HwReg_height_cast8_loc_out_write;
reg trunc_ln135_loc_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [71:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    StrmMPix_V_val_0_V_blk_n;
wire    ap_CS_fsm_pp3_stage1;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_pp3_stage1;
reg   [0:0] icmp_ln453_reg_4258;
reg   [0:0] or_ln458_reg_4273;
wire    ap_CS_fsm_pp3_stage2;
wire    ap_block_pp3_stage2;
reg   [0:0] or_ln458_1_reg_4281;
wire    ap_CS_fsm_pp3_stage3;
wire    ap_block_pp3_stage3;
reg   [0:0] or_ln458_2_reg_4310;
wire    ap_CS_fsm_pp3_stage4;
wire    ap_block_pp3_stage4;
reg   [0:0] or_ln458_3_reg_4334;
wire    ap_CS_fsm_pp3_stage5;
wire    ap_block_pp3_stage5;
reg   [0:0] or_ln458_4_reg_4358;
wire    ap_CS_fsm_pp3_stage6;
wire    ap_block_pp3_stage6;
reg   [0:0] or_ln458_5_reg_4382;
wire    ap_CS_fsm_pp3_stage7;
wire    ap_block_pp3_stage7;
reg   [0:0] or_ln458_6_reg_4406;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] or_ln458_7_reg_4410;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage1;
reg   [0:0] icmp_ln494_reg_4099;
reg   [0:0] or_ln499_reg_4112;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_pp2_stage2;
reg   [0:0] or_ln499_1_reg_4120;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_pp2_stage3;
reg   [0:0] or_ln499_2_reg_4149;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_pp2_stage4;
reg   [0:0] or_ln499_3_reg_4163;
wire    ap_CS_fsm_pp2_stage5;
wire    ap_block_pp2_stage5;
reg   [0:0] or_ln499_4_reg_4177;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] or_ln499_5_reg_4181;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] icmp_ln781_reg_3894;
reg   [0:0] or_ln786_reg_3909;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_pp1_stage2;
reg   [0:0] or_ln786_1_reg_3913;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
reg   [0:0] or_ln786_2_reg_3932;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_pp1_stage4;
reg   [0:0] or_ln786_3_reg_3946;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_pp1_stage5;
reg   [0:0] or_ln786_4_reg_3960;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_pp1_stage6;
reg   [0:0] or_ln786_5_reg_3974;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_pp1_stage7;
reg   [0:0] or_ln786_6_reg_3988;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] or_ln786_7_reg_3992;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln816_reg_3793;
reg   [0:0] or_ln821_reg_3806;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] or_ln821_1_reg_3810;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_ln821_2_reg_3829;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_ln821_3_reg_3833;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] or_ln821_4_reg_3837;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_ln821_5_reg_3841;
reg    StrmMPix_V_val_1_V_blk_n;
reg    StrmMPix_V_val_2_V_blk_n;
reg    StrmMPix_V_val_3_V_blk_n;
reg    StrmMPix_V_val_4_V_blk_n;
reg    StrmMPix_V_val_5_V_blk_n;
reg    bytes_plane0_V_V_blk_n;
reg   [0:0] icmp_ln781_reg_3894_pp1_iter1_reg;
reg   [0:0] icmp_ln816_reg_3793_pp0_iter1_reg;
reg    bytes_plane1_V_V_blk_n;
reg   [0:0] empty_165_reg_4277;
reg   [0:0] empty_165_reg_4277_pp3_iter1_reg;
reg   [0:0] trunc_ln449_reg_4245;
reg   [0:0] empty_182_reg_4116;
reg   [0:0] empty_182_reg_4116_pp2_iter1_reg;
reg   [0:0] trunc_ln490_reg_3780;
reg    HwReg_height_cast8_loc_blk_n;
reg    HwReg_width_cast9_loc_blk_n;
reg    trunc_ln135_loc_blk_n;
reg    HwReg_height_cast8_loc_out_blk_n;
reg    trunc_ln135_loc_out_blk_n;
reg   [11:0] x25_0_i_i_reg_526;
reg   [9:0] pix_val_V_3_30_i_i_reg_538;
reg   [9:0] pix_val_V_0_30_i_i_reg_548;
reg   [9:0] pix_val_V_3_31_i_i_reg_558;
reg   [9:0] pix_val_V_0_31_i_i_reg_569;
reg   [9:0] pix_val_V_3_32_i_i_reg_580;
reg   [9:0] pix_val_V_0_32_i_i_reg_591;
reg   [9:0] pix_val_V_3_33_i_i_reg_602;
reg   [9:0] pix_val_V_0_33_i_i_reg_613;
reg   [11:0] x16_0_i_i_reg_675;
reg   [11:0] x9_0_i_i_reg_857;
reg   [9:0] pix_val_V_4_12_i_i_reg_869;
reg   [9:0] pix_val_V_3_12_i_i_reg_879;
reg   [9:0] pix_val_V_1_12_i_i_reg_889;
reg   [9:0] pix_val_V_0_12_i_i_reg_899;
reg   [9:0] pix_val_V_4_13_i_i_reg_909;
reg   [9:0] pix_val_V_3_13_i_i_reg_920;
reg   [9:0] pix_val_V_1_13_i_i_reg_931;
reg   [9:0] pix_val_V_0_13_i_i_reg_942;
reg   [9:0] pix_val_V_4_14_i_i_reg_953;
reg   [9:0] pix_val_V_3_14_i_i_reg_964;
reg   [9:0] pix_val_V_1_14_i_i_reg_975;
reg   [9:0] pix_val_V_0_14_i_i_reg_986;
reg   [9:0] pix_val_V_4_15_i_i_reg_997;
reg   [9:0] pix_val_V_3_15_i_i_reg_1008;
reg   [9:0] pix_val_V_1_15_i_i_reg_1019;
reg   [9:0] pix_val_V_0_15_i_i_reg_1030;
reg   [11:0] x_0_i_i_reg_1132;
reg   [2:0] reg_1571;
reg    ap_block_state1;
wire   [0:0] icmp_ln260_fu_1791_p2;
wire   [0:0] icmp_ln296_fu_1797_p2;
wire   [0:0] icmp_ln331_fu_1819_p2;
wire   [0:0] icmp_ln367_fu_1825_p2;
wire   [0:0] icmp_ln403_fu_1831_p2;
wire   [0:0] icmp_ln437_fu_1853_p2;
wire   [0:0] icmp_ln476_fu_1875_p2;
wire   [0:0] icmp_ln522_fu_1897_p2;
wire   [0:0] icmp_ln567_fu_1919_p2;
wire   [0:0] icmp_ln604_fu_1941_p2;
wire   [0:0] icmp_ln645_fu_1963_p2;
wire   [0:0] icmp_ln684_fu_1985_p2;
wire   [0:0] icmp_ln724_fu_1991_p2;
wire   [0:0] icmp_ln765_fu_1997_p2;
reg   [2:0] reg_1575;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state57;
wire   [11:0] grp_fu_1514_p4;
reg   [11:0] reg_1579;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state68;
wire    io_acc_block_signal_op239;
reg    ap_predicate_op239_read_state21;
reg    ap_block_state21_pp0_stage1_iter0;
reg    ap_block_state27_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire    io_acc_block_signal_op340;
reg    ap_predicate_op340_read_state32;
reg    ap_block_state32_pp1_stage1_iter0;
reg    ap_block_state40_pp1_stage1_iter1;
reg    ap_block_pp1_stage1_11001;
wire    io_acc_block_signal_op643;
reg    ap_predicate_op643_read_state71;
reg    ap_block_state71_pp3_stage1_iter0;
reg    ap_predicate_op782_write_state79;
reg    ap_block_state79_pp3_stage1_iter1;
reg    ap_block_pp3_stage1_11001;
wire    io_acc_block_signal_op252;
reg    ap_predicate_op252_read_state22;
reg    ap_block_state22_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
wire    io_acc_block_signal_op353;
reg    ap_predicate_op353_read_state33;
reg    ap_block_state33_pp1_stage2_iter0;
reg    ap_block_pp1_stage2_11001;
wire    io_acc_block_signal_op660;
reg    ap_predicate_op660_read_state72;
reg    ap_block_state72_pp3_stage2_iter0;
reg    ap_block_pp3_stage2_11001;
wire    io_acc_block_signal_op260;
reg    ap_predicate_op260_read_state23;
reg    ap_block_state23_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
wire    io_acc_block_signal_op363;
reg    ap_predicate_op363_read_state34;
reg    ap_block_state34_pp1_stage3_iter0;
reg    ap_block_pp1_stage3_11001;
wire    io_acc_block_signal_op676;
reg    ap_predicate_op676_read_state73;
reg    ap_block_state73_pp3_stage3_iter0;
reg    ap_block_pp3_stage3_11001;
wire    io_acc_block_signal_op268;
reg    ap_predicate_op268_read_state24;
reg    ap_block_state24_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
wire    io_acc_block_signal_op373;
reg    ap_predicate_op373_read_state35;
reg    ap_block_state35_pp1_stage4_iter0;
reg    ap_block_pp1_stage4_11001;
wire    io_acc_block_signal_op692;
reg    ap_predicate_op692_read_state74;
reg    ap_block_state74_pp3_stage4_iter0;
reg    ap_block_pp3_stage4_11001;
wire    io_acc_block_signal_op277;
reg    ap_predicate_op277_read_state25;
reg    ap_block_state25_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire    io_acc_block_signal_op383;
reg    ap_predicate_op383_read_state36;
reg    ap_block_state36_pp1_stage5_iter0;
reg    ap_block_pp1_stage5_11001;
wire    io_acc_block_signal_op708;
reg    ap_predicate_op708_read_state75;
reg    ap_block_state75_pp3_stage5_iter0;
reg    ap_block_pp3_stage5_11001;
wire    ap_block_state20_pp0_stage0_iter0;
wire    io_acc_block_signal_op284;
reg    ap_predicate_op284_read_state26;
reg    ap_block_state26_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire    io_acc_block_signal_op393;
reg    ap_predicate_op393_read_state37;
reg    ap_block_state37_pp1_stage6_iter0;
reg    ap_block_pp1_stage6_11001;
wire    io_acc_block_signal_op724;
reg    ap_predicate_op724_read_state76;
reg    ap_block_state76_pp3_stage6_iter0;
reg    ap_block_pp3_stage6_11001;
wire    io_acc_block_signal_op404;
reg    ap_predicate_op404_read_state38;
reg    ap_block_state38_pp1_stage7_iter0;
reg    ap_block_pp1_stage7_11001;
wire    io_acc_block_signal_op490;
reg    ap_predicate_op490_read_state60;
reg    ap_block_state60_pp2_stage1_iter0;
reg    ap_predicate_op589_write_state66;
reg    ap_block_state66_pp2_stage1_iter1;
reg    ap_block_pp2_stage1_11001;
wire    io_acc_block_signal_op741;
reg    ap_predicate_op741_read_state77;
reg    ap_block_state77_pp3_stage7_iter0;
reg    ap_block_pp3_stage7_11001;
wire    ap_block_state31_pp1_stage0_iter0;
wire    io_acc_block_signal_op413;
reg    ap_predicate_op413_read_state39;
reg    ap_block_state39_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire    io_acc_block_signal_op507;
reg    ap_predicate_op507_read_state61;
reg    ap_block_state61_pp2_stage2_iter0;
reg    ap_block_pp2_stage2_11001;
wire    ap_block_state70_pp3_stage0_iter0;
wire    io_acc_block_signal_op756;
reg    ap_predicate_op756_read_state78;
reg    ap_block_state78_pp3_stage0_iter1;
reg    ap_block_pp3_stage0_11001;
wire    io_acc_block_signal_op519;
reg    ap_predicate_op519_read_state62;
reg    ap_block_state62_pp2_stage3_iter0;
reg    ap_block_pp2_stage3_11001;
wire    io_acc_block_signal_op531;
reg    ap_predicate_op531_read_state63;
reg    ap_block_state63_pp2_stage4_iter0;
reg    ap_block_pp2_stage4_11001;
wire    io_acc_block_signal_op544;
reg    ap_predicate_op544_read_state64;
reg    ap_block_state64_pp2_stage5_iter0;
reg    ap_block_pp2_stage5_11001;
wire    ap_block_state59_pp2_stage0_iter0;
wire    io_acc_block_signal_op555;
reg    ap_predicate_op555_read_state65;
reg    ap_block_state65_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
reg   [11:0] HwReg_height_cast8_l_reg_3577;
wire   [15:0] widthInPix_fu_1767_p1;
reg   [15:0] widthInPix_reg_3585;
reg   [11:0] widthInPix_1_reg_3590;
wire   [7:0] trunc_ln135_fu_1771_p1;
wire   [0:0] icmp_ln798_fu_2003_p2;
wire   [0:0] icmp_ln771_fu_2013_p2;
reg   [0:0] icmp_ln771_reg_3676;
wire   [0:0] icmp_ln443_fu_2023_p2;
reg   [0:0] icmp_ln443_reg_3706;
wire   [0:0] icmp_ln805_fu_2038_p2;
reg   [0:0] icmp_ln805_reg_3731;
wire  signed [12:0] sext_ln821_fu_2051_p1;
reg  signed [12:0] sext_ln821_reg_3736;
wire   [0:0] icmp_ln821_fu_2055_p2;
reg   [0:0] icmp_ln821_reg_3741;
wire   [0:0] icmp_ln821_1_fu_2071_p2;
reg   [0:0] icmp_ln821_1_reg_3746;
wire   [0:0] icmp_ln821_2_fu_2077_p2;
reg   [0:0] icmp_ln821_2_reg_3751;
reg   [0:0] tmp_16_reg_3756;
wire   [0:0] icmp_ln821_3_fu_2091_p2;
reg   [0:0] icmp_ln821_3_reg_3761;
wire   [0:0] icmp_ln821_4_fu_2097_p2;
reg   [0:0] icmp_ln821_4_reg_3766;
wire   [0:0] icmp_ln812_fu_2103_p2;
wire    ap_CS_fsm_state19;
wire   [11:0] y_3_fu_2108_p2;
reg   [11:0] y_3_reg_3775;
wire   [0:0] trunc_ln490_fu_2114_p1;
wire   [0:0] icmp_ln490_fu_2118_p2;
wire   [11:0] y_1_fu_2123_p2;
reg   [11:0] y_1_reg_3788;
wire   [0:0] icmp_ln816_fu_2129_p2;
wire   [0:0] icmp_ln821_5_fu_2139_p2;
reg   [0:0] icmp_ln821_5_reg_3797;
wire   [0:0] or_ln821_fu_2144_p2;
wire   [0:0] or_ln821_1_fu_2149_p2;
wire   [11:0] x_2_fu_2159_p2;
reg   [11:0] x_2_reg_3824;
wire   [0:0] or_ln821_2_fu_2165_p2;
wire   [0:0] or_ln821_3_fu_2169_p2;
wire   [0:0] or_ln821_4_fu_2173_p2;
wire   [0:0] or_ln821_5_fu_2177_p2;
wire  signed [12:0] sext_ln786_fu_2299_p1;
reg  signed [12:0] sext_ln786_reg_3845;
wire   [0:0] icmp_ln786_fu_2303_p2;
reg   [0:0] icmp_ln786_reg_3850;
wire   [0:0] icmp_ln786_1_fu_2319_p2;
reg   [0:0] icmp_ln786_1_reg_3855;
wire   [0:0] icmp_ln786_2_fu_2325_p2;
reg   [0:0] icmp_ln786_2_reg_3860;
wire   [0:0] icmp_ln786_3_fu_2341_p2;
reg   [0:0] icmp_ln786_3_reg_3865;
wire   [0:0] icmp_ln786_4_fu_2347_p2;
reg   [0:0] icmp_ln786_4_reg_3870;
wire   [0:0] icmp_ln786_5_fu_2353_p2;
reg   [0:0] icmp_ln786_5_reg_3875;
wire   [0:0] icmp_ln786_6_fu_2359_p2;
reg   [0:0] icmp_ln786_6_reg_3880;
wire   [0:0] icmp_ln777_fu_2365_p2;
wire    ap_CS_fsm_state30;
wire   [11:0] y_2_fu_2370_p2;
reg   [11:0] y_2_reg_3889;
wire   [0:0] icmp_ln781_fu_2376_p2;
wire   [0:0] icmp_ln786_7_fu_2386_p2;
reg   [0:0] icmp_ln786_7_reg_3898;
wire   [0:0] or_ln786_fu_2391_p2;
wire   [0:0] or_ln786_1_fu_2396_p2;
wire   [11:0] x_3_fu_2406_p2;
reg   [11:0] x_3_reg_3927;
wire   [0:0] or_ln786_2_fu_2412_p2;
reg   [7:0] trunc_ln215_31_reg_3936;
reg   [7:0] trunc_ln215_32_reg_3941;
wire   [0:0] or_ln786_3_fu_2436_p2;
reg   [7:0] trunc_ln215_33_reg_3950;
reg   [7:0] trunc_ln215_34_reg_3955;
wire   [0:0] or_ln786_4_fu_2460_p2;
reg   [7:0] trunc_ln215_35_reg_3964;
reg   [7:0] trunc_ln215_36_reg_3969;
wire   [0:0] or_ln786_5_fu_2484_p2;
reg   [7:0] trunc_ln215_37_reg_3978;
reg   [7:0] trunc_ln215_38_reg_3983;
wire   [0:0] or_ln786_6_fu_2508_p2;
wire   [0:0] or_ln786_7_fu_2512_p2;
reg   [7:0] trunc_ln215_39_reg_3996;
reg   [7:0] trunc_ln215_40_reg_4001;
reg   [7:0] trunc_ln215_41_reg_4006;
reg   [7:0] trunc_ln215_42_reg_4011;
wire   [0:0] icmp_ln483_fu_2645_p2;
reg   [0:0] icmp_ln483_reg_4054;
reg   [11:0] trunc_ln1_reg_4059;
wire    ap_CS_fsm_state58;
wire  signed [12:0] sext_ln499_fu_2658_p1;
reg  signed [12:0] sext_ln499_reg_4064;
wire   [0:0] icmp_ln499_fu_2662_p2;
reg   [0:0] icmp_ln499_reg_4069;
wire   [0:0] icmp_ln499_1_fu_2678_p2;
reg   [0:0] icmp_ln499_1_reg_4074;
wire   [0:0] icmp_ln499_2_fu_2684_p2;
reg   [0:0] icmp_ln499_2_reg_4079;
reg   [0:0] tmp_7_reg_4084;
wire   [0:0] icmp_ln499_3_fu_2698_p2;
reg   [0:0] icmp_ln499_3_reg_4089;
wire   [0:0] icmp_ln499_4_fu_2704_p2;
reg   [0:0] icmp_ln499_4_reg_4094;
wire   [0:0] icmp_ln494_fu_2710_p2;
reg   [0:0] icmp_ln494_reg_4099_pp2_iter1_reg;
wire   [0:0] icmp_ln499_5_fu_2719_p2;
reg   [0:0] icmp_ln499_5_reg_4103;
wire   [0:0] or_ln499_fu_2724_p2;
wire   [0:0] empty_182_fu_2747_p2;
wire   [0:0] or_ln499_1_fu_2753_p2;
wire   [11:0] x_fu_2769_p2;
reg   [11:0] x_reg_4144;
wire   [0:0] or_ln499_2_fu_2775_p2;
wire   [0:0] or_ln499_3_fu_2779_p2;
wire   [0:0] or_ln499_4_fu_2783_p2;
wire   [0:0] or_ln499_5_fu_2787_p2;
wire  signed [12:0] sext_ln458_fu_3016_p1;
reg  signed [12:0] sext_ln458_reg_4205;
wire   [0:0] icmp_ln458_fu_3020_p2;
reg   [0:0] icmp_ln458_reg_4210;
wire   [0:0] icmp_ln458_1_fu_3036_p2;
reg   [0:0] icmp_ln458_1_reg_4215;
wire   [0:0] icmp_ln458_2_fu_3042_p2;
reg   [0:0] icmp_ln458_2_reg_4220;
wire   [0:0] icmp_ln458_3_fu_3058_p2;
reg   [0:0] icmp_ln458_3_reg_4225;
wire   [0:0] icmp_ln458_4_fu_3064_p2;
reg   [0:0] icmp_ln458_4_reg_4230;
wire   [0:0] icmp_ln458_5_fu_3070_p2;
reg   [0:0] icmp_ln458_5_reg_4235;
wire   [0:0] icmp_ln458_6_fu_3076_p2;
reg   [0:0] icmp_ln458_6_reg_4240;
wire   [0:0] trunc_ln449_fu_3082_p1;
wire    ap_CS_fsm_state69;
wire   [0:0] icmp_ln449_fu_3086_p2;
wire   [11:0] y_fu_3091_p2;
reg   [11:0] y_reg_4253;
wire   [0:0] icmp_ln453_fu_3097_p2;
reg   [0:0] icmp_ln453_reg_4258_pp3_iter1_reg;
wire   [0:0] icmp_ln458_7_fu_3107_p2;
reg   [0:0] icmp_ln458_7_reg_4262;
wire   [0:0] or_ln458_fu_3112_p2;
wire   [0:0] empty_165_fu_3135_p2;
wire   [0:0] or_ln458_1_fu_3141_p2;
wire   [11:0] x_1_fu_3157_p2;
reg   [11:0] x_1_reg_4305;
wire   [0:0] or_ln458_2_fu_3163_p2;
reg   [7:0] trunc_ln5_reg_4314;
reg   [7:0] trunc_ln215_1_reg_4319;
reg   [7:0] trunc_ln215_2_reg_4324;
reg   [7:0] trunc_ln215_3_reg_4329;
wire   [0:0] or_ln458_3_fu_3207_p2;
reg   [7:0] trunc_ln215_4_reg_4338;
reg   [7:0] trunc_ln215_5_reg_4343;
reg   [7:0] trunc_ln215_6_reg_4348;
reg   [7:0] trunc_ln215_7_reg_4353;
wire   [0:0] or_ln458_4_fu_3251_p2;
reg   [7:0] trunc_ln215_8_reg_4362;
reg   [7:0] trunc_ln215_9_reg_4367;
reg   [7:0] trunc_ln215_s_reg_4372;
reg   [7:0] trunc_ln215_10_reg_4377;
wire   [0:0] or_ln458_5_fu_3295_p2;
reg   [7:0] trunc_ln215_11_reg_4386;
reg   [7:0] trunc_ln215_12_reg_4391;
reg   [7:0] trunc_ln215_13_reg_4396;
reg   [7:0] trunc_ln215_14_reg_4401;
wire   [0:0] or_ln458_6_fu_3339_p2;
wire   [0:0] or_ln458_7_fu_3343_p2;
reg   [7:0] trunc_ln215_15_reg_4414;
reg   [7:0] trunc_ln215_16_reg_4419;
reg   [7:0] trunc_ln215_17_reg_4424;
reg   [7:0] trunc_ln215_18_reg_4429;
reg   [7:0] trunc_ln215_19_reg_4444;
reg   [7:0] trunc_ln215_20_reg_4449;
reg   [7:0] trunc_ln215_21_reg_4454;
reg   [7:0] trunc_ln215_22_reg_4459;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_pp0_exit_iter0_state22;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp1_stage2_subdone;
reg    ap_condition_pp1_exit_iter0_state33;
reg    ap_block_pp1_stage7_subdone;
reg    ap_block_pp2_stage2_subdone;
reg    ap_condition_pp2_exit_iter0_state61;
reg    ap_block_pp2_stage5_subdone;
reg    ap_block_pp3_stage2_subdone;
reg    ap_condition_pp3_exit_iter0_state72;
reg    ap_block_pp3_stage7_subdone;
reg   [11:0] y24_0_i_i_reg_504;
wire    ap_CS_fsm_state28;
reg   [11:0] y8_0_i_i_reg_515;
wire    ap_CS_fsm_state67;
reg   [11:0] ap_phi_mux_x25_0_i_i_phi_fu_530_p4;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_3_30_i_i_reg_538;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_0_30_i_i_reg_548;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_3_31_i_i_reg_558;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_0_31_i_i_reg_569;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_3_32_i_i_reg_580;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_0_32_i_i_reg_591;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_3_33_i_i_reg_602;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_3_33_i_i_reg_602;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_0_33_i_i_reg_613;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_0_33_i_i_reg_613;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_3_34_i_i_reg_624;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_3_34_i_i_reg_624;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_0_34_i_i_reg_634;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_0_34_i_i_reg_634;
reg   [9:0] ap_phi_mux_pix_val_V_3_35_i_i_phi_fu_647_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_3_35_i_i_reg_644;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_3_35_i_i_reg_644;
reg   [9:0] ap_phi_mux_pix_val_V_0_35_i_i_phi_fu_657_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_0_35_i_i_reg_654;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_0_35_i_i_reg_654;
reg   [11:0] y15_0_i_i_reg_664;
wire    ap_CS_fsm_state41;
reg   [11:0] ap_phi_mux_x16_0_i_i_phi_fu_679_p4;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_20_i_i_reg_687;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_20_i_i_reg_697;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_21_i_i_reg_707;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_21_i_i_reg_718;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_22_i_i_reg_729;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_22_i_i_reg_740;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_23_i_i_reg_751;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_23_i_i_reg_762;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_24_i_i_reg_773;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_24_i_i_reg_784;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_25_i_i_reg_795;
reg   [9:0] ap_phi_reg_pp1_iter1_pix_val_V_3_25_i_i_reg_795;
reg   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_25_i_i_reg_806;
reg   [9:0] ap_phi_reg_pp1_iter1_pix_val_V_0_25_i_i_reg_806;
wire   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_26_i_i_reg_817;
reg   [9:0] ap_phi_reg_pp1_iter1_pix_val_V_3_26_i_i_reg_817;
wire   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_26_i_i_reg_827;
reg   [9:0] ap_phi_reg_pp1_iter1_pix_val_V_0_26_i_i_reg_827;
reg   [9:0] ap_phi_mux_pix_val_V_3_27_i_i_phi_fu_840_p4;
wire   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_3_27_i_i_reg_837;
reg   [9:0] ap_phi_reg_pp1_iter1_pix_val_V_3_27_i_i_reg_837;
reg   [9:0] ap_phi_mux_pix_val_V_0_27_i_i_phi_fu_850_p4;
wire   [9:0] ap_phi_reg_pp1_iter0_pix_val_V_0_27_i_i_reg_847;
reg   [9:0] ap_phi_reg_pp1_iter1_pix_val_V_0_27_i_i_reg_847;
reg   [11:0] ap_phi_mux_x9_0_i_i_phi_fu_861_p4;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_4_12_i_i_reg_869;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_3_12_i_i_reg_879;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_1_12_i_i_reg_889;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_0_12_i_i_reg_899;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_4_13_i_i_reg_909;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_3_13_i_i_reg_920;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_1_13_i_i_reg_931;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_0_13_i_i_reg_942;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_4_14_i_i_reg_953;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_3_14_i_i_reg_964;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_1_14_i_i_reg_975;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_0_14_i_i_reg_986;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_4_15_i_i_reg_997;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_4_15_i_i_reg_997;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_3_15_i_i_reg_1008;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_3_15_i_i_reg_1008;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_1_15_i_i_reg_1019;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_1_15_i_i_reg_1019;
reg   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_0_15_i_i_reg_1030;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_0_15_i_i_reg_1030;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_4_16_i_i_reg_1041;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_4_16_i_i_reg_1041;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_3_16_i_i_reg_1051;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_3_16_i_i_reg_1051;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_1_16_i_i_reg_1061;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_1_16_i_i_reg_1061;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_0_16_i_i_reg_1071;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_0_16_i_i_reg_1071;
reg   [9:0] ap_phi_mux_pix_val_V_4_17_i_i_phi_fu_1084_p4;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_4_17_i_i_reg_1081;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_4_17_i_i_reg_1081;
reg   [9:0] ap_phi_mux_pix_val_V_3_17_i_i_phi_fu_1094_p4;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_3_17_i_i_reg_1091;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_3_17_i_i_reg_1091;
reg   [9:0] ap_phi_mux_pix_val_V_1_17_i_i_phi_fu_1104_p4;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_1_17_i_i_reg_1101;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_1_17_i_i_reg_1101;
reg   [9:0] ap_phi_mux_pix_val_V_0_17_i_i_phi_fu_1114_p4;
wire   [9:0] ap_phi_reg_pp2_iter0_pix_val_V_0_17_i_i_reg_1111;
reg   [9:0] ap_phi_reg_pp2_iter1_pix_val_V_0_17_i_i_reg_1111;
reg   [11:0] y_0_i_i_reg_1121;
wire    ap_CS_fsm_state80;
reg   [11:0] ap_phi_mux_x_0_i_i_phi_fu_1136_p4;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_2_i_i_reg_1144;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_2_i_i_reg_1154;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1164;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_2_i_i_reg_1174;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_3_i_i_reg_1184;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_3_i_i_reg_1195;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_3_i_i_reg_1206;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_3_i_i_reg_1217;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_4_i_i_reg_1228;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_4_i_i_reg_1239;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_4_i_i_reg_1250;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_4_i_i_reg_1261;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1272;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_5_i_i_reg_1283;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_5_i_i_reg_1294;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_5_i_i_reg_1305;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_6_i_i_reg_1316;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_6_i_i_reg_1327;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1338;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_6_i_i_reg_1349;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_7_i_i_reg_1360;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_4_7_i_i_reg_1360;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_7_i_i_reg_1371;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_3_7_i_i_reg_1371;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_7_i_i_reg_1382;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_1_7_i_i_reg_1382;
reg   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_7_i_i_reg_1393;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_0_7_i_i_reg_1393;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_8_i_i_reg_1404;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_4_8_i_i_reg_1404;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_8_i_i_reg_1414;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_3_8_i_i_reg_1414;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_8_i_i_reg_1424;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_1_8_i_i_reg_1424;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_8_i_i_reg_1434;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_0_8_i_i_reg_1434;
reg   [9:0] ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1447_p4;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_4_9_i_i_reg_1444;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_4_9_i_i_reg_1444;
reg   [9:0] ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1457_p4;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_3_9_i_i_reg_1454;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_3_9_i_i_reg_1454;
reg   [9:0] ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1467_p4;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_1_9_i_i_reg_1464;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_1_9_i_i_reg_1464;
reg   [9:0] ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1477_p4;
wire   [9:0] ap_phi_reg_pp3_iter0_pix_val_V_0_9_i_i_reg_1474;
reg   [9:0] ap_phi_reg_pp3_iter1_pix_val_V_0_9_i_i_reg_1474;
reg   [9:0] pix_val_0_V_9_fu_374;
reg   [9:0] pix_val_3_V_9_fu_378;
reg   [9:0] pix_val_0_V_fu_382;
reg   [9:0] pix_val_1_V_fu_386;
reg   [9:0] pix_val_3_V_fu_390;
reg   [9:0] pix_val_4_V_fu_394;
reg   [127:0] tmp_V_4_fu_398;
wire    ap_CS_fsm_state2;
wire   [127:0] tmp_V_7_fu_2260_p5;
reg   [9:0] pix_val_0_V_12_fu_402;
reg   [9:0] pix_val_3_V_12_fu_406;
reg   [127:0] tmp_V_fu_410;
wire    ap_CS_fsm_state42;
wire   [127:0] tmp_V_1_fu_2939_p5;
reg   [127:0] tmp_V_2_fu_414;
wire   [127:0] tmp_V_5_fu_2962_p5;
reg   [9:0] pix_val_0_V_1_fu_418;
reg   [9:0] pix_val_1_V_1_fu_422;
reg   [9:0] pix_val_3_V_1_fu_426;
reg   [9:0] pix_val_4_V_1_fu_430;
reg    ap_block_pp0_stage1_01001;
wire   [127:0] tmp_V_8_fu_2596_p17;
reg    ap_block_pp1_stage1_01001;
reg    ap_block_pp2_stage1_01001;
wire   [127:0] tmp_V_3_fu_3507_p17;
reg    ap_block_pp3_stage1_01001;
wire   [127:0] tmp_V_6_fu_3532_p17;
wire   [4:0] grp_fu_1494_p1;
wire   [11:0] grp_fu_1494_p2;
wire   [15:0] grp_fu_1509_p2;
wire   [7:0] add_ln260_fu_1775_p2;
wire   [6:0] tmp_fu_1781_p4;
wire   [7:0] add_ln331_fu_1803_p2;
wire   [6:0] tmp_1_fu_1809_p4;
wire   [7:0] add_ln437_fu_1837_p2;
wire   [6:0] tmp_2_fu_1843_p4;
wire   [7:0] add_ln476_fu_1859_p2;
wire   [6:0] tmp_5_fu_1865_p4;
wire   [7:0] add_ln522_fu_1881_p2;
wire   [6:0] tmp_8_fu_1887_p4;
wire   [7:0] add_ln567_fu_1903_p2;
wire   [6:0] tmp_9_fu_1909_p4;
wire   [7:0] add_ln604_fu_1925_p2;
wire   [6:0] tmp_10_fu_1931_p4;
wire   [7:0] add_ln645_fu_1947_p2;
wire   [6:0] tmp_11_fu_1953_p4;
wire   [7:0] add_ln684_fu_1969_p2;
wire   [6:0] tmp_12_fu_1975_p4;
wire   [3:0] remainPix_3_fu_2009_p1;
wire   [3:0] remainPix_fu_2019_p1;
wire   [3:0] trunc_ln804_fu_2034_p1;
wire   [11:0] grp_fu_1524_p2;
wire   [2:0] remainPix_5_fu_2044_p3;
wire   [1:0] tmp_15_fu_2061_p4;
wire   [12:0] zext_ln816_fu_2135_p1;
wire   [29:0] p_Result_27_i_i_fu_2184_p4;
wire   [127:0] p_Result_28_i_i_fu_2194_p5;
wire   [29:0] p_Result_27_1_i_i_fu_2206_p4;
wire   [127:0] p_Result_28_1_i_i_fu_2216_p5;
wire   [29:0] p_Result_27_2_i_i_fu_2228_p4;
wire   [127:0] p_Result_28_2_i_i_fu_2238_p5;
wire   [29:0] p_Result_27_3_i_i_fu_2250_p4;
wire   [3:0] zext_ln771_fu_2288_p1;
wire   [3:0] remainPix_4_fu_2292_p3;
wire   [2:0] tmp_13_fu_2309_p4;
wire   [1:0] tmp_14_fu_2331_p4;
wire   [12:0] zext_ln781_fu_2382_p1;
wire   [7:0] trunc_ln215_46_fu_2586_p4;
wire   [7:0] trunc_ln215_45_fu_2576_p4;
wire   [7:0] trunc_ln215_44_fu_2566_p4;
wire   [7:0] trunc_ln215_43_fu_2556_p4;
wire   [3:0] trunc_ln482_fu_2641_p1;
wire   [2:0] remainPix_2_fu_2651_p3;
wire   [1:0] tmp_6_fu_2668_p4;
wire   [12:0] zext_ln494_fu_2715_p1;
wire   [0:0] grp_fu_1543_p2;
wire   [0:0] grp_fu_1538_p2;
wire   [0:0] grp_fu_1548_p2;
wire   [0:0] empty_176_fu_2729_p2;
wire   [0:0] grp_fu_1553_p2;
wire   [0:0] empty_178_fu_2735_p2;
wire   [0:0] grp_fu_1558_p2;
wire   [0:0] empty_180_fu_2741_p2;
wire   [29:0] p_Result_19_i_i_fu_2797_p4;
wire   [29:0] p_Result_21_i_i_fu_2819_p4;
wire   [127:0] p_Result_20_i_i_fu_2807_p5;
wire   [29:0] p_Result_19_1_i_i_fu_2841_p4;
wire   [127:0] p_Result_22_i_i_fu_2829_p5;
wire   [29:0] p_Result_21_1_i_i_fu_2863_p4;
wire   [127:0] p_Result_20_1_i_i_fu_2851_p5;
wire   [29:0] p_Result_19_2_i_i_fu_2885_p4;
wire   [127:0] p_Result_22_1_i_i_fu_2873_p5;
wire   [29:0] p_Result_21_2_i_i_fu_2907_p4;
wire   [127:0] p_Result_20_2_i_i_fu_2895_p5;
wire   [29:0] p_Result_19_3_i_i_fu_2929_p4;
wire   [127:0] p_Result_22_2_i_i_fu_2917_p5;
wire   [29:0] p_Result_21_3_i_i_fu_2952_p4;
wire   [3:0] zext_ln443_fu_3005_p1;
wire   [3:0] remainPix_1_fu_3009_p3;
wire   [2:0] tmp_3_fu_3026_p4;
wire   [1:0] tmp_4_fu_3048_p4;
wire   [12:0] zext_ln453_fu_3103_p1;
wire   [0:0] empty_159_fu_3117_p2;
wire   [0:0] empty_161_fu_3123_p2;
wire   [0:0] empty_163_fu_3129_p2;
wire   [7:0] trunc_ln215_29_fu_3487_p4;
wire   [7:0] trunc_ln215_27_fu_3467_p4;
wire   [7:0] trunc_ln215_25_fu_3447_p4;
wire   [7:0] trunc_ln215_23_fu_3427_p4;
wire   [7:0] trunc_ln215_30_fu_3497_p4;
wire   [7:0] trunc_ln215_28_fu_3477_p4;
wire   [7:0] trunc_ln215_26_fu_3457_p4;
wire   [7:0] trunc_ln215_24_fu_3437_p4;
reg    grp_fu_1494_ap_start;
wire    grp_fu_1494_ap_done;
reg   [71:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp1_stage0_subdone;
reg    ap_block_pp1_stage1_subdone;
reg    ap_block_pp1_stage3_subdone;
reg    ap_block_pp1_stage4_subdone;
reg    ap_block_pp1_stage5_subdone;
reg    ap_block_pp1_stage6_subdone;
reg    ap_block_pp2_stage0_subdone;
reg    ap_block_pp2_stage1_subdone;
reg    ap_block_pp2_stage3_subdone;
reg    ap_block_pp2_stage4_subdone;
reg    ap_block_pp3_stage0_subdone;
reg    ap_block_pp3_stage1_subdone;
reg    ap_block_pp3_stage3_subdone;
reg    ap_block_pp3_stage4_subdone;
reg    ap_block_pp3_stage5_subdone;
reg    ap_block_pp3_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_condition_3783;
reg    ap_condition_3786;
reg    ap_condition_3790;
reg    ap_condition_3793;
reg    ap_condition_3797;
reg    ap_condition_3800;
reg    ap_condition_1102;
reg    ap_condition_3807;
reg    ap_condition_3810;
reg    ap_condition_3814;
reg    ap_condition_3817;
reg    ap_condition_3821;
reg    ap_condition_3824;
reg    ap_condition_3828;
reg    ap_condition_3831;
reg    ap_condition_3835;
reg    ap_condition_3838;
reg    ap_condition_1183;
reg    ap_condition_3845;
reg    ap_condition_3848;
reg    ap_condition_3852;
reg    ap_condition_3855;
reg    ap_condition_3859;
reg    ap_condition_3862;
reg    ap_condition_1310;
reg    ap_condition_3869;
reg    ap_condition_3872;
reg    ap_condition_3876;
reg    ap_condition_3879;
reg    ap_condition_3883;
reg    ap_condition_3886;
reg    ap_condition_3890;
reg    ap_condition_3893;
reg    ap_condition_3897;
reg    ap_condition_3900;
reg    ap_condition_1215;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 72'd1;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1494_ap_start),
    .done(grp_fu_1494_ap_done),
    .din0(widthInPix_1_reg_3590),
    .din1(grp_fu_1494_p1),
    .ce(1'b1),
    .dout(grp_fu_1494_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state19) & ((icmp_ln260_fu_1791_p2 == 1'd1) | ((icmp_ln296_fu_1797_p2 == 1'd1) | ((icmp_ln331_fu_1819_p2 == 1'd1) | ((icmp_ln367_fu_1825_p2 == 1'd1) | ((icmp_ln403_fu_1831_p2 == 1'd1) | ((icmp_ln437_fu_1853_p2 == 1'd1) | (((((((((((icmp_ln812_fu_2103_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0)) | ((icmp_ln476_fu_1875_p2 == 1'd1) & (icmp_ln490_fu_2118_p2 == 1'd1))) | ((icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln798_fu_2003_p2 == 1'd0))) | ((icmp_ln765_fu_1997_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln724_fu_1991_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln684_fu_1985_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln645_fu_1963_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln604_fu_1941_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln567_fu_1919_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln522_fu_1897_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))))))))))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_condition_pp0_exit_iter0_state22) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln798_fu_2003_p2 == 1'd1) & (icmp_ln765_fu_1997_p2 == 1'd0) & (icmp_ln724_fu_1991_p2 == 1'd0) & (icmp_ln684_fu_1985_p2 == 1'd0) & (icmp_ln645_fu_1963_p2 == 1'd0) & (icmp_ln604_fu_1941_p2 == 1'd0) & (icmp_ln567_fu_1919_p2 == 1'd0) & (icmp_ln522_fu_1897_p2 == 1'd0) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0) & (icmp_ln812_fu_2103_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln798_fu_2003_p2 == 1'd1) & (icmp_ln765_fu_1997_p2 == 1'd0) & (icmp_ln724_fu_1991_p2 == 1'd0) & (icmp_ln684_fu_1985_p2 == 1'd0) & (icmp_ln645_fu_1963_p2 == 1'd0) & (icmp_ln604_fu_1941_p2 == 1'd0) & (icmp_ln567_fu_1919_p2 == 1'd0) & (icmp_ln522_fu_1897_p2 == 1'd0) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0) & (icmp_ln812_fu_2103_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b1 == ap_condition_pp1_exit_iter0_state33) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln777_fu_2365_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_subdone)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln777_fu_2365_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b1 == ap_condition_pp2_exit_iter0_state61) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln476_fu_1875_p2 == 1'd1) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0) & (icmp_ln490_fu_2118_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp2_stage5) & (1'b0 == ap_block_pp2_stage5_subdone)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_subdone)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln476_fu_1875_p2 == 1'd1) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0) & (icmp_ln490_fu_2118_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state72) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state69) & (icmp_ln449_fu_3086_p2 == 1'd0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp3_stage7) & (1'b0 == ap_block_pp3_stage7_subdone)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_subdone)))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((1'b1 == ap_CS_fsm_state69) & (icmp_ln449_fu_3086_p2 == 1'd0))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln816_reg_3793 == 1'd0))) begin
        if ((1'b1 == ap_condition_3786)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_30_i_i_reg_548 <= pix_val_0_V_12_fu_402;
        end else if ((1'b1 == ap_condition_3783)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_30_i_i_reg_548 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln816_reg_3793 == 1'd0))) begin
        if ((1'b1 == ap_condition_3793)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_31_i_i_reg_569 <= ap_phi_reg_pp0_iter0_pix_val_V_0_30_i_i_reg_548;
        end else if ((1'b1 == ap_condition_3790)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_31_i_i_reg_569 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln816_reg_3793 == 1'd0))) begin
        if ((1'b1 == ap_condition_3800)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_32_i_i_reg_591 <= ap_phi_reg_pp0_iter0_pix_val_V_0_31_i_i_reg_569;
        end else if ((1'b1 == ap_condition_3797)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_32_i_i_reg_591 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln816_reg_3793 == 1'd0))) begin
        if ((1'b1 == ap_condition_3786)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_30_i_i_reg_538 <= pix_val_3_V_12_fu_406;
        end else if ((1'b1 == ap_condition_3783)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_30_i_i_reg_538 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln816_reg_3793 == 1'd0))) begin
        if ((1'b1 == ap_condition_3793)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_31_i_i_reg_558 <= ap_phi_reg_pp0_iter0_pix_val_V_3_30_i_i_reg_538;
        end else if ((1'b1 == ap_condition_3790)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_31_i_i_reg_558 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln816_reg_3793 == 1'd0))) begin
        if ((1'b1 == ap_condition_3800)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_32_i_i_reg_580 <= ap_phi_reg_pp0_iter0_pix_val_V_3_31_i_i_reg_558;
        end else if ((1'b1 == ap_condition_3797)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_32_i_i_reg_580 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1102)) begin
        if (((or_ln821_3_reg_3833 == 1'd0) & (icmp_ln816_reg_3793 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_0_33_i_i_reg_613 <= ap_phi_reg_pp0_iter0_pix_val_V_0_32_i_i_reg_591;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_0_33_i_i_reg_613 <= ap_phi_reg_pp0_iter0_pix_val_V_0_33_i_i_reg_613;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln821_4_reg_3837 == 1'd0) & (icmp_ln816_reg_3793 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_34_i_i_reg_634 <= ap_phi_reg_pp0_iter1_pix_val_V_0_33_i_i_reg_613;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_4_reg_3837 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_34_i_i_reg_634 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_34_i_i_reg_634 <= ap_phi_reg_pp0_iter0_pix_val_V_0_34_i_i_reg_634;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln821_5_reg_3841 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_35_i_i_reg_654 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_35_i_i_reg_654 <= ap_phi_reg_pp0_iter0_pix_val_V_0_35_i_i_reg_654;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1102)) begin
        if (((or_ln821_3_reg_3833 == 1'd0) & (icmp_ln816_reg_3793 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_3_33_i_i_reg_602 <= ap_phi_reg_pp0_iter0_pix_val_V_3_32_i_i_reg_580;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_3_33_i_i_reg_602 <= ap_phi_reg_pp0_iter0_pix_val_V_3_33_i_i_reg_602;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln821_4_reg_3837 == 1'd0) & (icmp_ln816_reg_3793 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_34_i_i_reg_624 <= ap_phi_reg_pp0_iter1_pix_val_V_3_33_i_i_reg_602;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_4_reg_3837 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_34_i_i_reg_624 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_34_i_i_reg_624 <= ap_phi_reg_pp0_iter0_pix_val_V_3_34_i_i_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln821_5_reg_3841 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_35_i_i_reg_644 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_35_i_i_reg_644 <= ap_phi_reg_pp0_iter0_pix_val_V_3_35_i_i_reg_644;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln781_reg_3894 == 1'd0))) begin
        if ((1'b1 == ap_condition_3810)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_20_i_i_reg_697 <= pix_val_0_V_9_fu_374;
        end else if ((1'b1 == ap_condition_3807)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_20_i_i_reg_697 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln781_reg_3894 == 1'd0))) begin
        if ((1'b1 == ap_condition_3817)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_21_i_i_reg_718 <= ap_phi_reg_pp1_iter0_pix_val_V_0_20_i_i_reg_697;
        end else if ((1'b1 == ap_condition_3814)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_21_i_i_reg_718 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln781_reg_3894 == 1'd0))) begin
        if ((1'b1 == ap_condition_3824)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_22_i_i_reg_740 <= ap_phi_reg_pp1_iter0_pix_val_V_0_21_i_i_reg_718;
        end else if ((1'b1 == ap_condition_3821)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_22_i_i_reg_740 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln781_reg_3894 == 1'd0))) begin
        if ((1'b1 == ap_condition_3831)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_23_i_i_reg_762 <= ap_phi_reg_pp1_iter0_pix_val_V_0_22_i_i_reg_740;
        end else if ((1'b1 == ap_condition_3828)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_23_i_i_reg_762 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln781_reg_3894 == 1'd0))) begin
        if ((1'b1 == ap_condition_3838)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_24_i_i_reg_784 <= ap_phi_reg_pp1_iter0_pix_val_V_0_23_i_i_reg_762;
        end else if ((1'b1 == ap_condition_3835)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_24_i_i_reg_784 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln781_reg_3894 == 1'd0))) begin
        if ((1'b1 == ap_condition_3810)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_20_i_i_reg_687 <= pix_val_3_V_9_fu_378;
        end else if ((1'b1 == ap_condition_3807)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_20_i_i_reg_687 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln781_reg_3894 == 1'd0))) begin
        if ((1'b1 == ap_condition_3817)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_21_i_i_reg_707 <= ap_phi_reg_pp1_iter0_pix_val_V_3_20_i_i_reg_687;
        end else if ((1'b1 == ap_condition_3814)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_21_i_i_reg_707 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln781_reg_3894 == 1'd0))) begin
        if ((1'b1 == ap_condition_3824)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_22_i_i_reg_729 <= ap_phi_reg_pp1_iter0_pix_val_V_3_21_i_i_reg_707;
        end else if ((1'b1 == ap_condition_3821)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_22_i_i_reg_729 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln781_reg_3894 == 1'd0))) begin
        if ((1'b1 == ap_condition_3831)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_23_i_i_reg_751 <= ap_phi_reg_pp1_iter0_pix_val_V_3_22_i_i_reg_729;
        end else if ((1'b1 == ap_condition_3828)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_23_i_i_reg_751 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln781_reg_3894 == 1'd0))) begin
        if ((1'b1 == ap_condition_3838)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_24_i_i_reg_773 <= ap_phi_reg_pp1_iter0_pix_val_V_3_23_i_i_reg_751;
        end else if ((1'b1 == ap_condition_3835)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_24_i_i_reg_773 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1183)) begin
        if (((or_ln786_5_reg_3974 == 1'd0) & (icmp_ln781_reg_3894 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_0_25_i_i_reg_806 <= ap_phi_reg_pp1_iter0_pix_val_V_0_24_i_i_reg_784;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_0_25_i_i_reg_806 <= ap_phi_reg_pp1_iter0_pix_val_V_0_25_i_i_reg_806;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln786_6_reg_3988 == 1'd0) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_26_i_i_reg_827 <= ap_phi_reg_pp1_iter1_pix_val_V_0_25_i_i_reg_806;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_6_reg_3988 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_26_i_i_reg_827 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_26_i_i_reg_827 <= ap_phi_reg_pp1_iter0_pix_val_V_0_26_i_i_reg_827;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln786_7_reg_3992 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_27_i_i_reg_847 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_27_i_i_reg_847 <= ap_phi_reg_pp1_iter0_pix_val_V_0_27_i_i_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1183)) begin
        if (((or_ln786_5_reg_3974 == 1'd0) & (icmp_ln781_reg_3894 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_3_25_i_i_reg_795 <= ap_phi_reg_pp1_iter0_pix_val_V_3_24_i_i_reg_773;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_3_25_i_i_reg_795 <= ap_phi_reg_pp1_iter0_pix_val_V_3_25_i_i_reg_795;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln786_6_reg_3988 == 1'd0) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_26_i_i_reg_817 <= ap_phi_reg_pp1_iter1_pix_val_V_3_25_i_i_reg_795;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_6_reg_3988 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_26_i_i_reg_817 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_26_i_i_reg_817 <= ap_phi_reg_pp1_iter0_pix_val_V_3_26_i_i_reg_817;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln786_7_reg_3992 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_27_i_i_reg_837 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_27_i_i_reg_837 <= ap_phi_reg_pp1_iter0_pix_val_V_3_27_i_i_reg_837;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln494_reg_4099 == 1'd0))) begin
        if ((1'b1 == ap_condition_3848)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_12_i_i_reg_899 <= pix_val_0_V_1_fu_418;
        end else if ((1'b1 == ap_condition_3845)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_12_i_i_reg_899 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln494_reg_4099 == 1'd0))) begin
        if ((1'b1 == ap_condition_3855)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_13_i_i_reg_942 <= ap_phi_reg_pp2_iter0_pix_val_V_0_12_i_i_reg_899;
        end else if ((1'b1 == ap_condition_3852)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_13_i_i_reg_942 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln494_reg_4099 == 1'd0))) begin
        if ((1'b1 == ap_condition_3862)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_14_i_i_reg_986 <= ap_phi_reg_pp2_iter0_pix_val_V_0_13_i_i_reg_942;
        end else if ((1'b1 == ap_condition_3859)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_14_i_i_reg_986 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln494_reg_4099 == 1'd0))) begin
        if ((1'b1 == ap_condition_3848)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_12_i_i_reg_889 <= pix_val_1_V_1_fu_422;
        end else if ((1'b1 == ap_condition_3845)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_12_i_i_reg_889 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln494_reg_4099 == 1'd0))) begin
        if ((1'b1 == ap_condition_3855)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_13_i_i_reg_931 <= ap_phi_reg_pp2_iter0_pix_val_V_1_12_i_i_reg_889;
        end else if ((1'b1 == ap_condition_3852)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_13_i_i_reg_931 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln494_reg_4099 == 1'd0))) begin
        if ((1'b1 == ap_condition_3862)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_14_i_i_reg_975 <= ap_phi_reg_pp2_iter0_pix_val_V_1_13_i_i_reg_931;
        end else if ((1'b1 == ap_condition_3859)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_14_i_i_reg_975 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln494_reg_4099 == 1'd0))) begin
        if ((1'b1 == ap_condition_3848)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_12_i_i_reg_879 <= pix_val_3_V_1_fu_426;
        end else if ((1'b1 == ap_condition_3845)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_12_i_i_reg_879 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln494_reg_4099 == 1'd0))) begin
        if ((1'b1 == ap_condition_3855)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_13_i_i_reg_920 <= ap_phi_reg_pp2_iter0_pix_val_V_3_12_i_i_reg_879;
        end else if ((1'b1 == ap_condition_3852)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_13_i_i_reg_920 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln494_reg_4099 == 1'd0))) begin
        if ((1'b1 == ap_condition_3862)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_14_i_i_reg_964 <= ap_phi_reg_pp2_iter0_pix_val_V_3_13_i_i_reg_920;
        end else if ((1'b1 == ap_condition_3859)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_14_i_i_reg_964 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln494_reg_4099 == 1'd0))) begin
        if ((1'b1 == ap_condition_3848)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_12_i_i_reg_869 <= pix_val_4_V_1_fu_430;
        end else if ((1'b1 == ap_condition_3845)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_12_i_i_reg_869 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln494_reg_4099 == 1'd0))) begin
        if ((1'b1 == ap_condition_3855)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_13_i_i_reg_909 <= ap_phi_reg_pp2_iter0_pix_val_V_4_12_i_i_reg_869;
        end else if ((1'b1 == ap_condition_3852)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_13_i_i_reg_909 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln494_reg_4099 == 1'd0))) begin
        if ((1'b1 == ap_condition_3862)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_14_i_i_reg_953 <= ap_phi_reg_pp2_iter0_pix_val_V_4_13_i_i_reg_909;
        end else if ((1'b1 == ap_condition_3859)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_14_i_i_reg_953 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1310)) begin
        if (((or_ln499_3_reg_4163 == 1'd0) & (icmp_ln494_reg_4099 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_0_15_i_i_reg_1030 <= ap_phi_reg_pp2_iter0_pix_val_V_0_14_i_i_reg_986;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_0_15_i_i_reg_1030 <= ap_phi_reg_pp2_iter0_pix_val_V_0_15_i_i_reg_1030;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_4_reg_4177 == 1'd0) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_16_i_i_reg_1071 <= ap_phi_reg_pp2_iter1_pix_val_V_0_15_i_i_reg_1030;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_4_reg_4177 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_16_i_i_reg_1071 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_16_i_i_reg_1071 <= ap_phi_reg_pp2_iter0_pix_val_V_0_16_i_i_reg_1071;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_5_reg_4181 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_17_i_i_reg_1111 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_17_i_i_reg_1111 <= ap_phi_reg_pp2_iter0_pix_val_V_0_17_i_i_reg_1111;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1310)) begin
        if (((or_ln499_3_reg_4163 == 1'd0) & (icmp_ln494_reg_4099 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_1_15_i_i_reg_1019 <= ap_phi_reg_pp2_iter0_pix_val_V_1_14_i_i_reg_975;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_1_15_i_i_reg_1019 <= ap_phi_reg_pp2_iter0_pix_val_V_1_15_i_i_reg_1019;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_4_reg_4177 == 1'd0) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_16_i_i_reg_1061 <= ap_phi_reg_pp2_iter1_pix_val_V_1_15_i_i_reg_1019;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_4_reg_4177 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_16_i_i_reg_1061 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_16_i_i_reg_1061 <= ap_phi_reg_pp2_iter0_pix_val_V_1_16_i_i_reg_1061;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_5_reg_4181 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_17_i_i_reg_1101 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_17_i_i_reg_1101 <= ap_phi_reg_pp2_iter0_pix_val_V_1_17_i_i_reg_1101;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1310)) begin
        if (((or_ln499_3_reg_4163 == 1'd0) & (icmp_ln494_reg_4099 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_3_15_i_i_reg_1008 <= ap_phi_reg_pp2_iter0_pix_val_V_3_14_i_i_reg_964;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_3_15_i_i_reg_1008 <= ap_phi_reg_pp2_iter0_pix_val_V_3_15_i_i_reg_1008;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_4_reg_4177 == 1'd0) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_16_i_i_reg_1051 <= ap_phi_reg_pp2_iter1_pix_val_V_3_15_i_i_reg_1008;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_4_reg_4177 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_16_i_i_reg_1051 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_16_i_i_reg_1051 <= ap_phi_reg_pp2_iter0_pix_val_V_3_16_i_i_reg_1051;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_5_reg_4181 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_17_i_i_reg_1091 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_17_i_i_reg_1091 <= ap_phi_reg_pp2_iter0_pix_val_V_3_17_i_i_reg_1091;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1310)) begin
        if (((or_ln499_3_reg_4163 == 1'd0) & (icmp_ln494_reg_4099 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_4_15_i_i_reg_997 <= ap_phi_reg_pp2_iter0_pix_val_V_4_14_i_i_reg_953;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_4_15_i_i_reg_997 <= ap_phi_reg_pp2_iter0_pix_val_V_4_15_i_i_reg_997;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_4_reg_4177 == 1'd0) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_16_i_i_reg_1041 <= ap_phi_reg_pp2_iter1_pix_val_V_4_15_i_i_reg_997;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_4_reg_4177 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_16_i_i_reg_1041 <= StrmMPix_V_val_4_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_16_i_i_reg_1041 <= ap_phi_reg_pp2_iter0_pix_val_V_4_16_i_i_reg_1041;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_5_reg_4181 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_17_i_i_reg_1081 <= StrmMPix_V_val_4_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_17_i_i_reg_1081 <= ap_phi_reg_pp2_iter0_pix_val_V_4_17_i_i_reg_1081;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3872)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_2_i_i_reg_1174 <= pix_val_0_V_fu_382;
        end else if ((1'b1 == ap_condition_3869)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_2_i_i_reg_1174 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3879)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_3_i_i_reg_1217 <= ap_phi_reg_pp3_iter0_pix_val_V_0_2_i_i_reg_1174;
        end else if ((1'b1 == ap_condition_3876)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_3_i_i_reg_1217 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3886)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_4_i_i_reg_1261 <= ap_phi_reg_pp3_iter0_pix_val_V_0_3_i_i_reg_1217;
        end else if ((1'b1 == ap_condition_3883)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_4_i_i_reg_1261 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3893)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_5_i_i_reg_1305 <= ap_phi_reg_pp3_iter0_pix_val_V_0_4_i_i_reg_1261;
        end else if ((1'b1 == ap_condition_3890)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_5_i_i_reg_1305 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3900)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_6_i_i_reg_1349 <= ap_phi_reg_pp3_iter0_pix_val_V_0_5_i_i_reg_1305;
        end else if ((1'b1 == ap_condition_3897)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_0_6_i_i_reg_1349 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3872)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1164 <= pix_val_1_V_fu_386;
        end else if ((1'b1 == ap_condition_3869)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1164 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3879)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_3_i_i_reg_1206 <= ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1164;
        end else if ((1'b1 == ap_condition_3876)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_3_i_i_reg_1206 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3886)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_4_i_i_reg_1250 <= ap_phi_reg_pp3_iter0_pix_val_V_1_3_i_i_reg_1206;
        end else if ((1'b1 == ap_condition_3883)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_4_i_i_reg_1250 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3893)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_5_i_i_reg_1294 <= ap_phi_reg_pp3_iter0_pix_val_V_1_4_i_i_reg_1250;
        end else if ((1'b1 == ap_condition_3890)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_5_i_i_reg_1294 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3900)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1338 <= ap_phi_reg_pp3_iter0_pix_val_V_1_5_i_i_reg_1294;
        end else if ((1'b1 == ap_condition_3897)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1338 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3872)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_2_i_i_reg_1154 <= pix_val_3_V_fu_390;
        end else if ((1'b1 == ap_condition_3869)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_2_i_i_reg_1154 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3879)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_3_i_i_reg_1195 <= ap_phi_reg_pp3_iter0_pix_val_V_3_2_i_i_reg_1154;
        end else if ((1'b1 == ap_condition_3876)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_3_i_i_reg_1195 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3886)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_4_i_i_reg_1239 <= ap_phi_reg_pp3_iter0_pix_val_V_3_3_i_i_reg_1195;
        end else if ((1'b1 == ap_condition_3883)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_4_i_i_reg_1239 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3893)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_5_i_i_reg_1283 <= ap_phi_reg_pp3_iter0_pix_val_V_3_4_i_i_reg_1239;
        end else if ((1'b1 == ap_condition_3890)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_5_i_i_reg_1283 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3900)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_6_i_i_reg_1327 <= ap_phi_reg_pp3_iter0_pix_val_V_3_5_i_i_reg_1283;
        end else if ((1'b1 == ap_condition_3897)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_3_6_i_i_reg_1327 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3872)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_2_i_i_reg_1144 <= pix_val_4_V_fu_394;
        end else if ((1'b1 == ap_condition_3869)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_2_i_i_reg_1144 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3879)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_3_i_i_reg_1184 <= ap_phi_reg_pp3_iter0_pix_val_V_4_2_i_i_reg_1144;
        end else if ((1'b1 == ap_condition_3876)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_3_i_i_reg_1184 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3886)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_4_i_i_reg_1228 <= ap_phi_reg_pp3_iter0_pix_val_V_4_3_i_i_reg_1184;
        end else if ((1'b1 == ap_condition_3883)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_4_i_i_reg_1228 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3893)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1272 <= ap_phi_reg_pp3_iter0_pix_val_V_4_4_i_i_reg_1228;
        end else if ((1'b1 == ap_condition_3890)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1272 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        if ((1'b1 == ap_condition_3900)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_6_i_i_reg_1316 <= ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1272;
        end else if ((1'b1 == ap_condition_3897)) begin
            ap_phi_reg_pp3_iter0_pix_val_V_4_6_i_i_reg_1316 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1215)) begin
        if (((or_ln458_5_reg_4382 == 1'd0) & (icmp_ln453_reg_4258 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_pix_val_V_0_7_i_i_reg_1393 <= ap_phi_reg_pp3_iter0_pix_val_V_0_6_i_i_reg_1349;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_pix_val_V_0_7_i_i_reg_1393 <= ap_phi_reg_pp3_iter0_pix_val_V_0_7_i_i_reg_1393;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_6_reg_4406 == 1'd0) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_0_8_i_i_reg_1434 <= ap_phi_reg_pp3_iter1_pix_val_V_0_7_i_i_reg_1393;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_6_reg_4406 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_0_8_i_i_reg_1434 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_0_8_i_i_reg_1434 <= ap_phi_reg_pp3_iter0_pix_val_V_0_8_i_i_reg_1434;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_7_reg_4410 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_0_9_i_i_reg_1474 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_0_9_i_i_reg_1474 <= ap_phi_reg_pp3_iter0_pix_val_V_0_9_i_i_reg_1474;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1215)) begin
        if (((or_ln458_5_reg_4382 == 1'd0) & (icmp_ln453_reg_4258 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_pix_val_V_1_7_i_i_reg_1382 <= ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1338;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_pix_val_V_1_7_i_i_reg_1382 <= ap_phi_reg_pp3_iter0_pix_val_V_1_7_i_i_reg_1382;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_6_reg_4406 == 1'd0) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_1_8_i_i_reg_1424 <= ap_phi_reg_pp3_iter1_pix_val_V_1_7_i_i_reg_1382;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_6_reg_4406 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_1_8_i_i_reg_1424 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_1_8_i_i_reg_1424 <= ap_phi_reg_pp3_iter0_pix_val_V_1_8_i_i_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_7_reg_4410 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_1_9_i_i_reg_1464 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_1_9_i_i_reg_1464 <= ap_phi_reg_pp3_iter0_pix_val_V_1_9_i_i_reg_1464;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1215)) begin
        if (((or_ln458_5_reg_4382 == 1'd0) & (icmp_ln453_reg_4258 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_pix_val_V_3_7_i_i_reg_1371 <= ap_phi_reg_pp3_iter0_pix_val_V_3_6_i_i_reg_1327;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_pix_val_V_3_7_i_i_reg_1371 <= ap_phi_reg_pp3_iter0_pix_val_V_3_7_i_i_reg_1371;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_6_reg_4406 == 1'd0) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_3_8_i_i_reg_1414 <= ap_phi_reg_pp3_iter1_pix_val_V_3_7_i_i_reg_1371;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_6_reg_4406 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_3_8_i_i_reg_1414 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_3_8_i_i_reg_1414 <= ap_phi_reg_pp3_iter0_pix_val_V_3_8_i_i_reg_1414;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_7_reg_4410 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_3_9_i_i_reg_1454 <= StrmMPix_V_val_3_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_3_9_i_i_reg_1454 <= ap_phi_reg_pp3_iter0_pix_val_V_3_9_i_i_reg_1454;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1215)) begin
        if (((or_ln458_5_reg_4382 == 1'd0) & (icmp_ln453_reg_4258 == 1'd0))) begin
            ap_phi_reg_pp3_iter1_pix_val_V_4_7_i_i_reg_1360 <= ap_phi_reg_pp3_iter0_pix_val_V_4_6_i_i_reg_1316;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_pix_val_V_4_7_i_i_reg_1360 <= ap_phi_reg_pp3_iter0_pix_val_V_4_7_i_i_reg_1360;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_6_reg_4406 == 1'd0) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_4_8_i_i_reg_1404 <= ap_phi_reg_pp3_iter1_pix_val_V_4_7_i_i_reg_1360;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_6_reg_4406 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_4_8_i_i_reg_1404 <= StrmMPix_V_val_4_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_4_8_i_i_reg_1404 <= ap_phi_reg_pp3_iter0_pix_val_V_4_8_i_i_reg_1404;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_7_reg_4410 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_4_9_i_i_reg_1444 <= StrmMPix_V_val_4_V_dout;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        ap_phi_reg_pp3_iter1_pix_val_V_4_9_i_i_reg_1444 <= ap_phi_reg_pp3_iter0_pix_val_V_4_9_i_i_reg_1444;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln494_reg_4099_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        tmp_V_2_fu_414 <= tmp_V_5_fu_2962_p5;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        tmp_V_2_fu_414 <= 128'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln816_reg_3793_pp0_iter1_reg == 1'd0))) begin
        tmp_V_4_fu_398 <= tmp_V_7_fu_2260_p5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_V_4_fu_398 <= 128'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln494_reg_4099_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        tmp_V_fu_410 <= tmp_V_1_fu_2939_p5;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        tmp_V_fu_410 <= 128'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        x16_0_i_i_reg_675 <= x_3_reg_3927;
    end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln777_fu_2365_p2 == 1'd0))) begin
        x16_0_i_i_reg_675 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln816_reg_3793 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x25_0_i_i_reg_526 <= x_2_reg_3824;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln798_fu_2003_p2 == 1'd1) & (icmp_ln765_fu_1997_p2 == 1'd0) & (icmp_ln724_fu_1991_p2 == 1'd0) & (icmp_ln684_fu_1985_p2 == 1'd0) & (icmp_ln645_fu_1963_p2 == 1'd0) & (icmp_ln604_fu_1941_p2 == 1'd0) & (icmp_ln567_fu_1919_p2 == 1'd0) & (icmp_ln522_fu_1897_p2 == 1'd0) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0) & (icmp_ln812_fu_2103_p2 == 1'd0))) begin
        x25_0_i_i_reg_526 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        x9_0_i_i_reg_857 <= x_reg_4144;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln476_fu_1875_p2 == 1'd1) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0) & (icmp_ln490_fu_2118_p2 == 1'd0))) begin
        x9_0_i_i_reg_857 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        x_0_i_i_reg_1132 <= x_1_reg_4305;
    end else if (((1'b1 == ap_CS_fsm_state69) & (icmp_ln449_fu_3086_p2 == 1'd0))) begin
        x_0_i_i_reg_1132 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        y15_0_i_i_reg_664 <= y_2_reg_3889;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        y15_0_i_i_reg_664 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        y24_0_i_i_reg_504 <= y_3_reg_3775;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        y24_0_i_i_reg_504 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        y8_0_i_i_reg_515 <= y_1_reg_3788;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        y8_0_i_i_reg_515 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        y_0_i_i_reg_1121 <= y_reg_4253;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        y_0_i_i_reg_1121 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast8_l_reg_3577 <= HwReg_height_cast8_loc_dout;
        widthInPix_1_reg_3590 <= HwReg_width_cast9_loc_dout;
        widthInPix_reg_3585[14 : 0] <= widthInPix_fu_1767_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_3_reg_3833 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        ap_phi_reg_pp0_iter0_pix_val_V_0_33_i_i_reg_613 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp0_iter0_pix_val_V_3_33_i_i_reg_602 <= StrmMPix_V_val_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_5_reg_3974 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001))) begin
        ap_phi_reg_pp1_iter0_pix_val_V_0_25_i_i_reg_806 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp1_iter0_pix_val_V_3_25_i_i_reg_795 <= StrmMPix_V_val_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_3_reg_4163 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage4_11001))) begin
        ap_phi_reg_pp2_iter0_pix_val_V_0_15_i_i_reg_1030 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp2_iter0_pix_val_V_1_15_i_i_reg_1019 <= StrmMPix_V_val_1_V_dout;
        ap_phi_reg_pp2_iter0_pix_val_V_3_15_i_i_reg_1008 <= StrmMPix_V_val_3_V_dout;
        ap_phi_reg_pp2_iter0_pix_val_V_4_15_i_i_reg_997 <= StrmMPix_V_val_4_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_5_reg_4382 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage6_11001))) begin
        ap_phi_reg_pp3_iter0_pix_val_V_0_7_i_i_reg_1393 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp3_iter0_pix_val_V_1_7_i_i_reg_1382 <= StrmMPix_V_val_1_V_dout;
        ap_phi_reg_pp3_iter0_pix_val_V_3_7_i_i_reg_1371 <= StrmMPix_V_val_3_V_dout;
        ap_phi_reg_pp3_iter0_pix_val_V_4_7_i_i_reg_1360 <= StrmMPix_V_val_4_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (trunc_ln449_reg_4245 == 1'd1) & (icmp_ln453_fu_3097_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        empty_165_reg_4277 <= empty_165_fu_3135_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        empty_165_reg_4277_pp3_iter1_reg <= empty_165_reg_4277;
        icmp_ln453_reg_4258 <= icmp_ln453_fu_3097_p2;
        icmp_ln453_reg_4258_pp3_iter1_reg <= icmp_ln453_reg_4258;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln490_reg_3780 == 1'd1) & (icmp_ln494_fu_2710_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        empty_182_reg_4116 <= empty_182_fu_2747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        empty_182_reg_4116_pp2_iter1_reg <= empty_182_reg_4116;
        icmp_ln494_reg_4099 <= icmp_ln494_fu_2710_p2;
        icmp_ln494_reg_4099_pp2_iter1_reg <= icmp_ln494_reg_4099;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln437_fu_1853_p2 == 1'd1) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0))) begin
        icmp_ln443_reg_3706 <= icmp_ln443_fu_2023_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        icmp_ln458_1_reg_4215 <= icmp_ln458_1_fu_3036_p2;
        icmp_ln458_2_reg_4220 <= icmp_ln458_2_fu_3042_p2;
        icmp_ln458_3_reg_4225 <= icmp_ln458_3_fu_3058_p2;
        icmp_ln458_4_reg_4230 <= icmp_ln458_4_fu_3064_p2;
        icmp_ln458_5_reg_4235 <= icmp_ln458_5_fu_3070_p2;
        icmp_ln458_6_reg_4240 <= icmp_ln458_6_fu_3076_p2;
        icmp_ln458_reg_4210 <= icmp_ln458_fu_3020_p2;
        sext_ln458_reg_4205 <= sext_ln458_fu_3016_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln453_fu_3097_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        icmp_ln458_7_reg_4262 <= icmp_ln458_7_fu_3107_p2;
        or_ln458_reg_4273 <= or_ln458_fu_3112_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        icmp_ln483_reg_4054 <= icmp_ln483_fu_2645_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        icmp_ln499_1_reg_4074 <= icmp_ln499_1_fu_2678_p2;
        icmp_ln499_2_reg_4079 <= icmp_ln499_2_fu_2684_p2;
        icmp_ln499_3_reg_4089 <= icmp_ln499_3_fu_2698_p2;
        icmp_ln499_4_reg_4094 <= icmp_ln499_4_fu_2704_p2;
        icmp_ln499_reg_4069 <= icmp_ln499_fu_2662_p2;
        sext_ln499_reg_4064 <= sext_ln499_fu_2658_p1;
        tmp_7_reg_4084 <= remainPix_2_fu_2651_p3[32'd2];
        trunc_ln1_reg_4059 <= {{grp_fu_1509_p2[15:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln494_fu_2710_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln499_5_reg_4103 <= icmp_ln499_5_fu_2719_p2;
        or_ln499_reg_4112 <= or_ln499_fu_2724_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln765_fu_1997_p2 == 1'd1) & (icmp_ln724_fu_1991_p2 == 1'd0) & (icmp_ln684_fu_1985_p2 == 1'd0) & (icmp_ln645_fu_1963_p2 == 1'd0) & (icmp_ln604_fu_1941_p2 == 1'd0) & (icmp_ln567_fu_1919_p2 == 1'd0) & (icmp_ln522_fu_1897_p2 == 1'd0) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0))) begin
        icmp_ln771_reg_3676 <= icmp_ln771_fu_2013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln781_reg_3894 <= icmp_ln781_fu_2376_p2;
        icmp_ln781_reg_3894_pp1_iter1_reg <= icmp_ln781_reg_3894;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        icmp_ln786_1_reg_3855 <= icmp_ln786_1_fu_2319_p2;
        icmp_ln786_2_reg_3860 <= icmp_ln786_2_fu_2325_p2;
        icmp_ln786_3_reg_3865 <= icmp_ln786_3_fu_2341_p2;
        icmp_ln786_4_reg_3870 <= icmp_ln786_4_fu_2347_p2;
        icmp_ln786_5_reg_3875 <= icmp_ln786_5_fu_2353_p2;
        icmp_ln786_6_reg_3880 <= icmp_ln786_6_fu_2359_p2;
        icmp_ln786_reg_3850 <= icmp_ln786_fu_2303_p2;
        sext_ln786_reg_3845 <= sext_ln786_fu_2299_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln781_fu_2376_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln786_7_reg_3898 <= icmp_ln786_7_fu_2386_p2;
        or_ln786_reg_3909 <= or_ln786_fu_2391_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln805_reg_3731 <= icmp_ln805_fu_2038_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln816_reg_3793 <= icmp_ln816_fu_2129_p2;
        icmp_ln816_reg_3793_pp0_iter1_reg <= icmp_ln816_reg_3793;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        icmp_ln821_1_reg_3746 <= icmp_ln821_1_fu_2071_p2;
        icmp_ln821_2_reg_3751 <= icmp_ln821_2_fu_2077_p2;
        icmp_ln821_3_reg_3761 <= icmp_ln821_3_fu_2091_p2;
        icmp_ln821_4_reg_3766 <= icmp_ln821_4_fu_2097_p2;
        icmp_ln821_reg_3741 <= icmp_ln821_fu_2055_p2;
        sext_ln821_reg_3736 <= sext_ln821_fu_2051_p1;
        tmp_16_reg_3756 <= remainPix_5_fu_2044_p3[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln816_fu_2129_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln821_5_reg_3797 <= icmp_ln821_5_fu_2139_p2;
        or_ln821_reg_3806 <= or_ln821_fu_2144_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln453_reg_4258 == 1'd0))) begin
        or_ln458_1_reg_4281 <= or_ln458_1_fu_3141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage2) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage2_11001))) begin
        or_ln458_2_reg_4310 <= or_ln458_2_fu_3163_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage3) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage3_11001))) begin
        or_ln458_3_reg_4334 <= or_ln458_3_fu_3207_p2;
        trunc_ln215_1_reg_4319 <= {{ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1164[9:2]}};
        trunc_ln215_2_reg_4324 <= {{ap_phi_reg_pp3_iter0_pix_val_V_3_2_i_i_reg_1154[9:2]}};
        trunc_ln215_3_reg_4329 <= {{ap_phi_reg_pp3_iter0_pix_val_V_4_2_i_i_reg_1144[9:2]}};
        trunc_ln5_reg_4314 <= {{ap_phi_reg_pp3_iter0_pix_val_V_0_2_i_i_reg_1174[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage4) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage4_11001))) begin
        or_ln458_4_reg_4358 <= or_ln458_4_fu_3251_p2;
        trunc_ln215_4_reg_4338 <= {{ap_phi_reg_pp3_iter0_pix_val_V_0_3_i_i_reg_1217[9:2]}};
        trunc_ln215_5_reg_4343 <= {{ap_phi_reg_pp3_iter0_pix_val_V_1_3_i_i_reg_1206[9:2]}};
        trunc_ln215_6_reg_4348 <= {{ap_phi_reg_pp3_iter0_pix_val_V_3_3_i_i_reg_1195[9:2]}};
        trunc_ln215_7_reg_4353 <= {{ap_phi_reg_pp3_iter0_pix_val_V_4_3_i_i_reg_1184[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage5) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage5_11001))) begin
        or_ln458_5_reg_4382 <= or_ln458_5_fu_3295_p2;
        trunc_ln215_10_reg_4377 <= {{ap_phi_reg_pp3_iter0_pix_val_V_4_4_i_i_reg_1228[9:2]}};
        trunc_ln215_8_reg_4362 <= {{ap_phi_reg_pp3_iter0_pix_val_V_0_4_i_i_reg_1261[9:2]}};
        trunc_ln215_9_reg_4367 <= {{ap_phi_reg_pp3_iter0_pix_val_V_1_4_i_i_reg_1250[9:2]}};
        trunc_ln215_s_reg_4372 <= {{ap_phi_reg_pp3_iter0_pix_val_V_3_4_i_i_reg_1239[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage6) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage6_11001))) begin
        or_ln458_6_reg_4406 <= or_ln458_6_fu_3339_p2;
        or_ln458_7_reg_4410 <= or_ln458_7_fu_3343_p2;
        trunc_ln215_11_reg_4386 <= {{ap_phi_reg_pp3_iter0_pix_val_V_0_5_i_i_reg_1305[9:2]}};
        trunc_ln215_12_reg_4391 <= {{ap_phi_reg_pp3_iter0_pix_val_V_1_5_i_i_reg_1294[9:2]}};
        trunc_ln215_13_reg_4396 <= {{ap_phi_reg_pp3_iter0_pix_val_V_3_5_i_i_reg_1283[9:2]}};
        trunc_ln215_14_reg_4401 <= {{ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1272[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        or_ln499_1_reg_4120 <= or_ln499_1_fu_2753_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage2_11001))) begin
        or_ln499_2_reg_4149 <= or_ln499_2_fu_2775_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage3_11001))) begin
        or_ln499_3_reg_4163 <= or_ln499_3_fu_2779_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln494_reg_4099 == 1'd0) & (1'b0 == ap_block_pp2_stage4_11001))) begin
        or_ln499_4_reg_4177 <= or_ln499_4_fu_2783_p2;
        or_ln499_5_reg_4181 <= or_ln499_5_fu_2787_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln781_reg_3894 == 1'd0))) begin
        or_ln786_1_reg_3913 <= or_ln786_1_fu_2396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln781_reg_3894 == 1'd0))) begin
        or_ln786_2_reg_3932 <= or_ln786_2_fu_2412_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001))) begin
        or_ln786_3_reg_3946 <= or_ln786_3_fu_2436_p2;
        trunc_ln215_31_reg_3936 <= {{ap_phi_reg_pp1_iter0_pix_val_V_0_20_i_i_reg_697[9:2]}};
        trunc_ln215_32_reg_3941 <= {{ap_phi_reg_pp1_iter0_pix_val_V_3_20_i_i_reg_687[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        or_ln786_4_reg_3960 <= or_ln786_4_fu_2460_p2;
        trunc_ln215_33_reg_3950 <= {{ap_phi_reg_pp1_iter0_pix_val_V_0_21_i_i_reg_718[9:2]}};
        trunc_ln215_34_reg_3955 <= {{ap_phi_reg_pp1_iter0_pix_val_V_3_21_i_i_reg_707[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage5) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001))) begin
        or_ln786_5_reg_3974 <= or_ln786_5_fu_2484_p2;
        trunc_ln215_35_reg_3964 <= {{ap_phi_reg_pp1_iter0_pix_val_V_0_22_i_i_reg_740[9:2]}};
        trunc_ln215_36_reg_3969 <= {{ap_phi_reg_pp1_iter0_pix_val_V_3_22_i_i_reg_729[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage6) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001))) begin
        or_ln786_6_reg_3988 <= or_ln786_6_fu_2508_p2;
        or_ln786_7_reg_3992 <= or_ln786_7_fu_2512_p2;
        trunc_ln215_37_reg_3978 <= {{ap_phi_reg_pp1_iter0_pix_val_V_0_23_i_i_reg_762[9:2]}};
        trunc_ln215_38_reg_3983 <= {{ap_phi_reg_pp1_iter0_pix_val_V_3_23_i_i_reg_751[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln816_reg_3793 == 1'd0))) begin
        or_ln821_1_reg_3810 <= or_ln821_1_fu_2149_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln816_reg_3793 == 1'd0))) begin
        or_ln821_2_reg_3829 <= or_ln821_2_fu_2165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln816_reg_3793 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        or_ln821_3_reg_3833 <= or_ln821_3_fu_2169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln816_reg_3793 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        or_ln821_4_reg_3837 <= or_ln821_4_fu_2173_p2;
        or_ln821_5_reg_3841 <= or_ln821_5_fu_2177_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln816_reg_3793_pp0_iter1_reg == 1'd0))) begin
        pix_val_0_V_12_fu_402 <= ap_phi_mux_pix_val_V_0_35_i_i_phi_fu_657_p4;
        pix_val_3_V_12_fu_406 <= ap_phi_mux_pix_val_V_3_35_i_i_phi_fu_647_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln494_reg_4099_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        pix_val_0_V_1_fu_418 <= ap_phi_mux_pix_val_V_0_17_i_i_phi_fu_1114_p4;
        pix_val_1_V_1_fu_422 <= ap_phi_mux_pix_val_V_1_17_i_i_phi_fu_1104_p4;
        pix_val_3_V_1_fu_426 <= ap_phi_mux_pix_val_V_3_17_i_i_phi_fu_1094_p4;
        pix_val_4_V_1_fu_430 <= ap_phi_mux_pix_val_V_4_17_i_i_phi_fu_1084_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln781_reg_3894_pp1_iter1_reg == 1'd0))) begin
        pix_val_0_V_9_fu_374 <= ap_phi_mux_pix_val_V_0_27_i_i_phi_fu_850_p4;
        pix_val_3_V_9_fu_378 <= ap_phi_mux_pix_val_V_3_27_i_i_phi_fu_840_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln453_reg_4258_pp3_iter1_reg == 1'd0))) begin
        pix_val_0_V_fu_382 <= ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1477_p4;
        pix_val_1_V_fu_386 <= ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1467_p4;
        pix_val_3_V_fu_390 <= ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1457_p4;
        pix_val_4_V_fu_394 <= ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1447_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001))) begin
        pix_val_V_0_12_i_i_reg_899 <= ap_phi_reg_pp2_iter0_pix_val_V_0_12_i_i_reg_899;
        pix_val_V_1_12_i_i_reg_889 <= ap_phi_reg_pp2_iter0_pix_val_V_1_12_i_i_reg_889;
        pix_val_V_3_12_i_i_reg_879 <= ap_phi_reg_pp2_iter0_pix_val_V_3_12_i_i_reg_879;
        pix_val_V_4_12_i_i_reg_869 <= ap_phi_reg_pp2_iter0_pix_val_V_4_12_i_i_reg_869;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001))) begin
        pix_val_V_0_13_i_i_reg_942 <= ap_phi_reg_pp2_iter0_pix_val_V_0_13_i_i_reg_942;
        pix_val_V_1_13_i_i_reg_931 <= ap_phi_reg_pp2_iter0_pix_val_V_1_13_i_i_reg_931;
        pix_val_V_3_13_i_i_reg_920 <= ap_phi_reg_pp2_iter0_pix_val_V_3_13_i_i_reg_920;
        pix_val_V_4_13_i_i_reg_909 <= ap_phi_reg_pp2_iter0_pix_val_V_4_13_i_i_reg_909;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        pix_val_V_0_14_i_i_reg_986 <= ap_phi_reg_pp2_iter0_pix_val_V_0_14_i_i_reg_986;
        pix_val_V_1_14_i_i_reg_975 <= ap_phi_reg_pp2_iter0_pix_val_V_1_14_i_i_reg_975;
        pix_val_V_3_14_i_i_reg_964 <= ap_phi_reg_pp2_iter0_pix_val_V_3_14_i_i_reg_964;
        pix_val_V_4_14_i_i_reg_953 <= ap_phi_reg_pp2_iter0_pix_val_V_4_14_i_i_reg_953;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        pix_val_V_0_15_i_i_reg_1030 <= ap_phi_reg_pp2_iter1_pix_val_V_0_15_i_i_reg_1030;
        pix_val_V_1_15_i_i_reg_1019 <= ap_phi_reg_pp2_iter1_pix_val_V_1_15_i_i_reg_1019;
        pix_val_V_3_15_i_i_reg_1008 <= ap_phi_reg_pp2_iter1_pix_val_V_3_15_i_i_reg_1008;
        pix_val_V_4_15_i_i_reg_997 <= ap_phi_reg_pp2_iter1_pix_val_V_4_15_i_i_reg_997;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        pix_val_V_0_30_i_i_reg_548 <= ap_phi_reg_pp0_iter0_pix_val_V_0_30_i_i_reg_548;
        pix_val_V_3_30_i_i_reg_538 <= ap_phi_reg_pp0_iter0_pix_val_V_3_30_i_i_reg_538;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        pix_val_V_0_31_i_i_reg_569 <= ap_phi_reg_pp0_iter0_pix_val_V_0_31_i_i_reg_569;
        pix_val_V_3_31_i_i_reg_558 <= ap_phi_reg_pp0_iter0_pix_val_V_3_31_i_i_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        pix_val_V_0_32_i_i_reg_591 <= ap_phi_reg_pp0_iter0_pix_val_V_0_32_i_i_reg_591;
        pix_val_V_3_32_i_i_reg_580 <= ap_phi_reg_pp0_iter0_pix_val_V_3_32_i_i_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pix_val_V_0_33_i_i_reg_613 <= ap_phi_reg_pp0_iter1_pix_val_V_0_33_i_i_reg_613;
        pix_val_V_3_33_i_i_reg_602 <= ap_phi_reg_pp0_iter1_pix_val_V_3_33_i_i_reg_602;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln437_fu_1853_p2 == 1'd1) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0)) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln765_fu_1997_p2 == 1'd1) & (icmp_ln724_fu_1991_p2 == 1'd0) & (icmp_ln684_fu_1985_p2 == 1'd0) & (icmp_ln645_fu_1963_p2 == 1'd0) & (icmp_ln604_fu_1941_p2 == 1'd0) & (icmp_ln567_fu_1919_p2 == 1'd0) & (icmp_ln522_fu_1897_p2 == 1'd0) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0)))) begin
        reg_1571 <= {{trunc_ln135_loc_dout[3:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state17))) begin
        reg_1575 <= {{grp_fu_1494_p2[3:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_1579 <= {{grp_fu_1509_p2[15:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage7) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage7_11001))) begin
        trunc_ln215_15_reg_4414 <= {{ap_phi_reg_pp3_iter0_pix_val_V_0_6_i_i_reg_1349[9:2]}};
        trunc_ln215_16_reg_4419 <= {{ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1338[9:2]}};
        trunc_ln215_17_reg_4424 <= {{ap_phi_reg_pp3_iter0_pix_val_V_3_6_i_i_reg_1327[9:2]}};
        trunc_ln215_18_reg_4429 <= {{ap_phi_reg_pp3_iter0_pix_val_V_4_6_i_i_reg_1316[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        trunc_ln215_19_reg_4444 <= {{ap_phi_reg_pp3_iter1_pix_val_V_0_7_i_i_reg_1393[9:2]}};
        trunc_ln215_20_reg_4449 <= {{ap_phi_reg_pp3_iter1_pix_val_V_1_7_i_i_reg_1382[9:2]}};
        trunc_ln215_21_reg_4454 <= {{ap_phi_reg_pp3_iter1_pix_val_V_3_7_i_i_reg_1371[9:2]}};
        trunc_ln215_22_reg_4459 <= {{ap_phi_reg_pp3_iter1_pix_val_V_4_7_i_i_reg_1360[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage7) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        trunc_ln215_39_reg_3996 <= {{ap_phi_reg_pp1_iter0_pix_val_V_0_24_i_i_reg_784[9:2]}};
        trunc_ln215_40_reg_4001 <= {{ap_phi_reg_pp1_iter0_pix_val_V_3_24_i_i_reg_773[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln781_reg_3894 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        trunc_ln215_41_reg_4006 <= {{ap_phi_reg_pp1_iter1_pix_val_V_0_25_i_i_reg_806[9:2]}};
        trunc_ln215_42_reg_4011 <= {{ap_phi_reg_pp1_iter1_pix_val_V_3_25_i_i_reg_795[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        trunc_ln449_reg_4245 <= trunc_ln449_fu_3082_p1;
        y_reg_4253 <= y_fu_3091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln476_fu_1875_p2 == 1'd1) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0))) begin
        trunc_ln490_reg_3780 <= trunc_ln490_fu_2114_p1;
        y_1_reg_3788 <= y_1_fu_2123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001))) begin
        x_1_reg_4305 <= x_1_fu_3157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        x_2_reg_3824 <= x_2_fu_2159_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        x_3_reg_3927 <= x_3_fu_2406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001))) begin
        x_reg_4144 <= x_fu_2769_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        y_2_reg_3889 <= y_2_fu_2370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln798_fu_2003_p2 == 1'd1) & (icmp_ln765_fu_1997_p2 == 1'd0) & (icmp_ln724_fu_1991_p2 == 1'd0) & (icmp_ln684_fu_1985_p2 == 1'd0) & (icmp_ln645_fu_1963_p2 == 1'd0) & (icmp_ln604_fu_1941_p2 == 1'd0) & (icmp_ln567_fu_1919_p2 == 1'd0) & (icmp_ln522_fu_1897_p2 == 1'd0) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0))) begin
        y_3_reg_3775 <= y_3_fu_2108_p2;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast8_loc_blk_n = HwReg_height_cast8_loc_empty_n;
    end else begin
        HwReg_height_cast8_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast8_loc_out_blk_n = HwReg_height_cast8_loc_out_full_n;
    end else begin
        HwReg_height_cast8_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast8_loc_out_write = 1'b1;
    end else begin
        HwReg_height_cast8_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast8_loc_read = 1'b1;
    end else begin
        HwReg_height_cast8_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_width_cast9_loc_blk_n = HwReg_width_cast9_loc_empty_n;
    end else begin
        HwReg_width_cast9_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_width_cast9_loc_read = 1'b1;
    end else begin
        HwReg_width_cast9_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln821_5_reg_3841 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_4_reg_3837 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_3_reg_3833 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_2_reg_3829 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_1_reg_3810 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln821_reg_3806 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln786_7_reg_3992 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_6_reg_3988 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_5_reg_3974 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_4_reg_3960 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_3_reg_3946 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_2_reg_3932 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_1_reg_3913 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_ln786_reg_3909 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_5_reg_4181 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_4_reg_4177 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_3_reg_4163 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_2_reg_4149 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_1_reg_4120 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln499_reg_4112 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_7_reg_4410 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_6_reg_4406 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_5_reg_4382 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_4_reg_4358 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_3_reg_4334 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_ln458_2_reg_4310 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_ln458_1_reg_4281 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln458_reg_4273 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage1)))) begin
        StrmMPix_V_val_0_V_blk_n = StrmMPix_V_val_0_V_empty_n;
    end else begin
        StrmMPix_V_val_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op284_read_state26 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op277_read_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op268_read_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op260_read_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op252_read_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op239_read_state21 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op413_read_state39 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_predicate_op404_read_state38 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001)) | ((ap_predicate_op393_read_state37 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001)) | ((ap_predicate_op383_read_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op373_read_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op363_read_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op353_read_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op340_read_state32 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op555_read_state65 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_predicate_op544_read_state64 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op531_read_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op519_read_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op507_read_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001)) | ((ap_predicate_op490_read_state60 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op756_read_state78 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_predicate_op741_read_state77 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001)) | ((ap_predicate_op724_read_state76 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_11001)) | ((ap_predicate_op708_read_state75 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_11001)) | ((ap_predicate_op692_read_state74 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_11001)) | ((ap_predicate_op676_read_state73 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_11001)) | ((ap_predicate_op660_read_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_predicate_op643_read_state71 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        StrmMPix_V_val_0_V_read = 1'b1;
    end else begin
        StrmMPix_V_val_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln821_5_reg_3841 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_4_reg_3837 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_3_reg_3833 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_2_reg_3829 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_1_reg_3810 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln821_reg_3806 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln786_7_reg_3992 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_6_reg_3988 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_5_reg_3974 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_4_reg_3960 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_3_reg_3946 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_2_reg_3932 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_1_reg_3913 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_ln786_reg_3909 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_5_reg_4181 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_4_reg_4177 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_3_reg_4163 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_2_reg_4149 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_1_reg_4120 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln499_reg_4112 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_7_reg_4410 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_6_reg_4406 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_5_reg_4382 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_4_reg_4358 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_3_reg_4334 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_ln458_2_reg_4310 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_ln458_1_reg_4281 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln458_reg_4273 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage1)))) begin
        StrmMPix_V_val_1_V_blk_n = StrmMPix_V_val_1_V_empty_n;
    end else begin
        StrmMPix_V_val_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op284_read_state26 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op277_read_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op268_read_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op260_read_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op252_read_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op239_read_state21 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op413_read_state39 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_predicate_op404_read_state38 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001)) | ((ap_predicate_op393_read_state37 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001)) | ((ap_predicate_op383_read_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op373_read_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op363_read_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op353_read_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op340_read_state32 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op555_read_state65 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_predicate_op544_read_state64 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op531_read_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op519_read_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op507_read_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001)) | ((ap_predicate_op490_read_state60 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op756_read_state78 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_predicate_op741_read_state77 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001)) | ((ap_predicate_op724_read_state76 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_11001)) | ((ap_predicate_op708_read_state75 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_11001)) | ((ap_predicate_op692_read_state74 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_11001)) | ((ap_predicate_op676_read_state73 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_11001)) | ((ap_predicate_op660_read_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_predicate_op643_read_state71 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        StrmMPix_V_val_1_V_read = 1'b1;
    end else begin
        StrmMPix_V_val_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln821_5_reg_3841 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_4_reg_3837 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_3_reg_3833 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_2_reg_3829 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_1_reg_3810 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln821_reg_3806 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln786_7_reg_3992 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_6_reg_3988 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_5_reg_3974 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_4_reg_3960 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_3_reg_3946 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_2_reg_3932 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_1_reg_3913 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_ln786_reg_3909 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_5_reg_4181 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_4_reg_4177 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_3_reg_4163 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_2_reg_4149 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_1_reg_4120 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln499_reg_4112 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_7_reg_4410 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_6_reg_4406 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_5_reg_4382 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_4_reg_4358 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_3_reg_4334 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_ln458_2_reg_4310 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_ln458_1_reg_4281 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln458_reg_4273 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage1)))) begin
        StrmMPix_V_val_2_V_blk_n = StrmMPix_V_val_2_V_empty_n;
    end else begin
        StrmMPix_V_val_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op284_read_state26 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op277_read_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op268_read_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op260_read_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op252_read_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op239_read_state21 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op413_read_state39 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_predicate_op404_read_state38 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001)) | ((ap_predicate_op393_read_state37 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001)) | ((ap_predicate_op383_read_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op373_read_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op363_read_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op353_read_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op340_read_state32 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op555_read_state65 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_predicate_op544_read_state64 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op531_read_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op519_read_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op507_read_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001)) | ((ap_predicate_op490_read_state60 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op756_read_state78 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_predicate_op741_read_state77 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001)) | ((ap_predicate_op724_read_state76 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_11001)) | ((ap_predicate_op708_read_state75 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_11001)) | ((ap_predicate_op692_read_state74 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_11001)) | ((ap_predicate_op676_read_state73 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_11001)) | ((ap_predicate_op660_read_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_predicate_op643_read_state71 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        StrmMPix_V_val_2_V_read = 1'b1;
    end else begin
        StrmMPix_V_val_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln821_5_reg_3841 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_4_reg_3837 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_3_reg_3833 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_2_reg_3829 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_1_reg_3810 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln821_reg_3806 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln786_7_reg_3992 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_6_reg_3988 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_5_reg_3974 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_4_reg_3960 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_3_reg_3946 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_2_reg_3932 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_1_reg_3913 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_ln786_reg_3909 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_5_reg_4181 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_4_reg_4177 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_3_reg_4163 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_2_reg_4149 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_1_reg_4120 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln499_reg_4112 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_7_reg_4410 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_6_reg_4406 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_5_reg_4382 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_4_reg_4358 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_3_reg_4334 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_ln458_2_reg_4310 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_ln458_1_reg_4281 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln458_reg_4273 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage1)))) begin
        StrmMPix_V_val_3_V_blk_n = StrmMPix_V_val_3_V_empty_n;
    end else begin
        StrmMPix_V_val_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op284_read_state26 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op277_read_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op268_read_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op260_read_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op252_read_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op239_read_state21 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op413_read_state39 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_predicate_op404_read_state38 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001)) | ((ap_predicate_op393_read_state37 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001)) | ((ap_predicate_op383_read_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op373_read_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op363_read_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op353_read_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op340_read_state32 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op555_read_state65 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_predicate_op544_read_state64 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op531_read_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op519_read_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op507_read_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001)) | ((ap_predicate_op490_read_state60 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op756_read_state78 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_predicate_op741_read_state77 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001)) | ((ap_predicate_op724_read_state76 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_11001)) | ((ap_predicate_op708_read_state75 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_11001)) | ((ap_predicate_op692_read_state74 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_11001)) | ((ap_predicate_op676_read_state73 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_11001)) | ((ap_predicate_op660_read_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_predicate_op643_read_state71 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        StrmMPix_V_val_3_V_read = 1'b1;
    end else begin
        StrmMPix_V_val_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln821_5_reg_3841 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_4_reg_3837 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_3_reg_3833 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_2_reg_3829 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_1_reg_3810 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln821_reg_3806 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln786_7_reg_3992 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_6_reg_3988 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_5_reg_3974 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_4_reg_3960 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_3_reg_3946 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_2_reg_3932 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_1_reg_3913 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_ln786_reg_3909 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_5_reg_4181 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_4_reg_4177 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_3_reg_4163 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_2_reg_4149 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_1_reg_4120 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln499_reg_4112 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_7_reg_4410 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_6_reg_4406 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_5_reg_4382 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_4_reg_4358 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_3_reg_4334 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_ln458_2_reg_4310 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_ln458_1_reg_4281 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln458_reg_4273 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage1)))) begin
        StrmMPix_V_val_4_V_blk_n = StrmMPix_V_val_4_V_empty_n;
    end else begin
        StrmMPix_V_val_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op284_read_state26 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op277_read_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op268_read_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op260_read_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op252_read_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op239_read_state21 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op413_read_state39 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_predicate_op404_read_state38 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001)) | ((ap_predicate_op393_read_state37 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001)) | ((ap_predicate_op383_read_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op373_read_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op363_read_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op353_read_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op340_read_state32 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op555_read_state65 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_predicate_op544_read_state64 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op531_read_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op519_read_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op507_read_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001)) | ((ap_predicate_op490_read_state60 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op756_read_state78 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_predicate_op741_read_state77 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001)) | ((ap_predicate_op724_read_state76 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_11001)) | ((ap_predicate_op708_read_state75 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_11001)) | ((ap_predicate_op692_read_state74 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_11001)) | ((ap_predicate_op676_read_state73 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_11001)) | ((ap_predicate_op660_read_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_predicate_op643_read_state71 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        StrmMPix_V_val_4_V_read = 1'b1;
    end else begin
        StrmMPix_V_val_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln821_5_reg_3841 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_4_reg_3837 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_3_reg_3833 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_2_reg_3829 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln821_1_reg_3810 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln821_reg_3806 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln786_7_reg_3992 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_6_reg_3988 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_5_reg_3974 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_4_reg_3960 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_3_reg_3946 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_2_reg_3932 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (or_ln786_1_reg_3913 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_ln786_reg_3909 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln499_5_reg_4181 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_4_reg_4177 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_3_reg_4163 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_2_reg_4149 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln499_1_reg_4120 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln499_reg_4112 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln458_7_reg_4410 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_6_reg_4406 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_5_reg_4382 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_4_reg_4358 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln458_3_reg_4334 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_ln458_2_reg_4310 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_ln458_1_reg_4281 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln458_reg_4273 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0) & (1'b0 == ap_block_pp3_stage1)))) begin
        StrmMPix_V_val_5_V_blk_n = StrmMPix_V_val_5_V_empty_n;
    end else begin
        StrmMPix_V_val_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op284_read_state26 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op277_read_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op268_read_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op260_read_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op252_read_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op239_read_state21 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op413_read_state39 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_predicate_op404_read_state38 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001)) | ((ap_predicate_op393_read_state37 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001)) | ((ap_predicate_op383_read_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op373_read_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op363_read_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op353_read_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op340_read_state32 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op555_read_state65 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_predicate_op544_read_state64 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op531_read_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op519_read_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op507_read_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001)) | ((ap_predicate_op490_read_state60 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op756_read_state78 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_predicate_op741_read_state77 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001)) | ((ap_predicate_op724_read_state76 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_11001)) | ((ap_predicate_op708_read_state75 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_11001)) | ((ap_predicate_op692_read_state74 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_11001)) | ((ap_predicate_op676_read_state73 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_11001)) | ((ap_predicate_op660_read_state72 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_predicate_op643_read_state71 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        StrmMPix_V_val_5_V_read = 1'b1;
    end else begin
        StrmMPix_V_val_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln816_reg_3793 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state22 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state22 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln781_reg_3894 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state33 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state33 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln494_reg_4099 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state61 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state61 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln453_reg_4258 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state72 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state72 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((icmp_ln260_fu_1791_p2 == 1'd1) | ((icmp_ln296_fu_1797_p2 == 1'd1) | ((icmp_ln331_fu_1819_p2 == 1'd1) | ((icmp_ln367_fu_1825_p2 == 1'd1) | ((icmp_ln403_fu_1831_p2 == 1'd1) | ((icmp_ln437_fu_1853_p2 == 1'd1) | (((((((((((icmp_ln812_fu_2103_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0)) | ((icmp_ln476_fu_1875_p2 == 1'd1) & (icmp_ln490_fu_2118_p2 == 1'd1))) | ((icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln798_fu_2003_p2 == 1'd0))) | ((icmp_ln765_fu_1997_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln724_fu_1991_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln684_fu_1985_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln645_fu_1963_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln604_fu_1941_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln567_fu_1919_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln522_fu_1897_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))))))))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln499_5_reg_4181 == 1'd0) & (icmp_ln494_reg_4099_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_pix_val_V_0_17_i_i_phi_fu_1114_p4 = ap_phi_reg_pp2_iter1_pix_val_V_0_16_i_i_reg_1071;
    end else begin
        ap_phi_mux_pix_val_V_0_17_i_i_phi_fu_1114_p4 = ap_phi_reg_pp2_iter1_pix_val_V_0_17_i_i_reg_1111;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln781_reg_3894_pp1_iter1_reg == 1'd0) & (or_ln786_7_reg_3992 == 1'd0))) begin
        ap_phi_mux_pix_val_V_0_27_i_i_phi_fu_850_p4 = ap_phi_reg_pp1_iter1_pix_val_V_0_26_i_i_reg_827;
    end else begin
        ap_phi_mux_pix_val_V_0_27_i_i_phi_fu_850_p4 = ap_phi_reg_pp1_iter1_pix_val_V_0_27_i_i_reg_847;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln816_reg_3793_pp0_iter1_reg == 1'd0) & (or_ln821_5_reg_3841 == 1'd0))) begin
        ap_phi_mux_pix_val_V_0_35_i_i_phi_fu_657_p4 = ap_phi_reg_pp0_iter1_pix_val_V_0_34_i_i_reg_634;
    end else begin
        ap_phi_mux_pix_val_V_0_35_i_i_phi_fu_657_p4 = ap_phi_reg_pp0_iter1_pix_val_V_0_35_i_i_reg_654;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln458_7_reg_4410 == 1'd0) & (icmp_ln453_reg_4258_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1))) begin
        ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1477_p4 = ap_phi_reg_pp3_iter1_pix_val_V_0_8_i_i_reg_1434;
    end else begin
        ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1477_p4 = ap_phi_reg_pp3_iter1_pix_val_V_0_9_i_i_reg_1474;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln499_5_reg_4181 == 1'd0) & (icmp_ln494_reg_4099_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_pix_val_V_1_17_i_i_phi_fu_1104_p4 = ap_phi_reg_pp2_iter1_pix_val_V_1_16_i_i_reg_1061;
    end else begin
        ap_phi_mux_pix_val_V_1_17_i_i_phi_fu_1104_p4 = ap_phi_reg_pp2_iter1_pix_val_V_1_17_i_i_reg_1101;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln458_7_reg_4410 == 1'd0) & (icmp_ln453_reg_4258_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1))) begin
        ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1467_p4 = ap_phi_reg_pp3_iter1_pix_val_V_1_8_i_i_reg_1424;
    end else begin
        ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1467_p4 = ap_phi_reg_pp3_iter1_pix_val_V_1_9_i_i_reg_1464;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln499_5_reg_4181 == 1'd0) & (icmp_ln494_reg_4099_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_pix_val_V_3_17_i_i_phi_fu_1094_p4 = ap_phi_reg_pp2_iter1_pix_val_V_3_16_i_i_reg_1051;
    end else begin
        ap_phi_mux_pix_val_V_3_17_i_i_phi_fu_1094_p4 = ap_phi_reg_pp2_iter1_pix_val_V_3_17_i_i_reg_1091;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln781_reg_3894_pp1_iter1_reg == 1'd0) & (or_ln786_7_reg_3992 == 1'd0))) begin
        ap_phi_mux_pix_val_V_3_27_i_i_phi_fu_840_p4 = ap_phi_reg_pp1_iter1_pix_val_V_3_26_i_i_reg_817;
    end else begin
        ap_phi_mux_pix_val_V_3_27_i_i_phi_fu_840_p4 = ap_phi_reg_pp1_iter1_pix_val_V_3_27_i_i_reg_837;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln816_reg_3793_pp0_iter1_reg == 1'd0) & (or_ln821_5_reg_3841 == 1'd0))) begin
        ap_phi_mux_pix_val_V_3_35_i_i_phi_fu_647_p4 = ap_phi_reg_pp0_iter1_pix_val_V_3_34_i_i_reg_624;
    end else begin
        ap_phi_mux_pix_val_V_3_35_i_i_phi_fu_647_p4 = ap_phi_reg_pp0_iter1_pix_val_V_3_35_i_i_reg_644;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln458_7_reg_4410 == 1'd0) & (icmp_ln453_reg_4258_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1))) begin
        ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1457_p4 = ap_phi_reg_pp3_iter1_pix_val_V_3_8_i_i_reg_1414;
    end else begin
        ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1457_p4 = ap_phi_reg_pp3_iter1_pix_val_V_3_9_i_i_reg_1454;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln499_5_reg_4181 == 1'd0) & (icmp_ln494_reg_4099_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_pix_val_V_4_17_i_i_phi_fu_1084_p4 = ap_phi_reg_pp2_iter1_pix_val_V_4_16_i_i_reg_1041;
    end else begin
        ap_phi_mux_pix_val_V_4_17_i_i_phi_fu_1084_p4 = ap_phi_reg_pp2_iter1_pix_val_V_4_17_i_i_reg_1081;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln458_7_reg_4410 == 1'd0) & (icmp_ln453_reg_4258_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1))) begin
        ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1447_p4 = ap_phi_reg_pp3_iter1_pix_val_V_4_8_i_i_reg_1404;
    end else begin
        ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1447_p4 = ap_phi_reg_pp3_iter1_pix_val_V_4_9_i_i_reg_1444;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln781_reg_3894 == 1'd0))) begin
        ap_phi_mux_x16_0_i_i_phi_fu_679_p4 = x_3_reg_3927;
    end else begin
        ap_phi_mux_x16_0_i_i_phi_fu_679_p4 = x16_0_i_i_reg_675;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln816_reg_3793 == 1'd0))) begin
        ap_phi_mux_x25_0_i_i_phi_fu_530_p4 = x_2_reg_3824;
    end else begin
        ap_phi_mux_x25_0_i_i_phi_fu_530_p4 = x25_0_i_i_reg_526;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln494_reg_4099 == 1'd0))) begin
        ap_phi_mux_x9_0_i_i_phi_fu_861_p4 = x_reg_4144;
    end else begin
        ap_phi_mux_x9_0_i_i_phi_fu_861_p4 = x9_0_i_i_reg_857;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln453_reg_4258 == 1'd0))) begin
        ap_phi_mux_x_0_i_i_phi_fu_1136_p4 = x_1_reg_4305;
    end else begin
        ap_phi_mux_x_0_i_i_phi_fu_1136_p4 = x_0_i_i_reg_1132;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((icmp_ln260_fu_1791_p2 == 1'd1) | ((icmp_ln296_fu_1797_p2 == 1'd1) | ((icmp_ln331_fu_1819_p2 == 1'd1) | ((icmp_ln367_fu_1825_p2 == 1'd1) | ((icmp_ln403_fu_1831_p2 == 1'd1) | ((icmp_ln437_fu_1853_p2 == 1'd1) | (((((((((((icmp_ln812_fu_2103_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0)) | ((icmp_ln476_fu_1875_p2 == 1'd1) & (icmp_ln490_fu_2118_p2 == 1'd1))) | ((icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln798_fu_2003_p2 == 1'd0))) | ((icmp_ln765_fu_1997_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln724_fu_1991_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln684_fu_1985_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln645_fu_1963_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln604_fu_1941_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln567_fu_1919_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln522_fu_1897_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))))))))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln816_reg_3793_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln781_reg_3894_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1)))) begin
        bytes_plane0_V_V_blk_n = bytes_plane0_V_V_full_n;
    end else begin
        bytes_plane0_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1_01001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        bytes_plane0_V_V_din = tmp_V_3_fu_3507_p17;
    end else if (((1'b0 == ap_block_pp2_stage1_01001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        bytes_plane0_V_V_din = tmp_V_1_fu_2939_p5;
    end else if (((1'b0 == ap_block_pp1_stage1_01001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln781_reg_3894_pp1_iter1_reg == 1'd0))) begin
        bytes_plane0_V_V_din = tmp_V_8_fu_2596_p17;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln816_reg_3793_pp0_iter1_reg == 1'd0))) begin
        bytes_plane0_V_V_din = tmp_V_7_fu_2260_p5;
    end else begin
        bytes_plane0_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln816_reg_3793_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln781_reg_3894_pp1_iter1_reg == 1'd0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        bytes_plane0_V_V_write = 1'b1;
    end else begin
        bytes_plane0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & ((trunc_ln490_reg_3780 == 1'd0) | (empty_182_reg_4116_pp2_iter1_reg == 1'd0))) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1) & ((trunc_ln449_reg_4245 == 1'd0) | (empty_165_reg_4277_pp3_iter1_reg == 1'd0))))) begin
        bytes_plane1_V_V_blk_n = bytes_plane1_V_V_full_n;
    end else begin
        bytes_plane1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op782_write_state79 == 1'b1) & (1'b0 == ap_block_pp3_stage1_01001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        bytes_plane1_V_V_din = tmp_V_6_fu_3532_p17;
    end else if (((ap_predicate_op589_write_state66 == 1'b1) & (1'b0 == ap_block_pp2_stage1_01001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        bytes_plane1_V_V_din = tmp_V_5_fu_2962_p5;
    end else begin
        bytes_plane1_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op589_write_state66 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_predicate_op782_write_state79 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        bytes_plane1_V_V_write = 1'b1;
    end else begin
        bytes_plane1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_1494_ap_start = 1'b1;
    end else begin
        grp_fu_1494_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln135_loc_blk_n = trunc_ln135_loc_empty_n;
    end else begin
        trunc_ln135_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln135_loc_out_blk_n = trunc_ln135_loc_out_full_n;
    end else begin
        trunc_ln135_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln135_loc_out_write = 1'b1;
    end else begin
        trunc_ln135_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln135_loc_read = 1'b1;
    end else begin
        trunc_ln135_loc_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln798_fu_2003_p2 == 1'd1) & (icmp_ln765_fu_1997_p2 == 1'd0) & (icmp_ln724_fu_1991_p2 == 1'd0) & (icmp_ln684_fu_1985_p2 == 1'd0) & (icmp_ln645_fu_1963_p2 == 1'd0) & (icmp_ln604_fu_1941_p2 == 1'd0) & (icmp_ln567_fu_1919_p2 == 1'd0) & (icmp_ln522_fu_1897_p2 == 1'd0) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln765_fu_1997_p2 == 1'd1) & (icmp_ln724_fu_1991_p2 == 1'd0) & (icmp_ln684_fu_1985_p2 == 1'd0) & (icmp_ln645_fu_1963_p2 == 1'd0) & (icmp_ln604_fu_1941_p2 == 1'd0) & (icmp_ln567_fu_1919_p2 == 1'd0) & (icmp_ln522_fu_1897_p2 == 1'd0) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln476_fu_1875_p2 == 1'd1) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln437_fu_1853_p2 == 1'd1) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1) & ((icmp_ln260_fu_1791_p2 == 1'd1) | ((icmp_ln296_fu_1797_p2 == 1'd1) | ((icmp_ln331_fu_1819_p2 == 1'd1) | ((icmp_ln367_fu_1825_p2 == 1'd1) | ((icmp_ln403_fu_1831_p2 == 1'd1) | ((((((((icmp_ln724_fu_1991_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0)) | ((icmp_ln765_fu_1997_p2 == 1'd0) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln798_fu_2003_p2 == 1'd0))) | ((icmp_ln684_fu_1985_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0))) | ((icmp_ln645_fu_1963_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0))) | ((icmp_ln604_fu_1941_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0))) | ((icmp_ln567_fu_1919_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0))) | ((icmp_ln522_fu_1897_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln437_fu_1853_p2 == 1'd0)))))))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & ((icmp_ln260_fu_1791_p2 == 1'd1) | ((icmp_ln296_fu_1797_p2 == 1'd1) | ((icmp_ln331_fu_1819_p2 == 1'd1) | ((icmp_ln367_fu_1825_p2 == 1'd1) | ((icmp_ln403_fu_1831_p2 == 1'd1) | ((icmp_ln437_fu_1853_p2 == 1'd1) | (((((((((((icmp_ln812_fu_2103_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0)) | ((icmp_ln476_fu_1875_p2 == 1'd1) & (icmp_ln490_fu_2118_p2 == 1'd1))) | ((icmp_ln476_fu_1875_p2 == 1'd0) & (icmp_ln798_fu_2003_p2 == 1'd0))) | ((icmp_ln765_fu_1997_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln724_fu_1991_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln684_fu_1985_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln645_fu_1963_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln604_fu_1941_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln567_fu_1919_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))) | ((icmp_ln522_fu_1897_p2 == 1'd1) & (icmp_ln476_fu_1875_p2 == 1'd0))))))))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln476_fu_1875_p2 == 1'd1) & (icmp_ln437_fu_1853_p2 == 1'd0) & (icmp_ln403_fu_1831_p2 == 1'd0) & (icmp_ln367_fu_1825_p2 == 1'd0) & (icmp_ln331_fu_1819_p2 == 1'd0) & (icmp_ln296_fu_1797_p2 == 1'd0) & (icmp_ln260_fu_1791_p2 == 1'd0) & (icmp_ln490_fu_2118_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln816_reg_3793 == 1'd1)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln816_reg_3793 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln777_fu_2365_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_subdone) & (icmp_ln781_reg_3894 == 1'd1)) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_subdone) & (icmp_ln781_reg_3894 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((~((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_subdone) & (icmp_ln494_reg_4099 == 1'd1)) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_subdone) & (icmp_ln494_reg_4099 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_pp2_stage5 : begin
            if ((1'b0 == ap_block_pp2_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((1'b1 == ap_CS_fsm_state69) & (icmp_ln449_fu_3086_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((1'b0 == ap_block_pp3_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((~((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_subdone) & (icmp_ln453_reg_4258 == 1'd1)) & (1'b0 == ap_block_pp3_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_subdone) & (icmp_ln453_reg_4258 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((1'b0 == ap_block_pp3_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_pp3_stage4 : begin
            if ((1'b0 == ap_block_pp3_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end
        end
        ap_ST_fsm_pp3_stage5 : begin
            if ((1'b0 == ap_block_pp3_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end
        end
        ap_ST_fsm_pp3_stage6 : begin
            if ((1'b0 == ap_block_pp3_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end
        end
        ap_ST_fsm_pp3_stage7 : begin
            if ((1'b0 == ap_block_pp3_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign HwReg_height_cast8_loc_out_din = HwReg_height_cast8_loc_dout;

assign add_ln260_fu_1775_p2 = ($signed(8'd246) + $signed(trunc_ln135_fu_1771_p1));

assign add_ln331_fu_1803_p2 = ($signed(trunc_ln135_fu_1771_p1) + $signed(8'd241));

assign add_ln437_fu_1837_p2 = ($signed(trunc_ln135_fu_1771_p1) + $signed(8'd238));

assign add_ln476_fu_1859_p2 = ($signed(trunc_ln135_fu_1771_p1) + $signed(8'd234));

assign add_ln522_fu_1881_p2 = ($signed(trunc_ln135_fu_1771_p1) + $signed(8'd224));

assign add_ln567_fu_1903_p2 = ($signed(trunc_ln135_fu_1771_p1) + $signed(8'd219));

assign add_ln604_fu_1925_p2 = ($signed(trunc_ln135_fu_1771_p1) + $signed(8'd236));

assign add_ln645_fu_1947_p2 = ($signed(trunc_ln135_fu_1771_p1) + $signed(8'd226));

assign add_ln684_fu_1969_p2 = ($signed(trunc_ln135_fu_1771_p1) + $signed(8'd221));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp2_stage5 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_pp3_stage4 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_pp3_stage5 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_pp3_stage6 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_pp3_stage7 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd71];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_predicate_op284_read_state26 == 1'b1) & (io_acc_block_signal_op284 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_predicate_op284_read_state26 == 1'b1) & (io_acc_block_signal_op284 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln816_reg_3793_pp0_iter1_reg == 1'd0)) | ((ap_predicate_op239_read_state21 == 1'b1) & (io_acc_block_signal_op239 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln816_reg_3793_pp0_iter1_reg == 1'd0)) | ((ap_predicate_op239_read_state21 == 1'b1) & (io_acc_block_signal_op239 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln816_reg_3793_pp0_iter1_reg == 1'd0)) | ((ap_predicate_op239_read_state21 == 1'b1) & (io_acc_block_signal_op239 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_predicate_op252_read_state22 == 1'b1) & (io_acc_block_signal_op252 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_predicate_op252_read_state22 == 1'b1) & (io_acc_block_signal_op252 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_predicate_op260_read_state23 == 1'b1) & (io_acc_block_signal_op260 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_predicate_op260_read_state23 == 1'b1) & (io_acc_block_signal_op260 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_predicate_op268_read_state24 == 1'b1) & (io_acc_block_signal_op268 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_predicate_op268_read_state24 == 1'b1) & (io_acc_block_signal_op268 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_predicate_op277_read_state25 == 1'b1) & (io_acc_block_signal_op277 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_predicate_op277_read_state25 == 1'b1) & (io_acc_block_signal_op277 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_predicate_op413_read_state39 == 1'b1) & (io_acc_block_signal_op413 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_predicate_op413_read_state39 == 1'b1) & (io_acc_block_signal_op413 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = (((bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln781_reg_3894_pp1_iter1_reg == 1'd0)) | ((ap_predicate_op340_read_state32 == 1'b1) & (io_acc_block_signal_op340 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = (((bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln781_reg_3894_pp1_iter1_reg == 1'd0)) | ((ap_predicate_op340_read_state32 == 1'b1) & (io_acc_block_signal_op340 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = (((bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln781_reg_3894_pp1_iter1_reg == 1'd0)) | ((ap_predicate_op340_read_state32 == 1'b1) & (io_acc_block_signal_op340 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((ap_predicate_op353_read_state33 == 1'b1) & (io_acc_block_signal_op353 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((ap_predicate_op353_read_state33 == 1'b1) & (io_acc_block_signal_op353 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage3_11001 = ((ap_predicate_op363_read_state34 == 1'b1) & (io_acc_block_signal_op363 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage3_subdone = ((ap_predicate_op363_read_state34 == 1'b1) & (io_acc_block_signal_op363 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage4_11001 = ((ap_predicate_op373_read_state35 == 1'b1) & (io_acc_block_signal_op373 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage4_subdone = ((ap_predicate_op373_read_state35 == 1'b1) & (io_acc_block_signal_op373 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage5_11001 = ((ap_predicate_op383_read_state36 == 1'b1) & (io_acc_block_signal_op383 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage5_subdone = ((ap_predicate_op383_read_state36 == 1'b1) & (io_acc_block_signal_op383 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage6_11001 = ((ap_predicate_op393_read_state37 == 1'b1) & (io_acc_block_signal_op393 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage6_subdone = ((ap_predicate_op393_read_state37 == 1'b1) & (io_acc_block_signal_op393 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage7_11001 = ((ap_predicate_op404_read_state38 == 1'b1) & (io_acc_block_signal_op404 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage7_subdone = ((ap_predicate_op404_read_state38 == 1'b1) & (io_acc_block_signal_op404 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ap_predicate_op555_read_state65 == 1'b1) & (io_acc_block_signal_op555 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ap_predicate_op555_read_state65 == 1'b1) & (io_acc_block_signal_op555 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_01001 = (((ap_enable_reg_pp2_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op589_write_state66 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op490_read_state60 == 1'b1) & (io_acc_block_signal_op490 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage1_11001 = (((ap_enable_reg_pp2_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op589_write_state66 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op490_read_state60 == 1'b1) & (io_acc_block_signal_op490 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = (((ap_enable_reg_pp2_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op589_write_state66 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op490_read_state60 == 1'b1) & (io_acc_block_signal_op490 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage2_11001 = ((ap_predicate_op507_read_state61 == 1'b1) & (io_acc_block_signal_op507 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage2_subdone = ((ap_predicate_op507_read_state61 == 1'b1) & (io_acc_block_signal_op507 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage3_11001 = ((ap_predicate_op519_read_state62 == 1'b1) & (io_acc_block_signal_op519 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage3_subdone = ((ap_predicate_op519_read_state62 == 1'b1) & (io_acc_block_signal_op519 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage4_11001 = ((ap_predicate_op531_read_state63 == 1'b1) & (io_acc_block_signal_op531 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage4_subdone = ((ap_predicate_op531_read_state63 == 1'b1) & (io_acc_block_signal_op531 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage5_11001 = ((ap_predicate_op544_read_state64 == 1'b1) & (io_acc_block_signal_op544 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage5_subdone = ((ap_predicate_op544_read_state64 == 1'b1) & (io_acc_block_signal_op544 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((ap_predicate_op756_read_state78 == 1'b1) & (io_acc_block_signal_op756 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((ap_predicate_op756_read_state78 == 1'b1) & (io_acc_block_signal_op756 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage1_01001 = (((ap_enable_reg_pp3_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op782_write_state79 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op643_read_state71 == 1'b1) & (io_acc_block_signal_op643 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage1_11001 = (((ap_enable_reg_pp3_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op782_write_state79 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op643_read_state71 == 1'b1) & (io_acc_block_signal_op643 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage1_subdone = (((ap_enable_reg_pp3_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op782_write_state79 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op643_read_state71 == 1'b1) & (io_acc_block_signal_op643 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1)));
end

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage2_11001 = ((ap_predicate_op660_read_state72 == 1'b1) & (io_acc_block_signal_op660 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage2_subdone = ((ap_predicate_op660_read_state72 == 1'b1) & (io_acc_block_signal_op660 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage3_11001 = ((ap_predicate_op676_read_state73 == 1'b1) & (io_acc_block_signal_op676 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage3_subdone = ((ap_predicate_op676_read_state73 == 1'b1) & (io_acc_block_signal_op676 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage4_11001 = ((ap_predicate_op692_read_state74 == 1'b1) & (io_acc_block_signal_op692 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage4_subdone = ((ap_predicate_op692_read_state74 == 1'b1) & (io_acc_block_signal_op692 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage5_11001 = ((ap_predicate_op708_read_state75 == 1'b1) & (io_acc_block_signal_op708 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage5_subdone = ((ap_predicate_op708_read_state75 == 1'b1) & (io_acc_block_signal_op708 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage6_11001 = ((ap_predicate_op724_read_state76 == 1'b1) & (io_acc_block_signal_op724 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage6_subdone = ((ap_predicate_op724_read_state76 == 1'b1) & (io_acc_block_signal_op724 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage7_11001 = ((ap_predicate_op741_read_state77 == 1'b1) & (io_acc_block_signal_op741 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage7_subdone = ((ap_predicate_op741_read_state77 == 1'b1) & (io_acc_block_signal_op741 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln135_loc_out_full_n == 1'b0) | (1'b0 == HwReg_height_cast8_loc_out_full_n) | (trunc_ln135_loc_empty_n == 1'b0) | (1'b0 == HwReg_width_cast9_loc_empty_n) | (1'b0 == HwReg_height_cast8_loc_empty_n));
end

assign ap_block_state20_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state21_pp0_stage1_iter0 = ((ap_predicate_op239_read_state21 == 1'b1) & (io_acc_block_signal_op239 == 1'b0));
end

always @ (*) begin
    ap_block_state22_pp0_stage2_iter0 = ((ap_predicate_op252_read_state22 == 1'b1) & (io_acc_block_signal_op252 == 1'b0));
end

always @ (*) begin
    ap_block_state23_pp0_stage3_iter0 = ((ap_predicate_op260_read_state23 == 1'b1) & (io_acc_block_signal_op260 == 1'b0));
end

always @ (*) begin
    ap_block_state24_pp0_stage4_iter0 = ((ap_predicate_op268_read_state24 == 1'b1) & (io_acc_block_signal_op268 == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage5_iter0 = ((ap_predicate_op277_read_state25 == 1'b1) & (io_acc_block_signal_op277 == 1'b0));
end

always @ (*) begin
    ap_block_state26_pp0_stage0_iter1 = ((ap_predicate_op284_read_state26 == 1'b1) & (io_acc_block_signal_op284 == 1'b0));
end

always @ (*) begin
    ap_block_state27_pp0_stage1_iter1 = ((bytes_plane0_V_V_full_n == 1'b0) & (icmp_ln816_reg_3793_pp0_iter1_reg == 1'd0));
end

assign ap_block_state31_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state32_pp1_stage1_iter0 = ((ap_predicate_op340_read_state32 == 1'b1) & (io_acc_block_signal_op340 == 1'b0));
end

always @ (*) begin
    ap_block_state33_pp1_stage2_iter0 = ((ap_predicate_op353_read_state33 == 1'b1) & (io_acc_block_signal_op353 == 1'b0));
end

always @ (*) begin
    ap_block_state34_pp1_stage3_iter0 = ((ap_predicate_op363_read_state34 == 1'b1) & (io_acc_block_signal_op363 == 1'b0));
end

always @ (*) begin
    ap_block_state35_pp1_stage4_iter0 = ((ap_predicate_op373_read_state35 == 1'b1) & (io_acc_block_signal_op373 == 1'b0));
end

always @ (*) begin
    ap_block_state36_pp1_stage5_iter0 = ((ap_predicate_op383_read_state36 == 1'b1) & (io_acc_block_signal_op383 == 1'b0));
end

always @ (*) begin
    ap_block_state37_pp1_stage6_iter0 = ((ap_predicate_op393_read_state37 == 1'b1) & (io_acc_block_signal_op393 == 1'b0));
end

always @ (*) begin
    ap_block_state38_pp1_stage7_iter0 = ((ap_predicate_op404_read_state38 == 1'b1) & (io_acc_block_signal_op404 == 1'b0));
end

always @ (*) begin
    ap_block_state39_pp1_stage0_iter1 = ((ap_predicate_op413_read_state39 == 1'b1) & (io_acc_block_signal_op413 == 1'b0));
end

always @ (*) begin
    ap_block_state40_pp1_stage1_iter1 = ((bytes_plane0_V_V_full_n == 1'b0) & (icmp_ln781_reg_3894_pp1_iter1_reg == 1'd0));
end

assign ap_block_state59_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state60_pp2_stage1_iter0 = ((ap_predicate_op490_read_state60 == 1'b1) & (io_acc_block_signal_op490 == 1'b0));
end

always @ (*) begin
    ap_block_state61_pp2_stage2_iter0 = ((ap_predicate_op507_read_state61 == 1'b1) & (io_acc_block_signal_op507 == 1'b0));
end

always @ (*) begin
    ap_block_state62_pp2_stage3_iter0 = ((ap_predicate_op519_read_state62 == 1'b1) & (io_acc_block_signal_op519 == 1'b0));
end

always @ (*) begin
    ap_block_state63_pp2_stage4_iter0 = ((ap_predicate_op531_read_state63 == 1'b1) & (io_acc_block_signal_op531 == 1'b0));
end

always @ (*) begin
    ap_block_state64_pp2_stage5_iter0 = ((ap_predicate_op544_read_state64 == 1'b1) & (io_acc_block_signal_op544 == 1'b0));
end

always @ (*) begin
    ap_block_state65_pp2_stage0_iter1 = ((ap_predicate_op555_read_state65 == 1'b1) & (io_acc_block_signal_op555 == 1'b0));
end

always @ (*) begin
    ap_block_state66_pp2_stage1_iter1 = ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op589_write_state66 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)));
end

assign ap_block_state70_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state71_pp3_stage1_iter0 = ((ap_predicate_op643_read_state71 == 1'b1) & (io_acc_block_signal_op643 == 1'b0));
end

always @ (*) begin
    ap_block_state72_pp3_stage2_iter0 = ((ap_predicate_op660_read_state72 == 1'b1) & (io_acc_block_signal_op660 == 1'b0));
end

always @ (*) begin
    ap_block_state73_pp3_stage3_iter0 = ((ap_predicate_op676_read_state73 == 1'b1) & (io_acc_block_signal_op676 == 1'b0));
end

always @ (*) begin
    ap_block_state74_pp3_stage4_iter0 = ((ap_predicate_op692_read_state74 == 1'b1) & (io_acc_block_signal_op692 == 1'b0));
end

always @ (*) begin
    ap_block_state75_pp3_stage5_iter0 = ((ap_predicate_op708_read_state75 == 1'b1) & (io_acc_block_signal_op708 == 1'b0));
end

always @ (*) begin
    ap_block_state76_pp3_stage6_iter0 = ((ap_predicate_op724_read_state76 == 1'b1) & (io_acc_block_signal_op724 == 1'b0));
end

always @ (*) begin
    ap_block_state77_pp3_stage7_iter0 = ((ap_predicate_op741_read_state77 == 1'b1) & (io_acc_block_signal_op741 == 1'b0));
end

always @ (*) begin
    ap_block_state78_pp3_stage0_iter1 = ((ap_predicate_op756_read_state78 == 1'b1) & (io_acc_block_signal_op756 == 1'b0));
end

always @ (*) begin
    ap_block_state79_pp3_stage1_iter1 = ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op782_write_state79 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1102 = ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001));
end

always @ (*) begin
    ap_condition_1183 = ((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001));
end

always @ (*) begin
    ap_condition_1215 = ((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001));
end

always @ (*) begin
    ap_condition_1310 = ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001));
end

always @ (*) begin
    ap_condition_3783 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln821_reg_3806 == 1'd1));
end

always @ (*) begin
    ap_condition_3786 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_ln821_reg_3806 == 1'd0));
end

always @ (*) begin
    ap_condition_3790 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_ln821_1_reg_3810 == 1'd1));
end

always @ (*) begin
    ap_condition_3793 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln821_1_reg_3810 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_3797 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln821_2_reg_3829 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_3800 = ((1'b1 == ap_CS_fsm_pp0_stage4) & (or_ln821_2_reg_3829 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001));
end

always @ (*) begin
    ap_condition_3807 = ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_ln786_reg_3909 == 1'd1));
end

always @ (*) begin
    ap_condition_3810 = ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (or_ln786_reg_3909 == 1'd0));
end

always @ (*) begin
    ap_condition_3814 = ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (or_ln786_1_reg_3913 == 1'd1));
end

always @ (*) begin
    ap_condition_3817 = ((1'b1 == ap_CS_fsm_pp1_stage3) & (or_ln786_1_reg_3913 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001));
end

always @ (*) begin
    ap_condition_3821 = ((1'b1 == ap_CS_fsm_pp1_stage3) & (or_ln786_2_reg_3932 == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001));
end

always @ (*) begin
    ap_condition_3824 = ((1'b1 == ap_CS_fsm_pp1_stage4) & (or_ln786_2_reg_3932 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001));
end

always @ (*) begin
    ap_condition_3828 = ((1'b1 == ap_CS_fsm_pp1_stage4) & (or_ln786_3_reg_3946 == 1'd1) & (1'b0 == ap_block_pp1_stage4_11001));
end

always @ (*) begin
    ap_condition_3831 = ((1'b1 == ap_CS_fsm_pp1_stage5) & (or_ln786_3_reg_3946 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001));
end

always @ (*) begin
    ap_condition_3835 = ((1'b1 == ap_CS_fsm_pp1_stage5) & (or_ln786_4_reg_3960 == 1'd1) & (1'b0 == ap_block_pp1_stage5_11001));
end

always @ (*) begin
    ap_condition_3838 = ((1'b1 == ap_CS_fsm_pp1_stage6) & (or_ln786_4_reg_3960 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001));
end

always @ (*) begin
    ap_condition_3845 = ((1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln499_reg_4112 == 1'd1) & (1'b0 == ap_block_pp2_stage1_11001));
end

always @ (*) begin
    ap_condition_3848 = ((1'b1 == ap_CS_fsm_pp2_stage2) & (or_ln499_reg_4112 == 1'd0) & (1'b0 == ap_block_pp2_stage2_11001));
end

always @ (*) begin
    ap_condition_3852 = ((1'b1 == ap_CS_fsm_pp2_stage2) & (or_ln499_1_reg_4120 == 1'd1) & (1'b0 == ap_block_pp2_stage2_11001));
end

always @ (*) begin
    ap_condition_3855 = ((1'b1 == ap_CS_fsm_pp2_stage3) & (or_ln499_1_reg_4120 == 1'd0) & (1'b0 == ap_block_pp2_stage3_11001));
end

always @ (*) begin
    ap_condition_3859 = ((1'b1 == ap_CS_fsm_pp2_stage3) & (or_ln499_2_reg_4149 == 1'd1) & (1'b0 == ap_block_pp2_stage3_11001));
end

always @ (*) begin
    ap_condition_3862 = ((1'b1 == ap_CS_fsm_pp2_stage4) & (or_ln499_2_reg_4149 == 1'd0) & (1'b0 == ap_block_pp2_stage4_11001));
end

always @ (*) begin
    ap_condition_3869 = ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln458_reg_4273 == 1'd1));
end

always @ (*) begin
    ap_condition_3872 = ((1'b1 == ap_CS_fsm_pp3_stage2) & (or_ln458_reg_4273 == 1'd0) & (1'b0 == ap_block_pp3_stage2_11001));
end

always @ (*) begin
    ap_condition_3876 = ((1'b1 == ap_CS_fsm_pp3_stage2) & (or_ln458_1_reg_4281 == 1'd1) & (1'b0 == ap_block_pp3_stage2_11001));
end

always @ (*) begin
    ap_condition_3879 = ((1'b1 == ap_CS_fsm_pp3_stage3) & (or_ln458_1_reg_4281 == 1'd0) & (1'b0 == ap_block_pp3_stage3_11001));
end

always @ (*) begin
    ap_condition_3883 = ((1'b1 == ap_CS_fsm_pp3_stage3) & (or_ln458_2_reg_4310 == 1'd1) & (1'b0 == ap_block_pp3_stage3_11001));
end

always @ (*) begin
    ap_condition_3886 = ((1'b1 == ap_CS_fsm_pp3_stage4) & (or_ln458_2_reg_4310 == 1'd0) & (1'b0 == ap_block_pp3_stage4_11001));
end

always @ (*) begin
    ap_condition_3890 = ((1'b1 == ap_CS_fsm_pp3_stage4) & (or_ln458_3_reg_4334 == 1'd1) & (1'b0 == ap_block_pp3_stage4_11001));
end

always @ (*) begin
    ap_condition_3893 = ((1'b1 == ap_CS_fsm_pp3_stage5) & (or_ln458_3_reg_4334 == 1'd0) & (1'b0 == ap_block_pp3_stage5_11001));
end

always @ (*) begin
    ap_condition_3897 = ((1'b1 == ap_CS_fsm_pp3_stage5) & (or_ln458_4_reg_4358 == 1'd1) & (1'b0 == ap_block_pp3_stage5_11001));
end

always @ (*) begin
    ap_condition_3900 = ((1'b1 == ap_CS_fsm_pp3_stage6) & (or_ln458_4_reg_4358 == 1'd0) & (1'b0 == ap_block_pp3_stage6_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_pix_val_V_0_34_i_i_reg_634 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_0_35_i_i_reg_654 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_3_34_i_i_reg_624 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_3_35_i_i_reg_644 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_0_26_i_i_reg_827 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_0_27_i_i_reg_847 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_3_26_i_i_reg_817 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_3_27_i_i_reg_837 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_0_16_i_i_reg_1071 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_0_17_i_i_reg_1111 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_1_16_i_i_reg_1061 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_1_17_i_i_reg_1101 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_3_16_i_i_reg_1051 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_3_17_i_i_reg_1091 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_4_16_i_i_reg_1041 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_4_17_i_i_reg_1081 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_0_8_i_i_reg_1434 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_0_9_i_i_reg_1474 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_1_8_i_i_reg_1424 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_1_9_i_i_reg_1464 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_3_8_i_i_reg_1414 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_3_9_i_i_reg_1454 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_4_8_i_i_reg_1404 = 'bx;

assign ap_phi_reg_pp3_iter0_pix_val_V_4_9_i_i_reg_1444 = 'bx;

always @ (*) begin
    ap_predicate_op239_read_state21 = ((or_ln821_reg_3806 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0));
end

always @ (*) begin
    ap_predicate_op252_read_state22 = ((or_ln821_1_reg_3810 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0));
end

always @ (*) begin
    ap_predicate_op260_read_state23 = ((or_ln821_2_reg_3829 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0));
end

always @ (*) begin
    ap_predicate_op268_read_state24 = ((or_ln821_3_reg_3833 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0));
end

always @ (*) begin
    ap_predicate_op277_read_state25 = ((or_ln821_4_reg_3837 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0));
end

always @ (*) begin
    ap_predicate_op284_read_state26 = ((or_ln821_5_reg_3841 == 1'd1) & (icmp_ln816_reg_3793 == 1'd0));
end

always @ (*) begin
    ap_predicate_op340_read_state32 = ((or_ln786_reg_3909 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0));
end

always @ (*) begin
    ap_predicate_op353_read_state33 = ((or_ln786_1_reg_3913 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0));
end

always @ (*) begin
    ap_predicate_op363_read_state34 = ((or_ln786_2_reg_3932 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0));
end

always @ (*) begin
    ap_predicate_op373_read_state35 = ((or_ln786_3_reg_3946 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0));
end

always @ (*) begin
    ap_predicate_op383_read_state36 = ((or_ln786_4_reg_3960 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0));
end

always @ (*) begin
    ap_predicate_op393_read_state37 = ((or_ln786_5_reg_3974 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0));
end

always @ (*) begin
    ap_predicate_op404_read_state38 = ((or_ln786_6_reg_3988 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0));
end

always @ (*) begin
    ap_predicate_op413_read_state39 = ((or_ln786_7_reg_3992 == 1'd1) & (icmp_ln781_reg_3894 == 1'd0));
end

always @ (*) begin
    ap_predicate_op490_read_state60 = ((or_ln499_reg_4112 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0));
end

always @ (*) begin
    ap_predicate_op507_read_state61 = ((or_ln499_1_reg_4120 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0));
end

always @ (*) begin
    ap_predicate_op519_read_state62 = ((or_ln499_2_reg_4149 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0));
end

always @ (*) begin
    ap_predicate_op531_read_state63 = ((or_ln499_3_reg_4163 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0));
end

always @ (*) begin
    ap_predicate_op544_read_state64 = ((or_ln499_4_reg_4177 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0));
end

always @ (*) begin
    ap_predicate_op555_read_state65 = ((or_ln499_5_reg_4181 == 1'd1) & (icmp_ln494_reg_4099 == 1'd0));
end

always @ (*) begin
    ap_predicate_op589_write_state66 = ((trunc_ln490_reg_3780 == 1'd0) | (empty_182_reg_4116_pp2_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op643_read_state71 = ((or_ln458_reg_4273 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0));
end

always @ (*) begin
    ap_predicate_op660_read_state72 = ((or_ln458_1_reg_4281 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0));
end

always @ (*) begin
    ap_predicate_op676_read_state73 = ((or_ln458_2_reg_4310 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0));
end

always @ (*) begin
    ap_predicate_op692_read_state74 = ((or_ln458_3_reg_4334 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0));
end

always @ (*) begin
    ap_predicate_op708_read_state75 = ((or_ln458_4_reg_4358 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0));
end

always @ (*) begin
    ap_predicate_op724_read_state76 = ((or_ln458_5_reg_4382 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0));
end

always @ (*) begin
    ap_predicate_op741_read_state77 = ((or_ln458_6_reg_4406 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0));
end

always @ (*) begin
    ap_predicate_op756_read_state78 = ((or_ln458_7_reg_4410 == 1'd1) & (icmp_ln453_reg_4258 == 1'd0));
end

always @ (*) begin
    ap_predicate_op782_write_state79 = ((trunc_ln449_reg_4245 == 1'd0) | (empty_165_reg_4277_pp3_iter1_reg == 1'd0));
end

assign empty_159_fu_3117_p2 = (grp_fu_1543_p2 | grp_fu_1538_p2);

assign empty_161_fu_3123_p2 = (grp_fu_1548_p2 | empty_159_fu_3117_p2);

assign empty_163_fu_3129_p2 = (grp_fu_1553_p2 | empty_161_fu_3123_p2);

assign empty_165_fu_3135_p2 = (grp_fu_1558_p2 | empty_163_fu_3129_p2);

assign empty_176_fu_2729_p2 = (grp_fu_1543_p2 | grp_fu_1538_p2);

assign empty_178_fu_2735_p2 = (grp_fu_1548_p2 | empty_176_fu_2729_p2);

assign empty_180_fu_2741_p2 = (grp_fu_1553_p2 | empty_178_fu_2735_p2);

assign empty_182_fu_2747_p2 = (grp_fu_1558_p2 | empty_180_fu_2741_p2);

assign grp_fu_1494_p1 = 12'd12;

assign grp_fu_1509_p2 = (16'd15 + widthInPix_reg_3585);

assign grp_fu_1514_p4 = {{grp_fu_1509_p2[15:4]}};

assign grp_fu_1524_p2 = ($signed(12'd4095) + $signed(grp_fu_1514_p4));

assign grp_fu_1538_p2 = ((trunc_ln135_fu_1771_p1 == 8'd38) ? 1'b1 : 1'b0);

assign grp_fu_1543_p2 = ((trunc_ln135_fu_1771_p1 == 8'd33) ? 1'b1 : 1'b0);

assign grp_fu_1548_p2 = ((trunc_ln135_fu_1771_p1 == 8'd23) ? 1'b1 : 1'b0);

assign grp_fu_1553_p2 = ((trunc_ln135_fu_1771_p1 == 8'd19) ? 1'b1 : 1'b0);

assign grp_fu_1558_p2 = ((trunc_ln135_fu_1771_p1 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln260_fu_1791_p2 = ((tmp_fu_1781_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln296_fu_1797_p2 = ((trunc_ln135_fu_1771_p1 == 8'd27) ? 1'b1 : 1'b0);

assign icmp_ln331_fu_1819_p2 = ((tmp_1_fu_1809_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln367_fu_1825_p2 = ((trunc_ln135_fu_1771_p1 == 8'd12) ? 1'b1 : 1'b0);

assign icmp_ln403_fu_1831_p2 = ((trunc_ln135_fu_1771_p1 == 8'd28) ? 1'b1 : 1'b0);

assign icmp_ln437_fu_1853_p2 = ((tmp_2_fu_1843_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_2023_p2 = ((remainPix_fu_2019_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln449_fu_3086_p2 = ((y_0_i_i_reg_1121 == HwReg_height_cast8_l_reg_3577) ? 1'b1 : 1'b0);

assign icmp_ln453_fu_3097_p2 = ((ap_phi_mux_x_0_i_i_phi_fu_1136_p4 == reg_1579) ? 1'b1 : 1'b0);

assign icmp_ln458_1_fu_3036_p2 = ((tmp_3_fu_3026_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln458_2_fu_3042_p2 = ((remainPix_1_fu_3009_p3 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln458_3_fu_3058_p2 = ((tmp_4_fu_3048_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln458_4_fu_3064_p2 = ((remainPix_1_fu_3009_p3 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln458_5_fu_3070_p2 = ((remainPix_1_fu_3009_p3 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln458_6_fu_3076_p2 = ((remainPix_1_fu_3009_p3 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln458_7_fu_3107_p2 = (($signed(zext_ln453_fu_3103_p1) < $signed(sext_ln458_reg_4205)) ? 1'b1 : 1'b0);

assign icmp_ln458_fu_3020_p2 = ((remainPix_1_fu_3009_p3 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln476_fu_1875_p2 = ((tmp_5_fu_1865_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln483_fu_2645_p2 = ((trunc_ln482_fu_2641_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln490_fu_2118_p2 = ((y8_0_i_i_reg_515 == HwReg_height_cast8_l_reg_3577) ? 1'b1 : 1'b0);

assign icmp_ln494_fu_2710_p2 = ((ap_phi_mux_x9_0_i_i_phi_fu_861_p4 == trunc_ln1_reg_4059) ? 1'b1 : 1'b0);

assign icmp_ln499_1_fu_2678_p2 = ((tmp_6_fu_2668_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln499_2_fu_2684_p2 = ((remainPix_2_fu_2651_p3 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln499_3_fu_2698_p2 = ((remainPix_2_fu_2651_p3 > 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln499_4_fu_2704_p2 = ((remainPix_2_fu_2651_p3 > 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln499_5_fu_2719_p2 = (($signed(zext_ln494_fu_2715_p1) < $signed(sext_ln499_reg_4064)) ? 1'b1 : 1'b0);

assign icmp_ln499_fu_2662_p2 = ((remainPix_2_fu_2651_p3 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln522_fu_1897_p2 = ((tmp_8_fu_1887_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln567_fu_1919_p2 = ((tmp_9_fu_1909_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln604_fu_1941_p2 = ((tmp_10_fu_1931_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln645_fu_1963_p2 = ((tmp_11_fu_1953_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln684_fu_1985_p2 = ((tmp_12_fu_1975_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln724_fu_1991_p2 = ((trunc_ln135_fu_1771_p1 == 8'd29) ? 1'b1 : 1'b0);

assign icmp_ln765_fu_1997_p2 = ((trunc_ln135_fu_1771_p1 == 8'd24) ? 1'b1 : 1'b0);

assign icmp_ln771_fu_2013_p2 = ((remainPix_3_fu_2009_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_fu_2365_p2 = ((y15_0_i_i_reg_664 == HwReg_height_cast8_l_reg_3577) ? 1'b1 : 1'b0);

assign icmp_ln781_fu_2376_p2 = ((ap_phi_mux_x16_0_i_i_phi_fu_679_p4 == reg_1579) ? 1'b1 : 1'b0);

assign icmp_ln786_1_fu_2319_p2 = ((tmp_13_fu_2309_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln786_2_fu_2325_p2 = ((remainPix_4_fu_2292_p3 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln786_3_fu_2341_p2 = ((tmp_14_fu_2331_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln786_4_fu_2347_p2 = ((remainPix_4_fu_2292_p3 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln786_5_fu_2353_p2 = ((remainPix_4_fu_2292_p3 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln786_6_fu_2359_p2 = ((remainPix_4_fu_2292_p3 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln786_7_fu_2386_p2 = (($signed(zext_ln781_fu_2382_p1) < $signed(sext_ln786_reg_3845)) ? 1'b1 : 1'b0);

assign icmp_ln786_fu_2303_p2 = ((remainPix_4_fu_2292_p3 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln798_fu_2003_p2 = ((trunc_ln135_fu_1771_p1 == 8'd25) ? 1'b1 : 1'b0);

assign icmp_ln805_fu_2038_p2 = ((trunc_ln804_fu_2034_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln812_fu_2103_p2 = ((y24_0_i_i_reg_504 == HwReg_height_cast8_l_reg_3577) ? 1'b1 : 1'b0);

assign icmp_ln816_fu_2129_p2 = ((ap_phi_mux_x25_0_i_i_phi_fu_530_p4 == reg_1579) ? 1'b1 : 1'b0);

assign icmp_ln821_1_fu_2071_p2 = ((tmp_15_fu_2061_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln821_2_fu_2077_p2 = ((remainPix_5_fu_2044_p3 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln821_3_fu_2091_p2 = ((remainPix_5_fu_2044_p3 > 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln821_4_fu_2097_p2 = ((remainPix_5_fu_2044_p3 > 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln821_5_fu_2139_p2 = (($signed(zext_ln816_fu_2135_p1) < $signed(sext_ln821_reg_3736)) ? 1'b1 : 1'b0);

assign icmp_ln821_fu_2055_p2 = ((remainPix_5_fu_2044_p3 != 3'd0) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op239 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op252 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op260 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op268 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op277 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op284 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op340 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op353 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op363 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op373 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op383 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op393 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op404 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op413 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op490 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op507 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op519 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op531 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op544 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op555 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op643 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op660 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op676 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op692 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op708 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op724 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op741 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign io_acc_block_signal_op756 = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign or_ln458_1_fu_3141_p2 = (icmp_ln458_7_reg_4262 | icmp_ln458_1_reg_4215);

assign or_ln458_2_fu_3163_p2 = (icmp_ln458_7_reg_4262 | icmp_ln458_2_reg_4220);

assign or_ln458_3_fu_3207_p2 = (icmp_ln458_7_reg_4262 | icmp_ln458_3_reg_4225);

assign or_ln458_4_fu_3251_p2 = (icmp_ln458_7_reg_4262 | icmp_ln458_4_reg_4230);

assign or_ln458_5_fu_3295_p2 = (icmp_ln458_7_reg_4262 | icmp_ln458_5_reg_4235);

assign or_ln458_6_fu_3339_p2 = (icmp_ln458_7_reg_4262 | icmp_ln458_6_reg_4240);

assign or_ln458_7_fu_3343_p2 = (icmp_ln458_7_reg_4262 | icmp_ln443_reg_3706);

assign or_ln458_fu_3112_p2 = (icmp_ln458_reg_4210 | icmp_ln458_7_fu_3107_p2);

assign or_ln499_1_fu_2753_p2 = (icmp_ln499_5_reg_4103 | icmp_ln499_1_reg_4074);

assign or_ln499_2_fu_2775_p2 = (icmp_ln499_5_reg_4103 | icmp_ln499_2_reg_4079);

assign or_ln499_3_fu_2779_p2 = (tmp_7_reg_4084 | icmp_ln499_5_reg_4103);

assign or_ln499_4_fu_2783_p2 = (icmp_ln499_5_reg_4103 | icmp_ln499_3_reg_4089);

assign or_ln499_5_fu_2787_p2 = (icmp_ln499_5_reg_4103 | icmp_ln499_4_reg_4094);

assign or_ln499_fu_2724_p2 = (icmp_ln499_reg_4069 | icmp_ln499_5_fu_2719_p2);

assign or_ln786_1_fu_2396_p2 = (icmp_ln786_7_reg_3898 | icmp_ln786_1_reg_3855);

assign or_ln786_2_fu_2412_p2 = (icmp_ln786_7_reg_3898 | icmp_ln786_2_reg_3860);

assign or_ln786_3_fu_2436_p2 = (icmp_ln786_7_reg_3898 | icmp_ln786_3_reg_3865);

assign or_ln786_4_fu_2460_p2 = (icmp_ln786_7_reg_3898 | icmp_ln786_4_reg_3870);

assign or_ln786_5_fu_2484_p2 = (icmp_ln786_7_reg_3898 | icmp_ln786_5_reg_3875);

assign or_ln786_6_fu_2508_p2 = (icmp_ln786_7_reg_3898 | icmp_ln786_6_reg_3880);

assign or_ln786_7_fu_2512_p2 = (icmp_ln786_7_reg_3898 | icmp_ln771_reg_3676);

assign or_ln786_fu_2391_p2 = (icmp_ln786_reg_3850 | icmp_ln786_7_fu_2386_p2);

assign or_ln821_1_fu_2149_p2 = (icmp_ln821_5_reg_3797 | icmp_ln821_1_reg_3746);

assign or_ln821_2_fu_2165_p2 = (icmp_ln821_5_reg_3797 | icmp_ln821_2_reg_3751);

assign or_ln821_3_fu_2169_p2 = (tmp_16_reg_3756 | icmp_ln821_5_reg_3797);

assign or_ln821_4_fu_2173_p2 = (icmp_ln821_5_reg_3797 | icmp_ln821_3_reg_3761);

assign or_ln821_5_fu_2177_p2 = (icmp_ln821_5_reg_3797 | icmp_ln821_4_reg_3766);

assign or_ln821_fu_2144_p2 = (icmp_ln821_reg_3741 | icmp_ln821_5_fu_2139_p2);

assign p_Result_19_1_i_i_fu_2841_p4 = {{{pix_val_V_3_14_i_i_reg_964}, {pix_val_V_0_14_i_i_reg_986}}, {pix_val_V_3_13_i_i_reg_920}};

assign p_Result_19_2_i_i_fu_2885_p4 = {{{ap_phi_reg_pp2_iter1_pix_val_V_0_16_i_i_reg_1071}, {pix_val_V_3_15_i_i_reg_1008}}, {pix_val_V_0_15_i_i_reg_1030}};

assign p_Result_19_3_i_i_fu_2929_p4 = {{{ap_phi_mux_pix_val_V_3_17_i_i_phi_fu_1094_p4}, {ap_phi_mux_pix_val_V_0_17_i_i_phi_fu_1114_p4}}, {ap_phi_reg_pp2_iter1_pix_val_V_3_16_i_i_reg_1051}};

assign p_Result_19_i_i_fu_2797_p4 = {{{pix_val_V_0_13_i_i_reg_942}, {pix_val_V_3_12_i_i_reg_879}}, {pix_val_V_0_12_i_i_reg_899}};

assign p_Result_20_1_i_i_fu_2851_p5 = {{p_Result_20_i_i_fu_2807_p5[127:62]}, {p_Result_19_1_i_i_fu_2841_p4}, {p_Result_20_i_i_fu_2807_p5[31:0]}};

assign p_Result_20_2_i_i_fu_2895_p5 = {{p_Result_20_1_i_i_fu_2851_p5[127:94]}, {p_Result_19_2_i_i_fu_2885_p4}, {p_Result_20_1_i_i_fu_2851_p5[63:0]}};

assign p_Result_20_i_i_fu_2807_p5 = {{tmp_V_fu_410[127:30]}, {p_Result_19_i_i_fu_2797_p4}};

assign p_Result_21_1_i_i_fu_2863_p4 = {{{pix_val_V_4_14_i_i_reg_953}, {pix_val_V_1_14_i_i_reg_975}}, {pix_val_V_4_13_i_i_reg_909}};

assign p_Result_21_2_i_i_fu_2907_p4 = {{{ap_phi_reg_pp2_iter1_pix_val_V_1_16_i_i_reg_1061}, {pix_val_V_4_15_i_i_reg_997}}, {pix_val_V_1_15_i_i_reg_1019}};

assign p_Result_21_3_i_i_fu_2952_p4 = {{{ap_phi_mux_pix_val_V_4_17_i_i_phi_fu_1084_p4}, {ap_phi_mux_pix_val_V_1_17_i_i_phi_fu_1104_p4}}, {ap_phi_reg_pp2_iter1_pix_val_V_4_16_i_i_reg_1041}};

assign p_Result_21_i_i_fu_2819_p4 = {{{pix_val_V_1_13_i_i_reg_931}, {pix_val_V_4_12_i_i_reg_869}}, {pix_val_V_1_12_i_i_reg_889}};

assign p_Result_22_1_i_i_fu_2873_p5 = {{p_Result_22_i_i_fu_2829_p5[127:62]}, {p_Result_21_1_i_i_fu_2863_p4}, {p_Result_22_i_i_fu_2829_p5[31:0]}};

assign p_Result_22_2_i_i_fu_2917_p5 = {{p_Result_22_1_i_i_fu_2873_p5[127:94]}, {p_Result_21_2_i_i_fu_2907_p4}, {p_Result_22_1_i_i_fu_2873_p5[63:0]}};

assign p_Result_22_i_i_fu_2829_p5 = {{tmp_V_2_fu_414[127:30]}, {p_Result_21_i_i_fu_2819_p4}};

assign p_Result_27_1_i_i_fu_2206_p4 = {{{pix_val_V_3_32_i_i_reg_580}, {pix_val_V_0_32_i_i_reg_591}}, {pix_val_V_3_31_i_i_reg_558}};

assign p_Result_27_2_i_i_fu_2228_p4 = {{{ap_phi_reg_pp0_iter1_pix_val_V_0_34_i_i_reg_634}, {pix_val_V_3_33_i_i_reg_602}}, {pix_val_V_0_33_i_i_reg_613}};

assign p_Result_27_3_i_i_fu_2250_p4 = {{{ap_phi_mux_pix_val_V_3_35_i_i_phi_fu_647_p4}, {ap_phi_mux_pix_val_V_0_35_i_i_phi_fu_657_p4}}, {ap_phi_reg_pp0_iter1_pix_val_V_3_34_i_i_reg_624}};

assign p_Result_27_i_i_fu_2184_p4 = {{{pix_val_V_0_31_i_i_reg_569}, {pix_val_V_3_30_i_i_reg_538}}, {pix_val_V_0_30_i_i_reg_548}};

assign p_Result_28_1_i_i_fu_2216_p5 = {{p_Result_28_i_i_fu_2194_p5[127:62]}, {p_Result_27_1_i_i_fu_2206_p4}, {p_Result_28_i_i_fu_2194_p5[31:0]}};

assign p_Result_28_2_i_i_fu_2238_p5 = {{p_Result_28_1_i_i_fu_2216_p5[127:94]}, {p_Result_27_2_i_i_fu_2228_p4}, {p_Result_28_1_i_i_fu_2216_p5[63:0]}};

assign p_Result_28_i_i_fu_2194_p5 = {{tmp_V_4_fu_398[127:30]}, {p_Result_27_i_i_fu_2184_p4}};

assign remainPix_1_fu_3009_p3 = ((icmp_ln443_reg_3706[0:0] === 1'b1) ? 4'd8 : zext_ln443_fu_3005_p1);

assign remainPix_2_fu_2651_p3 = ((icmp_ln483_reg_4054[0:0] === 1'b1) ? 3'd6 : reg_1575);

assign remainPix_3_fu_2009_p1 = trunc_ln135_loc_dout[3:0];

assign remainPix_4_fu_2292_p3 = ((icmp_ln771_reg_3676[0:0] === 1'b1) ? 4'd8 : zext_ln771_fu_2288_p1);

assign remainPix_5_fu_2044_p3 = ((icmp_ln805_reg_3731[0:0] === 1'b1) ? 3'd6 : reg_1575);

assign remainPix_fu_2019_p1 = trunc_ln135_loc_dout[3:0];

assign sext_ln458_fu_3016_p1 = $signed(grp_fu_1524_p2);

assign sext_ln499_fu_2658_p1 = $signed(grp_fu_1524_p2);

assign sext_ln786_fu_2299_p1 = $signed(grp_fu_1524_p2);

assign sext_ln821_fu_2051_p1 = $signed(grp_fu_1524_p2);

assign tmp_10_fu_1931_p4 = {{add_ln604_fu_1925_p2[7:1]}};

assign tmp_11_fu_1953_p4 = {{add_ln645_fu_1947_p2[7:1]}};

assign tmp_12_fu_1975_p4 = {{add_ln684_fu_1969_p2[7:1]}};

assign tmp_13_fu_2309_p4 = {{remainPix_4_fu_2292_p3[3:1]}};

assign tmp_14_fu_2331_p4 = {{remainPix_4_fu_2292_p3[3:2]}};

assign tmp_15_fu_2061_p4 = {{remainPix_5_fu_2044_p3[2:1]}};

assign tmp_1_fu_1809_p4 = {{add_ln331_fu_1803_p2[7:1]}};

assign tmp_2_fu_1843_p4 = {{add_ln437_fu_1837_p2[7:1]}};

assign tmp_3_fu_3026_p4 = {{remainPix_1_fu_3009_p3[3:1]}};

assign tmp_4_fu_3048_p4 = {{remainPix_1_fu_3009_p3[3:2]}};

assign tmp_5_fu_1865_p4 = {{add_ln476_fu_1859_p2[7:1]}};

assign tmp_6_fu_2668_p4 = {{remainPix_2_fu_2651_p3[2:1]}};

assign tmp_8_fu_1887_p4 = {{add_ln522_fu_1881_p2[7:1]}};

assign tmp_9_fu_1909_p4 = {{add_ln567_fu_1903_p2[7:1]}};

assign tmp_V_1_fu_2939_p5 = {{p_Result_20_2_i_i_fu_2895_p5[127:126]}, {p_Result_19_3_i_i_fu_2929_p4}, {p_Result_20_2_i_i_fu_2895_p5[95:0]}};

assign tmp_V_3_fu_3507_p17 = {{{{{{{{{{{{{{{{trunc_ln215_29_fu_3487_p4}, {trunc_ln215_27_fu_3467_p4}}, {trunc_ln215_25_fu_3447_p4}}, {trunc_ln215_23_fu_3427_p4}}, {trunc_ln215_21_reg_4454}}, {trunc_ln215_19_reg_4444}}, {trunc_ln215_17_reg_4424}}, {trunc_ln215_15_reg_4414}}, {trunc_ln215_13_reg_4396}}, {trunc_ln215_11_reg_4386}}, {trunc_ln215_s_reg_4372}}, {trunc_ln215_8_reg_4362}}, {trunc_ln215_6_reg_4348}}, {trunc_ln215_4_reg_4338}}, {trunc_ln215_2_reg_4324}}, {trunc_ln5_reg_4314}};

assign tmp_V_5_fu_2962_p5 = {{p_Result_22_2_i_i_fu_2917_p5[127:126]}, {p_Result_21_3_i_i_fu_2952_p4}, {p_Result_22_2_i_i_fu_2917_p5[95:0]}};

assign tmp_V_6_fu_3532_p17 = {{{{{{{{{{{{{{{{trunc_ln215_30_fu_3497_p4}, {trunc_ln215_28_fu_3477_p4}}, {trunc_ln215_26_fu_3457_p4}}, {trunc_ln215_24_fu_3437_p4}}, {trunc_ln215_22_reg_4459}}, {trunc_ln215_20_reg_4449}}, {trunc_ln215_18_reg_4429}}, {trunc_ln215_16_reg_4419}}, {trunc_ln215_14_reg_4401}}, {trunc_ln215_12_reg_4391}}, {trunc_ln215_10_reg_4377}}, {trunc_ln215_9_reg_4367}}, {trunc_ln215_7_reg_4353}}, {trunc_ln215_5_reg_4343}}, {trunc_ln215_3_reg_4329}}, {trunc_ln215_1_reg_4319}};

assign tmp_V_7_fu_2260_p5 = {{p_Result_28_2_i_i_fu_2238_p5[127:126]}, {p_Result_27_3_i_i_fu_2250_p4}, {p_Result_28_2_i_i_fu_2238_p5[95:0]}};

assign tmp_V_8_fu_2596_p17 = {{{{{{{{{{{{{{{{trunc_ln215_46_fu_2586_p4}, {trunc_ln215_45_fu_2576_p4}}, {trunc_ln215_44_fu_2566_p4}}, {trunc_ln215_43_fu_2556_p4}}, {trunc_ln215_42_reg_4011}}, {trunc_ln215_41_reg_4006}}, {trunc_ln215_40_reg_4001}}, {trunc_ln215_39_reg_3996}}, {trunc_ln215_38_reg_3983}}, {trunc_ln215_37_reg_3978}}, {trunc_ln215_36_reg_3969}}, {trunc_ln215_35_reg_3964}}, {trunc_ln215_34_reg_3955}}, {trunc_ln215_33_reg_3950}}, {trunc_ln215_32_reg_3941}}, {trunc_ln215_31_reg_3936}};

assign tmp_fu_1781_p4 = {{add_ln260_fu_1775_p2[7:1]}};

assign trunc_ln135_fu_1771_p1 = HwReg_video_format[7:0];

assign trunc_ln135_loc_out_din = trunc_ln135_loc_dout;

assign trunc_ln215_23_fu_3427_p4 = {{ap_phi_reg_pp3_iter1_pix_val_V_0_8_i_i_reg_1434[9:2]}};

assign trunc_ln215_24_fu_3437_p4 = {{ap_phi_reg_pp3_iter1_pix_val_V_1_8_i_i_reg_1424[9:2]}};

assign trunc_ln215_25_fu_3447_p4 = {{ap_phi_reg_pp3_iter1_pix_val_V_3_8_i_i_reg_1414[9:2]}};

assign trunc_ln215_26_fu_3457_p4 = {{ap_phi_reg_pp3_iter1_pix_val_V_4_8_i_i_reg_1404[9:2]}};

assign trunc_ln215_27_fu_3467_p4 = {{ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1477_p4[9:2]}};

assign trunc_ln215_28_fu_3477_p4 = {{ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1467_p4[9:2]}};

assign trunc_ln215_29_fu_3487_p4 = {{ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1457_p4[9:2]}};

assign trunc_ln215_30_fu_3497_p4 = {{ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1447_p4[9:2]}};

assign trunc_ln215_43_fu_2556_p4 = {{ap_phi_reg_pp1_iter1_pix_val_V_0_26_i_i_reg_827[9:2]}};

assign trunc_ln215_44_fu_2566_p4 = {{ap_phi_reg_pp1_iter1_pix_val_V_3_26_i_i_reg_817[9:2]}};

assign trunc_ln215_45_fu_2576_p4 = {{ap_phi_mux_pix_val_V_0_27_i_i_phi_fu_850_p4[9:2]}};

assign trunc_ln215_46_fu_2586_p4 = {{ap_phi_mux_pix_val_V_3_27_i_i_phi_fu_840_p4[9:2]}};

assign trunc_ln449_fu_3082_p1 = y_0_i_i_reg_1121[0:0];

assign trunc_ln482_fu_2641_p1 = grp_fu_1494_p2[3:0];

assign trunc_ln490_fu_2114_p1 = y8_0_i_i_reg_515[0:0];

assign trunc_ln804_fu_2034_p1 = grp_fu_1494_p2[3:0];

assign widthInPix_fu_1767_p1 = trunc_ln135_loc_dout;

assign x_1_fu_3157_p2 = (x_0_i_i_reg_1132 + 12'd1);

assign x_2_fu_2159_p2 = (x25_0_i_i_reg_526 + 12'd1);

assign x_3_fu_2406_p2 = (x16_0_i_i_reg_675 + 12'd1);

assign x_fu_2769_p2 = (x9_0_i_i_reg_857 + 12'd1);

assign y_1_fu_2123_p2 = (12'd1 + y8_0_i_i_reg_515);

assign y_2_fu_2370_p2 = (y15_0_i_i_reg_664 + 12'd1);

assign y_3_fu_2108_p2 = (y24_0_i_i_reg_504 + 12'd1);

assign y_fu_3091_p2 = (12'd1 + y_0_i_i_reg_1121);

assign zext_ln443_fu_3005_p1 = reg_1571;

assign zext_ln453_fu_3103_p1 = ap_phi_mux_x_0_i_i_phi_fu_1136_p4;

assign zext_ln494_fu_2715_p1 = ap_phi_mux_x9_0_i_i_phi_fu_861_p4;

assign zext_ln771_fu_2288_p1 = reg_1571;

assign zext_ln781_fu_2382_p1 = ap_phi_mux_x16_0_i_i_phi_fu_679_p4;

assign zext_ln816_fu_2135_p1 = ap_phi_mux_x25_0_i_i_phi_fu_530_p4;

always @ (posedge ap_clk) begin
    widthInPix_reg_3585[15] <= 1'b0;
end

endmodule //design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes
