# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do delay_line_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying /programs/quartus/quartus_23_1/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/misc/home/mue/hoefer/quartus/simple_delay_line/detect_signal.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:24:45 on Mar 19,2024
# vcom -reportprogress 300 -93 -work work /misc/home/mue/hoefer/quartus/simple_delay_line/detect_signal.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity detect_signal
# -- Compiling architecture rtl of detect_signal
# End time: 12:24:45 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/misc/home/mue/hoefer/quartus/simple_delay_line/channel.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:24:45 on Mar 19,2024
# vcom -reportprogress 300 -93 -work work /misc/home/mue/hoefer/quartus/simple_delay_line/channel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity channel
# -- Compiling architecture rtl of channel
# End time: 12:24:45 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:24:45 on Mar 19,2024
# vcom -reportprogress 300 -93 -work work /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity encoder
# -- Compiling architecture rtl of encoder
# End time: 12:24:45 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/misc/home/mue/hoefer/quartus/simple_delay_line/FDR.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:24:45 on Mar 19,2024
# vcom -reportprogress 300 -93 -work work /misc/home/mue/hoefer/quartus/simple_delay_line/FDR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fdr
# -- Compiling architecture rtl of fdr
# End time: 12:24:45 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/misc/home/mue/hoefer/quartus/simple_delay_line/carry4.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:24:45 on Mar 19,2024
# vcom -reportprogress 300 -93 -work work /misc/home/mue/hoefer/quartus/simple_delay_line/carry4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity carry4
# -- Compiling architecture rtl of carry4
# End time: 12:24:45 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/misc/home/mue/hoefer/quartus/simple_delay_line/full_add.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:24:45 on Mar 19,2024
# vcom -reportprogress 300 -93 -work work /misc/home/mue/hoefer/quartus/simple_delay_line/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture behavioral of full_add
# End time: 12:24:46 on Mar 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/misc/home/mue/hoefer/quartus/simple_delay_line/delay_line.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:24:46 on Mar 19,2024
# vcom -reportprogress 300 -93 -work work /misc/home/mue/hoefer/quartus/simple_delay_line/delay_line.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_line
# -- Compiling architecture rtl of delay_line
# End time: 12:24:46 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -i -l msim_transcript work.channel
# vsim -i -l msim_transcript work.channel 
# Start time: 12:24:52 on Mar 19,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.channel(rtl)#1
# Loading work.delay_line(rtl)#1
add wave -position end  sim:/channel/clk
force -freeze sim:/channel/clk 1 0, 0 {50 ns} -r 100
add wave -position end  sim:/channel/signal_in
force -freeze sim:/channel/signal_in 0 0
add wave -position end  sim:/channel/n_ones
add wave -position end  sim:/channel/signal_out
add wave -position end  sim:/channel/busy
run
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 100 ns  Iteration: 0  Instance: /channel/detect_signal_inst
run
run
run
run
force -freeze sim:/channel/signal_in 1 30
run
run
run
run
run
run
run
run
force -freeze sim:/channel/signal_in 0 40
run
run
run
run
run
run
run
run
run
run
# End time: 12:27:07 on Mar 19,2024, Elapsed time: 0:02:15
# Errors: 0, Warnings: 1
