5 11 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd random2.vcd -o random2.cdd -v random2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" random2.v 8 30 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 d 1 10 87000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 a 2 11 87000a 1 0 7 0 8 17 0 ff 0 0 0 0
1 b 3 11 87000d 1 0 7 0 8 17 0 ff 0 0 0 0
1 c 4 12 188000a 1 0 0 0 1 17 1 1 0 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" random2.v 0 19 1
2 2 15 5000a 1 0 61008 0 0 32 16 ff 0
2 3 15 10001 0 1 1410 0 0 32 33 d
2 4 15 1000a 1 37 1a 2 3
2 5 16 f000f 1 1 1008 0 0 32 33 d
2 6 16 5000b 1 6a 1000 0 0 1 50 0 1 0 0 0 0
2 7 16 5000f 1 8 101038 5 6 8 18 0 ff db 0 24 0
2 8 16 10001 0 1 1410 0 0 8 1 a
2 9 16 1000f 1 37 10003a 7 8
2 10 17 30003 0 1 1000 0 0 1 1 c
2 11 17 30003 1 29 1002 10 0 1 18 0 1 0 0 0 0
2 12 18 f000f 0 1 1010 0 0 32 33 d
2 13 18 5000b 0 6a 1010 0 0 1 18 0 1 0 0 0 0
2 14 18 5000f 0 8 101030 12 13 8 18 0 ff 0 0 0 0
2 15 18 10001 0 1 1400 0 0 8 1 b
2 16 18 1000f 0 37 100022 14 15
4 16 0 0 0
4 11 0 16 0
4 9 0 11 11
4 4 11 9 9
3 1 main.$u1 "main.$u1" random2.v 0 28 1
