Classic Timing Analyzer report for TrafficLight
Tue Sep 08 19:47:34 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------+----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From            ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.584 ns                         ; CLK             ; delay:inst|ram ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 25.746 ns                        ; 74160:inst21|7  ; Vice_Green     ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.192 ns                        ; CLK             ; delay:inst|ram ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 53.22 MHz ( period = 18.790 ns ) ; 74190:inst36|50 ; delay:inst|ram ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74160:inst21|9  ; 74160:inst21|9 ; CLK        ; CLK      ; 27           ;
; Total number of failed paths ;                                          ;               ;                                  ;                 ;                ;            ;          ; 27           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C12Q240C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                        ;
+-------+------------------------------------------------+-----------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 53.22 MHz ( period = 18.790 ns )               ; 74190:inst36|50 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 54.68 MHz ( period = 18.288 ns )               ; 74190:inst36|51 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; 55.65 MHz ( period = 17.968 ns )               ; 74190:inst36|48 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A   ; 56.06 MHz ( period = 17.838 ns )               ; 74190:inst36|49 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 2.378 ns                ;
; N/A   ; 59.35 MHz ( period = 16.850 ns )               ; 74190:inst34|49 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 2.268 ns                ;
; N/A   ; 60.32 MHz ( period = 16.578 ns )               ; 74190:inst34|48 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 2.132 ns                ;
; N/A   ; 61.46 MHz ( period = 16.270 ns )               ; 74190:inst34|51 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 1.978 ns                ;
; N/A   ; 61.84 MHz ( period = 16.172 ns )               ; 74190:inst34|50 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; 107.92 MHz ( period = 9.266 ns )               ; 74190:inst35|48 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 4.372 ns                ;
; N/A   ; 110.99 MHz ( period = 9.010 ns )               ; 74190:inst37|49 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 4.244 ns                ;
; N/A   ; 113.10 MHz ( period = 8.842 ns )               ; 74190:inst35|51 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 4.160 ns                ;
; N/A   ; 114.53 MHz ( period = 8.731 ns )               ; 74160:inst21|6  ; 74160:inst21|8     ; CLK        ; CLK      ; None                        ; None                      ; 1.319 ns                ;
; N/A   ; 114.56 MHz ( period = 8.729 ns )               ; 74160:inst21|6  ; 74160:inst21|7     ; CLK        ; CLK      ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; 114.65 MHz ( period = 8.722 ns )               ; 74160:inst21|7  ; 74160:inst21|9     ; CLK        ; CLK      ; None                        ; None                      ; 1.310 ns                ;
; N/A   ; 117.12 MHz ( period = 8.538 ns )               ; 74190:inst37|48 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; 117.21 MHz ( period = 8.532 ns )               ; 74160:inst21|8  ; 74160:inst21|9     ; CLK        ; CLK      ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; 117.87 MHz ( period = 8.484 ns )               ; 74160:inst21|6  ; 74160:inst21|9     ; CLK        ; CLK      ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; 117.97 MHz ( period = 8.477 ns )               ; 74160:inst21|6  ; 74160:inst21|6     ; CLK        ; CLK      ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; 118.02 MHz ( period = 8.473 ns )               ; 74160:inst21|7  ; 74160:inst21|8     ; CLK        ; CLK      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; 118.04 MHz ( period = 8.472 ns )               ; 74160:inst21|7  ; 74160:inst21|7     ; CLK        ; CLK      ; None                        ; None                      ; 1.060 ns                ;
; N/A   ; 119.67 MHz ( period = 8.356 ns )               ; 74190:inst35|49 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 3.917 ns                ;
; N/A   ; 121.15 MHz ( period = 8.254 ns )               ; 74190:inst35|50 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 3.866 ns                ;
; N/A   ; 121.17 MHz ( period = 8.253 ns )               ; 74160:inst21|9  ; 74160:inst21|7     ; CLK        ; CLK      ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; 121.21 MHz ( period = 8.250 ns )               ; 74160:inst21|8  ; 74160:inst21|8     ; CLK        ; CLK      ; None                        ; None                      ; 0.838 ns                ;
; N/A   ; 121.23 MHz ( period = 8.249 ns )               ; 74160:inst21|9  ; 74160:inst21|9     ; CLK        ; CLK      ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; 123.46 MHz ( period = 8.100 ns )               ; 74190:inst37|50 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 3.789 ns                ;
; N/A   ; 127.00 MHz ( period = 7.874 ns )               ; 74190:inst37|51 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 3.676 ns                ;
; N/A   ; 161.39 MHz ( period = 6.196 ns )               ; 74190:inst34|49 ; 74190:inst34|49    ; CLK        ; CLK      ; None                        ; None                      ; 3.546 ns                ;
; N/A   ; 164.28 MHz ( period = 6.087 ns )               ; 74190:inst34|48 ; 74190:inst34|49    ; CLK        ; CLK      ; None                        ; None                      ; 3.437 ns                ;
; N/A   ; 165.26 MHz ( period = 6.051 ns )               ; 74190:inst34|51 ; 74190:inst34|49    ; CLK        ; CLK      ; None                        ; None                      ; 3.401 ns                ;
; N/A   ; 178.99 MHz ( period = 5.587 ns )               ; 74190:inst34|50 ; 74190:inst34|49    ; CLK        ; CLK      ; None                        ; None                      ; 2.937 ns                ;
; N/A   ; 216.92 MHz ( period = 4.610 ns )               ; 74190:inst34|48 ; 74190:inst34|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.960 ns                ;
; N/A   ; 216.92 MHz ( period = 4.610 ns )               ; 74190:inst34|48 ; 74190:inst34|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.960 ns                ;
; N/A   ; 220.31 MHz ( period = 4.539 ns )               ; 74190:inst36|51 ; 74190:inst36|49    ; CLK        ; CLK      ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; 223.66 MHz ( period = 4.471 ns )               ; 74190:inst36|49 ; 74190:inst36|49    ; CLK        ; CLK      ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; 226.81 MHz ( period = 4.409 ns )               ; 74190:inst36|50 ; 74190:inst36|49    ; CLK        ; CLK      ; None                        ; None                      ; 2.227 ns                ;
; N/A   ; 226.86 MHz ( period = 4.408 ns )               ; 74190:inst34|48 ; 74190:inst34|48    ; CLK        ; CLK      ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; 227.53 MHz ( period = 4.395 ns )               ; 74190:inst34|50 ; 74190:inst34|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; 233.97 MHz ( period = 4.274 ns )               ; 74190:inst36|48 ; 74190:inst36|49    ; CLK        ; CLK      ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 241.55 MHz ( period = 4.140 ns )               ; 74190:inst36|49 ; 74190:inst36|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.958 ns                ;
; N/A   ; 241.60 MHz ( period = 4.139 ns )               ; 74190:inst36|49 ; 74190:inst36|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 260.96 MHz ( period = 3.832 ns )               ; 74190:inst36|50 ; 74190:inst36|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; 263.23 MHz ( period = 3.799 ns )               ; 74190:inst34|51 ; 74190:inst34|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.149 ns                ;
; N/A   ; 269.61 MHz ( period = 3.709 ns )               ; 74190:inst34|51 ; 74190:inst34|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.059 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|48 ; 74190:inst36|48    ; CLK        ; CLK      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|49 ; 74190:inst34|51    ; CLK        ; CLK      ; None                        ; None                      ; 0.860 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|49 ; 74190:inst34|50    ; CLK        ; CLK      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|48 ; 74190:inst36|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|48 ; 74190:inst36|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.165 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|51 ; 74190:inst36|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.150 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|51 ; 74190:inst36|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.150 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|50 ; 74190:inst34|50    ; CLK        ; CLK      ; None                        ; None                      ; 0.613 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|50 ; 74190:inst36|50    ; CLK        ; CLK      ; None                        ; None                      ; 0.613 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|51 ; 74190:inst37|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|51 ; 74190:inst37|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|51 ; 74190:inst37|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|48 ; 74190:inst35|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|49 ; 74190:inst35|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|49 ; 74190:inst35|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; delay:inst|ram  ; delay:inst|dataout ; CLK        ; CLK      ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|48 ; 74190:inst37|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|48 ; 74190:inst37|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.553 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|48 ; 74190:inst37|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|48 ; 74190:inst37|48    ; CLK        ; CLK      ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|48 ; 74190:inst35|48    ; CLK        ; CLK      ; None                        ; None                      ; 1.520 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|48 ; 74190:inst35|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|48 ; 74190:inst35|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|49 ; 74190:inst35|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.446 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|51 ; 74190:inst35|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|50 ; 74190:inst35|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|50 ; 74190:inst35|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.306 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|50 ; 74190:inst37|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.305 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|50 ; 74190:inst37|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|49 ; 74190:inst37|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.298 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|49 ; 74190:inst37|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|49 ; 74190:inst37|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|51 ; 74190:inst35|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.074 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|51 ; 74190:inst35|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.066 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|50 ; 74190:inst35|50    ; CLK        ; CLK      ; None                        ; None                      ; 0.613 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|50 ; 74190:inst37|50    ; CLK        ; CLK      ; None                        ; None                      ; 0.613 ns                ;
+-------+------------------------------------------------+-----------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                         ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74160:inst21|9  ; 74160:inst21|9  ; CLK        ; CLK      ; None                       ; None                       ; 0.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|8  ; 74160:inst21|8  ; CLK        ; CLK      ; None                       ; None                       ; 0.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|9  ; 74160:inst21|7  ; CLK        ; CLK      ; None                       ; None                       ; 0.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|7  ; 74160:inst21|7  ; CLK        ; CLK      ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|7  ; 74160:inst21|8  ; CLK        ; CLK      ; None                       ; None                       ; 1.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|6  ; 74160:inst21|6  ; CLK        ; CLK      ; None                       ; None                       ; 1.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|6  ; 74160:inst21|9  ; CLK        ; CLK      ; None                       ; None                       ; 1.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|8  ; 74160:inst21|9  ; CLK        ; CLK      ; None                       ; None                       ; 1.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|7  ; 74160:inst21|9  ; CLK        ; CLK      ; None                       ; None                       ; 1.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|6  ; 74160:inst21|7  ; CLK        ; CLK      ; None                       ; None                       ; 1.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|6  ; 74160:inst21|8  ; CLK        ; CLK      ; None                       ; None                       ; 1.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst34|50 ; 74190:inst34|50 ; CLK        ; CLK      ; None                       ; None                       ; 0.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst34|49 ; 74190:inst34|50 ; CLK        ; CLK      ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst34|49 ; 74190:inst34|51 ; CLK        ; CLK      ; None                       ; None                       ; 0.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst34|51 ; 74190:inst34|51 ; CLK        ; CLK      ; None                       ; None                       ; 1.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst36|50 ; 74190:inst36|50 ; CLK        ; CLK      ; None                       ; None                       ; 0.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst34|51 ; 74190:inst34|50 ; CLK        ; CLK      ; None                       ; None                       ; 1.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst36|51 ; 74190:inst36|51 ; CLK        ; CLK      ; None                       ; None                       ; 1.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst36|51 ; 74190:inst36|50 ; CLK        ; CLK      ; None                       ; None                       ; 1.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst36|48 ; 74190:inst36|50 ; CLK        ; CLK      ; None                       ; None                       ; 1.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst36|48 ; 74190:inst36|51 ; CLK        ; CLK      ; None                       ; None                       ; 1.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst34|50 ; 74190:inst34|51 ; CLK        ; CLK      ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst34|48 ; 74190:inst34|48 ; CLK        ; CLK      ; None                       ; None                       ; 1.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst36|48 ; 74190:inst36|48 ; CLK        ; CLK      ; None                       ; None                       ; 1.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst34|48 ; 74190:inst34|51 ; CLK        ; CLK      ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst34|48 ; 74190:inst34|50 ; CLK        ; CLK      ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst36|50 ; 74190:inst36|51 ; CLK        ; CLK      ; None                       ; None                       ; 1.650 ns                 ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To             ; To Clock ;
+-------+--------------+------------+------+----------------+----------+
; N/A   ; None         ; 2.584 ns   ; CLK  ; delay:inst|ram ; CLK      ;
+-------+--------------+------------+------+----------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+-----------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To          ; From Clock ;
+-------+--------------+------------+-----------------+-------------+------------+
; N/A   ; None         ; 25.746 ns  ; 74160:inst21|7  ; Vice_Green  ; CLK        ;
; N/A   ; None         ; 25.432 ns  ; 74160:inst21|6  ; Vice_Green  ; CLK        ;
; N/A   ; None         ; 22.861 ns  ; 74160:inst21|7  ; Vice_Yellow ; CLK        ;
; N/A   ; None         ; 22.809 ns  ; 74160:inst21|7  ; Main_Yellow ; CLK        ;
; N/A   ; None         ; 22.804 ns  ; 74160:inst21|7  ; Main_Green  ; CLK        ;
; N/A   ; None         ; 22.553 ns  ; 74160:inst21|6  ; Vice_Yellow ; CLK        ;
; N/A   ; None         ; 22.501 ns  ; 74160:inst21|6  ; Main_Yellow ; CLK        ;
; N/A   ; None         ; 22.493 ns  ; 74160:inst21|6  ; Main_Green  ; CLK        ;
; N/A   ; None         ; 21.550 ns  ; 74160:inst21|7  ; Vice_Red    ; CLK        ;
; N/A   ; None         ; 21.550 ns  ; 74160:inst21|7  ; Main_Red    ; CLK        ;
; N/A   ; None         ; 17.254 ns  ; 74190:inst34|50 ; 3           ; CLK        ;
; N/A   ; None         ; 15.277 ns  ; 74190:inst36|50 ; 11          ; CLK        ;
; N/A   ; None         ; 14.781 ns  ; 74190:inst36|49 ; 10          ; CLK        ;
; N/A   ; None         ; 14.573 ns  ; 74190:inst36|51 ; 12          ; CLK        ;
; N/A   ; None         ; 14.531 ns  ; 74190:inst36|48 ; 9           ; CLK        ;
; N/A   ; None         ; 14.433 ns  ; 74190:inst34|51 ; 4           ; CLK        ;
; N/A   ; None         ; 14.401 ns  ; 74190:inst34|49 ; 2           ; CLK        ;
; N/A   ; None         ; 14.156 ns  ; 74190:inst34|48 ; 1           ; CLK        ;
; N/A   ; None         ; 10.915 ns  ; 74190:inst37|50 ; 15          ; CLK        ;
; N/A   ; None         ; 8.651 ns   ; 74190:inst35|50 ; 7           ; CLK        ;
; N/A   ; None         ; 8.507 ns   ; 74190:inst37|51 ; 16          ; CLK        ;
; N/A   ; None         ; 8.415 ns   ; 74190:inst37|48 ; 13          ; CLK        ;
; N/A   ; None         ; 8.314 ns   ; 74190:inst35|48 ; 5           ; CLK        ;
; N/A   ; None         ; 8.213 ns   ; 74190:inst35|49 ; 6           ; CLK        ;
; N/A   ; None         ; 8.063 ns   ; 74190:inst37|49 ; 14          ; CLK        ;
; N/A   ; None         ; 7.770 ns   ; 74190:inst35|51 ; 8           ; CLK        ;
+-------+--------------+------------+-----------------+-------------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To             ; To Clock ;
+---------------+-------------+-----------+------+----------------+----------+
; N/A           ; None        ; -2.192 ns ; CLK  ; delay:inst|ram ; CLK      ;
+---------------+-------------+-----------+------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Sep 08 19:47:34 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "74190:inst37|49" as buffer
    Info: Detected ripple clock "74190:inst37|48" as buffer
    Info: Detected ripple clock "74190:inst36|50" as buffer
    Info: Detected ripple clock "74190:inst36|51" as buffer
    Info: Detected gated clock "74190:inst37|40~0" as buffer
    Info: Detected ripple clock "74190:inst37|51" as buffer
    Info: Detected ripple clock "74190:inst37|50" as buffer
    Info: Detected ripple clock "74190:inst36|49" as buffer
    Info: Detected gated clock "74190:inst37|58" as buffer
    Info: Detected ripple clock "74190:inst35|49" as buffer
    Info: Detected ripple clock "74190:inst35|48" as buffer
    Info: Detected ripple clock "74190:inst34|50" as buffer
    Info: Detected gated clock "74190:inst35|40~0" as buffer
    Info: Detected ripple clock "74190:inst35|50" as buffer
    Info: Detected ripple clock "74190:inst35|51" as buffer
    Info: Detected ripple clock "74190:inst34|49" as buffer
    Info: Detected gated clock "74190:inst35|58" as buffer
    Info: Detected ripple clock "74190:inst34|48" as buffer
    Info: Detected gated clock "inst47~0" as buffer
    Info: Detected gated clock "inst47~1" as buffer
    Info: Detected ripple clock "74190:inst34|51" as buffer
    Info: Detected ripple clock "74190:inst36|48" as buffer
    Info: Detected gated clock "inst47" as buffer
Info: Clock "CLK" has Internal fmax of 53.22 MHz between source register "74190:inst36|50" and destination register "delay:inst|ram" (period= 18.79 ns)
    Info: + Longest register to register delay is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y13_N9; Fanout = 5; REG Node = '74190:inst36|50'
        Info: 2: + IC(0.533 ns) + CELL(0.590 ns) = 1.123 ns; Loc. = LC_X11_Y13_N7; Fanout = 1; COMB Node = 'inst47~1'
        Info: 3: + IC(0.447 ns) + CELL(0.292 ns) = 1.862 ns; Loc. = LC_X11_Y13_N6; Fanout = 5; COMB Node = 'inst47'
        Info: 4: + IC(0.683 ns) + CELL(0.309 ns) = 2.854 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; REG Node = 'delay:inst|ram'
        Info: Total cell delay = 1.191 ns ( 41.73 % )
        Info: Total interconnect delay = 1.663 ns ( 58.27 % )
    Info: - Smallest clock skew is -6.280 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 3.211 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; REG Node = 'delay:inst|ram'
            Info: Total cell delay = 2.180 ns ( 67.89 % )
            Info: Total interconnect delay = 1.031 ns ( 32.11 % )
        Info: - Longest clock path from clock "CLK" to source register is 9.491 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X10_Y13_N9; Fanout = 5; REG Node = '74190:inst37|49'
            Info: 3: + IC(0.576 ns) + CELL(0.292 ns) = 4.303 ns; Loc. = LC_X10_Y13_N0; Fanout = 1; COMB Node = '74190:inst37|40~0'
            Info: 4: + IC(0.422 ns) + CELL(0.114 ns) = 4.839 ns; Loc. = LC_X10_Y13_N2; Fanout = 5; COMB Node = '74190:inst37|58'
            Info: 5: + IC(3.941 ns) + CELL(0.711 ns) = 9.491 ns; Loc. = LC_X11_Y13_N9; Fanout = 5; REG Node = '74190:inst36|50'
            Info: Total cell delay = 3.521 ns ( 37.10 % )
            Info: Total interconnect delay = 5.970 ns ( 62.90 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 27 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "74160:inst21|9" and destination pin or register "74160:inst21|9" for clock "CLK" (Hold time is 6.105 ns)
    Info: + Largest clock skew is 7.151 ns
        Info: + Longest clock path from clock "CLK" to destination register is 16.244 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X10_Y13_N9; Fanout = 5; REG Node = '74190:inst37|49'
            Info: 3: + IC(0.576 ns) + CELL(0.292 ns) = 4.303 ns; Loc. = LC_X10_Y13_N0; Fanout = 1; COMB Node = '74190:inst37|40~0'
            Info: 4: + IC(0.422 ns) + CELL(0.114 ns) = 4.839 ns; Loc. = LC_X10_Y13_N2; Fanout = 5; COMB Node = '74190:inst37|58'
            Info: 5: + IC(3.941 ns) + CELL(0.935 ns) = 9.715 ns; Loc. = LC_X11_Y13_N9; Fanout = 5; REG Node = '74190:inst36|50'
            Info: 6: + IC(0.533 ns) + CELL(0.590 ns) = 10.838 ns; Loc. = LC_X11_Y13_N7; Fanout = 1; COMB Node = 'inst47~1'
            Info: 7: + IC(0.447 ns) + CELL(0.292 ns) = 11.577 ns; Loc. = LC_X11_Y13_N6; Fanout = 5; COMB Node = 'inst47'
            Info: 8: + IC(3.956 ns) + CELL(0.711 ns) = 16.244 ns; Loc. = LC_X9_Y13_N1; Fanout = 2; REG Node = '74160:inst21|9'
            Info: Total cell delay = 5.338 ns ( 32.86 % )
            Info: Total interconnect delay = 10.906 ns ( 67.14 % )
        Info: - Shortest clock path from clock "CLK" to source register is 9.093 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(0.517 ns) + CELL(0.442 ns) = 2.428 ns; Loc. = LC_X8_Y13_N4; Fanout = 5; COMB Node = '74190:inst35|58'
            Info: 3: + IC(1.112 ns) + CELL(0.590 ns) = 4.130 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'inst47~0'
            Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.426 ns; Loc. = LC_X11_Y13_N6; Fanout = 5; COMB Node = 'inst47'
            Info: 5: + IC(3.956 ns) + CELL(0.711 ns) = 9.093 ns; Loc. = LC_X9_Y13_N1; Fanout = 2; REG Node = '74160:inst21|9'
            Info: Total cell delay = 3.326 ns ( 36.58 % )
            Info: Total interconnect delay = 5.767 ns ( 63.42 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.837 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y13_N1; Fanout = 2; REG Node = '74160:inst21|9'
        Info: 2: + IC(0.528 ns) + CELL(0.309 ns) = 0.837 ns; Loc. = LC_X9_Y13_N1; Fanout = 2; REG Node = '74160:inst21|9'
        Info: Total cell delay = 0.309 ns ( 36.92 % )
        Info: Total interconnect delay = 0.528 ns ( 63.08 % )
    Info: + Micro hold delay of destination is 0.015 ns
Info: tsu for register "delay:inst|ram" (data pin = "CLK", clock pin = "CLK") is 2.584 ns
    Info: + Longest pin to register delay is 5.758 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(0.859 ns) + CELL(0.590 ns) = 2.918 ns; Loc. = LC_X10_Y13_N2; Fanout = 5; COMB Node = '74190:inst37|58'
        Info: 3: + IC(0.667 ns) + CELL(0.442 ns) = 4.027 ns; Loc. = LC_X11_Y13_N7; Fanout = 1; COMB Node = 'inst47~1'
        Info: 4: + IC(0.447 ns) + CELL(0.292 ns) = 4.766 ns; Loc. = LC_X11_Y13_N6; Fanout = 5; COMB Node = 'inst47'
        Info: 5: + IC(0.683 ns) + CELL(0.309 ns) = 5.758 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; REG Node = 'delay:inst|ram'
        Info: Total cell delay = 3.102 ns ( 53.87 % )
        Info: Total interconnect delay = 2.656 ns ( 46.13 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.211 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; REG Node = 'delay:inst|ram'
        Info: Total cell delay = 2.180 ns ( 67.89 % )
        Info: Total interconnect delay = 1.031 ns ( 32.11 % )
Info: tco from clock "CLK" to destination pin "Vice_Green" through register "74160:inst21|7" is 25.746 ns
    Info: + Longest clock path from clock "CLK" to source register is 16.244 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X10_Y13_N9; Fanout = 5; REG Node = '74190:inst37|49'
        Info: 3: + IC(0.576 ns) + CELL(0.292 ns) = 4.303 ns; Loc. = LC_X10_Y13_N0; Fanout = 1; COMB Node = '74190:inst37|40~0'
        Info: 4: + IC(0.422 ns) + CELL(0.114 ns) = 4.839 ns; Loc. = LC_X10_Y13_N2; Fanout = 5; COMB Node = '74190:inst37|58'
        Info: 5: + IC(3.941 ns) + CELL(0.935 ns) = 9.715 ns; Loc. = LC_X11_Y13_N9; Fanout = 5; REG Node = '74190:inst36|50'
        Info: 6: + IC(0.533 ns) + CELL(0.590 ns) = 10.838 ns; Loc. = LC_X11_Y13_N7; Fanout = 1; COMB Node = 'inst47~1'
        Info: 7: + IC(0.447 ns) + CELL(0.292 ns) = 11.577 ns; Loc. = LC_X11_Y13_N6; Fanout = 5; COMB Node = 'inst47'
        Info: 8: + IC(3.956 ns) + CELL(0.711 ns) = 16.244 ns; Loc. = LC_X9_Y13_N9; Fanout = 10; REG Node = '74160:inst21|7'
        Info: Total cell delay = 5.338 ns ( 32.86 % )
        Info: Total interconnect delay = 10.906 ns ( 67.14 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 9.278 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y13_N9; Fanout = 10; REG Node = '74160:inst21|7'
        Info: 2: + IC(1.205 ns) + CELL(0.442 ns) = 1.647 ns; Loc. = LC_X9_Y13_N6; Fanout = 4; COMB Node = 'decoder:inst1|Mux1~2'
        Info: 3: + IC(5.507 ns) + CELL(2.124 ns) = 9.278 ns; Loc. = PIN_156; Fanout = 0; PIN Node = 'Vice_Green'
        Info: Total cell delay = 2.566 ns ( 27.66 % )
        Info: Total interconnect delay = 6.712 ns ( 72.34 % )
Info: th for register "delay:inst|ram" (data pin = "CLK", clock pin = "CLK") is -2.192 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.211 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; REG Node = 'delay:inst|ram'
        Info: Total cell delay = 2.180 ns ( 67.89 % )
        Info: Total interconnect delay = 1.031 ns ( 32.11 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 5.418 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(0.517 ns) + CELL(0.442 ns) = 2.428 ns; Loc. = LC_X8_Y13_N4; Fanout = 5; COMB Node = '74190:inst35|58'
        Info: 3: + IC(1.112 ns) + CELL(0.590 ns) = 4.130 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'inst47~0'
        Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.426 ns; Loc. = LC_X11_Y13_N6; Fanout = 5; COMB Node = 'inst47'
        Info: 5: + IC(0.683 ns) + CELL(0.309 ns) = 5.418 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; REG Node = 'delay:inst|ram'
        Info: Total cell delay = 2.924 ns ( 53.97 % )
        Info: Total interconnect delay = 2.494 ns ( 46.03 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Tue Sep 08 19:47:35 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


