##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPI_Master_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. IORQ_n(0)_PAD:F)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. \Sound_Counter:CounterHW\/tc:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (SPI_Master_IntClock:R vs. SPI_Master_IntClock:R)
		5.7::Critical Path Report for (IORQ_n(0)_PAD:R vs. Clock_1:R)
		5.8::Critical Path Report for (IORQ_n(0)_PAD:F vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: CPUCLK                        | N/A                   | Target: 12.00 MHz   | 
Clock: CPUCLK(routed)                | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_1                       | Frequency: 83.21 MHz  | Target: 60.00 MHz   | 
Clock: CyBUS_CLK                     | Frequency: 42.01 MHz  | Target: 60.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 60.00 MHz   | 
Clock: CyILO                         | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                         | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 60.00 MHz   | 
Clock: CyPLL_OUT                     | N/A                   | Target: 60.00 MHz   | 
Clock: CyXTAL_32kHz                  | N/A                   | Target: 0.03 MHz    | 
Clock: DAC_Clock                     | N/A                   | Target: 30.00 MHz   | 
Clock: DAC_Clock(fixed-function)     | N/A                   | Target: 30.00 MHz   | 
Clock: IORQ_n(0)_PAD                 | N/A                   | Target: 100.00 MHz  | 
Clock: SPI_Master_IntClock           | Frequency: 51.95 MHz  | Target: 0.80 MHz    | 
Clock: \Sound_Counter:CounterHW\/tc  | N/A                   | Target: 15.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1              Clock_1                       16666.7          4648        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_1                       16666.7          7893        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            CyBUS_CLK                     16666.7          -7138       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            IORQ_n(0)_PAD                 N/A              N/A         1666.67          -20016      N/A              N/A         N/A              N/A         
CyBUS_CLK            \Sound_Counter:CounterHW\/tc  16666.7          13105       N/A              N/A         N/A              N/A         N/A              N/A         
IORQ_n(0)_PAD        Clock_1                       3333.33          -13631      N/A              N/A         N/A              N/A         1666.67          -15297      
SPI_Master_IntClock  SPI_Master_IntClock           1.25e+006        1230750     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase       
---------------  ------------  ---------------------  
CPUA0(0)_PAD:in  -2351         IORQ_n(0)_PAD:F        
CPUA1(0)_PAD:in  -2616         IORQ_n(0)_PAD:F        
CPUA2(0)_PAD:in  -2754         IORQ_n(0)_PAD:F        
CPUA3(0)_PAD:in  -2953         IORQ_n(0)_PAD:F        
CPUA4(0)_PAD:in  -3038         IORQ_n(0)_PAD:F        
CPUA5(0)_PAD:in  -2620         IORQ_n(0)_PAD:F        
CPUA6(0)_PAD:in  -2422         IORQ_n(0)_PAD:F        
CPUA7(0)_PAD:in  -2557         IORQ_n(0)_PAD:F        
CPURD_n(0)_PAD   16813         Clock_1:R              
CPUWR_n(0)_PAD   16579         Clock_1:R              
IORQ_n(0)_PAD    16964         Clock_1:R              
M1_n(0)_PAD      16247         Clock_1:R              
MISO(0)_PAD      17796         SPI_Master_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
CPUA0(0)_PAD:out  23252         CyBUS_CLK:R                  
CPUA1(0)_PAD:out  23186         CyBUS_CLK:R                  
CPUA10(0)_PAD     26021         CyBUS_CLK:R                  
CPUA2(0)_PAD:out  23355         CyBUS_CLK:R                  
CPUA3(0)_PAD:out  23247         CyBUS_CLK:R                  
CPUA4(0)_PAD:out  24342         CyBUS_CLK:R                  
CPUA5(0)_PAD:out  23570         CyBUS_CLK:R                  
CPUA6(0)_PAD:out  24105         CyBUS_CLK:R                  
CPUA7(0)_PAD:out  23378         CyBUS_CLK:R                  
CPUA8(0)_PAD      25091         CyBUS_CLK:R                  
CPUA9(0)_PAD      25044         CyBUS_CLK:R                  
CPUD0(0)_PAD:out  23187         CyBUS_CLK:R                  
CPUD1(0)_PAD:out  23752         CyBUS_CLK:R                  
CPUD2(0)_PAD:out  24599         CyBUS_CLK:R                  
CPUD3(0)_PAD:out  24622         CyBUS_CLK:R                  
CPUD4(0)_PAD:out  23777         CyBUS_CLK:R                  
CPUD5(0)_PAD:out  23297         CyBUS_CLK:R                  
CPUD6(0)_PAD:out  24281         CyBUS_CLK:R                  
CPUD7(0)_PAD:out  22861         CyBUS_CLK:R                  
CPURSTn(0)_PAD    34148         CyBUS_CLK:R                  
CPU_CLK(0)_PAD    20448         CPUCLK(routed):R             
CPU_CLK(0)_PAD    20448         CPUCLK(routed):F             
MEMRD_n(0)_PAD    42390         CyBUS_CLK:R                  
MEMWR_n(0)_PAD    32163         CyBUS_CLK:R                  
MOSI(0)_PAD       24117         SPI_Master_IntClock:R        
SCL(0)_PAD:out    21217         CyBUS_CLK(fixed-function):R  
SCLK(0)_PAD       24428         SPI_Master_IntClock:R        
SDA(0)_PAD:out    20640         CyBUS_CLK(fixed-function):R  
SPI_SS(0)_PAD     26305         CyBUS_CLK:R                  
SRAMA11(0)_PAD    62771         CyBUS_CLK:R                  
SRAMA12(0)_PAD    64556         CyBUS_CLK:R                  
SRAMA13(0)_PAD    58753         CyBUS_CLK:R                  
SRAMA14(0)_PAD    63379         CyBUS_CLK:R                  
SRAMA15(0)_PAD    60159         CyBUS_CLK:R                  
SRAMA16(0)_PAD    60392         CyBUS_CLK:R                  
SRAMA17(0)_PAD    57853         CyBUS_CLK:R                  
SRAMA18(0)_PAD    58147         CyBUS_CLK:R                  
SRAMCS_n(0)_PAD   34371         CyBUS_CLK:R                  
WAIT_n_1(0)_PAD   34315         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
CPURD_n(0)_PAD      MEMRD_n(0)_PAD           44642  
MREQ_n(0)_PAD       MEMRD_n(0)_PAD           42145  
MREQ_n(0)_PAD       MEMWR_n(0)_PAD           40818  
CPUWR_n(0)_PAD      MEMWR_n(0)_PAD           40284  
CPUA11(0)_PAD       SRAMA11(0)_PAD           72222  
CPUA12(0)_PAD       SRAMA11(0)_PAD           71073  
CPUA15(0)_PAD       SRAMA11(0)_PAD           67241  
CPUA14(0)_PAD       SRAMA11(0)_PAD           65923  
CPUA13(0)_PAD       SRAMA11(0)_PAD           65182  
CPUA11(0)_PAD       SRAMA12(0)_PAD           74007  
CPUA12(0)_PAD       SRAMA12(0)_PAD           72858  
CPUA15(0)_PAD       SRAMA12(0)_PAD           69026  
CPUA14(0)_PAD       SRAMA12(0)_PAD           67708  
CPUA13(0)_PAD       SRAMA12(0)_PAD           66967  
CPUA11(0)_PAD       SRAMA13(0)_PAD           68205  
CPUA12(0)_PAD       SRAMA13(0)_PAD           67055  
CPUA15(0)_PAD       SRAMA13(0)_PAD           63223  
CPUA14(0)_PAD       SRAMA13(0)_PAD           61905  
CPUA13(0)_PAD       SRAMA13(0)_PAD           61165  
CPUA11(0)_PAD       SRAMA14(0)_PAD           72830  
CPUA12(0)_PAD       SRAMA14(0)_PAD           71680  
CPUA15(0)_PAD       SRAMA14(0)_PAD           67849  
CPUA14(0)_PAD       SRAMA14(0)_PAD           66531  
CPUA13(0)_PAD       SRAMA14(0)_PAD           65790  
CPUA11(0)_PAD       SRAMA15(0)_PAD           69610  
CPUA12(0)_PAD       SRAMA15(0)_PAD           68461  
CPUA15(0)_PAD       SRAMA15(0)_PAD           64629  
CPUA14(0)_PAD       SRAMA15(0)_PAD           63311  
CPUA13(0)_PAD       SRAMA15(0)_PAD           62570  
CPUA11(0)_PAD       SRAMA16(0)_PAD           69843  
CPUA12(0)_PAD       SRAMA16(0)_PAD           68693  
CPUA15(0)_PAD       SRAMA16(0)_PAD           64862  
CPUA14(0)_PAD       SRAMA16(0)_PAD           63544  
CPUA13(0)_PAD       SRAMA16(0)_PAD           62803  
CPUA11(0)_PAD       SRAMA17(0)_PAD           67304  
CPUA12(0)_PAD       SRAMA17(0)_PAD           66155  
CPUA15(0)_PAD       SRAMA17(0)_PAD           62323  
CPUA14(0)_PAD       SRAMA17(0)_PAD           61005  
CPUA13(0)_PAD       SRAMA17(0)_PAD           60264  
CPUA11(0)_PAD       SRAMA18(0)_PAD           67598  
CPUA12(0)_PAD       SRAMA18(0)_PAD           66448  
CPUA15(0)_PAD       SRAMA18(0)_PAD           62617  
CPUA14(0)_PAD       SRAMA18(0)_PAD           61299  
CPUA13(0)_PAD       SRAMA18(0)_PAD           60558  
MREQ_n(0)_PAD       SRAMCS_n(0)_PAD          40589  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 83.21 MHz | Target: 60.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : IOBUSY/q
Path End       : IOBUSY/main_3
Capture Clock  : IOBUSY/clock_0
Path slack     : 4648p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
IOBUSY/q       macrocell40   1250   1250   4648  RISE       1
IOBUSY/main_3  macrocell40   7258   8508   4648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 42.01 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -7138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19575
-------------------------------------   ----- 
End-of-path arrival time (ps)           19575
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3631   4881  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8231  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell2   2915  11145  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  16275  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  16275  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  19575  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  19575  -7138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPI_Master_IntClock
*************************************************
Clock: SPI_Master_IntClock
Frequency: 51.95 MHz | Target: 0.80 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:state_1\/main_6
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1230750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15740
-------------------------------------   ----- 
End-of-path arrival time (ps)           15740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1230750  RISE       1
\SPI_Master:BSPIM:state_1\/main_6      macrocell44  13800  15740  1230750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -7138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19575
-------------------------------------   ----- 
End-of-path arrival time (ps)           19575
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3631   4881  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8231  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell2   2915  11145  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  16275  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  16275  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  19575  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  19575  -7138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 7893p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell8        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell8   2050   2050   7893  RISE       1
IOBUSY/main_4                         macrocell40    3213   5263   7893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. IORQ_n(0)_PAD:F)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_6
Path End       : Net_429/main_0
Capture Clock  : Net_429/clock_0
Path slack     : -20016p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     18221
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16378

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36394
-------------------------------------   ----- 
End-of-path arrival time (ps)           36394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_6  controlcell2   2050   2050  -20016  RISE       1
CPUA6(0)/pin_input                   iocell16       6079   8129  -20016  RISE       1
CPUA6(0)/pad_out                     iocell16      15976  24105  -20016  RISE       1
CPUA6(0)/pad_in                      iocell16          0  24105  -20016  RISE       1
CPUA6(0)/fb                          iocell16       7582  31687  -20016  RISE       1
Net_429/main_0                       macrocell33    4707  36394  -20016  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_429/clock_0                                    macrocell33  11447  23221  FALL       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. \Sound_Counter:CounterHW\/tc:R)
******************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DAC_Control:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 13105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8257
+ Cycle adjust (CyBUS_CLK:R#4 vs. \Sound_Counter:CounterHW\/tc:R#2)   16667
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        21414

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\DAC_Control:Sync:ctrl_reg\/busclk                          controlcell10       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\DAC_Control:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  13105  RISE       1
\WaveDAC8:Net_134\/main_0              macrocell50     6260   8310  13105  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                          clockblockcell      0      0  RISE       1
\Sound_Counter:CounterHW\/clock                                   timercell           0      0  RISE       1
\Sound_Counter:CounterHW\/tc                                      timercell        1000   1000  
\Sound_Counter:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Sound_Counter:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
\WaveDAC8:Net_134\/clock_0                                        macrocell50      7257   8257  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IOBUSY/q
Path End       : IOBUSY/main_3
Capture Clock  : IOBUSY/clock_0
Path slack     : 4648p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
IOBUSY/q       macrocell40   1250   1250   4648  RISE       1
IOBUSY/main_3  macrocell40   7258   8508   4648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1


5.6::Critical Path Report for (SPI_Master_IntClock:R vs. SPI_Master_IntClock:R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:state_1\/main_6
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1230750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15740
-------------------------------------   ----- 
End-of-path arrival time (ps)           15740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1230750  RISE       1
\SPI_Master:BSPIM:state_1\/main_6      macrocell44  13800  15740  1230750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1


5.7::Critical Path Report for (IORQ_n(0)_PAD:R vs. Clock_1:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -13631p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:R#4 vs. Clock_1:R#3)    3333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -177

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13454
-------------------------------------   ----- 
End-of-path arrival time (ps)           13454
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0      0    COMP  RISE       1
IORQ_n(0)/pad_in  iocell9          0      0    COMP  RISE       1
IORQ_n(0)/fb      iocell9       6774   6774    COMP  RISE       1
Net_479/main_0    macrocell31   6680  13454  -13631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1


5.8::Critical Path Report for (IORQ_n(0)_PAD:F vs. Clock_1:R)
*************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -15297p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:F#2 vs. Clock_1:R#2)    6667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        3157

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       13454
-------------------------------------   ----- 
End-of-path arrival time (ps)           18454
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0   5000    COMP  FALL       1
IORQ_n(0)/pad_in  iocell9          0   5000    COMP  FALL       1
IORQ_n(0)/fb      iocell9       6774  11774    COMP  FALL       1
Net_479/main_0    macrocell31   6680  18454  -15297  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_6
Path End       : Net_429/main_0
Capture Clock  : Net_429/clock_0
Path slack     : -20016p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     18221
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16378

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36394
-------------------------------------   ----- 
End-of-path arrival time (ps)           36394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_6  controlcell2   2050   2050  -20016  RISE       1
CPUA6(0)/pin_input                   iocell16       6079   8129  -20016  RISE       1
CPUA6(0)/pad_out                     iocell16      15976  24105  -20016  RISE       1
CPUA6(0)/pad_in                      iocell16          0  24105  -20016  RISE       1
CPUA6(0)/fb                          iocell16       7582  31687  -20016  RISE       1
Net_429/main_0                       macrocell33    4707  36394  -20016  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_429/clock_0                                    macrocell33  11447  23221  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_4
Path End       : Net_435/main_0
Capture Clock  : Net_435/clock_0
Path slack     : -19636p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     18224
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16380

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36017
-------------------------------------   ----- 
End-of-path arrival time (ps)           36017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_4  controlcell2   2050   2050  -19636  RISE       1
CPUA4(0)/pin_input                   iocell14       6288   8338  -19636  RISE       1
CPUA4(0)/pad_out                     iocell14      16004  24342  -19636  RISE       1
CPUA4(0)/pad_in                      iocell14          0  24342  -19636  RISE       1
CPUA4(0)/fb                          iocell14       6974  31316  -19636  RISE       1
Net_435/main_0                       macrocell35    4701  36017  -19636  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_435/clock_0                                    macrocell35  11450  23224  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_5
Path End       : Net_432/main_0
Capture Clock  : Net_432/clock_0
Path slack     : -19282p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     18224
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16380

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35663
-------------------------------------   ----- 
End-of-path arrival time (ps)           35663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_5  controlcell2   2050   2050  -19282  RISE       1
CPUA5(0)/pin_input                   iocell15       6173   8223  -19282  RISE       1
CPUA5(0)/pad_out                     iocell15      15347  23570  -19282  RISE       1
CPUA5(0)/pad_in                      iocell15          0  23570  -19282  RISE       1
CPUA5(0)/fb                          iocell15       7368  30938  -19282  RISE       1
Net_432/main_0                       macrocell34    4725  35663  -19282  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_432/clock_0                                    macrocell34  11450  23224  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_0
Path End       : Net_419/main_0
Capture Clock  : Net_419/clock_0
Path slack     : -19234p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     18224
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16380

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35614
-------------------------------------   ----- 
End-of-path arrival time (ps)           35614
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -19234  RISE       1
CPUA0(0)/pin_input                   iocell10       6151   8201  -19234  RISE       1
CPUA0(0)/pad_out                     iocell10      15051  23252  -19234  RISE       1
CPUA0(0)/pad_in                      iocell10          0  23252  -19234  RISE       1
CPUA0(0)/fb                          iocell10       7698  30950  -19234  RISE       1
Net_419/main_0                       macrocell39    4664  35614  -19234  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_419/clock_0                                    macrocell39  11450  23224  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_7
Path End       : Net_397/main_0
Capture Clock  : Net_397/clock_0
Path slack     : -19153p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     18224
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16380

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35533
-------------------------------------   ----- 
End-of-path arrival time (ps)           35533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  -19153  RISE       1
CPUA7(0)/pin_input                   iocell17       6106   8156  -19153  RISE       1
CPUA7(0)/pad_out                     iocell17      15222  23378  -19153  RISE       1
CPUA7(0)/pad_in                      iocell17          0  23378  -19153  RISE       1
CPUA7(0)/fb                          iocell17       7459  30837  -19153  RISE       1
Net_397/main_0                       macrocell32    4697  35533  -19153  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_397/clock_0                                    macrocell32  11450  23224  FALL       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_2
Path End       : Net_441/main_0
Capture Clock  : Net_441/clock_0
Path slack     : -18935p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     18221
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16378

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35313
-------------------------------------   ----- 
End-of-path arrival time (ps)           35313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_2  controlcell2   2050   2050  -18935  RISE       1
CPUA2(0)/pin_input                   iocell12       6194   8244  -18935  RISE       1
CPUA2(0)/pad_out                     iocell12      15111  23355  -18935  RISE       1
CPUA2(0)/pad_in                      iocell12          0  23355  -18935  RISE       1
CPUA2(0)/fb                          iocell12       7255  30610  -18935  RISE       1
Net_441/main_0                       macrocell37    4702  35313  -18935  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_441/clock_0                                    macrocell37  11447  23221  FALL       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_1
Path End       : Net_444/main_0
Capture Clock  : Net_444/clock_0
Path slack     : -18902p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     18224
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16380

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35282
-------------------------------------   ----- 
End-of-path arrival time (ps)           35282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  -18902  RISE       1
CPUA1(0)/pin_input                   iocell11       6152   8202  -18902  RISE       1
CPUA1(0)/pad_out                     iocell11      14984  23186  -18902  RISE       1
CPUA1(0)/pad_in                      iocell11          0  23186  -18902  RISE       1
CPUA1(0)/fb                          iocell11       7388  30574  -18902  RISE       1
Net_444/main_0                       macrocell38    4709  35282  -18902  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_444/clock_0                                    macrocell38  11450  23224  FALL       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_3
Path End       : Net_438/main_0
Capture Clock  : Net_438/clock_0
Path slack     : -18626p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     18224
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16380

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35006
-------------------------------------   ----- 
End-of-path arrival time (ps)           35006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_3  controlcell2   2050   2050  -18626  RISE       1
CPUA3(0)/pin_input                   iocell13       6104   8154  -18626  RISE       1
CPUA3(0)/pad_out                     iocell13      15093  23247  -18626  RISE       1
CPUA3(0)/pad_in                      iocell13          0  23247  -18626  RISE       1
CPUA3(0)/fb                          iocell13       7033  30280  -18626  RISE       1
Net_438/main_0                       macrocell36    4727  35006  -18626  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_438/clock_0                                    macrocell36  11450  23224  FALL       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -15297p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:F#2 vs. Clock_1:R#2)    6667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        3157

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       13454
-------------------------------------   ----- 
End-of-path arrival time (ps)           18454
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0   5000    COMP  FALL       1
IORQ_n(0)/pad_in  iocell9          0   5000    COMP  FALL       1
IORQ_n(0)/fb      iocell9       6774  11774    COMP  FALL       1
Net_479/main_0    macrocell31   6680  18454  -15297  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -7138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19575
-------------------------------------   ----- 
End-of-path arrival time (ps)           19575
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3631   4881  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8231  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell2   2915  11145  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  16275  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  16275  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  19575  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  19575  -7138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : -3838p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16275
-------------------------------------   ----- 
End-of-path arrival time (ps)           16275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3631   4881  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8231  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell2   2915  11145  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  16275  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  16275  -3838  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                      datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : -1625p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12232
-------------------------------------   ----- 
End-of-path arrival time (ps)           12232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3631   4881  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8231  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1  datapathcell3   4001  12232  -1625  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                      datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -1624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12231
-------------------------------------   ----- 
End-of-path arrival time (ps)           12231
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3631   4881  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8231  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1  datapathcell4   4001  12231  -1624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : -538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell52     1250   1250  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/main_3            macrocell28     3631   4881  -7138  RISE       1
\Timer:TimerUDB:trig_reg\/q                 macrocell28     3350   8231  -7138  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell2   2915  11145   -538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     16167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16028
-------------------------------------   ----- 
End-of-path arrival time (ps)           16028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  -4813  RISE       1
\Timer:TimerUDB:status_tc\/main_4         macrocell27     5654  10364    139  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell27     3350  13714    139  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2313  16028    139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 1717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell4   4179   8889   1717  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 1776p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  -4813  RISE       1
\Timer:TimerUDB:trig_disable\/main_5      macrocell53     6671  11381   1776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 1787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   4110   8820   1787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8332
-------------------------------------   ---- 
End-of-path arrival time (ps)           8332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell3   3622   8332   2274  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                      datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 2792p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10364
-------------------------------------   ----- 
End-of-path arrival time (ps)           10364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  -4813  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  -4813  RISE       1
\Timer:TimerUDB:timer_enable\/main_6      macrocell52     5654  10364   2792  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IOBUSY/q
Path End       : IOBUSY/main_3
Capture Clock  : IOBUSY/clock_0
Path slack     : 4648p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
IOBUSY/q       macrocell40   1250   1250   4648  RISE       1
IOBUSY/main_3  macrocell40   7258   8508   4648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_479/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 7112p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_479/q        macrocell31   1250   1250   7112  RISE       1
cydff_10/main_0  macrocell30   4794   6044   7112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : IOBUSY/main_0
Capture Clock  : IOBUSY/clock_0
Path slack     : 7532p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
cydff_10/q     macrocell30   1250   1250   7532  RISE       1
IOBUSY/main_0  macrocell40   4374   5624   7532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 7715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q       macrocell52   1250   1250  -7138  RISE       1
\Timer:TimerUDB:timer_enable\/main_4  macrocell52   4192   5442   7715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 7723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -7127  RISE       1
\Timer:TimerUDB:timer_enable\/main_1                 macrocell52     4224   5434   7723  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:run_mode\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 7727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:run_mode\/q           macrocell51   1250   1250   5634  RISE       1
\Timer:TimerUDB:trig_disable\/main_4  macrocell53   4180   5430   7727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 7893p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell8        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell8   2050   2050   7893  RISE       1
IOBUSY/main_4                         macrocell40    3213   5263   7893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 8276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q       macrocell52   1250   1250  -7138  RISE       1
\Timer:TimerUDB:trig_disable\/main_3  macrocell53   3631   4881   8276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:run_mode\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 8287p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:run_mode\/q           macrocell51   1250   1250   5634  RISE       1
\Timer:TimerUDB:timer_enable\/main_5  macrocell52   3619   4869   8287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 8287p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -7127  RISE       1
\Timer:TimerUDB:trig_disable\/main_0                 macrocell53     3659   4869   8287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 8287p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -7127  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_1           macrocell54     3659   4869   8287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 8287p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -7127  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_1           macrocell55     3659   4869   8287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 8832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210   8832  RISE       1
\Timer:TimerUDB:timer_enable\/main_0                 macrocell52     3114   4324   8832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer:TimerUDB:run_mode\/clock_0
Path slack     : 8842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210   8832  RISE       1
\Timer:TimerUDB:run_mode\/main_0                     macrocell51     3105   4315   8842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 8991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210   8832  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_0           macrocell54     2956   4166   8991  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 8991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210   8832  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_0           macrocell55     2956   4166   8991  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_8
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q  macrocell55   1250   1250  -6318  RISE       1
\Timer:TimerUDB:trig_disable\/main_8   macrocell53   2810   4060   9097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 9097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q       macrocell55   1250   1250  -6318  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_2  macrocell55   2810   4060   9097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_9
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q  macrocell55   1250   1250  -6318  RISE       1
\Timer:TimerUDB:timer_enable\/main_9   macrocell52   2779   4029   9128  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_3
Path End       : \Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_3  controlcell11   1210   1210  -6091  RISE       1
\Timer:TimerUDB:timer_enable\/main_2                 macrocell52     2634   3844   9313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2
Path End       : \Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2  controlcell11   1210   1210  -6085  RISE       1
\Timer:TimerUDB:timer_enable\/main_3                 macrocell52     2630   3840   9316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_8
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_rise_detected\/q  macrocell54   1250   1250  -6092  RISE       1
\Timer:TimerUDB:timer_enable\/main_8   macrocell52   2584   3834   9322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_7
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_rise_detected\/q  macrocell54   1250   1250  -6092  RISE       1
\Timer:TimerUDB:trig_disable\/main_7   macrocell53   2584   3834   9323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 9323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_rise_detected\/q       macrocell54   1250   1250  -6092  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_2  macrocell54   2584   3834   9323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_3
Path End       : \Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_3  controlcell11   1210   1210  -6091  RISE       1
\Timer:TimerUDB:trig_disable\/main_1                 macrocell53     2623   3833   9324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_disable\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_7
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_disable\/q       macrocell53   1250   1250   9330  RISE       1
\Timer:TimerUDB:timer_enable\/main_7  macrocell52   2577   3827   9330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2
Path End       : \Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2  controlcell11   1210   1210  -6085  RISE       1
\Timer:TimerUDB:trig_disable\/main_2                 macrocell53     2617   3827   9330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_disable\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_6
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_disable\/q       macrocell53   1250   1250   9330  RISE       1
\Timer:TimerUDB:trig_disable\/main_6  macrocell53   2576   3826   9330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_479/q
Path End       : IOBUSY/main_1
Capture Clock  : IOBUSY/clock_0
Path slack     : 9390p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_479/q      macrocell31   1250   1250   7112  RISE       1
IOBUSY/main_1  macrocell40   2517   3767   9390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IO_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : IOBUSY/main_2
Capture Clock  : IOBUSY/clock_0
Path slack     : 9677p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IO_Ctrl_Reg:Sync:ctrl_reg\/clock                          controlcell3        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\IO_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   1210   1210   9677  RISE       1
IOBUSY/main_2                          macrocell40    2270   3480   9677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DAC_Control:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 13105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8257
+ Cycle adjust (CyBUS_CLK:R#4 vs. \Sound_Counter:CounterHW\/tc:R#2)   16667
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        21414

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\DAC_Control:Sync:ctrl_reg\/busclk                          controlcell10       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\DAC_Control:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  13105  RISE       1
\WaveDAC8:Net_134\/main_0              macrocell50     6260   8310  13105  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                          clockblockcell      0      0  RISE       1
\Sound_Counter:CounterHW\/clock                                   timercell           0      0  RISE       1
\Sound_Counter:CounterHW\/tc                                      timercell        1000   1000  
\Sound_Counter:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Sound_Counter:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
\WaveDAC8:Net_134\/clock_0                                        macrocell50      7257   8257  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:state_1\/main_6
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1230750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15740
-------------------------------------   ----- 
End-of-path arrival time (ps)           15740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1230750  RISE       1
\SPI_Master:BSPIM:state_1\/main_6      macrocell44  13800  15740  1230750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:state_1\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1231491p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14999
-------------------------------------   ----- 
End-of-path arrival time (ps)           14999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1231491  RISE       1
\SPI_Master:BSPIM:state_1\/main_3      macrocell44  13059  14999  1231491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_Master:BSPIM:RxStsReg\/clock
Path slack     : 1231571p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17929
-------------------------------------   ----- 
End-of-path arrival time (ps)           17929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell     1940   1940  1230750  RISE       1
\SPI_Master:BSPIM:rx_status_6\/main_3  macrocell19   10304  12244  1231571  RISE       1
\SPI_Master:BSPIM:rx_status_6\/q       macrocell19    3350  15594  1231571  RISE       1
\SPI_Master:BSPIM:RxStsReg\/status_6   statusicell2   2335  17929  1231571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:RxStsReg\/clock                          statusicell2        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1232527p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -2850
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1247150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14623
-------------------------------------   ----- 
End-of-path arrival time (ps)           14623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1   count7cell      1940   1940  1230750  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_3  macrocell16     4558   6498  1232527  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell16     3350   9848  1232527  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4776  14623  1232527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1232776p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13714
-------------------------------------   ----- 
End-of-path arrival time (ps)           13714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1230750  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_6     macrocell48  11774  13714  1232776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : Net_1005/main_8
Capture Clock  : Net_1005/clock_0
Path slack     : 1233694p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12796
-------------------------------------   ----- 
End-of-path arrival time (ps)           12796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1230750  RISE       1
Net_1005/main_8                        macrocell42  10856  12796  1233694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:state_2\/main_6
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1234246p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12244
-------------------------------------   ----- 
End-of-path arrival time (ps)           12244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1230750  RISE       1
\SPI_Master:BSPIM:state_2\/main_6      macrocell43  10304  12244  1234246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 1234426p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15074
-------------------------------------   ----- 
End-of-path arrival time (ps)           15074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1   count7cell     1940   1940  1230750  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_3  macrocell16    4558   6498  1232527  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell16    3350   9848  1232527  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_3    statusicell1   5226  15074  1234426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : Net_1005/main_5
Capture Clock  : Net_1005/clock_0
Path slack     : 1234829p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11661
-------------------------------------   ----- 
End-of-path arrival time (ps)           11661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1231491  RISE       1
Net_1005/main_5                        macrocell42   9721  11661  1234829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1234850p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11640
-------------------------------------   ----- 
End-of-path arrival time (ps)           11640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1232668  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_7     macrocell48   9700  11640  1234850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:state_2\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1234867p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11623
-------------------------------------   ----- 
End-of-path arrival time (ps)           11623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1231491  RISE       1
\SPI_Master:BSPIM:state_2\/main_3      macrocell43   9683  11623  1234867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:state_1\/main_4
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1234877p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11613
-------------------------------------   ----- 
End-of-path arrival time (ps)           11613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1233076  RISE       1
\SPI_Master:BSPIM:state_1\/main_4      macrocell44   9673  11613  1234877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:state_1\/main_7
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1234898p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11592
-------------------------------------   ----- 
End-of-path arrival time (ps)           11592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1232668  RISE       1
\SPI_Master:BSPIM:state_1\/main_7      macrocell44   9652  11592  1234898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:state_2\/main_4
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1235751p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10739
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1233076  RISE       1
\SPI_Master:BSPIM:state_2\/main_4      macrocell43   8799  10739  1235751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : Net_1005/main_9
Capture Clock  : Net_1005/clock_0
Path slack     : 1235761p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10729
-------------------------------------   ----- 
End-of-path arrival time (ps)           10729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1232668  RISE       1
Net_1005/main_9                        macrocell42   8789  10729  1235761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 1236207p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13293
-------------------------------------   ----- 
End-of-path arrival time (ps)           13293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q           macrocell44    1250   1250  1236207  RISE       1
\SPI_Master:BSPIM:tx_status_0\/main_1  macrocell17    5777   7027  1236207  RISE       1
\SPI_Master:BSPIM:tx_status_0\/q       macrocell17    3350  10377  1236207  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_0   statusicell1   2916  13293  1236207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1236276p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q            macrocell44     1250   1250  1236207  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   6464   7714  1236276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:state_2\/main_7
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1236331p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10159
-------------------------------------   ----- 
End-of-path arrival time (ps)           10159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1232668  RISE       1
\SPI_Master:BSPIM:state_2\/main_7      macrocell43   8219  10159  1236331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1236654p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q            macrocell43     1250   1250  1236453  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   6086   7336  1236654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_995/main_2
Capture Clock  : Net_995/clock_0
Path slack     : 1236761p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell44   1250   1250  1236207  RISE       1
Net_995/main_2                macrocell41   8479   9729  1236761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_1116/main_0
Capture Clock  : Net_1116/clock_0
Path slack     : 1237006p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9484
-------------------------------------   ---- 
End-of-path arrival time (ps)           9484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell43   1250   1250  1236453  RISE       1
Net_1116/main_0               macrocell46   8234   9484  1237006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_1116/main_1
Capture Clock  : Net_1116/clock_0
Path slack     : 1237112p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9378
-------------------------------------   ---- 
End-of-path arrival time (ps)           9378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell44   1250   1250  1236207  RISE       1
Net_1116/main_1               macrocell46   8128   9378  1237112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_1116/main_2
Capture Clock  : Net_1116/clock_0
Path slack     : 1237132p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9358
-------------------------------------   ---- 
End-of-path arrival time (ps)           9358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell45   1250   1250  1237132  RISE       1
Net_1116/main_2               macrocell46   8108   9358  1237132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : Net_1005/main_6
Capture Clock  : Net_1005/clock_0
Path slack     : 1237277p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9213
-------------------------------------   ---- 
End-of-path arrival time (ps)           9213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1233076  RISE       1
Net_1005/main_6                        macrocell42   7273   9213  1237277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:state_1\/main_5
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1237724p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1233585  RISE       1
\SPI_Master:BSPIM:state_1\/main_5      macrocell44   6826   8766  1237724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1237858p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8632
-------------------------------------   ---- 
End-of-path arrival time (ps)           8632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q        macrocell44   1250   1250  1236207  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_1  macrocell48   7382   8632  1237858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_995/main_1
Capture Clock  : Net_995/clock_0
Path slack     : 1237903p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell43   1250   1250  1236453  RISE       1
Net_995/main_1                macrocell41   7337   8587  1237903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1237921p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q         macrocell43   1250   1250  1236453  RISE       1
\SPI_Master:BSPIM:load_cond\/main_0  macrocell47   7319   8569  1237921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1238003p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q            macrocell45     1250   1250  1237132  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4737   5987  1238003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_995/main_3
Capture Clock  : Net_995/clock_0
Path slack     : 1238030p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell45   1250   1250  1237132  RISE       1
Net_995/main_3                macrocell41   7210   8460  1238030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1238046p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q         macrocell45   1250   1250  1237132  RISE       1
\SPI_Master:BSPIM:load_cond\/main_2  macrocell47   7194   8444  1238046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1238108p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q         macrocell44   1250   1250  1236207  RISE       1
\SPI_Master:BSPIM:load_cond\/main_1  macrocell47   7132   8382  1238108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1238169p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q        macrocell43   1250   1250  1236453  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_0  macrocell48   7071   8321  1238169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1238198p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1233076  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_4     macrocell48   6352   8292  1238198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:state_2\/main_5
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1238605p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7885
-------------------------------------   ---- 
End-of-path arrival time (ps)           7885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1233585  RISE       1
\SPI_Master:BSPIM:state_2\/main_5      macrocell43   5945   7885  1238605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : Net_1005/main_7
Capture Clock  : Net_1005/clock_0
Path slack     : 1238616p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7874
-------------------------------------   ---- 
End-of-path arrival time (ps)           7874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1233585  RISE       1
Net_1005/main_7                        macrocell42   5934   7874  1238616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1238674p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7816
-------------------------------------   ---- 
End-of-path arrival time (ps)           7816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q       macrocell48   1250   1250  1238674  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_8  macrocell48   6566   7816  1238674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1238759p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell44   1250   1250  1236207  RISE       1
\SPI_Master:BSPIM:state_2\/main_1  macrocell43   6481   7731  1238759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_1005/main_2
Capture Clock  : Net_1005/clock_0
Path slack     : 1238768p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7722
-------------------------------------   ---- 
End-of-path arrival time (ps)           7722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell44   1250   1250  1236207  RISE       1
Net_1005/main_2               macrocell42   6472   7722  1238768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1238776p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell44   1250   1250  1236207  RISE       1
\SPI_Master:BSPIM:state_0\/main_1  macrocell45   6464   7714  1238776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_1005/main_4
Capture Clock  : Net_1005/clock_0
Path slack     : 1238837p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  1238837  RISE       1
Net_1005/main_4                       macrocell42     2293   7653  1238837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1239063p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7427
-------------------------------------   ---- 
End-of-path arrival time (ps)           7427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell45   1250   1250  1237132  RISE       1
\SPI_Master:BSPIM:state_1\/main_2  macrocell44   6177   7427  1239063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1239063p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7427
-------------------------------------   ---- 
End-of-path arrival time (ps)           7427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q          macrocell45   1250   1250  1237132  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_2  macrocell49   6177   7427  1239063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_1005/main_1
Capture Clock  : Net_1005/clock_0
Path slack     : 1239158p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell43   1250   1250  1236453  RISE       1
Net_1005/main_1               macrocell42   6082   7332  1239158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_1\/main_8
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1239410p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7080
-------------------------------------   ---- 
End-of-path arrival time (ps)           7080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1239410  RISE       1
\SPI_Master:BSPIM:state_1\/main_8              macrocell44     3500   7080  1239410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1239416p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7074
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1230750  RISE       1
\SPI_Master:BSPIM:load_cond\/main_6    macrocell47   5134   7074  1239416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_9
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1239522p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q      macrocell48   1250   1250  1238674  RISE       1
\SPI_Master:BSPIM:state_2\/main_9  macrocell43   5718   6968  1239522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1239524p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1231491  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_3     macrocell48   5026   6966  1239524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : Net_1005/main_10
Capture Clock  : Net_1005/clock_0
Path slack     : 1239530p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q  macrocell48   1250   1250  1238674  RISE       1
Net_1005/main_10               macrocell42   5710   6960  1239530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1239662p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell43   1250   1250  1236453  RISE       1
\SPI_Master:BSPIM:state_1\/main_0  macrocell44   5578   6828  1239662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1239662p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q          macrocell43   1250   1250  1236453  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_0  macrocell49   5578   6828  1239662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1239682p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6808
-------------------------------------   ---- 
End-of-path arrival time (ps)           6808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q        macrocell45   1250   1250  1237132  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_2  macrocell48   5558   6808  1239682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1239709p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6781
-------------------------------------   ---- 
End-of-path arrival time (ps)           6781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1233585  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_5     macrocell48   4841   6781  1239709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:cnt_enable\/q
Path End       : \SPI_Master:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_Master:BSPIM:BitCounter\/clock
Path slack     : 1239855p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -4060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1245940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:cnt_enable\/q       macrocell49   1250   1250  1239855  RISE       1
\SPI_Master:BSPIM:BitCounter\/enable  count7cell    4835   6085  1239855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1239944p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell45   1250   1250  1237132  RISE       1
\SPI_Master:BSPIM:state_2\/main_2  macrocell43   5296   6546  1239944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1240092p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1232668  RISE       1
\SPI_Master:BSPIM:load_cond\/main_7    macrocell47   4458   6398  1240092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_0\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1240290p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1239410  RISE       1
\SPI_Master:BSPIM:state_0\/main_3              macrocell45     2620   6200  1240290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_2\/main_8
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1240291p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6199
-------------------------------------   ---- 
End-of-path arrival time (ps)           6199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1239410  RISE       1
\SPI_Master:BSPIM:state_2\/main_8              macrocell43     2619   6199  1240291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_9
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1240344p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q      macrocell48   1250   1250  1238674  RISE       1
\SPI_Master:BSPIM:state_1\/main_9  macrocell44   4896   6146  1240344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1240545p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell43   1250   1250  1236453  RISE       1
\SPI_Master:BSPIM:state_2\/main_0  macrocell43   4695   5945  1240545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1240545p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell43   1250   1250  1236453  RISE       1
\SPI_Master:BSPIM:state_0\/main_0  macrocell45   4695   5945  1240545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_1005/main_3
Capture Clock  : Net_1005/clock_0
Path slack     : 1241225p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell45   1250   1250  1237132  RISE       1
Net_1005/main_3               macrocell42   4015   5265  1241225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1241260p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1233076  RISE       1
\SPI_Master:BSPIM:load_cond\/main_4    macrocell47   3290   5230  1241260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1241316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1233585  RISE       1
\SPI_Master:BSPIM:load_cond\/main_5    macrocell47   3234   5174  1241316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1241350p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell45   1250   1250  1237132  RISE       1
\SPI_Master:BSPIM:state_0\/main_2  macrocell45   3890   5140  1241350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1241415p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1231491  RISE       1
\SPI_Master:BSPIM:load_cond\/main_3    macrocell47   3135   5075  1241415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_995/q
Path End       : Net_995/main_0
Capture Clock  : Net_995/clock_0
Path slack     : 1241460p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_995/q       macrocell41   1250   1250  1241460  RISE       1
Net_995/main_0  macrocell41   3780   5030  1241460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1242685p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell44   1250   1250  1236207  RISE       1
\SPI_Master:BSPIM:state_1\/main_1  macrocell44   2555   3805  1242685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1242685p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q          macrocell44   1250   1250  1236207  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_1  macrocell49   2555   3805  1242685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:cnt_enable\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1242698p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:cnt_enable\/q       macrocell49   1250   1250  1239855  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_3  macrocell49   2542   3792  1242698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1005/q
Path End       : Net_1005/main_0
Capture Clock  : Net_1005/clock_0
Path slack     : 1242937p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1005/q       macrocell42   1250   1250  1242937  RISE       1
Net_1005/main_0  macrocell42   2303   3553  1242937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:load_cond\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1242938p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:load_cond\/q       macrocell47   1250   1250  1242938  RISE       1
\SPI_Master:BSPIM:load_cond\/main_8  macrocell47   2302   3552  1242938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1116/q
Path End       : Net_1116/main_3
Capture Clock  : Net_1116/clock_0
Path slack     : 1242952p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1116/q       macrocell46   1250   1250  1242952  RISE       1
Net_1116/main_3  macrocell46   2288   3538  1242952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

