xeCompile - 22H1_VXE, V22.04.163.s001            

(c) 1991-2021 Cadence Design Systems, Inc. All rights reserved worldwide.
See files in <rootdir>/share/vxe/install/Copyrights
WARNING (legacy-52507): The file descriptors limit is 4096, which is less than recommended minimum of 16384.
WARNING (legacy-52368): Current overcommit memory settings are not optimal. The values are (memory=0, ratio=50). Suggested values are (memory=2, ratio=100).
XEC> global env
XEC> set TEST_NAME $env(TESTCASE)
testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv
XEC> set TESTCASE_NAME $env(TESTCASE_NAME_NO_DIR)
alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.palladium_synth.stdout
XEC> 
XEC> #See UXE Command Reference Manual, Version 17.5 (uxecmdref.pdf)
XEC> #Pages 179, 174, 177, 176, 184, 185, 189, 190, 192 
XEC> 
XEC> hdlInputFile ${TEST_NAME}
XEC> 
XEC> #-sv: Enable recognition of SystemVerilog keywords/ features.
XEC> #-atb: Enable synthesis of force, release, and other contructs
XEC> #that are otherwise 'non-sythesizable'
XEC> #(See UXE User Guide Version 17.5,page 155).
XEC> hdlImport -sv -atb
hdlice - HDLICE, V22.04.160.s002                
(c) 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
   >> Analyzing Verilog file testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv ...
   >> Analyzing Global Compilation Unit ...
   >> Analyzing interface I ...
   >> Analyzing module M1 ...
   >> Analyzing module M2 ...
   >> Analyzing module top ...

 >> Reporting Runtime Statistics ...
   Hostname         :    cad11.nordicsemi.no
   Operating system :    Linux RedHat 7.9 (64bit)
   User CPU time     :        0.04 seconds
   System CPU time   :        0.06 seconds
   Wall clock time   :        1 seconds
   Peak Memory usage :       52604 KB

INFO (legacy-22893): hdlImport completed successfully!
0
XEC> 
XEC> #-add -f: Writes the synthesized file in some file format.
XEC> hdlOutputFile -add -f verilog out/${TESTCASE_NAME}.palladium_synth.v
XEC> 
XEC> #-dontStopOnError: Continue with sythesis when errors are detected.
XEC> #-append: Append new output to an existing file.
XEC> hdlSynthesize -dontStopOnError -append top
hdlice - HDLICE, V22.04.160.s002                
(c) 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

 >> (1) Synthesizing module 'top' at Fri Jun 23 20:07:00 2023

INFO: Using new BDD package in HDLICE; to revert to legacy BDD package from 20.0, use switch '-legacy_bdd'.
   >> Loading module top ...
   >> Loading SystemVerilog compilation unit ...

 >> (2) Synthesizing module 'M2' at Fri Jun 23 20:07:00 2023
 under /top
   >> Loading module M2 ...
   >> Loading SystemVerilog compilation unit ...
   >> Running allocation on RTL block 'always:57'
   >> Running allocation on RTL block 'always:57_0'
   >> Running allocation on RTL block 'always:57_1'
   >> Running allocation on RTL block 'always:57_2'
   >> Running allocation on RTL block 'always:57_3'
   >> Running allocation on RTL block 'always:57_4'
   >> Running allocation on RTL block 'always:57_5'
   >> Running allocation on RTL block 'always:57_6'

   >> Mapping RTL block 'verilog/always:57/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:57' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_0/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_0/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:57_0' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_1/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_1/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:57_1' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_2/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_2/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:57_2' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_3/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_3/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:57_3' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_4/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_4/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:57_4' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_5/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_5/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:57_5' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_6/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog/always:57_6/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:57_6' ...
   >> Running datapath synthesis
      total area under this block:       5.00

   >> Mapping RTL block 'verilog' ...
   >> Running datapath synthesis
      total area under this block:      40.00

   >> Running post optimization ...
      Reduces 0.00% (40.00 -> 40.00)

 >> (3) Synthesizing module 'M1' at Fri Jun 23 20:07:00 2023
 under /top
   >> Loading module M1 ...
   >> Loading SystemVerilog compilation unit ...
   >> Running allocation on RTL block 'always:37'
   >> Running allocation on RTL block 'always:38'
   >> Running allocation on RTL block 'always:37_0'
   >> Running allocation on RTL block 'always:38_0'
   >> Running allocation on RTL block 'always:37_1'
   >> Running allocation on RTL block 'always:38_1'
   >> Running allocation on RTL block 'always:37_2'
   >> Running allocation on RTL block 'always:38_2'
   >> Running allocation on RTL block 'always:37_3'
   >> Running allocation on RTL block 'always:38_3'
   >> Running allocation on RTL block 'always:37_4'
   >> Running allocation on RTL block 'always:38_4'
   >> Running allocation on RTL block 'always:37_5'
   >> Running allocation on RTL block 'always:38_5'
   >> Running allocation on RTL block 'always:37_6'
   >> Running allocation on RTL block 'always:38_6'

   >> Mapping RTL block 'verilog/always:37' ...
   >> Running datapath synthesis
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:38/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       6.00

   >> Mapping RTL block 'verilog/always:38/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/always:38' ...
   >> Running datapath synthesis
      total area under this block:       7.00

   >> Mapping RTL block 'verilog/always:37_0' ...
   >> Running datapath synthesis
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:38_0/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       6.00

   >> Mapping RTL block 'verilog/always:38_0/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/always:38_0' ...
   >> Running datapath synthesis
      total area under this block:       7.00

   >> Mapping RTL block 'verilog/always:37_1' ...
   >> Running datapath synthesis
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:38_1/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       6.00

   >> Mapping RTL block 'verilog/always:38_1/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/always:38_1' ...
   >> Running datapath synthesis
      total area under this block:       7.00

   >> Mapping RTL block 'verilog/always:37_2' ...
   >> Running datapath synthesis
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:38_2/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       6.00

   >> Mapping RTL block 'verilog/always:38_2/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/always:38_2' ...
   >> Running datapath synthesis
      total area under this block:       7.00

   >> Mapping RTL block 'verilog/always:37_3' ...
   >> Running datapath synthesis
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:38_3/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       6.00

   >> Mapping RTL block 'verilog/always:38_3/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/always:38_3' ...
   >> Running datapath synthesis
      total area under this block:       7.00

   >> Mapping RTL block 'verilog/always:37_4' ...
   >> Running datapath synthesis
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:38_4/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       6.00

   >> Mapping RTL block 'verilog/always:38_4/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/always:38_4' ...
   >> Running datapath synthesis
      total area under this block:       7.00

   >> Mapping RTL block 'verilog/always:37_5' ...
   >> Running datapath synthesis
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:38_5/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       6.00

   >> Mapping RTL block 'verilog/always:38_5/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/always:38_5' ...
   >> Running datapath synthesis
      total area under this block:       7.00

   >> Mapping RTL block 'verilog/always:37_6' ...
   >> Running datapath synthesis
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:38_6/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       6.00

   >> Mapping RTL block 'verilog/always:38_6/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/always:38_6' ...
   >> Running datapath synthesis
      total area under this block:       7.00

   >> Mapping RTL block 'verilog' ...
   >> Running datapath synthesis
      total area under this block:      56.00

   >> Running post optimization ...
      Reduces 89.29% (56.00 -> 6.00)

 >> writing 'out/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.palladium_synth.stdout.palladium_synth.v' at Fri Jun 23 20:07:00 2023
 ...

 >> Reporting netlist area at Fri Jun 23 20:07:00 2023
 ...

 Total Area (3 modules & 3 instances) :           46.00

 >> Reporting Runtime Statistics ...
   Hostname         :    cad11.nordicsemi.no
   Operating system :    Linux RedHat 7.9 (64bit)
   User CPU time     :        0.05 seconds
   System CPU time   :        0.08 seconds
   Wall clock time   :        0 seconds
   Peak Memory usage :       57972 KB

INFO (legacy-22984): hdlSynthesize completed successfully!
^D
WARNING (legacy-54241): The workstation was running low on memory (free memory dropped to 3 GB), therefore the performance might be impacted.
