{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513891780377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513891780378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 06:29:40 2017 " "Processing started: Fri Dec 22 06:29:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513891780378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513891780378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_System -c MIPS_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_System -c MIPS_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513891780378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1513891780785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/computer_architecture/mips_design/mips_design/mips_system/altera_mem_dual_port/ram2port_inst_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /computer_architecture/mips_design/mips_design/mips_system/altera_mem_dual_port/ram2port_inst_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2port_inst_data " "Found entity 1: ram2port_inst_data" {  } { { "../MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513891780848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/computer_architecture/mips_design/mips_design/mips_system/mips_system_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /computer_architecture/mips_design/mips_design/mips_system/mips_system_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_System_tb " "Found entity 1: MIPS_System_tb" {  } { { "../MIPS_System/MIPS_System_tb.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513891780855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/computer_architecture/mips_design/mips_design/mips_system/mips_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /computer_architecture/mips_design/mips_design/mips_system/mips_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_System " "Found entity 1: MIPS_System" {  } { { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513891780860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/computer_architecture/mips_design/mips_design/mips_system/timer/timercounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /computer_architecture/mips_design/mips_design/mips_system/timer/timercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Found entity 1: TimerCounter" {  } { { "../MIPS_System/Timer/TimerCounter.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/Timer/TimerCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513891780868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/computer_architecture/mips_design/mips_design/mips_system/mips_cpu/mipsparts.v 14 14 " "Found 14 design units, including 14 entities, in source file /computer_architecture/mips_design/mips_design/mips_system/mips_cpu/mipsparts.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu " "Found entity 2: alu" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "4 sl2 " "Found entity 4: sl2" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_zero_ext " "Found entity 5: sign_zero_ext" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_left_16 " "Found entity 6: shift_left_16" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "7 flopr " "Found entity 7: flopr" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "8 flopenr " "Found entity 8: flopenr" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux2 " "Found entity 9: mux2" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux4 " "Found entity 10: mux4" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "11 iftoid " "Found entity 11: iftoid" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "12 idtoex " "Found entity 12: idtoex" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "13 extoma " "Found entity 13: extoma" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""} { "Info" "ISGN_ENTITY_NAME" "14 matowb " "Found entity 14: matowb" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513891780886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/computer_architecture/mips_design/mips_design/mips_system/mips_cpu/mips.v 6 6 " "Found 6 design units, including 6 entities, in source file /computer_architecture/mips_design/mips_design/mips_system/mips_cpu/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780903 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780903 ""} { "Info" "ISGN_ENTITY_NAME" "3 maindec " "Found entity 3: maindec" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780903 ""} { "Info" "ISGN_ENTITY_NAME" "4 aludec " "Found entity 4: aludec" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780903 ""} { "Info" "ISGN_ENTITY_NAME" "5 datapath " "Found entity 5: datapath" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780903 ""} { "Info" "ISGN_ENTITY_NAME" "6 hazard_unit " "Found entity 6: hazard_unit" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513891780903 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../MIPS_System/MIPS_CPU/delay.v " "Can't analyze file -- file ../MIPS_System/MIPS_CPU/delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1513891780908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/computer_architecture/mips_design/mips_design/mips_system/gpio/gpio.v 2 2 " "Found 2 design units, including 2 entities, in source file /computer_architecture/mips_design/mips_design/mips_system/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../MIPS_System/GPIO/GPIO.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780920 ""} { "Info" "ISGN_ENTITY_NAME" "2 pulse_gen " "Found entity 2: pulse_gen" {  } { { "../MIPS_System/GPIO/GPIO.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513891780920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/computer_architecture/mips_design/mips_design/mips_system/decoder/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /computer_architecture/mips_design/mips_design/mips_system/decoder/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Found entity 1: Addr_Decoder" {  } { { "../MIPS_System/Decoder/Addr_Decoder.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/Decoder/Addr_Decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513891780926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/computer_architecture/mips_design/mips_design/mips_system/altera_pll/altpll_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /computer_architecture/mips_design/mips_design/mips_system/altera_pll/altpll_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen " "Found entity 1: ALTPLL_clkgen" {  } { { "../MIPS_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/Altera_PLL/ALTPLL_clkgen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891780941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513891780941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_System " "Elaborating entity \"MIPS_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513891780989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen ALTPLL_clkgen:pll0 " "Elaborating entity \"ALTPLL_clkgen\" for hierarchy \"ALTPLL_clkgen:pll0\"" {  } { { "../MIPS_System/MIPS_System.v" "pll0" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_clkgen:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../MIPS_System/Altera_PLL/ALTPLL_clkgen.v" "altpll_component" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/Altera_PLL/ALTPLL_clkgen.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../MIPS_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/Altera_PLL/ALTPLL_clkgen.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513891781167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Instantiated megafunction \"ALTPLL_clkgen:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 25000 " "Parameter \"clk1_phase_shift\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 50000 " "Parameter \"clk2_phase_shift\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL_clkgen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL_clkgen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781168 ""}  } { { "../MIPS_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/Altera_PLL/ALTPLL_clkgen.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513891781168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_clkgen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_clkgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen_altpll " "Found entity 1: ALTPLL_clkgen_altpll" {  } { { "db/altpll_clkgen_altpll.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/db/altpll_clkgen_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891781280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513891781280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen_altpll ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated " "Elaborating entity \"ALTPLL_clkgen_altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/computer_architecture/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips_cpu " "Elaborating entity \"mips\" for hierarchy \"mips:mips_cpu\"" {  } { { "../MIPS_System/MIPS_System.v" "mips_cpu" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips_cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:mips_cpu\|datapath:dp\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "dp" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr mips:mips_cpu\|datapath:dp\|flopenr:pcreg " "Elaborating entity \"flopenr\" for hierarchy \"mips:mips_cpu\|datapath:dp\|flopenr:pcreg\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "pcreg" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:mips_cpu\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"mips:mips_cpu\|datapath:dp\|adder:pcadd1\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "pcadd1" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 mips:mips_cpu\|datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"mips:mips_cpu\|datapath:dp\|sl2:immsh\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "immsh" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips_cpu\|datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips_cpu\|datapath:dp\|mux2:pcbrmux\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "pcbrmux" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:mips_cpu\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"mips:mips_cpu\|datapath:dp\|regfile:rf\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "rf" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit mips:mips_cpu\|datapath:dp\|hazard_unit:hazard_unit " "Elaborating entity \"hazard_unit\" for hierarchy \"mips:mips_cpu\|datapath:dp\|hazard_unit:hazard_unit\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "hazard_unit" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781626 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pcsrc mips.v(555) " "Verilog HDL Always Construct warning at mips.v(555): variable \"pcsrc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 555 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1513891781627 "|MIPS_System|mips:mips_cpu|datapath:dp|hazard_unit:hazard_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "jump_ex mips.v(555) " "Verilog HDL Always Construct warning at mips.v(555): variable \"jump_ex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 555 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1513891781627 "|MIPS_System|mips:mips_cpu|datapath:dp|hazard_unit:hazard_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "jrcontrol_ex mips.v(555) " "Verilog HDL Always Construct warning at mips.v(555): variable \"jrcontrol_ex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 555 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1513891781627 "|MIPS_System|mips:mips_cpu|datapath:dp|hazard_unit:hazard_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pcsrc mips.v(561) " "Verilog HDL Always Construct warning at mips.v(561): variable \"pcsrc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 561 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1513891781627 "|MIPS_System|mips:mips_cpu|datapath:dp|hazard_unit:hazard_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "jump_ex mips.v(561) " "Verilog HDL Always Construct warning at mips.v(561): variable \"jump_ex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 561 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1513891781627 "|MIPS_System|mips:mips_cpu|datapath:dp|hazard_unit:hazard_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "jrcontrol_ex mips.v(561) " "Verilog HDL Always Construct warning at mips.v(561): variable \"jrcontrol_ex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 561 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1513891781628 "|MIPS_System|mips:mips_cpu|datapath:dp|hazard_unit:hazard_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mips:mips_cpu\|datapath:dp\|mux4:forwardAEmux " "Elaborating entity \"mux4\" for hierarchy \"mips:mips_cpu\|datapath:dp\|mux4:forwardAEmux\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "forwardAEmux" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips_cpu\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips_cpu\|datapath:dp\|mux2:wrmux\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "wrmux" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_zero_ext mips:mips_cpu\|datapath:dp\|sign_zero_ext:sze " "Elaborating entity \"sign_zero_ext\" for hierarchy \"mips:mips_cpu\|datapath:dp\|sign_zero_ext:sze\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "sze" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_16 mips:mips_cpu\|datapath:dp\|shift_left_16:sl16 " "Elaborating entity \"shift_left_16\" for hierarchy \"mips:mips_cpu\|datapath:dp\|shift_left_16:sl16\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "sl16" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:mips_cpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"mips:mips_cpu\|datapath:dp\|alu:alu\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "alu" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips_cpu\|datapath:dp\|controller:c " "Elaborating entity \"controller\" for hierarchy \"mips:mips_cpu\|datapath:dp\|controller:c\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "c" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec mips:mips_cpu\|datapath:dp\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"mips:mips_cpu\|datapath:dp\|controller:c\|maindec:md\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "md" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec mips:mips_cpu\|datapath:dp\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"mips:mips_cpu\|datapath:dp\|controller:c\|aludec:ad\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "ad" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips_cpu\|datapath:dp\|mux2:controller_flushmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips_cpu\|datapath:dp\|mux2:controller_flushmux\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "controller_flushmux" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iftoid mips:mips_cpu\|datapath:dp\|iftoid:iftoid " "Elaborating entity \"iftoid\" for hierarchy \"mips:mips_cpu\|datapath:dp\|iftoid:iftoid\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "iftoid" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr mips:mips_cpu\|datapath:dp\|iftoid:iftoid\|flopenr:flopr " "Elaborating entity \"flopenr\" for hierarchy \"mips:mips_cpu\|datapath:dp\|iftoid:iftoid\|flopenr:flopr\"" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "flopr" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idtoex mips:mips_cpu\|datapath:dp\|idtoex:idtoex " "Elaborating entity \"idtoex\" for hierarchy \"mips:mips_cpu\|datapath:dp\|idtoex:idtoex\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "idtoex" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:mips_cpu\|datapath:dp\|idtoex:idtoex\|flopr:flopr " "Elaborating entity \"flopr\" for hierarchy \"mips:mips_cpu\|datapath:dp\|idtoex:idtoex\|flopr:flopr\"" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "flopr" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891781990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extoma mips:mips_cpu\|datapath:dp\|extoma:extoma " "Elaborating entity \"extoma\" for hierarchy \"mips:mips_cpu\|datapath:dp\|extoma:extoma\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "extoma" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:mips_cpu\|datapath:dp\|extoma:extoma\|flopr:flopr " "Elaborating entity \"flopr\" for hierarchy \"mips:mips_cpu\|datapath:dp\|extoma:extoma\|flopr:flopr\"" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "flopr" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matowb mips:mips_cpu\|datapath:dp\|matowb:matowb " "Elaborating entity \"matowb\" for hierarchy \"mips:mips_cpu\|datapath:dp\|matowb:matowb\"" {  } { { "../MIPS_System/MIPS_CPU/mips.v" "matowb" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:mips_cpu\|datapath:dp\|matowb:matowb\|flopr:flopr " "Elaborating entity \"flopr\" for hierarchy \"mips:mips_cpu\|datapath:dp\|matowb:matowb\|flopr:flopr\"" {  } { { "../MIPS_System/MIPS_CPU/mipsparts.v" "flopr" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2port_inst_data ram2port_inst_data:Inst_Data_Mem " "Elaborating entity \"ram2port_inst_data\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\"" {  } { { "../MIPS_System/MIPS_System.v" "Inst_Data_Mem" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "altsyncram_component" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file insts_data.mif " "Parameter \"init_file\" = \"insts_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782302 ""}  } { { "../MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513891782302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ul2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ul2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ul2 " "Found entity 1: altsyncram_5ul2" {  } { { "db/altsyncram_5ul2.tdf" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/db/altsyncram_5ul2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513891782420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513891782420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ul2 ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_5ul2:auto_generated " "Elaborating entity \"altsyncram_5ul2\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_5ul2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/computer_architecture/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782422 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 524 G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/insts_data.mif " "Memory depth (2048) in the design file differs from memory depth (524) in the Memory Initialization File \"G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/insts_data.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1513891782465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Decoder Addr_Decoder:Decoder " "Elaborating entity \"Addr_Decoder\" for hierarchy \"Addr_Decoder:Decoder\"" {  } { { "../MIPS_System/MIPS_System.v" "Decoder" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:Timer " "Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:Timer\"" {  } { { "../MIPS_System/MIPS_System.v" "Timer" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:uGPIO " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:uGPIO\"" {  } { { "../MIPS_System/MIPS_System.v" "uGPIO" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen GPIO:uGPIO\|pulse_gen:button1 " "Elaborating entity \"pulse_gen\" for hierarchy \"GPIO:uGPIO\|pulse_gen:button1\"" {  } { { "../MIPS_System/GPIO/GPIO.v" "button1" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513891782689 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1513891787591 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1513891789845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513891790500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513891790500 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3863 " "Implemented 3863 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513891791192 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513891791192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3778 " "Implemented 3778 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513891791192 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1513891791192 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1513891791192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513891791192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513891791310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 06:29:51 2017 " "Processing ended: Fri Dec 22 06:29:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513891791310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513891791310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513891791310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513891791310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513891793728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513891793729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 06:29:53 2017 " "Processing started: Fri Dec 22 06:29:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513891793729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513891793729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_System -c MIPS_System " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_System -c MIPS_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513891793729 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513891793843 ""}
{ "Info" "0" "" "Project  = MIPS_System" {  } {  } 0 0 "Project  = MIPS_System" 0 0 "Fitter" 0 0 1513891793843 ""}
{ "Info" "0" "" "Revision = MIPS_System" {  } {  } 0 0 "Revision = MIPS_System" 0 0 "Fitter" 0 0 1513891793843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1513891794047 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS_System EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"MIPS_System\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513891794086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513891794143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513891794143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513891794143 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll_clkgen_altpll.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } } { "" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 2193 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1513891794220 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5 90 25000 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 90 degrees (25000 ps) for ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll_clkgen_altpll.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } } { "" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 2194 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1513891794220 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] 1 5 180 50000 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 180 degrees (50000 ps) for ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/altpll_clkgen_altpll.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } } { "" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 2195 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1513891794220 ""}  } { { "db/altpll_clkgen_altpll.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } } { "" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 2193 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513891794220 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513891794426 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513891794440 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513891794722 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513891794722 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513891794722 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513891794722 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 6554 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513891794730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 6556 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513891794730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 6558 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513891794730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 6560 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513891794730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 6562 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513891794730 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513891794730 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513891794733 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513891794742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_System.sdc " "Synopsys Design Constraints File file not found: 'MIPS_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513891796330 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513891796330 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513891796349 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1513891796352 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1513891796392 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1513891796393 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513891796394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""}  } { { "db/altpll_clkgen_altpll.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/db/altpll_clkgen_altpll.v" 80 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 2193 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513891796671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""}  } { { "db/altpll_clkgen_altpll.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/db/altpll_clkgen_altpll.v" 80 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 2193 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513891796671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""}  } { { "db/altpll_clkgen_altpll.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/db/altpll_clkgen_altpll.v" 80 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 2193 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513891796671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_ff  " "Automatically promoted node reset_ff " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:uGPIO\|SW_StatusR\[0\] " "Destination node GPIO:uGPIO\|SW_StatusR\[0\]" {  } { { "../MIPS_System/GPIO/GPIO.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v" 116 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|SW_StatusR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 395 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimerCounter:Timer\|StatusR\[0\] " "Destination node TimerCounter:Timer\|StatusR\[0\]" {  } { { "../MIPS_System/Timer/TimerCounter.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/Timer/TimerCounter.v" 43 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TimerCounter:Timer|StatusR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 449 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:uGPIO\|SW_StatusR\[9\] " "Destination node GPIO:uGPIO\|SW_StatusR\[9\]" {  } { { "../MIPS_System/GPIO/GPIO.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v" 116 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|SW_StatusR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 359 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:uGPIO\|SW_StatusR\[8\] " "Destination node GPIO:uGPIO\|SW_StatusR\[8\]" {  } { { "../MIPS_System/GPIO/GPIO.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v" 116 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|SW_StatusR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 360 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:uGPIO\|SW_StatusR\[7\] " "Destination node GPIO:uGPIO\|SW_StatusR\[7\]" {  } { { "../MIPS_System/GPIO/GPIO.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v" 116 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|SW_StatusR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 361 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:uGPIO\|SW_StatusR\[6\] " "Destination node GPIO:uGPIO\|SW_StatusR\[6\]" {  } { { "../MIPS_System/GPIO/GPIO.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v" 116 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|SW_StatusR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 362 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:uGPIO\|SW_StatusR\[5\] " "Destination node GPIO:uGPIO\|SW_StatusR\[5\]" {  } { { "../MIPS_System/GPIO/GPIO.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v" 116 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 363 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:uGPIO\|SW_StatusR\[4\] " "Destination node GPIO:uGPIO\|SW_StatusR\[4\]" {  } { { "../MIPS_System/GPIO/GPIO.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v" 116 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|SW_StatusR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 364 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:uGPIO\|SW_StatusR\[3\] " "Destination node GPIO:uGPIO\|SW_StatusR\[3\]" {  } { { "../MIPS_System/GPIO/GPIO.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v" 116 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|SW_StatusR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 365 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:uGPIO\|SW_StatusR\[2\] " "Destination node GPIO:uGPIO\|SW_StatusR\[2\]" {  } { { "../MIPS_System/GPIO/GPIO.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v" 116 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|SW_StatusR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 366 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513891796671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1513891796671 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513891796671 ""}  } { { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 33 -1 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_ff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 2223 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513891796671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513891797347 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513891797354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513891797355 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513891797362 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513891797372 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513891797379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513891797380 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513891797386 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513891797584 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1513891797591 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513891797591 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_2 " "Node \"CLOCK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_BYTE_N " "Node \"FL_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ15_AM1 " "Node \"FL_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[10\] " "Node \"FL_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[11\] " "Node \"FL_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[12\] " "Node \"FL_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[13\] " "Node \"FL_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[14\] " "Node \"FL_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[8\] " "Node \"FL_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[9\] " "Node \"FL_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKIN\[0\] " "Node \"GPIO0_CLKIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKIN\[1\] " "Node \"GPIO0_CLKIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKOUT\[0\] " "Node \"GPIO0_CLKOUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKOUT\[1\] " "Node \"GPIO0_CLKOUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[0\] " "Node \"GPIO0_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[10\] " "Node \"GPIO0_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[11\] " "Node \"GPIO0_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[12\] " "Node \"GPIO0_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[13\] " "Node \"GPIO0_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[14\] " "Node \"GPIO0_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[15\] " "Node \"GPIO0_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[16\] " "Node \"GPIO0_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[17\] " "Node \"GPIO0_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[18\] " "Node \"GPIO0_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[19\] " "Node \"GPIO0_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[1\] " "Node \"GPIO0_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[20\] " "Node \"GPIO0_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[21\] " "Node \"GPIO0_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[22\] " "Node \"GPIO0_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[23\] " "Node \"GPIO0_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[24\] " "Node \"GPIO0_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[25\] " "Node \"GPIO0_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[26\] " "Node \"GPIO0_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[27\] " "Node \"GPIO0_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[28\] " "Node \"GPIO0_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[29\] " "Node \"GPIO0_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[2\] " "Node \"GPIO0_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[30\] " "Node \"GPIO0_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[31\] " "Node \"GPIO0_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[3\] " "Node \"GPIO0_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[4\] " "Node \"GPIO0_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[5\] " "Node \"GPIO0_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[6\] " "Node \"GPIO0_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[7\] " "Node \"GPIO0_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[8\] " "Node \"GPIO0_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[9\] " "Node \"GPIO0_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKIN\[0\] " "Node \"GPIO1_CLKIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKIN\[1\] " "Node \"GPIO1_CLKIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKOUT\[0\] " "Node \"GPIO1_CLKOUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKOUT\[1\] " "Node \"GPIO1_CLKOUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[0\] " "Node \"GPIO1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[10\] " "Node \"GPIO1_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[11\] " "Node \"GPIO1_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[12\] " "Node \"GPIO1_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[13\] " "Node \"GPIO1_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[14\] " "Node \"GPIO1_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[15\] " "Node \"GPIO1_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[16\] " "Node \"GPIO1_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[17\] " "Node \"GPIO1_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[18\] " "Node \"GPIO1_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[19\] " "Node \"GPIO1_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[1\] " "Node \"GPIO1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[20\] " "Node \"GPIO1_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[21\] " "Node \"GPIO1_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[22\] " "Node \"GPIO1_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[23\] " "Node \"GPIO1_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[24\] " "Node \"GPIO1_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[25\] " "Node \"GPIO1_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[26\] " "Node \"GPIO1_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[27\] " "Node \"GPIO1_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[28\] " "Node \"GPIO1_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[29\] " "Node \"GPIO1_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[2\] " "Node \"GPIO1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[30\] " "Node \"GPIO1_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[31\] " "Node \"GPIO1_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[3\] " "Node \"GPIO1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[4\] " "Node \"GPIO1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[5\] " "Node \"GPIO1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[6\] " "Node \"GPIO1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[7\] " "Node \"GPIO1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[8\] " "Node \"GPIO1_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[9\] " "Node \"GPIO1_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_DP " "Node \"HEX0_DP\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_DP " "Node \"HEX1_DP\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_DP " "Node \"HEX2_DP\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_DP " "Node \"HEX3_DP\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT0 " "Node \"SD_DAT0\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1513891797847 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1513891797847 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513891797862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513891799134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513891800334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513891800366 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513891802035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513891802036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513891802947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1513891805843 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513891805843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513891807007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1513891807008 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1513891807008 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513891807008 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.23 " "Total time spent on timing analysis during the Fitter is 2.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1513891807127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513891807208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513891808072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513891808138 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513891809011 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513891810075 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1513891811161 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 Cyclone III " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.3-V LVTTL H2 " "Pin BUTTON\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { BUTTON[0] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 23 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 22 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J6 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 24 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL H6 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 24 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[2\] 3.3-V LVTTL F1 " "Pin BUTTON\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { BUTTON[2] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 23 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 24 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.3-V LVTTL G3 " "Pin BUTTON\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { BUTTON[1] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 23 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G4 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 24 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL D2 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 24 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL E4 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 24 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL E3 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 24 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL H7 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 24 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL J7 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 24 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL G5 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/computer_architecture/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/computer_architecture/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "../MIPS_System/MIPS_System.v" "" { Text "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System/MIPS_System.v" 24 0 0 } } { "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/computer_architecture/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1513891811185 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1513891811185 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/MIPS_System.fit.smsg " "Generated suppressed messages file G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/MIPS_System.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513891811564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 206 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 206 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1144 " "Peak virtual memory: 1144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513891812676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 06:30:12 2017 " "Processing ended: Fri Dec 22 06:30:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513891812676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513891812676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513891812676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513891812676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513891814879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513891814879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 06:30:14 2017 " "Processing started: Fri Dec 22 06:30:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513891814879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513891814879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_System -c MIPS_System " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_System -c MIPS_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513891814880 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513891816147 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513891816208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513891816882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 06:30:16 2017 " "Processing ended: Fri Dec 22 06:30:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513891816882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513891816882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513891816882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513891816882 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513891817730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513891819426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513891819427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 06:30:19 2017 " "Processing started: Fri Dec 22 06:30:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513891819427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513891819427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_System -c MIPS_System " "Command: quartus_sta MIPS_System -c MIPS_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513891819427 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1513891819550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1513891819942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513891819943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513891820016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513891820016 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_System.sdc " "Synopsys Design Constraints File file not found: 'MIPS_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1513891820512 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1513891820513 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820528 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820528 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820528 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820528 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820528 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1513891820529 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1513891820531 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1513891820702 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820703 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1513891820705 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1513891820734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.156 " "Worst-case setup slack is 22.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.156               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   22.156               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.537               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   43.537               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.761               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   43.761               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891820834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.359               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.313               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   50.313               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.246               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   75.246               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891820856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 82.262 " "Worst-case recovery slack is 82.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   82.262               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   82.262               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891820870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.879 " "Worst-case removal slack is 1.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.879               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.879               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891820881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.740 " "Worst-case minimum pulse width slack is 9.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.740               0.000 CLOCK_50  " "    9.740               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.735               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.735               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.746               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.746               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.754               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.754               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891820890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891820890 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1513891821318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1513891821351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1513891822335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.437 " "Worst-case setup slack is 22.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.437               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   22.437               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.113               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   44.113               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.427               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   44.427               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891822639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.313               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   50.313               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.243               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   75.243               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891822671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 84.083 " "Worst-case recovery slack is 84.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   84.083               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   84.083               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891822700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.703 " "Worst-case removal slack is 1.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.703               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891822719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.713 " "Worst-case minimum pulse width slack is 9.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.713               0.000 CLOCK_50  " "    9.713               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.741               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.741               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.749               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.749               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.749               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.749               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891822738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891822738 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1513891823135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 23.233 " "Worst-case setup slack is 23.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.233               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   23.233               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.268               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.268               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.625               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   46.625               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891823416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.149               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   50.149               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.103               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   75.103               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891823447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 89.582 " "Worst-case recovery slack is 89.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   89.582               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   89.582               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891823466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.043 " "Worst-case removal slack is 1.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.043               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891823487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.425 " "Worst-case minimum pulse width slack is 9.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.425               0.000 CLOCK_50  " "    9.425               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.748               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.748               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.751               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.751               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.785               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.785               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513891823509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513891823509 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1513891824268 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1513891824269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513891824627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 06:30:24 2017 " "Processing ended: Fri Dec 22 06:30:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513891824627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513891824627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513891824627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513891824627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513891826975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513891826976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 06:30:26 2017 " "Processing started: Fri Dec 22 06:30:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513891826976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513891826976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS_System -c MIPS_System " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS_System -c MIPS_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513891826976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_System_6_1200mv_85c_slow.vho G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/ simulation " "Generated file MIPS_System_6_1200mv_85c_slow.vho in folder \"G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513891828331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_System_6_1200mv_0c_slow.vho G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/ simulation " "Generated file MIPS_System_6_1200mv_0c_slow.vho in folder \"G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513891828891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_System_min_1200mv_0c_fast.vho G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/ simulation " "Generated file MIPS_System_min_1200mv_0c_fast.vho in folder \"G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513891829464 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_System.vho G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/ simulation " "Generated file MIPS_System.vho in folder \"G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513891830012 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_System_6_1200mv_85c_vhd_slow.sdo G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/ simulation " "Generated file MIPS_System_6_1200mv_85c_vhd_slow.sdo in folder \"G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513891830610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_System_6_1200mv_0c_vhd_slow.sdo G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/ simulation " "Generated file MIPS_System_6_1200mv_0c_vhd_slow.sdo in folder \"G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513891831209 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_System_min_1200mv_0c_vhd_fast.sdo G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/ simulation " "Generated file MIPS_System_min_1200mv_0c_vhd_fast.sdo in folder \"G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513891831810 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_System_vhd.sdo G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/ simulation " "Generated file MIPS_System_vhd.sdo in folder \"G:/Computer_Architecture/MIPS_design/MIPS_design/MIPS_System_Syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513891832400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513891832593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 06:30:32 2017 " "Processing ended: Fri Dec 22 06:30:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513891832593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513891832593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513891832593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513891832593 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 215 s " "Quartus II Full Compilation was successful. 0 errors, 215 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513891833294 ""}
