module wideexpr_00577(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[3]?u6:({(+(s4))^~((ctrl[7]?(((3'sb110)|(s4))>>>((1'sb1)|(3'sb001)))|(($signed(5'b11000))+(s7)):-(s6))),4'sb1010,((s7)>>>($signed(2'sb01)))!=((ctrl[0]?(ctrl[2]?(ctrl[1]?s0:(s5)|(4'sb1111)):4'sb1000):s1))})-((3'sb101)<<<($unsigned({(((s2)|(s3))>>({3{s2}}))+({(s3)&(1'sb1),u2}),3'sb100,$signed((6'b110001)<<<({4{1'sb0}})),$signed(((ctrl[1]?1'sb1:s2))<<<(5'sb10000))}))));
  assign y1 = 6'sb101110;
  assign y2 = (s5)<<<(&(((s5)+(6'sb001000))^~(s2)));
  assign y3 = {1{(+(!(u0)))>>>((ctrl[5]?s4:(((s4)>>(5'sb01111))|(s7))-($signed(5'sb10010))))}};
  assign y4 = $unsigned((~|(~|((5'b01011)<<((ctrl[5]?(u6)>=(u5):(ctrl[0]?u3:s6))))))^~(6'sb101101));
  assign y5 = s4;
  assign y6 = (ctrl[1]?s5:1'sb0);
  assign y7 = {((ctrl[3]?u2:(ctrl[5]?~|({2{(ctrl[7]?$signed(s5):(s3)>>>(3'sb001))}}):u4)))|(s1),2'sb01,s7};
endmodule
