{'q': {'CDeps': [[[], [], ['reset']],
                 [[], [], ['reset'], ['q']],
                 [[], [], ['reset'], ['q']]],
       'CLines': [[None, None, '12:C'],
                  [None, None, '12:C', '14:C'],
                  [None, None, '12:C', '14:C']],
       'Clocked': True,
       'DDeps': [[], ['q'], []],
       'DLines': ['13:D', '17:D', '15:D'],
       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa0796f7090>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa07968ebd0>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa0796e3610>]}}
