{
	"route__net": 41,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 3,
	"route__wirelength__iter:1": 466,
	"route__drc_errors__iter:2": 1,
	"route__wirelength__iter:2": 467,
	"route__drc_errors__iter:3": 3,
	"route__wirelength__iter:3": 461,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 459,
	"route__drc_errors": 0,
	"route__wirelength": 459,
	"route__vias": 225,
	"route__vias__singlecut": 225,
	"route__vias__multicut": 0,
	"design__io": 8,
	"design__die__area": 1602.62,
	"design__core__area": 520.499,
	"design__instance__count": 37,
	"design__instance__area": 317.805,
	"design__instance__count__stdcell": 37,
	"design__instance__area__stdcell": 317.805,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.610577,
	"design__instance__utilization__stdcell": 0.610577,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 7,
	"design__instance__count__class:inverter": 1,
	"design__instance__count__class:sequential_cell": 4,
	"design__instance__count__class:multi_input_combinational_cell": 22,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}