Timing Analyzer report for Controller
Wed Dec 07 16:33:04 2016
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'SW_CLK'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                         ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 18.951 ns                        ; ALU_Src                                                                                                      ; PC:inst5|q[3] ; --         ; SW_CLK   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 30.202 ns                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; z             ; SW_CLK     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 25.184 ns                        ; ALU_Src                                                                                                      ; z             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.312 ns                        ; Jump                                                                                                         ; PC:inst5|q[0] ; --         ; SW_CLK   ; 0            ;
; Clock Setup: 'SW_CLK'        ; N/A   ; None          ; 41.72 MHz ( period = 23.969 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; PC:inst5|q[3] ; SW_CLK     ; SW_CLK   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                              ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C20Q240C8       ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; SW_CLK          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW_CLK'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                         ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 41.72 MHz ( period = 23.969 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; PC:inst5|q[3]                   ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 23.651 ns               ;
; N/A                                     ; 41.72 MHz ( period = 23.969 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; PC:inst5|q[3]                   ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 23.651 ns               ;
; N/A                                     ; 41.72 MHz ( period = 23.969 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; PC:inst5|q[3]                   ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 23.651 ns               ;
; N/A                                     ; 41.72 MHz ( period = 23.969 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; PC:inst5|q[3]                   ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 23.651 ns               ;
; N/A                                     ; 42.45 MHz ( period = 23.558 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; PC:inst5|q[2]                   ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 23.240 ns               ;
; N/A                                     ; 42.45 MHz ( period = 23.558 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; PC:inst5|q[2]                   ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 23.240 ns               ;
; N/A                                     ; 42.45 MHz ( period = 23.558 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; PC:inst5|q[2]                   ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 23.240 ns               ;
; N/A                                     ; 42.45 MHz ( period = 23.558 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; PC:inst5|q[2]                   ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 23.240 ns               ;
; N/A                                     ; 42.99 MHz ( period = 23.259 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg02|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 22.936 ns               ;
; N/A                                     ; 42.99 MHz ( period = 23.259 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg02|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 22.936 ns               ;
; N/A                                     ; 42.99 MHz ( period = 23.259 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg02|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 22.936 ns               ;
; N/A                                     ; 42.99 MHz ( period = 23.259 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg02|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 22.936 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg01|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 22.935 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg01|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 22.935 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg01|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 22.935 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg01|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 22.935 ns               ;
; N/A                                     ; 44.79 MHz ( period = 22.327 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.998 ns               ;
; N/A                                     ; 44.79 MHz ( period = 22.327 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.998 ns               ;
; N/A                                     ; 44.79 MHz ( period = 22.327 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.998 ns               ;
; N/A                                     ; 44.79 MHz ( period = 22.327 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.998 ns               ;
; N/A                                     ; 44.79 MHz ( period = 22.324 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg01|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.995 ns               ;
; N/A                                     ; 44.79 MHz ( period = 22.324 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg01|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.995 ns               ;
; N/A                                     ; 44.79 MHz ( period = 22.324 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg01|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.995 ns               ;
; N/A                                     ; 44.79 MHz ( period = 22.324 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg01|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.995 ns               ;
; N/A                                     ; 45.69 MHz ( period = 21.885 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg02|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.564 ns               ;
; N/A                                     ; 45.69 MHz ( period = 21.885 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg02|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.564 ns               ;
; N/A                                     ; 45.69 MHz ( period = 21.885 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg02|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.564 ns               ;
; N/A                                     ; 45.69 MHz ( period = 21.885 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg02|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.564 ns               ;
; N/A                                     ; 45.72 MHz ( period = 21.870 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.551 ns               ;
; N/A                                     ; 45.72 MHz ( period = 21.870 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.551 ns               ;
; N/A                                     ; 45.72 MHz ( period = 21.870 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.551 ns               ;
; N/A                                     ; 45.72 MHz ( period = 21.870 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 21.551 ns               ;
; N/A                                     ; 46.91 MHz ( period = 21.318 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.999 ns               ;
; N/A                                     ; 46.91 MHz ( period = 21.318 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.999 ns               ;
; N/A                                     ; 46.91 MHz ( period = 21.318 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.999 ns               ;
; N/A                                     ; 46.91 MHz ( period = 21.318 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.999 ns               ;
; N/A                                     ; 47.11 MHz ( period = 21.229 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg02|Q[15] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.903 ns               ;
; N/A                                     ; 47.11 MHz ( period = 21.229 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg02|Q[15] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.903 ns               ;
; N/A                                     ; 47.11 MHz ( period = 21.229 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg02|Q[15] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.903 ns               ;
; N/A                                     ; 47.11 MHz ( period = 21.229 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg02|Q[15] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.903 ns               ;
; N/A                                     ; 47.27 MHz ( period = 21.157 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.838 ns               ;
; N/A                                     ; 47.27 MHz ( period = 21.157 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.838 ns               ;
; N/A                                     ; 47.27 MHz ( period = 21.157 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.838 ns               ;
; N/A                                     ; 47.27 MHz ( period = 21.157 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.838 ns               ;
; N/A                                     ; 47.31 MHz ( period = 21.137 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg02|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.811 ns               ;
; N/A                                     ; 47.31 MHz ( period = 21.137 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg02|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.811 ns               ;
; N/A                                     ; 47.31 MHz ( period = 21.137 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg02|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.811 ns               ;
; N/A                                     ; 47.31 MHz ( period = 21.137 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg02|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.811 ns               ;
; N/A                                     ; 47.84 MHz ( period = 20.905 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.587 ns               ;
; N/A                                     ; 47.84 MHz ( period = 20.905 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.587 ns               ;
; N/A                                     ; 47.84 MHz ( period = 20.905 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.587 ns               ;
; N/A                                     ; 47.84 MHz ( period = 20.905 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.587 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg01|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.475 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg01|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.475 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg01|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.475 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg01|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.475 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.593 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.274 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.593 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.274 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.593 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.274 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.593 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[8]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.274 ns               ;
; N/A                                     ; 48.79 MHz ( period = 20.494 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.168 ns               ;
; N/A                                     ; 48.79 MHz ( period = 20.494 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.168 ns               ;
; N/A                                     ; 48.79 MHz ( period = 20.494 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.168 ns               ;
; N/A                                     ; 48.79 MHz ( period = 20.494 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.168 ns               ;
; N/A                                     ; 48.90 MHz ( period = 20.448 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[7]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.129 ns               ;
; N/A                                     ; 48.90 MHz ( period = 20.448 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[7]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.129 ns               ;
; N/A                                     ; 48.90 MHz ( period = 20.448 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[7]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.129 ns               ;
; N/A                                     ; 48.90 MHz ( period = 20.448 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[7]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.129 ns               ;
; N/A                                     ; 48.91 MHz ( period = 20.446 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[7]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.127 ns               ;
; N/A                                     ; 48.91 MHz ( period = 20.446 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[7]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.127 ns               ;
; N/A                                     ; 48.91 MHz ( period = 20.446 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[7]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.127 ns               ;
; N/A                                     ; 48.91 MHz ( period = 20.446 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[7]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.127 ns               ;
; N/A                                     ; 48.97 MHz ( period = 20.419 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg02|Q[7]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.096 ns               ;
; N/A                                     ; 48.97 MHz ( period = 20.419 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg02|Q[7]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.096 ns               ;
; N/A                                     ; 48.97 MHz ( period = 20.419 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg02|Q[7]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.096 ns               ;
; N/A                                     ; 48.97 MHz ( period = 20.419 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg02|Q[7]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.096 ns               ;
; N/A                                     ; 49.01 MHz ( period = 20.406 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg01|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.082 ns               ;
; N/A                                     ; 49.01 MHz ( period = 20.406 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg01|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.082 ns               ;
; N/A                                     ; 49.01 MHz ( period = 20.406 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg01|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.082 ns               ;
; N/A                                     ; 49.01 MHz ( period = 20.406 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg01|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 20.082 ns               ;
; N/A                                     ; 49.55 MHz ( period = 20.183 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg01|Q[4]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.860 ns               ;
; N/A                                     ; 49.55 MHz ( period = 20.183 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg01|Q[4]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.860 ns               ;
; N/A                                     ; 49.55 MHz ( period = 20.183 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg01|Q[4]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.860 ns               ;
; N/A                                     ; 49.55 MHz ( period = 20.183 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg01|Q[4]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.860 ns               ;
; N/A                                     ; 49.55 MHz ( period = 20.181 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg02|Q[4]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.858 ns               ;
; N/A                                     ; 49.55 MHz ( period = 20.181 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg02|Q[4]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.858 ns               ;
; N/A                                     ; 49.55 MHz ( period = 20.181 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg02|Q[4]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.858 ns               ;
; N/A                                     ; 49.55 MHz ( period = 20.181 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg02|Q[4]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.858 ns               ;
; N/A                                     ; 49.75 MHz ( period = 20.099 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg02|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.773 ns               ;
; N/A                                     ; 49.75 MHz ( period = 20.099 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg02|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.773 ns               ;
; N/A                                     ; 49.75 MHz ( period = 20.099 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg02|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.773 ns               ;
; N/A                                     ; 49.75 MHz ( period = 20.099 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg02|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.773 ns               ;
; N/A                                     ; 49.76 MHz ( period = 20.097 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.771 ns               ;
; N/A                                     ; 49.76 MHz ( period = 20.097 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.771 ns               ;
; N/A                                     ; 49.76 MHz ( period = 20.097 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.771 ns               ;
; N/A                                     ; 49.76 MHz ( period = 20.097 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[9]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.771 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg01|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.770 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg01|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.770 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg01|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.770 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg01|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.770 ns               ;
; N/A                                     ; 49.78 MHz ( period = 20.089 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg01|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.770 ns               ;
; N/A                                     ; 49.78 MHz ( period = 20.089 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg01|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.770 ns               ;
; N/A                                     ; 49.78 MHz ( period = 20.089 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg01|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.770 ns               ;
; N/A                                     ; 49.78 MHz ( period = 20.089 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg01|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.770 ns               ;
; N/A                                     ; 49.79 MHz ( period = 20.086 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg02|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.767 ns               ;
; N/A                                     ; 49.79 MHz ( period = 20.086 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg02|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.767 ns               ;
; N/A                                     ; 49.79 MHz ( period = 20.086 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg02|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.767 ns               ;
; N/A                                     ; 49.79 MHz ( period = 20.086 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg02|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.767 ns               ;
; N/A                                     ; 49.80 MHz ( period = 20.081 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.761 ns               ;
; N/A                                     ; 49.80 MHz ( period = 20.081 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.761 ns               ;
; N/A                                     ; 49.80 MHz ( period = 20.081 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.761 ns               ;
; N/A                                     ; 49.80 MHz ( period = 20.081 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.761 ns               ;
; N/A                                     ; 50.18 MHz ( period = 19.930 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[10] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.604 ns               ;
; N/A                                     ; 50.18 MHz ( period = 19.930 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[10] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.604 ns               ;
; N/A                                     ; 50.18 MHz ( period = 19.930 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[10] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.604 ns               ;
; N/A                                     ; 50.18 MHz ( period = 19.930 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[10] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.604 ns               ;
; N/A                                     ; 50.37 MHz ( period = 19.855 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[10] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.536 ns               ;
; N/A                                     ; 50.37 MHz ( period = 19.855 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[10] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.536 ns               ;
; N/A                                     ; 50.37 MHz ( period = 19.855 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[10] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.536 ns               ;
; N/A                                     ; 50.37 MHz ( period = 19.855 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[10] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.536 ns               ;
; N/A                                     ; 50.58 MHz ( period = 19.769 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[2]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.444 ns               ;
; N/A                                     ; 50.58 MHz ( period = 19.769 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[2]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.444 ns               ;
; N/A                                     ; 50.58 MHz ( period = 19.769 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[2]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.444 ns               ;
; N/A                                     ; 50.58 MHz ( period = 19.769 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[2]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.444 ns               ;
; N/A                                     ; 50.59 MHz ( period = 19.768 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[2]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 50.59 MHz ( period = 19.768 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[2]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 50.59 MHz ( period = 19.768 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[2]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 50.59 MHz ( period = 19.768 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[2]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.443 ns               ;
; N/A                                     ; 50.83 MHz ( period = 19.672 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.348 ns               ;
; N/A                                     ; 50.83 MHz ( period = 19.672 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.348 ns               ;
; N/A                                     ; 50.83 MHz ( period = 19.672 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.348 ns               ;
; N/A                                     ; 50.83 MHz ( period = 19.672 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[14] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.348 ns               ;
; N/A                                     ; 50.89 MHz ( period = 19.649 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[15] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.330 ns               ;
; N/A                                     ; 50.89 MHz ( period = 19.649 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[15] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.330 ns               ;
; N/A                                     ; 50.89 MHz ( period = 19.649 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[15] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.330 ns               ;
; N/A                                     ; 50.89 MHz ( period = 19.649 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[15] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.330 ns               ;
; N/A                                     ; 50.91 MHz ( period = 19.642 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[5]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.324 ns               ;
; N/A                                     ; 50.91 MHz ( period = 19.642 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[5]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.324 ns               ;
; N/A                                     ; 50.91 MHz ( period = 19.642 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[5]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.324 ns               ;
; N/A                                     ; 50.91 MHz ( period = 19.642 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[5]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.324 ns               ;
; N/A                                     ; 50.92 MHz ( period = 19.640 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[5]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 50.92 MHz ( period = 19.640 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[5]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 50.92 MHz ( period = 19.640 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[5]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 50.92 MHz ( period = 19.640 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[5]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.322 ns               ;
; N/A                                     ; 51.07 MHz ( period = 19.582 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[13] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.262 ns               ;
; N/A                                     ; 51.07 MHz ( period = 19.582 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[13] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.262 ns               ;
; N/A                                     ; 51.07 MHz ( period = 19.582 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[13] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.262 ns               ;
; N/A                                     ; 51.07 MHz ( period = 19.582 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[13] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.262 ns               ;
; N/A                                     ; 51.65 MHz ( period = 19.362 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.036 ns               ;
; N/A                                     ; 51.65 MHz ( period = 19.362 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.036 ns               ;
; N/A                                     ; 51.65 MHz ( period = 19.362 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.036 ns               ;
; N/A                                     ; 51.65 MHz ( period = 19.362 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[11] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.036 ns               ;
; N/A                                     ; 51.73 MHz ( period = 19.332 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg02|Q[13] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.006 ns               ;
; N/A                                     ; 51.73 MHz ( period = 19.332 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg02|Q[13] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.006 ns               ;
; N/A                                     ; 51.73 MHz ( period = 19.332 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg02|Q[13] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.006 ns               ;
; N/A                                     ; 51.73 MHz ( period = 19.332 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg02|Q[13] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.006 ns               ;
; N/A                                     ; 51.73 MHz ( period = 19.330 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[13] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.004 ns               ;
; N/A                                     ; 51.73 MHz ( period = 19.330 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[13] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.004 ns               ;
; N/A                                     ; 51.73 MHz ( period = 19.330 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[13] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.004 ns               ;
; N/A                                     ; 51.73 MHz ( period = 19.330 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[13] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 19.004 ns               ;
; N/A                                     ; 52.04 MHz ( period = 19.216 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg01|Q[10] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.895 ns               ;
; N/A                                     ; 52.04 MHz ( period = 19.216 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg01|Q[10] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.895 ns               ;
; N/A                                     ; 52.04 MHz ( period = 19.216 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg01|Q[10] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.895 ns               ;
; N/A                                     ; 52.04 MHz ( period = 19.216 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg01|Q[10] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.895 ns               ;
; N/A                                     ; 52.21 MHz ( period = 19.154 ns )                    ; regfile:inst11|reg:Areg00|Q[8]                                                                               ; PC:inst5|q[3]                   ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.891 ns               ;
; N/A                                     ; 52.30 MHz ( period = 19.121 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg01|Q[3]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.792 ns               ;
; N/A                                     ; 52.30 MHz ( period = 19.121 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg01|Q[3]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.792 ns               ;
; N/A                                     ; 52.30 MHz ( period = 19.121 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg01|Q[3]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.792 ns               ;
; N/A                                     ; 52.30 MHz ( period = 19.121 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg01|Q[3]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.792 ns               ;
; N/A                                     ; 52.66 MHz ( period = 18.991 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg02|Q[1]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.668 ns               ;
; N/A                                     ; 52.66 MHz ( period = 18.991 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg02|Q[1]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.668 ns               ;
; N/A                                     ; 52.66 MHz ( period = 18.991 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg02|Q[1]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.668 ns               ;
; N/A                                     ; 52.66 MHz ( period = 18.991 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg02|Q[1]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.668 ns               ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg01|Q[5]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.659 ns               ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg01|Q[5]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.659 ns               ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg01|Q[5]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.659 ns               ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg01|Q[5]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.659 ns               ;
; N/A                                     ; 53.06 MHz ( period = 18.845 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[1]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.522 ns               ;
; N/A                                     ; 53.06 MHz ( period = 18.845 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[1]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.522 ns               ;
; N/A                                     ; 53.06 MHz ( period = 18.845 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[1]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.522 ns               ;
; N/A                                     ; 53.06 MHz ( period = 18.845 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[1]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.522 ns               ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; regfile:inst11|reg:Areg00|Q[8]                                                                               ; PC:inst5|q[2]                   ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.480 ns               ;
; N/A                                     ; 53.40 MHz ( period = 18.727 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg02|Q[2]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.406 ns               ;
; N/A                                     ; 53.40 MHz ( period = 18.727 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg02|Q[2]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.406 ns               ;
; N/A                                     ; 53.40 MHz ( period = 18.727 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg02|Q[2]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.406 ns               ;
; N/A                                     ; 53.40 MHz ( period = 18.727 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg02|Q[2]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.406 ns               ;
; N/A                                     ; 53.40 MHz ( period = 18.725 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[4]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.407 ns               ;
; N/A                                     ; 53.40 MHz ( period = 18.725 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[4]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.407 ns               ;
; N/A                                     ; 53.40 MHz ( period = 18.725 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[4]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.407 ns               ;
; N/A                                     ; 53.40 MHz ( period = 18.725 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[4]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.407 ns               ;
; N/A                                     ; 53.42 MHz ( period = 18.718 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg03|Q[3]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.393 ns               ;
; N/A                                     ; 53.42 MHz ( period = 18.718 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg03|Q[3]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.393 ns               ;
; N/A                                     ; 53.42 MHz ( period = 18.718 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg03|Q[3]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.393 ns               ;
; N/A                                     ; 53.42 MHz ( period = 18.718 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg03|Q[3]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.393 ns               ;
; N/A                                     ; 53.50 MHz ( period = 18.690 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst11|reg:Areg00|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.371 ns               ;
; N/A                                     ; 53.50 MHz ( period = 18.690 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg00|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.371 ns               ;
; N/A                                     ; 53.50 MHz ( period = 18.690 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg00|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.371 ns               ;
; N/A                                     ; 53.50 MHz ( period = 18.690 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst11|reg:Areg00|Q[6]  ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.371 ns               ;
; N/A                                     ; 53.51 MHz ( period = 18.689 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst11|reg:Areg02|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.367 ns               ;
; N/A                                     ; 53.51 MHz ( period = 18.689 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst11|reg:Areg02|Q[12] ; SW_CLK     ; SW_CLK   ; None                        ; None                      ; 18.367 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                              ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From        ; To                              ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------+----------+
; N/A                                     ; None                                                ; 18.951 ns  ; ALU_Src     ; PC:inst5|q[3]                   ; SW_CLK   ;
; N/A                                     ; None                                                ; 18.635 ns  ; ALU_Src     ; regfile:inst11|reg:Areg02|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 18.634 ns  ; ALU_Src     ; regfile:inst11|reg:Areg01|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 18.540 ns  ; ALU_Src     ; PC:inst5|q[2]                   ; SW_CLK   ;
; N/A                                     ; None                                                ; 18.280 ns  ; ALU_FUNC[0] ; PC:inst5|q[3]                   ; SW_CLK   ;
; N/A                                     ; None                                                ; 17.964 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 17.963 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg01|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 17.869 ns  ; ALU_FUNC[0] ; PC:inst5|q[2]                   ; SW_CLK   ;
; N/A                                     ; None                                                ; 17.309 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 17.306 ns  ; ALU_Src     ; regfile:inst11|reg:Areg01|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 17.298 ns  ; ALU_FUNC[1] ; PC:inst5|q[3]                   ; SW_CLK   ;
; N/A                                     ; None                                                ; 17.231 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 17.120 ns  ; ALU_Src     ; regfile:inst11|reg:Areg02|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 17.105 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.998 ns  ; ALU_FUNC[2] ; PC:inst5|q[3]                   ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.887 ns  ; ALU_FUNC[1] ; PC:inst5|q[2]                   ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.806 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.773 ns  ; CIN         ; PC:inst5|q[3]                   ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.694 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.659 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.657 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.638 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.635 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg01|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.630 ns  ; ALU_Src     ; regfile:inst11|reg:Areg02|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.587 ns  ; ALU_FUNC[2] ; PC:inst5|q[2]                   ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.554 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.553 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg01|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.464 ns  ; ALU_Src     ; regfile:inst11|reg:Areg02|Q[15] ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.457 ns  ; CIN         ; regfile:inst11|reg:Areg02|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.456 ns  ; CIN         ; regfile:inst11|reg:Areg01|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.415 ns  ; ALU_Src     ; regfile:inst11|reg:Areg01|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.412 ns  ; ALU_Src     ; regfile:inst11|reg:Areg02|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.362 ns  ; CIN         ; PC:inst5|q[2]                   ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.254 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.253 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg01|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.196 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.181 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.139 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[11] ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.136 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.121 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.119 ns  ; ALU_Src     ; regfile:inst11|reg:Areg02|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.108 ns  ; ALU_Src     ; regfile:inst11|reg:Areg01|Q[4]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.106 ns  ; ALU_Src     ; regfile:inst11|reg:Areg02|Q[4]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.058 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[15] ; SW_CLK   ;
; N/A                                     ; None                                                ; 16.023 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.990 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg01|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.988 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.987 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.986 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg00|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.969 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.968 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.966 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.959 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.836 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.821 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg03|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.778 ns  ; ALU_Src     ; regfile:inst11|reg:Areg01|Q[11] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.676 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[15] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.641 ns  ; ALU_Src     ; regfile:inst11|reg:Areg01|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.624 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg01|Q[4]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.622 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[4]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.613 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.611 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg00|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.592 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.540 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[15] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.476 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[12] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.468 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[11] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.448 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.365 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.362 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg01|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.347 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.345 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg03|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.345 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg00|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.318 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.313 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg03|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.311 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg00|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.304 ns  ; ALU_Src     ; regfile:inst11|reg:Areg01|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.299 ns  ; CIN         ; regfile:inst11|reg:Areg03|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.298 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg00|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.271 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg00|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.270 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.251 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.250 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.151 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.149 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg00|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.131 ns  ; CIN         ; regfile:inst11|reg:Areg03|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.128 ns  ; CIN         ; regfile:inst11|reg:Areg01|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.118 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg00|Q[12] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.107 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg01|Q[11] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.081 ns  ; ALU_Src     ; regfile:inst11|reg:Areg02|Q[11] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.079 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.074 ns  ; ALU_Src     ; regfile:inst11|reg:Areg01|Q[12] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.070 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg00|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.069 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.065 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg03|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.063 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[12] ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.062 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg01|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.047 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg03|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.045 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg00|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.025 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[1]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.018 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 15.016 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.949 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg01|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.912 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[10] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.907 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.884 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[15] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.879 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg00|Q[1]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.837 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[10] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.818 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg00|Q[12] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.805 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg00|Q[12] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.776 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg01|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.773 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.770 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg00|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.769 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg03|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.725 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[1]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.717 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg01|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.716 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg01|Q[12] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.705 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[12] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.689 ns  ; CIN         ; regfile:inst11|reg:Areg02|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.674 ns  ; CIN         ; regfile:inst11|reg:Areg03|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.657 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg01|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.650 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[4]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.649 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg01|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.623 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg01|Q[3]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.613 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.610 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[11] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.608 ns  ; ALU_Src     ; regfile:inst11|reg:Areg02|Q[1]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.603 ns  ; ALU_Src     ; regfile:inst11|reg:Areg01|Q[3]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.591 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg00|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.581 ns  ; ALU_Src     ; regfile:inst11|reg:Areg02|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.579 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg00|Q[1]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.577 ns  ; CIN         ; regfile:inst11|reg:Areg01|Q[4]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.575 ns  ; CIN         ; regfile:inst11|reg:Areg02|Q[4]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.564 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[13] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.529 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg01|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.526 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.516 ns  ; CIN         ; regfile:inst11|reg:Areg03|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.492 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[1]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.487 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg01|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.483 ns  ; CIN         ; regfile:inst11|reg:Areg01|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.481 ns  ; CIN         ; regfile:inst11|reg:Areg03|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.480 ns  ; CIN         ; regfile:inst11|reg:Areg02|Q[6]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.479 ns  ; CIN         ; regfile:inst11|reg:Areg00|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.478 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg03|Q[15] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.462 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[1]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.452 ns  ; CIN         ; regfile:inst11|reg:Areg02|Q[7]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.416 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg01|Q[12] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.410 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[11] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.408 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg00|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.405 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg03|Q[12] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.403 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg01|Q[12] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.392 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[12] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.357 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg01|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.346 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg00|Q[1]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.344 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[11] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.314 ns  ; ALU_Src     ; regfile:inst11|reg:Areg02|Q[13] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.313 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg03|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.312 ns  ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[13] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.310 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg03|Q[11] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.289 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg01|Q[3]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.249 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg01|Q[11] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.241 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg00|Q[10] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.229 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.226 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.224 ns  ; CIN         ; regfile:inst11|reg:Areg00|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.223 ns  ; CIN         ; regfile:inst11|reg:Areg03|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.220 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[3]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.209 ns  ; ALU_Src     ; regfile:inst11|reg:Areg02|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.200 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[3]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.198 ns  ; ALU_Src     ; regfile:inst11|reg:Areg01|Q[10] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.175 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.166 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[10] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.166 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg00|Q[4]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.120 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[13] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.096 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[15] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.036 ns  ; CIN         ; regfile:inst11|reg:Areg03|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.034 ns  ; CIN         ; regfile:inst11|reg:Areg00|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.033 ns  ; CIN         ; regfile:inst11|reg:Areg02|Q[15] ; SW_CLK   ;
; N/A                                     ; None                                                ; 14.028 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.989 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg01|Q[3]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.983 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg00|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.968 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg01|Q[1]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.961 ns  ; CIN         ; regfile:inst11|reg:Areg03|Q[11] ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.960 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[15] ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.949 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg01|Q[11] ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.941 ns  ; CIN         ; regfile:inst11|reg:Areg02|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.926 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.923 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg00|Q[14] ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.918 ns  ; ALU_Src     ; regfile:inst11|reg:Areg03|Q[4]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.893 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[13] ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.888 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg00|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.886 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[3]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.875 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[9]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.870 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[13] ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.868 ns  ; ALU_FUNC[1] ; regfile:inst11|reg:Areg00|Q[13] ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.837 ns  ; CIN         ; regfile:inst11|reg:Areg02|Q[1]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.820 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg03|Q[13] ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.791 ns  ; CIN         ; regfile:inst11|reg:Areg00|Q[8]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.764 ns  ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[5]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.728 ns  ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[2]  ; SW_CLK   ;
; N/A                                     ; None                                                ; 13.705 ns  ; ALU_Src     ; regfile:inst11|reg:Areg01|Q[15] ; SW_CLK   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;             ;                                 ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                         ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 30.202 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 30.202 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 30.202 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 30.202 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 28.145 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 28.145 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 28.145 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 28.145 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 27.504 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 27.504 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 27.504 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 27.504 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 27.340 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 27.340 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 27.340 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 27.340 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 26.516 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[10] ; SW_CLK     ;
; N/A                                     ; None                                                ; 26.516 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[10] ; SW_CLK     ;
; N/A                                     ; None                                                ; 26.516 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[10] ; SW_CLK     ;
; N/A                                     ; None                                                ; 26.516 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[10] ; SW_CLK     ;
; N/A                                     ; None                                                ; 26.431 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[11] ; SW_CLK     ;
; N/A                                     ; None                                                ; 26.431 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[11] ; SW_CLK     ;
; N/A                                     ; None                                                ; 26.431 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[11] ; SW_CLK     ;
; N/A                                     ; None                                                ; 26.431 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[11] ; SW_CLK     ;
; N/A                                     ; None                                                ; 26.416 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[14] ; SW_CLK     ;
; N/A                                     ; None                                                ; 26.416 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[14] ; SW_CLK     ;
; N/A                                     ; None                                                ; 26.416 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[14] ; SW_CLK     ;
; N/A                                     ; None                                                ; 26.416 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[14] ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.882 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; v           ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.882 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; v           ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.882 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; v           ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.882 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; v           ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.800 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[8]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.800 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[8]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.800 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[8]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.800 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[8]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.387 ns  ; regfile:inst11|reg:Areg00|Q[8]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.279 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[3]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.279 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[3]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.279 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[3]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.279 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[3]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.203 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[4]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.203 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[4]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.203 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[4]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.203 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[4]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.118 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[13] ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.118 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[13] ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.118 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[13] ; SW_CLK     ;
; N/A                                     ; None                                                ; 25.118 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[13] ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.948 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[15] ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.948 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[15] ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.948 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[15] ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.948 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[15] ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.891 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[2]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.891 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[2]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.891 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[2]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.891 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[2]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.636 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; s           ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.636 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; s           ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.636 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; s           ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.636 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; s           ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.591 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[7]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.591 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[7]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.591 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[7]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.591 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[7]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.570 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[5]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.570 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[5]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.570 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[5]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.570 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[5]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.482 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[6]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.482 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[6]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.482 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[6]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 24.482 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[6]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.936 ns  ; regfile:inst11|reg:Areg01|Q[8]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.854 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[1]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.854 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[1]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.854 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[1]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.854 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[1]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.853 ns  ; regfile:inst11|reg:Areg00|Q[2]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.813 ns  ; regfile:inst11|reg:Areg02|Q[7]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.623 ns  ; regfile:inst11|reg:Areg02|Q[5]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.579 ns  ; regfile:inst11|reg:Areg00|Q[1]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.333 ns  ; regfile:inst11|reg:Areg00|Q[3]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.330 ns  ; regfile:inst11|reg:Areg00|Q[8]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.270 ns  ; regfile:inst11|reg:Areg00|Q[5]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 23.256 ns  ; regfile:inst11|reg:Areg02|Q[8]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.965 ns  ; regfile:inst11|reg:Areg02|Q[1]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.839 ns  ; regfile:inst11|reg:Areg01|Q[7]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.738 ns  ; regfile:inst11|reg:Areg03|Q[1]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.714 ns  ; regfile:inst11|reg:Areg01|Q[5]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.689 ns  ; regfile:inst11|reg:Areg00|Q[8]                                                                               ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.554 ns  ; regfile:inst11|reg:Areg01|Q[1]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.525 ns  ; regfile:inst11|reg:Areg00|Q[8]                                                                               ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.523 ns  ; regfile:inst11|reg:Areg00|Q[6]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.426 ns  ; regfile:inst11|reg:Areg02|Q[2]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.312 ns  ; regfile:inst11|reg:Areg01|Q[4]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.260 ns  ; regfile:inst11|reg:Areg01|Q[2]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.249 ns  ; regfile:inst11|reg:Areg00|Q[4]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.227 ns  ; regfile:inst11|reg:Areg01|Q[10]                                                                              ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.201 ns  ; regfile:inst11|reg:Areg00|Q[11]                                                                              ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.180 ns  ; regfile:inst11|reg:Areg00|Q[0]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.129 ns  ; regfile:inst11|reg:Areg00|Q[9]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 22.010 ns  ; regfile:inst11|reg:Areg02|Q[3]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.879 ns  ; regfile:inst11|reg:Areg01|Q[8]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.848 ns  ; regfile:inst11|reg:Areg01|Q[12]                                                                              ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.827 ns  ; regfile:inst11|reg:Areg03|Q[8]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.826 ns  ; regfile:inst11|reg:Areg02|Q[4]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.796 ns  ; regfile:inst11|reg:Areg00|Q[2]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.759 ns  ; regfile:inst11|reg:Areg03|Q[7]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.756 ns  ; regfile:inst11|reg:Areg02|Q[7]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.714 ns  ; regfile:inst11|reg:Areg02|Q[10]                                                                              ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.701 ns  ; regfile:inst11|reg:Areg00|Q[8]                                                                               ; ALU_OUT[10] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.689 ns  ; regfile:inst11|reg:Areg03|Q[2]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.662 ns  ; regfile:inst11|reg:Areg00|Q[7]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.616 ns  ; regfile:inst11|reg:Areg00|Q[8]                                                                               ; ALU_OUT[11] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.601 ns  ; regfile:inst11|reg:Areg00|Q[8]                                                                               ; ALU_OUT[14] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.566 ns  ; regfile:inst11|reg:Areg02|Q[5]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.560 ns  ; regfile:inst11|reg:Areg03|Q[4]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.546 ns  ; regfile:inst11|reg:Areg01|Q[3]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.535 ns  ; regfile:inst11|reg:Areg00|Q[3]                                                                               ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.529 ns  ; regfile:inst11|reg:Areg01|Q[6]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.522 ns  ; regfile:inst11|reg:Areg00|Q[1]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.465 ns  ; regfile:inst11|reg:Areg01|Q[10]                                                                              ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.439 ns  ; regfile:inst11|reg:Areg00|Q[11]                                                                              ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.402 ns  ; regfile:inst11|reg:Areg02|Q[6]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.397 ns  ; regfile:inst11|reg:Areg03|Q[0]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.358 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_A[2]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.358 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_A[2]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.358 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_A[2]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.358 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_A[2]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.332 ns  ; regfile:inst11|reg:Areg02|Q[7]                                                                               ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.276 ns  ; regfile:inst11|reg:Areg00|Q[3]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.238 ns  ; regfile:inst11|reg:Areg01|Q[8]                                                                               ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.213 ns  ; regfile:inst11|reg:Areg00|Q[5]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.199 ns  ; regfile:inst11|reg:Areg02|Q[8]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.179 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_B[8]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.179 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_B[8]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.179 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_B[8]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.179 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_B[8]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.155 ns  ; regfile:inst11|reg:Areg00|Q[2]                                                                               ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.147 ns  ; regfile:inst11|reg:Areg01|Q[0]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.115 ns  ; regfile:inst11|reg:Areg02|Q[7]                                                                               ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.095 ns  ; regfile:inst11|reg:Areg02|Q[5]                                                                               ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.086 ns  ; regfile:inst11|reg:Areg01|Q[12]                                                                              ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.074 ns  ; regfile:inst11|reg:Areg01|Q[8]                                                                               ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.067 ns  ; regfile:inst11|reg:Areg00|Q[8]                                                                               ; v           ; SW_CLK     ;
; N/A                                     ; None                                                ; 21.006 ns  ; regfile:inst11|reg:Areg03|Q[5]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.985 ns  ; regfile:inst11|reg:Areg00|Q[8]                                                                               ; ALU_OUT[8]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.961 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_OUT[0]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.961 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_OUT[0]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.961 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_OUT[0]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.961 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_OUT[0]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.952 ns  ; regfile:inst11|reg:Areg02|Q[10]                                                                              ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.932 ns  ; regfile:inst11|reg:Areg02|Q[0]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.925 ns  ; regfile:inst11|reg:Areg02|Q[5]                                                                               ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.908 ns  ; regfile:inst11|reg:Areg02|Q[1]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.887 ns  ; regfile:inst11|reg:Areg03|Q[6]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.881 ns  ; regfile:inst11|reg:Areg00|Q[1]                                                                               ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.870 ns  ; regfile:inst11|reg:Areg02|Q[9]                                                                               ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.813 ns  ; regfile:inst11|reg:Areg02|Q[11]                                                                              ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.799 ns  ; regfile:inst11|reg:Areg00|Q[1]                                                                               ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.795 ns  ; regfile:inst11|reg:Areg00|Q[10]                                                                              ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.782 ns  ; regfile:inst11|reg:Areg01|Q[7]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.681 ns  ; regfile:inst11|reg:Areg03|Q[1]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.679 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_A[9]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.679 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_A[9]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.679 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_A[9]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.679 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_A[9]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.666 ns  ; regfile:inst11|reg:Areg02|Q[13]                                                                              ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.657 ns  ; regfile:inst11|reg:Areg01|Q[5]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.635 ns  ; regfile:inst11|reg:Areg00|Q[3]                                                                               ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.581 ns  ; regfile:inst11|reg:Areg00|Q[2]                                                                               ; ALU_OUT[3]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.572 ns  ; regfile:inst11|reg:Areg00|Q[5]                                                                               ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.558 ns  ; regfile:inst11|reg:Areg02|Q[8]                                                                               ; ALU_OUT[9]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.546 ns  ; regfile:inst11|reg:Areg02|Q[1]                                                                               ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.508 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_B[15]   ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.508 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_B[15]   ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.508 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_B[15]   ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.508 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_B[15]   ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.497 ns  ; regfile:inst11|reg:Areg01|Q[1]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.466 ns  ; regfile:inst11|reg:Areg00|Q[6]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.463 ns  ; regfile:inst11|reg:Areg00|Q[9]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.444 ns  ; regfile:inst11|reg:Areg00|Q[2]                                                                               ; ALU_OUT[4]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.438 ns  ; regfile:inst11|reg:Areg00|Q[0]                                                                               ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.430 ns  ; regfile:inst11|reg:Areg00|Q[12]                                                                              ; z           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.416 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_B[11]   ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.416 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_B[11]   ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.416 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_B[11]   ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.416 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_B[11]   ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.394 ns  ; regfile:inst11|reg:Areg02|Q[8]                                                                               ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.369 ns  ; regfile:inst11|reg:Areg02|Q[2]                                                                               ; ALU_OUT[12] ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.367 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_A[1]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.367 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_A[1]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.367 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_A[1]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.367 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_A[1]    ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.358 ns  ; regfile:inst11|reg:Areg01|Q[7]                                                                               ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.329 ns  ; regfile:inst11|reg:Areg00|Q[11]                                                                              ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.319 ns  ; regfile:inst11|reg:Areg03|Q[1]                                                                               ; c           ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.307 ns  ; regfile:inst11|reg:Areg00|Q[1]                                                                               ; ALU_OUT[3]  ; SW_CLK     ;
; N/A                                     ; None                                                ; 20.303 ns  ; regfile:inst11|reg:Areg00|Q[8]                                                                               ; ALU_OUT[13] ; SW_CLK     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                              ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+-------------+------------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+-------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To          ;
+-------+-------------------+-----------------+-------------+-------------+
; N/A   ; None              ; 25.184 ns       ; ALU_Src     ; z           ;
; N/A   ; None              ; 24.513 ns       ; ALU_FUNC[0] ; z           ;
; N/A   ; None              ; 23.531 ns       ; ALU_FUNC[1] ; z           ;
; N/A   ; None              ; 23.231 ns       ; ALU_FUNC[2] ; z           ;
; N/A   ; None              ; 23.127 ns       ; ALU_Src     ; ALU_OUT[12] ;
; N/A   ; None              ; 23.006 ns       ; CIN         ; z           ;
; N/A   ; None              ; 22.844 ns       ; ALU_Src     ; c           ;
; N/A   ; None              ; 22.769 ns       ; ALU_FUNC[1] ; ALU_OUT[12] ;
; N/A   ; None              ; 22.486 ns       ; ALU_Src     ; ALU_OUT[9]  ;
; N/A   ; None              ; 22.469 ns       ; ALU_FUNC[2] ; ALU_OUT[12] ;
; N/A   ; None              ; 22.456 ns       ; ALU_FUNC[0] ; ALU_OUT[12] ;
; N/A   ; None              ; 21.815 ns       ; ALU_FUNC[0] ; ALU_OUT[9]  ;
; N/A   ; None              ; 21.651 ns       ; ALU_Src     ; ALU_OUT[14] ;
; N/A   ; None              ; 21.498 ns       ; ALU_Src     ; ALU_OUT[10] ;
; N/A   ; None              ; 21.413 ns       ; ALU_Src     ; ALU_OUT[11] ;
; N/A   ; None              ; 21.176 ns       ; ALU_Src     ; ALU_OUT[8]  ;
; N/A   ; None              ; 21.128 ns       ; ALU_Src     ; ALU_OUT[4]  ;
; N/A   ; None              ; 21.117 ns       ; ALU_Src     ; v           ;
; N/A   ; None              ; 20.949 ns       ; CIN         ; ALU_OUT[12] ;
; N/A   ; None              ; 20.896 ns       ; ALU_Src     ; ALU_OUT[5]  ;
; N/A   ; None              ; 20.827 ns       ; ALU_FUNC[0] ; ALU_OUT[10] ;
; N/A   ; None              ; 20.808 ns       ; ALU_Src     ; ALU_OUT[6]  ;
; N/A   ; None              ; 20.802 ns       ; ALU_Src     ; ALU_OUT[7]  ;
; N/A   ; None              ; 20.781 ns       ; ALU_FUNC[0] ; ALU_OUT[3]  ;
; N/A   ; None              ; 20.761 ns       ; ALU_Src     ; ALU_OUT[3]  ;
; N/A   ; None              ; 20.742 ns       ; ALU_FUNC[0] ; ALU_OUT[11] ;
; N/A   ; None              ; 20.727 ns       ; ALU_FUNC[0] ; ALU_OUT[14] ;
; N/A   ; None              ; 20.711 ns       ; ALU_FUNC[2] ; v           ;
; N/A   ; None              ; 20.667 ns       ; ALU_FUNC[1] ; ALU_OUT[14] ;
; N/A   ; None              ; 20.644 ns       ; ALU_FUNC[0] ; ALU_OUT[4]  ;
; N/A   ; None              ; 20.542 ns       ; ALU_FUNC[1] ; ALU_OUT[9]  ;
; N/A   ; None              ; 20.541 ns       ; ALU_FUNC[1] ; ALU_OUT[5]  ;
; N/A   ; None              ; 20.505 ns       ; ALU_FUNC[0] ; ALU_OUT[8]  ;
; N/A   ; None              ; 20.447 ns       ; ALU_FUNC[1] ; ALU_OUT[3]  ;
; N/A   ; None              ; 20.393 ns       ; ALU_FUNC[0] ; ALU_OUT[2]  ;
; N/A   ; None              ; 20.383 ns       ; ALU_FUNC[0] ; ALU_OUT[6]  ;
; N/A   ; None              ; 20.373 ns       ; ALU_Src     ; ALU_OUT[2]  ;
; N/A   ; None              ; 20.367 ns       ; ALU_FUNC[2] ; ALU_OUT[14] ;
; N/A   ; None              ; 20.329 ns       ; ALU_FUNC[1] ; v           ;
; N/A   ; None              ; 20.308 ns       ; CIN         ; ALU_OUT[9]  ;
; N/A   ; None              ; 20.242 ns       ; ALU_FUNC[2] ; ALU_OUT[9]  ;
; N/A   ; None              ; 20.241 ns       ; ALU_FUNC[2] ; ALU_OUT[5]  ;
; N/A   ; None              ; 20.193 ns       ; ALU_FUNC[0] ; v           ;
; N/A   ; None              ; 20.192 ns       ; ALU_FUNC[1] ; ALU_OUT[2]  ;
; N/A   ; None              ; 20.183 ns       ; ALU_Src     ; ALU_OUT[15] ;
; N/A   ; None              ; 20.147 ns       ; ALU_FUNC[2] ; ALU_OUT[3]  ;
; N/A   ; None              ; 20.131 ns       ; ALU_FUNC[0] ; ALU_OUT[7]  ;
; N/A   ; None              ; 20.100 ns       ; ALU_Src     ; ALU_OUT[13] ;
; N/A   ; None              ; 20.079 ns       ; ALU_FUNC[0] ; ALU_OUT[5]  ;
; N/A   ; None              ; 19.892 ns       ; ALU_FUNC[2] ; ALU_OUT[2]  ;
; N/A   ; None              ; 19.888 ns       ; ALU_FUNC[1] ; ALU_OUT[1]  ;
; N/A   ; None              ; 19.884 ns       ; ALU_FUNC[1] ; ALU_OUT[11] ;
; N/A   ; None              ; 19.871 ns       ; ALU_Src     ; s           ;
; N/A   ; None              ; 19.777 ns       ; ALU_FUNC[2] ; ALU_OUT[15] ;
; N/A   ; None              ; 19.734 ns       ; CIN         ; ALU_OUT[3]  ;
; N/A   ; None              ; 19.682 ns       ; CIN         ; c           ;
; N/A   ; None              ; 19.656 ns       ; ALU_FUNC[1] ; ALU_OUT[13] ;
; N/A   ; None              ; 19.597 ns       ; CIN         ; ALU_OUT[4]  ;
; N/A   ; None              ; 19.588 ns       ; ALU_FUNC[2] ; ALU_OUT[1]  ;
; N/A   ; None              ; 19.584 ns       ; ALU_FUNC[2] ; ALU_OUT[11] ;
; N/A   ; None              ; 19.490 ns       ; ALU_FUNC[1] ; ALU_OUT[7]  ;
; N/A   ; None              ; 19.471 ns       ; ALU_Src     ; ALU_OUT[1]  ;
; N/A   ; None              ; 19.465 ns       ; ALU_FUNC[2] ; s           ;
; N/A   ; None              ; 19.429 ns       ; ALU_FUNC[0] ; ALU_OUT[13] ;
; N/A   ; None              ; 19.395 ns       ; ALU_FUNC[1] ; ALU_OUT[15] ;
; N/A   ; None              ; 19.356 ns       ; ALU_FUNC[2] ; ALU_OUT[13] ;
; N/A   ; None              ; 19.355 ns       ; ALU_FUNC[0] ; ALU_OUT[1]  ;
; N/A   ; None              ; 19.346 ns       ; CIN         ; ALU_OUT[2]  ;
; N/A   ; None              ; 19.320 ns       ; CIN         ; ALU_OUT[10] ;
; N/A   ; None              ; 19.259 ns       ; ALU_FUNC[0] ; ALU_OUT[15] ;
; N/A   ; None              ; 19.235 ns       ; CIN         ; ALU_OUT[11] ;
; N/A   ; None              ; 19.220 ns       ; CIN         ; ALU_OUT[14] ;
; N/A   ; None              ; 19.190 ns       ; ALU_FUNC[2] ; ALU_OUT[7]  ;
; N/A   ; None              ; 19.169 ns       ; ALU_FUNC[1] ; ALU_OUT[6]  ;
; N/A   ; None              ; 19.095 ns       ; ALU_FUNC[1] ; ALU_OUT[8]  ;
; N/A   ; None              ; 19.083 ns       ; ALU_FUNC[1] ; s           ;
; N/A   ; None              ; 18.998 ns       ; CIN         ; ALU_OUT[8]  ;
; N/A   ; None              ; 18.964 ns       ; CIN         ; ALU_OUT[5]  ;
; N/A   ; None              ; 18.947 ns       ; ALU_FUNC[0] ; s           ;
; N/A   ; None              ; 18.922 ns       ; ALU_FUNC[2] ; ALU_OUT[6]  ;
; N/A   ; None              ; 18.876 ns       ; CIN         ; ALU_OUT[6]  ;
; N/A   ; None              ; 18.795 ns       ; ALU_FUNC[2] ; ALU_OUT[8]  ;
; N/A   ; None              ; 18.700 ns       ; CIN         ; ALU_OUT[1]  ;
; N/A   ; None              ; 18.686 ns       ; CIN         ; v           ;
; N/A   ; None              ; 18.624 ns       ; CIN         ; ALU_OUT[7]  ;
; N/A   ; None              ; 18.396 ns       ; ALU_FUNC[1] ; ALU_OUT[10] ;
; N/A   ; None              ; 18.350 ns       ; ALU_FUNC[1] ; ALU_OUT[4]  ;
; N/A   ; None              ; 18.149 ns       ; ALU_FUNC[2] ; ALU_OUT[10] ;
; N/A   ; None              ; 18.050 ns       ; ALU_FUNC[2] ; ALU_OUT[4]  ;
; N/A   ; None              ; 18.026 ns       ; ALU_Src     ; ALU_OUT[0]  ;
; N/A   ; None              ; 17.922 ns       ; CIN         ; ALU_OUT[13] ;
; N/A   ; None              ; 17.752 ns       ; CIN         ; ALU_OUT[15] ;
; N/A   ; None              ; 17.649 ns       ; CIN         ; ALU_OUT[0]  ;
; N/A   ; None              ; 17.440 ns       ; CIN         ; s           ;
; N/A   ; None              ; 17.304 ns       ; ALU_FUNC[0] ; ALU_OUT[0]  ;
; N/A   ; None              ; 16.736 ns       ; ALU_Src     ; ALU_B[12]   ;
; N/A   ; None              ; 16.459 ns       ; ALU_Src     ; ALU_B[13]   ;
; N/A   ; None              ; 16.084 ns       ; ALU_FUNC[2] ; ALU_OUT[0]  ;
; N/A   ; None              ; 16.071 ns       ; ALU_FUNC[1] ; ALU_OUT[0]  ;
; N/A   ; None              ; 15.910 ns       ; ALU_Src     ; ALU_B[11]   ;
; N/A   ; None              ; 15.552 ns       ; ALU_Src     ; ALU_B[15]   ;
; N/A   ; None              ; 15.392 ns       ; ALU_FUNC[2] ; c           ;
; N/A   ; None              ; 15.111 ns       ; ALU_Src     ; ALU_B[10]   ;
; N/A   ; None              ; 15.016 ns       ; ALU_FUNC[1] ; c           ;
; N/A   ; None              ; 14.555 ns       ; ALU_Src     ; ALU_B[4]    ;
; N/A   ; None              ; 14.492 ns       ; ALU_Src     ; ALU_B[9]    ;
; N/A   ; None              ; 14.449 ns       ; ALU_Src     ; ALU_B[8]    ;
; N/A   ; None              ; 14.338 ns       ; ALU_Src     ; ALU_B[1]    ;
; N/A   ; None              ; 14.208 ns       ; ALU_Src     ; ALU_B[0]    ;
; N/A   ; None              ; 14.193 ns       ; ALU_Src     ; ALU_B[6]    ;
; N/A   ; None              ; 14.192 ns       ; ALU_Src     ; ALU_B[2]    ;
; N/A   ; None              ; 14.190 ns       ; ALU_Src     ; ALU_B[3]    ;
; N/A   ; None              ; 13.860 ns       ; ALU_Src     ; ALU_B[5]    ;
; N/A   ; None              ; 13.792 ns       ; ALU_Src     ; ALU_B[7]    ;
; N/A   ; None              ; 13.790 ns       ; ALU_FUNC[0] ; c           ;
; N/A   ; None              ; 13.671 ns       ; ALU_Src     ; ALU_B[14]   ;
+-------+-------------------+-----------------+-------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+-----------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From        ; To                                                                                                        ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+-----------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -0.312 ns ; Jump        ; PC:inst5|q[0]                                                                                             ; SW_CLK   ;
; N/A                                     ; None                                                ; -0.736 ns ; Jump        ; PC:inst5|q[1]                                                                                             ; SW_CLK   ;
; N/A                                     ; None                                                ; -0.784 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[1]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -0.791 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -0.792 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[2]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -0.839 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[6]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -0.842 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[8]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.112 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[11]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.114 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[3]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.139 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[7]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.145 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[15]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.146 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[5]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.179 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[14]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.209 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[13]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.404 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[0]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.505 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[9]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.514 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[1]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.526 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[2]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.530 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.567 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[8]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.569 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[12]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.602 ns ; Jump        ; PC:inst5|q[2]                                                                                             ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.602 ns ; Jump        ; PC:inst5|q[3]                                                                                             ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.837 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[3]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.849 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[11]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.869 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[5]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.913 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[14]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -1.937 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[4]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.169 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.186 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[15]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.235 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[6]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.238 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[6]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.244 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.380 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[0]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.425 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[1]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.517 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[3]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.531 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[5]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.533 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[5]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.545 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[9]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.546 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[11]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.567 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[2]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.568 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[2]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.571 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[1]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.669 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[4]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.815 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[0]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.828 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[0]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.907 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[11]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.920 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[3]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.961 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[12]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -2.972 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[12]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -3.054 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[6]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -3.099 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[13]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -3.101 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[13]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -3.351 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[13]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -3.365 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[15]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -3.374 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[12]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -3.377 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[14]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -3.392 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[14]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -3.507 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[8]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -3.508 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[8]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -3.732 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[9]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -3.735 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[9]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -4.125 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[4]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -4.127 ns ; MEMoREG     ; regfile:inst11|reg:Areg01|Q[4]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -4.329 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[7]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -4.356 ns ; MEMoREG     ; regfile:inst11|reg:Areg00|Q[7]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -4.358 ns ; MEMoREG     ; regfile:inst11|reg:Areg03|Q[7]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -4.945 ns ; MEMoREG     ; regfile:inst11|reg:Areg02|Q[15]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg0  ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_address_reg0 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_address_reg1 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_address_reg2 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_address_reg3 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg1  ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg2  ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg3  ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg4  ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg5  ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg6  ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg7  ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg8  ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg9  ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg10 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg11 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg12 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg13 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg14 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.197 ns ; MEM_WR      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_datain_reg15 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.201 ns ; MEM_RD      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~portb_address_reg0 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.201 ns ; MEM_RD      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~portb_address_reg1 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.201 ns ; MEM_RD      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~portb_address_reg2 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.201 ns ; MEM_RD      ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~portb_address_reg3 ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.936 ns ; Branch      ; PC:inst5|q[3]                                                                                             ; SW_CLK   ;
; N/A                                     ; None                                                ; -5.947 ns ; Branch      ; PC:inst5|q[2]                                                                                             ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.116 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[14]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.116 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[15]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.129 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg00|Q[9]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.139 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg01|Q[13]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.313 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg01|Q[7]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.413 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[8]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.413 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[4]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.413 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[7]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.431 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[0]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.431 ns ; ALU_FUNC[0] ; regfile:inst11|reg:Areg01|Q[7]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.443 ns ; ALU_FUNC[1] ; regfile:inst11|reg:Areg00|Q[9]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.514 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.785 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[9]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.785 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[13]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.785 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[11]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.785 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.785 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[12]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.785 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[3]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.791 ns ; REG_WR      ; regfile:inst11|reg:Areg02|Q[9]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.791 ns ; REG_WR      ; regfile:inst11|reg:Areg02|Q[13]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.791 ns ; REG_WR      ; regfile:inst11|reg:Areg02|Q[11]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.791 ns ; REG_WR      ; regfile:inst11|reg:Areg02|Q[3]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.791 ns ; REG_WR      ; regfile:inst11|reg:Areg02|Q[15]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.791 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[1]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.791 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[0]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.793 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[2]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.793 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[3]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.937 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg00|Q[0]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -6.945 ns ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[12]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.046 ns ; ALU_FUNC[1] ; regfile:inst11|reg:Areg01|Q[7]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.060 ns ; ALU_FUNC[1] ; regfile:inst11|reg:Areg01|Q[13]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.117 ns ; ALU_FUNC[0] ; regfile:inst11|reg:Areg00|Q[0]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.164 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[6]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.164 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[5]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.169 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[9]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.170 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[9]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.175 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[4]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.175 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[5]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.177 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[13]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.177 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[1]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.177 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[12]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.180 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[6]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.180 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[8]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.180 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[7]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.185 ns ; REG_WR      ; regfile:inst11|reg:Areg02|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.185 ns ; REG_WR      ; regfile:inst11|reg:Areg02|Q[2]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.185 ns ; REG_WR      ; regfile:inst11|reg:Areg02|Q[14]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.193 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[1]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.193 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[13]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.202 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.202 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[2]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.202 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[11]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.226 ns ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.250 ns ; ALU_FUNC[0] ; regfile:inst11|reg:Areg01|Q[13]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.253 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg01|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.297 ns ; ALU_Src     ; regfile:inst11|reg:Areg01|Q[7]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.331 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[12]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.353 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg00|Q[14]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.478 ns ; ALU_FUNC[1] ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~portb_address_reg1 ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.483 ns ; ALU_FUNC[1] ; regfile:inst11|reg:Areg02|Q[9]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.491 ns ; ALU_FUNC[2] ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~portb_address_reg1 ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.492 ns ; Reg_dst     ; regfile:inst11|reg:Areg00|Q[14]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.492 ns ; Reg_dst     ; regfile:inst11|reg:Areg00|Q[15]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.511 ns ; ALU_Src     ; regfile:inst11|reg:Areg00|Q[0]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.517 ns ; REG_WR      ; regfile:inst11|reg:Areg02|Q[12]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.521 ns ; ALU_FUNC[1] ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_address_reg1 ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.531 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[6]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.531 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[4]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.531 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[5]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.534 ns ; ALU_FUNC[2] ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_address_reg1 ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.552 ns ; ALU_FUNC[2] ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~portb_address_reg0 ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.566 ns ; ALU_FUNC[2] ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~portb_address_reg2 ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.587 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg00|Q[11]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.595 ns ; ALU_FUNC[2] ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_address_reg0 ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.600 ns ; REG_WR      ; regfile:inst11|reg:Areg02|Q[5]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.600 ns ; REG_WR      ; regfile:inst11|reg:Areg02|Q[6]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.609 ns ; REG_WR      ; regfile:inst11|reg:Areg00|Q[2]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.609 ns ; ALU_FUNC[2] ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_address_reg2 ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.618 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[12]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.643 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[3]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.643 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[9]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.676 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg01|Q[2]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.713 ns ; ALU_FUNC[1] ; regfile:inst11|reg:Areg03|Q[4]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.732 ns ; ALU_FUNC[0] ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~portb_address_reg0 ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.775 ns ; ALU_FUNC[0] ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~porta_address_reg0 ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.777 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[5]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.787 ns ; Reg_dst     ; regfile:inst11|reg:Areg01|Q[8]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.787 ns ; Reg_dst     ; regfile:inst11|reg:Areg01|Q[4]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.787 ns ; Reg_dst     ; regfile:inst11|reg:Areg01|Q[7]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.789 ns ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.809 ns ; Reg_dst     ; regfile:inst11|reg:Areg03|Q[0]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.869 ns ; ALU_FUNC[0] ; regfile:inst11|reg:Areg02|Q[12]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.869 ns ; ALU_FUNC[2] ; PC:inst5|q[2]                                                                                             ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.883 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[8]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.883 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[7]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.883 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[11]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.883 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.883 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[14]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.883 ns ; REG_WR      ; regfile:inst11|reg:Areg03|Q[15]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.892 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg03|Q[10]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.904 ns ; ALU_FUNC[0] ; regfile:inst11|reg:Areg03|Q[4]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.913 ns ; ALU_FUNC[2] ; regfile:inst11|reg:Areg02|Q[0]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.923 ns ; ALU_FUNC[1] ; regfile:inst11|reg:Areg00|Q[0]                                                                            ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.924 ns ; ALU_FUNC[0] ; RAM:inst22|altsyncram:altsyncram_component|altsyncram_o4k1:auto_generated|ram_block1a0~portb_address_reg1 ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.931 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[14]                                                                           ; SW_CLK   ;
; N/A                                     ; None                                                ; -7.931 ns ; REG_WR      ; regfile:inst11|reg:Areg01|Q[0]                                                                            ; SW_CLK   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;             ;                                                                                                           ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+-----------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Wed Dec 07 16:33:03 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Controller -c Controller --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW_CLK" is an undefined clock
Info: Clock "SW_CLK" has Internal fmax of 41.72 MHz between source memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0" and destination register "PC:inst5|q[3]" (period= 23.969 ns)
    Info: + Longest memory to register delay is 23.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y18; Fanout = 32; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y18; Fanout = 26; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16]'
        Info: 3: + IC(2.215 ns) + CELL(0.624 ns) = 6.600 ns; Loc. = LCCOMB_X35_Y19_N20; Fanout = 1; COMB Node = 'regfile:inst11|mux_4_to_1:mux2|out_put[8]~232'
        Info: 4: + IC(1.489 ns) + CELL(0.624 ns) = 8.713 ns; Loc. = LCCOMB_X34_Y18_N20; Fanout = 2; COMB Node = 'regfile:inst11|mux_4_to_1:mux2|out_put[8]~233'
        Info: 5: + IC(2.216 ns) + CELL(0.624 ns) = 11.553 ns; Loc. = LCCOMB_X32_Y20_N20; Fanout = 10; COMB Node = 'mux_2_to_1:inst13|out_put[8]~192'
        Info: 6: + IC(1.502 ns) + CELL(0.621 ns) = 13.676 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'alu:inst17|add~1047'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 14.182 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'alu:inst17|add~1048'
        Info: 8: + IC(1.422 ns) + CELL(0.206 ns) = 15.810 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'alu:inst17|alu_out[9]~6806'
        Info: 9: + IC(0.373 ns) + CELL(0.623 ns) = 16.806 ns; Loc. = LCCOMB_X32_Y20_N6; Fanout = 1; COMB Node = 'alu:inst17|alu_out[9]~6807'
        Info: 10: + IC(1.432 ns) + CELL(0.370 ns) = 18.608 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 3; COMB Node = 'alu:inst17|alu_out[9]~6851'
        Info: 11: + IC(1.840 ns) + CELL(0.202 ns) = 20.650 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'rtl~139'
        Info: 12: + IC(0.704 ns) + CELL(0.614 ns) = 21.968 ns; Loc. = LCCOMB_X37_Y18_N18; Fanout = 3; COMB Node = 'rtl~0'
        Info: 13: + IC(0.391 ns) + CELL(0.616 ns) = 22.975 ns; Loc. = LCCOMB_X37_Y18_N6; Fanout = 1; COMB Node = 'ADD:inst15|add~492'
        Info: 14: + IC(0.362 ns) + CELL(0.206 ns) = 23.543 ns; Loc. = LCCOMB_X37_Y18_N20; Fanout = 1; COMB Node = 'PC:inst5|q[3]~feeder'
        Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 23.651 ns; Loc. = LCFF_X37_Y18_N21; Fanout = 3; REG Node = 'PC:inst5|q[3]'
        Info: Total cell delay = 9.705 ns ( 41.03 % )
        Info: Total interconnect delay = 13.946 ns ( 58.97 % )
    Info: - Smallest clock skew is -0.098 ns
        Info: + Shortest clock path from clock "SW_CLK" to destination register is 2.887 ns
            Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'SW_CLK'
            Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 112; COMB Node = 'SW_CLK~clkctrl'
            Info: 3: + IC(1.068 ns) + CELL(0.666 ns) = 2.887 ns; Loc. = LCFF_X37_Y18_N21; Fanout = 3; REG Node = 'PC:inst5|q[3]'
            Info: Total cell delay = 1.686 ns ( 58.40 % )
            Info: Total interconnect delay = 1.201 ns ( 41.60 % )
        Info: - Longest clock path from clock "SW_CLK" to source memory is 2.985 ns
            Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'SW_CLK'
            Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 112; COMB Node = 'SW_CLK~clkctrl'
            Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y18; Fanout = 32; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.855 ns ( 62.14 % )
            Info: Total interconnect delay = 1.130 ns ( 37.86 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "PC:inst5|q[3]" (data pin = "ALU_Src", clock pin = "SW_CLK") is 18.951 ns
    Info: + Longest pin to register delay is 21.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_11; Fanout = 18; PIN Node = 'ALU_Src'
        Info: 2: + IC(7.683 ns) + CELL(0.624 ns) = 9.162 ns; Loc. = LCCOMB_X36_Y18_N12; Fanout = 10; COMB Node = 'mux_2_to_1:inst13|out_put[6]~194'
        Info: 3: + IC(1.864 ns) + CELL(0.705 ns) = 11.731 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'alu:inst17|add~1043'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 11.817 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'alu:inst17|add~1045'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 11.903 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'alu:inst17|add~1047'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 12.409 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'alu:inst17|add~1048'
        Info: 7: + IC(1.422 ns) + CELL(0.206 ns) = 14.037 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'alu:inst17|alu_out[9]~6806'
        Info: 8: + IC(0.373 ns) + CELL(0.623 ns) = 15.033 ns; Loc. = LCCOMB_X32_Y20_N6; Fanout = 1; COMB Node = 'alu:inst17|alu_out[9]~6807'
        Info: 9: + IC(1.432 ns) + CELL(0.370 ns) = 16.835 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 3; COMB Node = 'alu:inst17|alu_out[9]~6851'
        Info: 10: + IC(1.840 ns) + CELL(0.202 ns) = 18.877 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'rtl~139'
        Info: 11: + IC(0.704 ns) + CELL(0.614 ns) = 20.195 ns; Loc. = LCCOMB_X37_Y18_N18; Fanout = 3; COMB Node = 'rtl~0'
        Info: 12: + IC(0.391 ns) + CELL(0.616 ns) = 21.202 ns; Loc. = LCCOMB_X37_Y18_N6; Fanout = 1; COMB Node = 'ADD:inst15|add~492'
        Info: 13: + IC(0.362 ns) + CELL(0.206 ns) = 21.770 ns; Loc. = LCCOMB_X37_Y18_N20; Fanout = 1; COMB Node = 'PC:inst5|q[3]~feeder'
        Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 21.878 ns; Loc. = LCFF_X37_Y18_N21; Fanout = 3; REG Node = 'PC:inst5|q[3]'
        Info: Total cell delay = 5.807 ns ( 26.54 % )
        Info: Total interconnect delay = 16.071 ns ( 73.46 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SW_CLK" to destination register is 2.887 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'SW_CLK'
        Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 112; COMB Node = 'SW_CLK~clkctrl'
        Info: 3: + IC(1.068 ns) + CELL(0.666 ns) = 2.887 ns; Loc. = LCFF_X37_Y18_N21; Fanout = 3; REG Node = 'PC:inst5|q[3]'
        Info: Total cell delay = 1.686 ns ( 58.40 % )
        Info: Total interconnect delay = 1.201 ns ( 41.60 % )
Info: tco from clock "SW_CLK" to destination pin "z" through memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0" is 30.202 ns
    Info: + Longest clock path from clock "SW_CLK" to source memory is 2.985 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'SW_CLK'
        Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 112; COMB Node = 'SW_CLK~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y18; Fanout = 32; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.855 ns ( 62.14 % )
        Info: Total interconnect delay = 1.130 ns ( 37.86 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 26.957 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y18; Fanout = 32; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y18; Fanout = 26; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16]'
        Info: 3: + IC(2.215 ns) + CELL(0.624 ns) = 6.600 ns; Loc. = LCCOMB_X35_Y19_N20; Fanout = 1; COMB Node = 'regfile:inst11|mux_4_to_1:mux2|out_put[8]~232'
        Info: 4: + IC(1.489 ns) + CELL(0.624 ns) = 8.713 ns; Loc. = LCCOMB_X34_Y18_N20; Fanout = 2; COMB Node = 'regfile:inst11|mux_4_to_1:mux2|out_put[8]~233'
        Info: 5: + IC(2.216 ns) + CELL(0.624 ns) = 11.553 ns; Loc. = LCCOMB_X32_Y20_N20; Fanout = 10; COMB Node = 'mux_2_to_1:inst13|out_put[8]~192'
        Info: 6: + IC(1.502 ns) + CELL(0.621 ns) = 13.676 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'alu:inst17|add~1047'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 14.182 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'alu:inst17|add~1048'
        Info: 8: + IC(1.422 ns) + CELL(0.206 ns) = 15.810 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'alu:inst17|alu_out[9]~6806'
        Info: 9: + IC(0.373 ns) + CELL(0.623 ns) = 16.806 ns; Loc. = LCCOMB_X32_Y20_N6; Fanout = 1; COMB Node = 'alu:inst17|alu_out[9]~6807'
        Info: 10: + IC(1.432 ns) + CELL(0.370 ns) = 18.608 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 3; COMB Node = 'alu:inst17|alu_out[9]~6851'
        Info: 11: + IC(1.840 ns) + CELL(0.202 ns) = 20.650 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'rtl~139'
        Info: 12: + IC(0.704 ns) + CELL(0.614 ns) = 21.968 ns; Loc. = LCCOMB_X37_Y18_N18; Fanout = 3; COMB Node = 'rtl~0'
        Info: 13: + IC(1.763 ns) + CELL(3.226 ns) = 26.957 ns; Loc. = PIN_199; Fanout = 0; PIN Node = 'z'
        Info: Total cell delay = 12.001 ns ( 44.52 % )
        Info: Total interconnect delay = 14.956 ns ( 55.48 % )
Info: Longest tpd from source pin "ALU_Src" to destination pin "z" is 25.184 ns
    Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_11; Fanout = 18; PIN Node = 'ALU_Src'
    Info: 2: + IC(7.683 ns) + CELL(0.624 ns) = 9.162 ns; Loc. = LCCOMB_X36_Y18_N12; Fanout = 10; COMB Node = 'mux_2_to_1:inst13|out_put[6]~194'
    Info: 3: + IC(1.864 ns) + CELL(0.705 ns) = 11.731 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'alu:inst17|add~1043'
    Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 11.817 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'alu:inst17|add~1045'
    Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 11.903 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'alu:inst17|add~1047'
    Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 12.409 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'alu:inst17|add~1048'
    Info: 7: + IC(1.422 ns) + CELL(0.206 ns) = 14.037 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'alu:inst17|alu_out[9]~6806'
    Info: 8: + IC(0.373 ns) + CELL(0.623 ns) = 15.033 ns; Loc. = LCCOMB_X32_Y20_N6; Fanout = 1; COMB Node = 'alu:inst17|alu_out[9]~6807'
    Info: 9: + IC(1.432 ns) + CELL(0.370 ns) = 16.835 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 3; COMB Node = 'alu:inst17|alu_out[9]~6851'
    Info: 10: + IC(1.840 ns) + CELL(0.202 ns) = 18.877 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'rtl~139'
    Info: 11: + IC(0.704 ns) + CELL(0.614 ns) = 20.195 ns; Loc. = LCCOMB_X37_Y18_N18; Fanout = 3; COMB Node = 'rtl~0'
    Info: 12: + IC(1.763 ns) + CELL(3.226 ns) = 25.184 ns; Loc. = PIN_199; Fanout = 0; PIN Node = 'z'
    Info: Total cell delay = 8.103 ns ( 32.18 % )
    Info: Total interconnect delay = 17.081 ns ( 67.82 % )
Info: th for register "PC:inst5|q[0]" (data pin = "Jump", clock pin = "SW_CLK") is -0.312 ns
    Info: + Longest clock path from clock "SW_CLK" to destination register is 2.893 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'SW_CLK'
        Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 112; COMB Node = 'SW_CLK~clkctrl'
        Info: 3: + IC(1.074 ns) + CELL(0.666 ns) = 2.893 ns; Loc. = LCFF_X37_Y17_N1; Fanout = 3; REG Node = 'PC:inst5|q[0]'
        Info: Total cell delay = 1.686 ns ( 58.28 % )
        Info: Total interconnect delay = 1.207 ns ( 41.72 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.511 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_35; Fanout = 4; PIN Node = 'Jump'
        Info: 2: + IC(2.177 ns) + CELL(0.206 ns) = 3.403 ns; Loc. = LCCOMB_X37_Y17_N0; Fanout = 1; COMB Node = 'PC:inst5|q[0]~36'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.511 ns; Loc. = LCFF_X37_Y17_N1; Fanout = 3; REG Node = 'PC:inst5|q[0]'
        Info: Total cell delay = 1.334 ns ( 37.99 % )
        Info: Total interconnect delay = 2.177 ns ( 62.01 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Wed Dec 07 16:33:03 2016
    Info: Elapsed time: 00:00:00


