###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        62113   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        48163   # Number of read row buffer hits
num_read_cmds                  =        62113   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        13961   # Number of ACT commands
num_pre_cmds                   =        13943   # Number of PRE commands
num_ondemand_pres              =         2643   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6509203   # Cyles of rank active rank.0
rank_active_cycles.1           =      6075163   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3490797   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3924837   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        54896   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          170   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           31   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           21   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           17   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6936   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        33808   # Read request latency (cycles)
read_latency[40-59]            =        14819   # Read request latency (cycles)
read_latency[60-79]            =         4969   # Read request latency (cycles)
read_latency[80-99]            =         1262   # Read request latency (cycles)
read_latency[100-119]          =         1023   # Read request latency (cycles)
read_latency[120-139]          =          815   # Read request latency (cycles)
read_latency[140-159]          =          547   # Read request latency (cycles)
read_latency[160-179]          =          535   # Read request latency (cycles)
read_latency[180-199]          =          414   # Read request latency (cycles)
read_latency[200-]             =         3921   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   2.5044e+08   # Read energy
act_energy                     =  3.81973e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.67558e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.88392e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.06174e+09   # Active standby energy rank.0
act_stb_energy.1               =   3.7909e+09   # Active standby energy rank.1
average_read_latency           =      70.0969   # Average read request latency (cycles)
average_interarrival           =      160.994   # Average request interarrival latency (cycles)
total_energy                   =  1.24054e+10   # Total energy (pJ)
average_power                  =      1240.54   # Average power (mW)
average_bandwidth              =     0.530031   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        62700   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        46267   # Number of read row buffer hits
num_read_cmds                  =        62700   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16458   # Number of ACT commands
num_pre_cmds                   =        16440   # Number of PRE commands
num_ondemand_pres              =         5428   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6256829   # Cyles of rank active rank.0
rank_active_cycles.1           =      6191672   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3743171   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3808328   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        55479   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          183   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           46   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           22   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           16   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           10   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6909   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        32854   # Read request latency (cycles)
read_latency[40-59]            =        13962   # Read request latency (cycles)
read_latency[60-79]            =         6786   # Read request latency (cycles)
read_latency[80-99]            =         1444   # Read request latency (cycles)
read_latency[100-119]          =         1358   # Read request latency (cycles)
read_latency[120-139]          =          956   # Read request latency (cycles)
read_latency[140-159]          =          476   # Read request latency (cycles)
read_latency[160-179]          =          468   # Read request latency (cycles)
read_latency[180-199]          =          397   # Read request latency (cycles)
read_latency[200-]             =         3999   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.52806e+08   # Read energy
act_energy                     =  4.50291e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.79672e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =    1.828e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.90426e+09   # Active standby energy rank.0
act_stb_energy.1               =   3.8636e+09   # Active standby energy rank.1
average_read_latency           =      68.2392   # Average read request latency (cycles)
average_interarrival           =      159.487   # Average request interarrival latency (cycles)
total_energy                   =  1.23951e+10   # Total energy (pJ)
average_power                  =      1239.51   # Average power (mW)
average_bandwidth              =      0.53504   # Average bandwidth
