\hypertarget{group__ADC__Peripheral__Access__Layer}{}\section{A\+DC Peripheral Access Layer}
\label{group__ADC__Peripheral__Access__Layer}\index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__ADC__Register__Accessor__Macros}{A\+D\+C -\/ Register accessor macros}
\item 
\hyperlink{group__ADC__Register__Masks}{A\+D\+C Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structADC__Type}{A\+D\+C\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{A\+D\+C0\+\_\+\+B\+A\+SE}~(0x4003\+B000u)
\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{A\+D\+C0}~((\hyperlink{structADC__Type}{A\+D\+C\+\_\+\+Type} $\ast$)\hyperlink{group__ADC__Peripheral__Access__Layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{A\+D\+C0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries A\+D\+C0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__ADC__Peripheral__Access__Layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{A\+D\+C0})\hypertarget{group__ADC__Peripheral__Access__Layer_ga6cec2f227a3a37a9fccaa830740f1f5e}{}\label{group__ADC__Peripheral__Access__Layer_ga6cec2f227a3a37a9fccaa830740f1f5e}

\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(0x400\+B\+B000u)
\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_ga90d2d5c526ce5c0a551f533eccbee71a}{A\+D\+C1}~((\hyperlink{structADC__Type}{A\+D\+C\+\_\+\+Type} $\ast$)\hyperlink{group__ADC__Peripheral__Access__Layer_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries A\+D\+C1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__ADC__Peripheral__Access__Layer_ga90d2d5c526ce5c0a551f533eccbee71a}{A\+D\+C1})\hypertarget{group__ADC__Peripheral__Access__Layer_ga7fb56938ede79eea2065c4294db3b2d3}{}\label{group__ADC__Peripheral__Access__Layer_ga7fb56938ede79eea2065c4294db3b2d3}

\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_gaf635223a5796d02fc2f731139925696d}{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__ADC__Peripheral__Access__Layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{A\+D\+C0\+\_\+\+B\+A\+SE}, \hyperlink{group__ADC__Peripheral__Access__Layer_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_gaaa8175a3a2f4efaceeed5bd26c0b2d3f}{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__ADC__Peripheral__Access__Layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{A\+D\+C0}, \hyperlink{group__ADC__Peripheral__Access__Layer_ga90d2d5c526ce5c0a551f533eccbee71a}{A\+D\+C1} \}
\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_ga87c1a48633af604e5c7c6a64383398b9}{A\+D\+C\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb}{A\+D\+C0\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb}{A\+D\+C1\+\_\+\+I\+R\+Qn} \}
\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{A\+D\+C0\+\_\+\+B\+A\+SE}~(0x4003\+B000u)
\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{A\+D\+C0}~((\hyperlink{structADC__Type}{A\+D\+C\+\_\+\+Type} $\ast$)\hyperlink{group__ADC__Peripheral__Access__Layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{A\+D\+C0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries A\+D\+C0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__ADC__Peripheral__Access__Layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{A\+D\+C0})\hypertarget{group__ADC__Peripheral__Access__Layer_ga6cec2f227a3a37a9fccaa830740f1f5e}{}\label{group__ADC__Peripheral__Access__Layer_ga6cec2f227a3a37a9fccaa830740f1f5e}

\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(0x400\+B\+B000u)
\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_ga90d2d5c526ce5c0a551f533eccbee71a}{A\+D\+C1}~((\hyperlink{structADC__Type}{A\+D\+C\+\_\+\+Type} $\ast$)\hyperlink{group__ADC__Peripheral__Access__Layer_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries A\+D\+C1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__ADC__Peripheral__Access__Layer_ga90d2d5c526ce5c0a551f533eccbee71a}{A\+D\+C1})\hypertarget{group__ADC__Peripheral__Access__Layer_ga7fb56938ede79eea2065c4294db3b2d3}{}\label{group__ADC__Peripheral__Access__Layer_ga7fb56938ede79eea2065c4294db3b2d3}

\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_gaf635223a5796d02fc2f731139925696d}{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__ADC__Peripheral__Access__Layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{A\+D\+C0\+\_\+\+B\+A\+SE}, \hyperlink{group__ADC__Peripheral__Access__Layer_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_gaaa8175a3a2f4efaceeed5bd26c0b2d3f}{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__ADC__Peripheral__Access__Layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{A\+D\+C0}, \hyperlink{group__ADC__Peripheral__Access__Layer_ga90d2d5c526ce5c0a551f533eccbee71a}{A\+D\+C1} \}
\item 
\#define \hyperlink{group__ADC__Peripheral__Access__Layer_ga87c1a48633af604e5c7c6a64383398b9}{A\+D\+C\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb}{A\+D\+C0\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb}{A\+D\+C1\+\_\+\+I\+R\+Qn} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structADC__Type}{A\+D\+C\+\_\+\+Type} $\ast$ {\bfseries A\+D\+C\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__ADC__Peripheral__Access__Layer_gad14f87345d10ff9d531b7b1235f191e3}{}\label{group__ADC__Peripheral__Access__Layer_gad14f87345d10ff9d531b7b1235f191e3}

\item 
typedef struct \hyperlink{structADC__Type}{A\+D\+C\+\_\+\+Type} $\ast$ {\bfseries A\+D\+C\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__ADC__Peripheral__Access__Layer_gad14f87345d10ff9d531b7b1235f191e3}{}\label{group__ADC__Peripheral__Access__Layer_gad14f87345d10ff9d531b7b1235f191e3}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C0@{A\+D\+C0}}
\index{A\+D\+C0@{A\+D\+C0}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C0}{ADC0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C0~(({\bf A\+D\+C\+\_\+\+Type} $\ast$){\bf A\+D\+C0\+\_\+\+B\+A\+SE})}\hypertarget{group__ADC__Peripheral__Access__Layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{}\label{group__ADC__Peripheral__Access__Layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}
Peripheral A\+D\+C0 base pointer \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C0@{A\+D\+C0}}
\index{A\+D\+C0@{A\+D\+C0}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C0}{ADC0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C0~(({\bf A\+D\+C\+\_\+\+Type} $\ast$){\bf A\+D\+C0\+\_\+\+B\+A\+SE})}\hypertarget{group__ADC__Peripheral__Access__Layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{}\label{group__ADC__Peripheral__Access__Layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}
Peripheral A\+D\+C0 base pointer \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C0\+\_\+\+B\+A\+SE@{A\+D\+C0\+\_\+\+B\+A\+SE}}
\index{A\+D\+C0\+\_\+\+B\+A\+SE@{A\+D\+C0\+\_\+\+B\+A\+SE}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C0\+\_\+\+B\+A\+SE}{ADC0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C0\+\_\+\+B\+A\+SE~(0x4003\+B000u)}\hypertarget{group__ADC__Peripheral__Access__Layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{}\label{group__ADC__Peripheral__Access__Layer_ga0aa6c0c068af7a61c770bc6d4322d63e}
Peripheral A\+D\+C0 base address \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C0\+\_\+\+B\+A\+SE@{A\+D\+C0\+\_\+\+B\+A\+SE}}
\index{A\+D\+C0\+\_\+\+B\+A\+SE@{A\+D\+C0\+\_\+\+B\+A\+SE}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C0\+\_\+\+B\+A\+SE}{ADC0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C0\+\_\+\+B\+A\+SE~(0x4003\+B000u)}\hypertarget{group__ADC__Peripheral__Access__Layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{}\label{group__ADC__Peripheral__Access__Layer_ga0aa6c0c068af7a61c770bc6d4322d63e}
Peripheral A\+D\+C0 base address \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C1@{A\+D\+C1}}
\index{A\+D\+C1@{A\+D\+C1}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C1}{ADC1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1~(({\bf A\+D\+C\+\_\+\+Type} $\ast$){\bf A\+D\+C1\+\_\+\+B\+A\+SE})}\hypertarget{group__ADC__Peripheral__Access__Layer_ga90d2d5c526ce5c0a551f533eccbee71a}{}\label{group__ADC__Peripheral__Access__Layer_ga90d2d5c526ce5c0a551f533eccbee71a}
Peripheral A\+D\+C1 base pointer \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C1@{A\+D\+C1}}
\index{A\+D\+C1@{A\+D\+C1}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C1}{ADC1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1~(({\bf A\+D\+C\+\_\+\+Type} $\ast$){\bf A\+D\+C1\+\_\+\+B\+A\+SE})}\hypertarget{group__ADC__Peripheral__Access__Layer_ga90d2d5c526ce5c0a551f533eccbee71a}{}\label{group__ADC__Peripheral__Access__Layer_ga90d2d5c526ce5c0a551f533eccbee71a}
Peripheral A\+D\+C1 base pointer \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~(0x400\+B\+B000u)}\hypertarget{group__ADC__Peripheral__Access__Layer_ga695c9a2f892363a1c942405c8d351b91}{}\label{group__ADC__Peripheral__Access__Layer_ga695c9a2f892363a1c942405c8d351b91}
Peripheral A\+D\+C1 base address \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~(0x400\+B\+B000u)}\hypertarget{group__ADC__Peripheral__Access__Layer_ga695c9a2f892363a1c942405c8d351b91}{}\label{group__ADC__Peripheral__Access__Layer_ga695c9a2f892363a1c942405c8d351b91}
Peripheral A\+D\+C1 base address \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{ADC_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf A\+D\+C0\+\_\+\+B\+A\+SE}, {\bf A\+D\+C1\+\_\+\+B\+A\+SE} \}}\hypertarget{group__ADC__Peripheral__Access__Layer_gaf635223a5796d02fc2f731139925696d}{}\label{group__ADC__Peripheral__Access__Layer_gaf635223a5796d02fc2f731139925696d}
Array initializer of A\+DC peripheral base addresses \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{ADC_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf A\+D\+C0\+\_\+\+B\+A\+SE}, {\bf A\+D\+C1\+\_\+\+B\+A\+SE} \}}\hypertarget{group__ADC__Peripheral__Access__Layer_gaf635223a5796d02fc2f731139925696d}{}\label{group__ADC__Peripheral__Access__Layer_gaf635223a5796d02fc2f731139925696d}
Array initializer of A\+DC peripheral base addresses \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{ADC_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf A\+D\+C0}, {\bf A\+D\+C1} \}}\hypertarget{group__ADC__Peripheral__Access__Layer_gaaa8175a3a2f4efaceeed5bd26c0b2d3f}{}\label{group__ADC__Peripheral__Access__Layer_gaaa8175a3a2f4efaceeed5bd26c0b2d3f}
Array initializer of A\+DC peripheral base pointers \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{ADC_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf A\+D\+C0}, {\bf A\+D\+C1} \}}\hypertarget{group__ADC__Peripheral__Access__Layer_gaaa8175a3a2f4efaceeed5bd26c0b2d3f}{}\label{group__ADC__Peripheral__Access__Layer_gaaa8175a3a2f4efaceeed5bd26c0b2d3f}
Array initializer of A\+DC peripheral base pointers \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C\+\_\+\+I\+R\+QS@{A\+D\+C\+\_\+\+I\+R\+QS}}
\index{A\+D\+C\+\_\+\+I\+R\+QS@{A\+D\+C\+\_\+\+I\+R\+QS}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+I\+R\+QS}{ADC_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+I\+R\+QS~\{ {\bf A\+D\+C0\+\_\+\+I\+R\+Qn}, {\bf A\+D\+C1\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__ADC__Peripheral__Access__Layer_ga87c1a48633af604e5c7c6a64383398b9}{}\label{group__ADC__Peripheral__Access__Layer_ga87c1a48633af604e5c7c6a64383398b9}
Interrupt vectors for the A\+DC peripheral type \index{A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}!A\+D\+C\+\_\+\+I\+R\+QS@{A\+D\+C\+\_\+\+I\+R\+QS}}
\index{A\+D\+C\+\_\+\+I\+R\+QS@{A\+D\+C\+\_\+\+I\+R\+QS}!A\+D\+C Peripheral Access Layer@{A\+D\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+I\+R\+QS}{ADC_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+I\+R\+QS~\{ {\bf A\+D\+C0\+\_\+\+I\+R\+Qn}, {\bf A\+D\+C1\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__ADC__Peripheral__Access__Layer_ga87c1a48633af604e5c7c6a64383398b9}{}\label{group__ADC__Peripheral__Access__Layer_ga87c1a48633af604e5c7c6a64383398b9}
Interrupt vectors for the A\+DC peripheral type 