=====
SETUP
28.987
15.263
44.250
uvga/currentCursorRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.893
5.443
uvga/currentScrolledRow_1_s
5.443
6.006
uvga/n518_s1
6.815
7.914
uvga/n518_s0
7.920
8.952
uvga/ucharBuffer/sp_inst_1
15.263
=====
SETUP
29.647
14.604
44.250
uvga/currentCursorRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.893
5.443
uvga/currentScrolledRow_1_s
5.443
6.006
uvga/n518_s1
6.815
7.914
uvga/n518_s0
7.920
8.952
uvga/ucharBuffer/sp_inst_0
14.604
=====
SETUP
29.740
14.511
44.250
uvga/currentCursorRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.893
5.594
uvga/n519_s1
6.384
7.206
uvga/n519_s0
7.212
8.034
uvga/ucharBuffer/sp_inst_1
14.511
=====
SETUP
30.896
13.354
44.250
uvga/currentCursorRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.893
5.594
uvga/n519_s1
6.384
7.206
uvga/n519_s0
7.212
8.034
uvga/ucharBuffer/sp_inst_0
13.354
=====
SETUP
30.900
13.350
44.250
uuart0/rxClockDividerReg_3_s1
2.627
3.085
uuart0/n226_s4
3.424
4.485
uuart0/n223_s4
4.910
5.971
uuart0/n156_s2
6.394
7.426
uuart0/n154_s3
8.241
9.273
uuart0/rxClockDividerReg_10_s4
10.121
11.182
uuart0/rxDataReg_7_s4
11.611
12.637
uuart0/rxDataReg_0_s0
13.350
=====
SETUP
30.900
13.350
44.250
uuart0/rxClockDividerReg_3_s1
2.627
3.085
uuart0/n226_s4
3.424
4.485
uuart0/n223_s4
4.910
5.971
uuart0/n156_s2
6.394
7.426
uuart0/n154_s3
8.241
9.273
uuart0/rxClockDividerReg_10_s4
10.121
11.182
uuart0/rxDataReg_7_s4
11.611
12.637
uuart0/rxDataReg_4_s0
13.350
=====
SETUP
30.900
13.350
44.250
uuart0/rxClockDividerReg_3_s1
2.627
3.085
uuart0/n226_s4
3.424
4.485
uuart0/n223_s4
4.910
5.971
uuart0/n156_s2
6.394
7.426
uuart0/n154_s3
8.241
9.273
uuart0/rxClockDividerReg_10_s4
10.121
11.182
uuart0/rxDataReg_7_s4
11.611
12.637
uuart0/rxDataReg_5_s0
13.350
=====
SETUP
30.900
13.350
44.250
uuart0/rxClockDividerReg_3_s1
2.627
3.085
uuart0/n226_s4
3.424
4.485
uuart0/n223_s4
4.910
5.971
uuart0/n156_s2
6.394
7.426
uuart0/n154_s3
8.241
9.273
uuart0/rxClockDividerReg_10_s4
10.121
11.182
uuart0/rxDataReg_7_s4
11.611
12.637
uuart0/rxDataReg_6_s0
13.350
=====
SETUP
30.991
13.259
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
3.912
4.944
uuart0/n447_s2
5.764
6.863
uuart0/n440_s2
7.695
8.517
uuart0/txClockDividerReg_19_s5
9.023
10.122
uuart0/txClockDividerReg_19_s6
10.645
11.706
uuart0/txClockDividerReg_2_s1
13.259
=====
SETUP
30.991
13.259
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
3.912
4.944
uuart0/n447_s2
5.764
6.863
uuart0/n440_s2
7.695
8.517
uuart0/txClockDividerReg_19_s5
9.023
10.122
uuart0/txClockDividerReg_19_s6
10.645
11.706
uuart0/txClockDividerReg_12_s1
13.259
=====
SETUP
30.991
13.259
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
3.912
4.944
uuart0/n447_s2
5.764
6.863
uuart0/n440_s2
7.695
8.517
uuart0/txClockDividerReg_19_s5
9.023
10.122
uuart0/txClockDividerReg_19_s6
10.645
11.706
uuart0/txClockDividerReg_13_s1
13.259
=====
SETUP
31.000
13.250
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
3.912
4.944
uuart0/n447_s2
5.764
6.863
uuart0/n440_s2
7.695
8.517
uuart0/txClockDividerReg_19_s5
9.023
10.122
uuart0/txClockDividerReg_19_s6
10.645
11.706
uuart0/txClockDividerReg_7_s1
13.250
=====
SETUP
31.000
13.250
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
3.912
4.944
uuart0/n447_s2
5.764
6.863
uuart0/n440_s2
7.695
8.517
uuart0/txClockDividerReg_19_s5
9.023
10.122
uuart0/txClockDividerReg_19_s6
10.645
11.706
uuart0/txClockDividerReg_15_s1
13.250
=====
SETUP
31.146
13.104
44.250
uvga/uhvsync/counterY_7_s0
2.627
3.085
uvga/n758_s3
3.896
4.922
uvga/uhvsync/n116_s30
5.345
6.147
uvga/uhvsync/inDisplayArea_Z_s0
6.568
7.194
uvga/n904_s0
8.497
9.596
uvga/n626_s1
10.911
11.972
uvga/currentScanCharRow_2_s0
13.104
=====
SETUP
31.146
13.104
44.250
uvga/uhvsync/counterY_7_s0
2.627
3.085
uvga/n758_s3
3.896
4.922
uvga/uhvsync/n116_s30
5.345
6.147
uvga/uhvsync/inDisplayArea_Z_s0
6.568
7.194
uvga/n904_s0
8.497
9.596
uvga/n626_s1
10.911
11.972
uvga/currentScanCharRow_4_s0
13.104
=====
SETUP
31.268
12.983
44.250
uuart0/rxClockDividerReg_3_s1
2.627
3.085
uuart0/n226_s4
3.424
4.485
uuart0/n223_s4
4.910
5.971
uuart0/n156_s2
6.394
7.426
uuart0/n154_s3
8.241
9.273
uuart0/rxClockDividerReg_10_s4
10.121
11.182
uuart0/rxDataReg_7_s4
11.611
12.637
uuart0/rxDataReg_1_s0
12.983
=====
SETUP
31.268
12.983
44.250
uuart0/rxClockDividerReg_3_s1
2.627
3.085
uuart0/n226_s4
3.424
4.485
uuart0/n223_s4
4.910
5.971
uuart0/n156_s2
6.394
7.426
uuart0/n154_s3
8.241
9.273
uuart0/rxClockDividerReg_10_s4
10.121
11.182
uuart0/rxDataReg_7_s4
11.611
12.637
uuart0/rxDataReg_2_s0
12.983
=====
SETUP
31.268
12.983
44.250
uuart0/rxClockDividerReg_3_s1
2.627
3.085
uuart0/n226_s4
3.424
4.485
uuart0/n223_s4
4.910
5.971
uuart0/n156_s2
6.394
7.426
uuart0/n154_s3
8.241
9.273
uuart0/rxClockDividerReg_10_s4
10.121
11.182
uuart0/rxDataReg_7_s4
11.611
12.637
uuart0/rxDataReg_3_s0
12.983
=====
SETUP
31.268
12.983
44.250
uuart0/rxClockDividerReg_3_s1
2.627
3.085
uuart0/n226_s4
3.424
4.485
uuart0/n223_s4
4.910
5.971
uuart0/n156_s2
6.394
7.426
uuart0/n154_s3
8.241
9.273
uuart0/rxClockDividerReg_10_s4
10.121
11.182
uuart0/rxDataReg_7_s4
11.611
12.637
uuart0/rxDataReg_7_s0
12.983
=====
SETUP
31.339
12.554
43.893
uvga/ucharROM/prom_inst_0
2.627
6.087
uvga/n747_s19
6.906
7.728
uvga/n747_s17
7.728
7.877
uvga/n747_s13
7.877
8.040
uvga/n749_s19
9.333
9.959
uvga/n749_s18
9.965
10.787
uvga/pixel_s0
12.554
=====
SETUP
31.368
12.882
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
3.912
4.944
uuart0/n447_s2
5.764
6.863
uuart0/n440_s2
7.695
8.517
uuart0/txClockDividerReg_19_s5
9.023
10.122
uuart0/txClockDividerReg_19_s6
10.645
11.706
uuart0/txClockDividerReg_1_s1
12.882
=====
SETUP
31.368
12.882
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
3.912
4.944
uuart0/n447_s2
5.764
6.863
uuart0/n440_s2
7.695
8.517
uuart0/txClockDividerReg_19_s5
9.023
10.122
uuart0/txClockDividerReg_19_s6
10.645
11.706
uuart0/txClockDividerReg_3_s1
12.882
=====
SETUP
31.368
12.882
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
3.912
4.944
uuart0/n447_s2
5.764
6.863
uuart0/n440_s2
7.695
8.517
uuart0/txClockDividerReg_19_s5
9.023
10.122
uuart0/txClockDividerReg_19_s6
10.645
11.706
uuart0/txClockDividerReg_4_s1
12.882
=====
SETUP
31.368
12.882
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
3.912
4.944
uuart0/n447_s2
5.764
6.863
uuart0/n440_s2
7.695
8.517
uuart0/txClockDividerReg_19_s5
9.023
10.122
uuart0/txClockDividerReg_19_s6
10.645
11.706
uuart0/txClockDividerReg_5_s1
12.882
=====
SETUP
31.368
12.882
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
3.912
4.944
uuart0/n447_s2
5.764
6.863
uuart0/n440_s2
7.695
8.517
uuart0/txClockDividerReg_19_s5
9.023
10.122
uuart0/txClockDividerReg_19_s6
10.645
11.706
uuart0/txClockDividerReg_8_s1
12.882
=====
HOLD
0.550
3.132
2.582
ukbd/ps2kbd/kbdcode_3_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_0_s
3.132
=====
HOLD
0.586
3.168
2.582
ukbd/kbdfifo/fifo_wptr_1_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_1_s
3.168
=====
HOLD
0.708
3.275
2.567
uvga/uhvsync/counterX_0_s0
2.567
2.901
uvga/uhvsync/n25_s2
2.903
3.275
uvga/uhvsync/counterX_0_s0
3.275
=====
HOLD
0.708
3.275
2.567
uvga/uheartbeat/heartbeatCounter_0_s1
2.567
2.901
uvga/uheartbeat/n15_s3
2.903
3.275
uvga/uheartbeat/heartbeatCounter_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
uvga/cursorVisible_s2
2.567
2.901
uvga/n77_s3
2.903
3.275
uvga/cursorVisible_s2
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_3_s1
2.567
2.901
uuart0/n227_s2
2.903
3.275
uuart0/rxClockDividerReg_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_11_s1
2.567
2.901
uuart0/n219_s2
2.903
3.275
uuart0/rxClockDividerReg_11_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_17_s1
2.567
2.901
uuart0/n213_s2
2.903
3.275
uuart0/rxClockDividerReg_17_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_9_s1
2.567
2.901
uuart0/n445_s1
2.903
3.275
uuart0/txClockDividerReg_9_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_10_s1
2.567
2.901
uuart0/n444_s2
2.903
3.275
uuart0/txClockDividerReg_10_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_15_s1
2.567
2.901
uuart0/n439_s1
2.903
3.275
uuart0/txClockDividerReg_15_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_0_s1
2.567
2.901
uuart0/n164_s1
2.903
3.275
uuart0/rxClockDividerReg_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
uarb/ArbFifo/cnt_3_s1
2.567
2.901
uarb/ArbFifo/cnt_c_3_s13
2.903
3.275
uarb/ArbFifo/cnt_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/ps2kbd/data_count_3_s1
2.567
2.901
ukbd/ps2kbd/n49_s1
2.903
3.275
ukbd/ps2kbd/data_count_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/kbdfifo/fifo_wptr_2_s0
2.567
2.901
ukbd/kbdfifo/fifo_wptr_c_2_s0
2.903
3.275
ukbd/kbdfifo/fifo_wptr_2_s0
3.275
=====
HOLD
0.709
3.276
2.567
uvga/uhvsync/counterY_0_s0
2.567
2.901
uvga/uhvsync/n68_s2
2.904
3.276
uvga/uhvsync/counterY_0_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorRow_4_s1
2.567
2.901
uvga/ucharbufinit/n90_s1
2.904
3.276
uvga/ucharbufinit/initCursorRow_4_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/charHeightCounter_1_s1
2.567
2.901
uvga/nextCharHeightCounter_1_s2
2.904
3.276
uvga/charHeightCounter_1_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/currentScanCharRow_4_s0
2.567
2.901
uvga/nextCurrentScanCharRow_4_s0
2.904
3.276
uvga/currentScanCharRow_4_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/charHeightCounter_2_s0
2.567
2.901
uvga/nextCharHeightCounter_2_s0
2.904
3.276
uvga/charHeightCounter_2_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/charHeightCounter_3_s0
2.567
2.901
uvga/nextCharHeightCounter_3_s0
2.904
3.276
uvga/charHeightCounter_3_s0
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_7_s1
2.567
2.901
uuart0/n223_s3
2.904
3.276
uuart0/rxClockDividerReg_7_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_9_s1
2.567
2.901
uuart0/n221_s3
2.904
3.276
uuart0/rxClockDividerReg_9_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_18_s1
2.567
2.901
uuart0/n212_s2
2.904
3.276
uuart0/rxClockDividerReg_18_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_4_s1
2.567
2.901
uuart0/n450_s1
2.904
3.276
uuart0/txClockDividerReg_4_s1
3.276
