INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall_2021/CECS_361/project/project_code/cecs361_final_project/cecs361_final_project.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall_2021/CECS_361/project/project_code/cecs361_final_project/cecs361_final_project.srcs/sim_1/new/clk_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall_2021/CECS_361/project/project_code/cecs361_final_project/cecs361_final_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
