<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>SUPER_UART.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9536xl.chp</devFile><mfdFile>SUPER_UART.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="11- 6-2017" design="SUPER_UART" device="XC9536XL" eqnType="1" pkg="VQ64" speed="-10" status="1" statusStr="Successful" swVersion="P.20131013" time="  8:06AM" version="1.0"/><inputs id="FTDI_RXD_APIN_SPECSIG" userloc="P16"/><inputs id="CPLD_OE" userloc="P43"/><inputs id="FTDI_TXD_A" userloc="P17"/><inputs id="FTDI_RXD_BPIN_SPECSIG" userloc="P8"/><inputs id="FTDI_TXD_B" userloc="P9"/><inputs id="RXD_D" userloc="P61"/><inputs id="RXD_B" userloc="P48"/><inputs id="FTDI_TXD_D" userloc="P64"/><inputs id="RXD_A" userloc="P25"/><inputs id="CTS_BPIN_SPECSIG" userloc="P60"/><inputs id="CTS_APIN_SPECSIG" userloc="P24"/><inputs id="SR_LOAD" userloc="P39"/><inputs id="SR_DATA" userloc="P50"/><inputs id="SR_CLK" userloc="P38"/><inputs id="TXD_C" userloc="P33"/><inputs id="FTDI_TXD_D_INT"/><inputs id="FTDI_CTS_BPIN_SPECSIG" userloc="P6"/><inputs id="FTDI_DTR_B" userloc="P5"/><inputs id="RXD_C" userloc="P44"/><inputs id="FTDI_CTS_APIN_SPECSIG" userloc="P11"/><inputs id="FTDI_DTR_A" userloc="P10"/><pin id="FB1_MC1_PIN9" pinnum="9" signal="FTDI_TXD_B" use="I"/><pin id="FB1_MC2_PIN10" pinnum="10" signal="FTDI_DTR_A" use="I"/><pin id="FB1_MC3_PIN15" pinnum="15" signal="FTDI_RTS_A" use="O"/><pin id="FB1_MC4_PIN11" pinnum="11" signal="FTDI_CTS_A" use="IO_SPECSIG"/><pin id="FB1_MC5_PIN16" pinnum="16" signal="FTDI_RXD_A" use="IO_SPECSIG"/><pin id="FB1_MC6_PIN19" pinnum="19" signal="BUZZER" use="O"/><pin id="FB1_MC7_PIN17" pinnum="17" signal="FTDI_TXD_A" use="I"/><pin id="FB1_MC8_PIN20" pinnum="20" signal="OPTO_EN" use="O"/><pin id="FB1_MC9_PIN22" pinnum="22" signal="FTDI_TXD_D_INT" use="I"/><pin id="FB1_MC10_PIN24" pinnum="24" signal="CTS_A" use="IO_SPECSIG"/><pin id="FB1_MC11_PIN25" pinnum="25" signal="RXD_A" use="I"/><pin id="FB1_MC12_PIN27" pinnum="27" signal="CTS_A_OC" use="O"/><pin id="FB1_MC13_PIN33" pinnum="33" signal="TXD_C" use="I"/><pin id="FB1_MC14_PIN35" pinnum="35" signal="TXD_A" use="O"/><pin id="FB1_MC15_PIN36" pinnum="36" signal="RXD_A_OC" use="O"/><pin id="FB1_MC16_PIN38" pinnum="38" signal="SR_CLK" use="I"/><pin id="FB1_MC17_PIN42" pinnum="42" signal="DTR_B" use="O"/><pin id="FB1_MC18_PIN39" pinnum="39" signal="SR_LOAD" use="I"/><pin id="FB2_MC1_PIN8" pinnum="8" signal="FTDI_RXD_B" use="IO_SPECSIG"/><pin id="FB2_MC2_PIN7" pinnum="7" signal="FTDI_RTS_B" use="O"/><pin id="FB2_MC3_PIN5" pinnum="5" signal="FTDI_DTR_B" use="I"/><pin id="FB2_MC4_PIN6" pinnum="6" signal="FTDI_CTS_B" use="IO_SPECSIG"/><pin id="FB2_MC5_PIN2" pinnum="2" signal="FTDI_RXD_C" use="O"/><pin id="FB2_MC6_PIN64" pinnum="64" signal="FTDI_TXD_D" use="I"/><pin id="FB2_MC7_PIN63" pinnum="63" signal="FTDI_RXD_D" use="O"/><pin id="FB2_MC8_PIN62" pinnum="62" signal="TXD_D" use="O"/><pin id="FB2_MC9_PIN61" pinnum="61" signal="RXD_D" use="I"/><pin id="FB2_MC10_PIN60" pinnum="60" signal="CTS_B" use="IO_SPECSIG"/><pin id="FB2_MC11_PIN57" pinnum="57" signal="CTS_B_OC" use="O"/><pin id="FB2_MC12_PIN56" pinnum="56" signal="TXD_B" use="O"/><pin id="FB2_MC13_PIN50" pinnum="50" signal="SR_DATA" use="I"/><pin id="FB2_MC14_PIN48" pinnum="48" signal="RXD_B" use="I"/><pin id="FB2_MC15_PIN45" pinnum="45" signal="DTR_A" use="O"/><pin id="FB2_MC16_PIN44" pinnum="44" signal="RXD_C" use="I"/><pin id="FB2_MC17_PIN43" pinnum="43" signal="CPLD_OE" use="I"/><pin id="FB2_MC18_PIN49" pinnum="49" signal="RXD_B_OC" use="O"/><fblock id="FB1" inputUse="24" pinUse="18"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN9" sigUse="2" signal="XLXN_149"><pterms pt1="FB1_1_1" pt2="FB1_1_2"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN10" sigUse="2" signal="SPY_EN"><pterms pt1="FB1_2_1" pt2="FB1_2_2"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN15" sigUse="3" signal="FTDI_RTS_A"><pterms pt1="FB1_3_1" pt2="FB1_3_2"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN11" sigUse="3" signal="FTDI_CTS_A"><pterms pt1="FB1_4_1" pt2="FB1_4_2"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN16" sigUse="3" signal="FTDI_RXD_A"><pterms pt1="FB1_5_1" pt2="FB1_5_2"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN19" sigUse="4" signal="BUZZER"><pterms pt1="FB1_6_1" pt2="FB1_6_2"/></macrocell><macrocell id="FB1_MC7" pin="FB1_MC7_PIN17" sigUse="2" signal="MPSSE_EN_B"><pterms pt1="FB1_7_1" pt2="FB1_7_2"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN20" sigUse="2" signal="OPTO_EN"><pterms pt1="FB1_8_1" pt2="FB1_8_2"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN22" sigUse="2" signal="MPSSE_EN_A"><pterms pt1="FB1_9_1" pt2="FB1_9_2"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN24" sigUse="4" signal="CTS_A"><pterms pt1="FB1_10_1" pt2="FB1_10_2"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN25" sigUse="2" signal="I2C_EN_B"><pterms pt1="FB1_11_1" pt2="FB1_11_2"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN27" sigUse="4" signal="CTS_A_OC"><pterms pt1="FB1_12_1"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN33" sigUse="2" signal="I2C_EN_A"><pterms pt1="FB1_13_1" pt2="FB1_13_2"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN35" sigUse="1" signal="TXD_A"><pterms pt1="FB1_14_1"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN36" sigUse="4" signal="RXD_A_OC"><pterms pt1="FB1_15_1"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN38" sigUse="2" signal="BUZZER_EN_TX"><pterms pt1="FB1_16_1" pt2="FB1_16_2"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN42" sigUse="4" signal="DTR_B"><pterms pt1="FB1_17_1" pt2="FB1_17_2"/></macrocell><macrocell id="FB1_MC18" pin="FB1_MC18_PIN39" sigUse="2" signal="BUZZER_EN_RX"><pterms pt1="FB1_18_1" pt2="FB1_18_2"/></macrocell><fbinput id="FB1_I1" signal="BUZZER_EN_RX"/><fbinput id="FB1_I2" signal="BUZZER_EN_TX"/><fbinput id="FB1_I3" signal="CPLD_OE"/><fbinput id="FB1_I4" signal="FTDI_DTR_B"/><fbinput id="FB1_I5" signal="FTDI_TXD_A"/><fbinput id="FB1_I6" signal="FTDI_TXD_D_INT"/><fbinput id="FB1_I7" signal="I2C_EN_A"/><fbinput id="FB1_I8" signal="MPSSE_EN_A"/><fbinput id="FB1_I9" signal="MPSSE_EN_B"/><fbinput id="FB1_I10" signal="RXD_A"/><fbinput id="FB1_I11" signal="RXD_D"/><fbinput id="FB1_I12" signal="SR_CLK"/><fbinput id="FB1_I13" signal="SR_LOAD"/><fbinput fbk="PIN" id="FB1_I14" signal="FTDI_RXD_APIN_SPECSIG"/><fbinput id="FB1_I15" signal="XLXN_147"/><fbinput id="FB1_I16" signal="XLXN_149"/><fbinput id="FB1_I17" signal="XLXN_150"/><fbinput id="FB1_I18" signal="XLXN_159"/><fbinput id="FB1_I19" signal="XLXN_160"/><fbinput id="FB1_I20" signal="XLXN_161"/><fbinput id="FB1_I21" signal="XLXN_162"/><fbinput id="FB1_I22" signal="XLXN_168"/><fbinput fbk="PIN" id="FB1_I23" signal="FTDI_CTS_BPIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I24" signal="CTS_APIN_SPECSIG"/><pterm id="FB1_1_1"><signal id="XLXN_147"/></pterm><pterm id="FB1_1_2"><signal id="SR_CLK"/></pterm><pterm id="FB1_2_1"><signal id="XLXN_159" negated="ON"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_2_2"><signal id="XLXN_159"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_3_1"><signal id="RXD_A"/></pterm><pterm id="FB1_3_2"><signal id="CPLD_OE"/><signal id="MPSSE_EN_A"/></pterm><pterm id="FB1_4_1"><signal id="CTS_APIN_SPECSIG"/></pterm><pterm id="FB1_4_2"><signal id="CPLD_OE"/><signal id="MPSSE_EN_A" negated="ON"/></pterm><pterm id="FB1_5_1"><signal id="RXD_A"/></pterm><pterm id="FB1_5_2"><signal id="CPLD_OE"/><signal id="MPSSE_EN_A" negated="ON"/></pterm><pterm id="FB1_6_1"><signal id="BUZZER_EN_RX"/><signal id="RXD_D" negated="ON"/></pterm><pterm id="FB1_6_2"><signal id="BUZZER_EN_TX"/><signal id="FTDI_TXD_D_INT" negated="ON"/></pterm><pterm id="FB1_7_1"><signal id="XLXN_168" negated="ON"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_7_2"><signal id="XLXN_168"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_8_1"><signal id="XLXN_160" negated="ON"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_8_2"><signal id="XLXN_160"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_9_1"><signal id="XLXN_149" negated="ON"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_9_2"><signal id="XLXN_149"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_10_1"><signal id="FTDI_RXD_APIN_SPECSIG"/></pterm><pterm id="FB1_10_2"><signal id="CPLD_OE"/><signal id="MPSSE_EN_A"/><signal id="I2C_EN_A" negated="ON"/></pterm><pterm id="FB1_11_1"><signal id="XLXN_150" negated="ON"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_11_2"><signal id="XLXN_150"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_12_1"><signal id="CPLD_OE"/><signal id="FTDI_TXD_A" negated="ON"/><signal id="MPSSE_EN_A"/><signal id="I2C_EN_A"/></pterm><pterm id="FB1_13_1"><signal id="XLXN_147" negated="ON"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_13_2"><signal id="XLXN_147"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_14_1"><signal id="FTDI_TXD_A"/></pterm><pterm id="FB1_15_1"><signal id="FTDI_RXD_APIN_SPECSIG" negated="ON"/><signal id="CPLD_OE"/><signal id="MPSSE_EN_A"/><signal id="I2C_EN_A"/></pterm><pterm id="FB1_16_1"><signal id="XLXN_161" negated="ON"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_16_2"><signal id="XLXN_161"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_17_1"><signal id="CPLD_OE"/><signal id="MPSSE_EN_B"/><signal id="FTDI_CTS_BPIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_2"><signal id="CPLD_OE"/><signal id="MPSSE_EN_B" negated="ON"/><signal id="FTDI_DTR_B" negated="ON"/></pterm><pterm id="FB1_18_1"><signal id="XLXN_162" negated="ON"/><signal id="SR_LOAD"/></pterm><pterm id="FB1_18_2"><signal id="XLXN_162"/><signal id="SR_LOAD"/></pterm><equation id="XLXN_149" regUse="D"><d2><eq_pterm ptindx="FB1_1_1"/></d2><clk><eq_pterm ptindx="FB1_1_2"/></clk><prld ptindx="GND"/></equation><equation id="SPY_EN" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_2_2"/></set><reset><eq_pterm ptindx="FB1_2_1"/></reset><prld ptindx="GND"/></equation><equation id="FTDI_RTS_A" userloc="P15"><d2><eq_pterm ptindx="FB1_3_1"/></d2><oe><eq_pterm ptindx="FB1_3_2"/></oe></equation><equation id="FTDI_CTS_A" userloc="P11"><d2><eq_pterm ptindx="FB1_4_1"/></d2><oe><eq_pterm ptindx="FB1_4_2"/></oe></equation><equation id="FTDI_RXD_A" userloc="P16"><d2><eq_pterm ptindx="FB1_5_1"/></d2><oe><eq_pterm ptindx="FB1_5_2"/></oe></equation><equation id="BUZZER" userloc="P19"><d2><eq_pterm ptindx="FB1_6_1"/><eq_pterm ptindx="FB1_6_2"/></d2></equation><equation id="MPSSE_EN_B" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_7_2"/></set><reset><eq_pterm ptindx="FB1_7_1"/></reset><prld ptindx="GND"/></equation><equation id="OPTO_EN" regUse="D" userloc="P20"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_8_2"/></set><reset><eq_pterm ptindx="FB1_8_1"/></reset><prld ptindx="GND"/></equation><equation id="MPSSE_EN_A" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_9_2"/></set><reset><eq_pterm ptindx="FB1_9_1"/></reset><prld ptindx="GND"/></equation><equation id="CTS_A" userloc="P24"><d2><eq_pterm ptindx="FB1_10_1"/></d2><oe><eq_pterm ptindx="FB1_10_2"/></oe></equation><equation id="I2C_EN_B" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_11_2"/></set><reset><eq_pterm ptindx="FB1_11_1"/></reset><prld ptindx="GND"/></equation><equation id="CTS_A_OC" userloc="P27"><d2><eq_pterm ptindx="FB1_12_1"/></d2></equation><equation id="I2C_EN_A" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_13_2"/></set><reset><eq_pterm ptindx="FB1_13_1"/></reset><prld ptindx="GND"/></equation><equation id="TXD_A" userloc="P35"><d2><eq_pterm ptindx="FB1_14_1"/></d2></equation><equation id="RXD_A_OC" userloc="P36"><d2><eq_pterm ptindx="FB1_15_1"/></d2></equation><equation id="BUZZER_EN_TX" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_16_2"/></set><reset><eq_pterm ptindx="FB1_16_1"/></reset><prld ptindx="GND"/></equation><equation id="DTR_B" negated="ON" userloc="P42"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/></d2></equation><equation id="BUZZER_EN_RX" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_18_2"/></set><reset><eq_pterm ptindx="FB1_18_1"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="23" pinUse="18"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN8" sigUse="5" signal="FTDI_RXD_B"><pterms pt1="FB2_1_1" pt2="FB2_1_2" pt3="FB2_1_3"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN7" sigUse="5" signal="FTDI_RTS_B"><pterms pt1="FB2_2_1" pt2="FB2_2_2" pt3="FB2_2_3"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN5" sigUse="2" signal="XLXN_168"><pterms pt1="FB2_3_1" pt2="FB2_3_2"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN6" sigUse="3" signal="FTDI_CTS_B"><pterms pt1="FB2_4_1" pt2="FB2_4_2"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN2" sigUse="5" signal="FTDI_RXD_C"><pterms pt1="FB2_5_1" pt2="FB2_5_2" pt3="FB2_5_3"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN64" sigUse="2" signal="XLXN_162"><pterms pt1="FB2_6_1" pt2="FB2_6_2"/></macrocell><macrocell id="FB2_MC7" pin="FB2_MC7_PIN63" sigUse="4" signal="FTDI_RXD_D"><pterms pt1="FB2_7_1" pt2="FB2_7_2"/></macrocell><macrocell id="FB2_MC8" pin="FB2_MC8_PIN62" sigUse="4" signal="TXD_D"><pterms pt1="FB2_8_1" pt2="FB2_8_2"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN61" sigUse="2" signal="XLXN_161"><pterms pt1="FB2_9_1" pt2="FB2_9_2"/></macrocell><macrocell id="FB2_MC10" pin="FB2_MC10_PIN60" sigUse="4" signal="CTS_B"><pterms pt1="FB2_10_1" pt2="FB2_10_2"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN57" sigUse="4" signal="CTS_B_OC"><pterms pt1="FB2_11_1"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN56" sigUse="1" signal="TXD_B"><pterms pt1="FB2_12_1"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN50" sigUse="2" signal="XLXN_160"><pterms pt1="FB2_13_1" pt2="FB2_13_2"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN48" sigUse="2" signal="XLXN_159"><pterms pt1="FB2_14_1" pt2="FB2_14_2"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN45" sigUse="4" signal="DTR_A"><pterms pt1="FB2_15_1" pt2="FB2_15_2"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN44" sigUse="2" signal="XLXN_150"><pterms pt1="FB2_16_1" pt2="FB2_16_2"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN43" sigUse="2" signal="XLXN_147"><pterms pt1="FB2_17_1" pt2="FB2_17_2"/></macrocell><macrocell id="FB2_MC18" pin="FB2_MC18_PIN49" sigUse="4" signal="RXD_B_OC"><pterms pt1="FB2_18_1"/></macrocell><fbinput id="FB2_I1" signal="CPLD_OE"/><fbinput id="FB2_I2" signal="FTDI_DTR_A"/><fbinput id="FB2_I3" signal="FTDI_TXD_B"/><fbinput id="FB2_I4" signal="I2C_EN_B"/><fbinput id="FB2_I5" signal="MPSSE_EN_A"/><fbinput id="FB2_I6" signal="MPSSE_EN_B"/><fbinput id="FB2_I7" signal="RXD_C"/><fbinput id="FB2_I8" signal="RXD_D"/><fbinput id="FB2_I9" signal="SPY_EN"/><fbinput id="FB2_I10" signal="SR_CLK"/><fbinput id="FB2_I11" signal="SR_DATA"/><fbinput id="FB2_I12" signal="XLXN_149"/><fbinput id="FB2_I13" signal="XLXN_150"/><fbinput id="FB2_I14" signal="XLXN_159"/><fbinput id="FB2_I15" signal="XLXN_160"/><fbinput id="FB2_I16" signal="XLXN_161"/><fbinput id="FB2_I17" signal="XLXN_168"/><fbinput fbk="PIN" id="FB2_I18" signal="CTS_BPIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I19" signal="FTDI_RXD_BPIN_SPECSIG"/><fbinput id="FB2_I20" signal="RXD_B"/><fbinput fbk="PIN" id="FB2_I21" signal="FTDI_CTS_APIN_SPECSIG"/><fbinput id="FB2_I22" signal="TXD_C"/><fbinput id="FB2_I23" signal="FTDI_TXD_D"/><pterm id="FB2_1_1"><signal id="SPY_EN"/><signal id="RXD_D"/></pterm><pterm id="FB2_1_2"><signal id="SPY_EN" negated="ON"/><signal id="RXD_B"/></pterm><pterm id="FB2_1_3"><signal id="CPLD_OE"/><signal id="MPSSE_EN_B" negated="ON"/></pterm><pterm id="FB2_2_1"><signal id="SPY_EN"/><signal id="RXD_D"/></pterm><pterm id="FB2_2_2"><signal id="SPY_EN" negated="ON"/><signal id="RXD_B"/></pterm><pterm id="FB2_2_3"><signal id="CPLD_OE"/><signal id="MPSSE_EN_B"/></pterm><pterm id="FB2_3_1"><signal id="XLXN_150"/></pterm><pterm id="FB2_3_2"><signal id="SR_CLK"/></pterm><pterm id="FB2_4_1"><signal id="CTS_BPIN_SPECSIG"/></pterm><pterm id="FB2_4_2"><signal id="CPLD_OE"/><signal id="MPSSE_EN_B" negated="ON"/></pterm><pterm id="FB2_5_1"><signal id="CPLD_OE" negated="ON"/></pterm><pterm id="FB2_5_2"><signal id="SPY_EN" negated="ON"/><signal id="RXD_C"/></pterm><pterm id="FB2_5_3"><signal id="FTDI_TXD_B"/><signal id="SPY_EN"/><signal id="FTDI_TXD_D"/></pterm><pterm id="FB2_6_1"><signal id="XLXN_161"/></pterm><pterm id="FB2_6_2"><signal id="SR_CLK"/></pterm><pterm id="FB2_7_1"><signal id="CPLD_OE"/><signal id="RXD_D" negated="ON"/></pterm><pterm id="FB2_7_2"><signal id="CPLD_OE"/><signal id="SPY_EN"/><signal id="TXD_C" negated="ON"/></pterm><pterm id="FB2_8_1"><signal id="CPLD_OE"/><signal id="FTDI_TXD_D" negated="ON"/></pterm><pterm id="FB2_8_2"><signal id="CPLD_OE"/><signal id="FTDI_TXD_B" negated="ON"/><signal id="SPY_EN"/></pterm><pterm id="FB2_9_1"><signal id="XLXN_160"/></pterm><pterm id="FB2_9_2"><signal id="SR_CLK"/></pterm><pterm id="FB2_10_1"><signal id="FTDI_RXD_BPIN_SPECSIG"/></pterm><pterm id="FB2_10_2"><signal id="CPLD_OE"/><signal id="MPSSE_EN_B"/><signal id="I2C_EN_B" negated="ON"/></pterm><pterm id="FB2_11_1"><signal id="CPLD_OE"/><signal id="FTDI_TXD_B" negated="ON"/><signal id="MPSSE_EN_B"/><signal id="I2C_EN_B"/></pterm><pterm id="FB2_12_1"><signal id="FTDI_TXD_B"/></pterm><pterm id="FB2_13_1"><signal id="XLXN_159"/></pterm><pterm id="FB2_13_2"><signal id="SR_CLK"/></pterm><pterm id="FB2_14_1"><signal id="XLXN_168"/></pterm><pterm id="FB2_14_2"><signal id="SR_CLK"/></pterm><pterm id="FB2_15_1"><signal id="CPLD_OE"/><signal id="MPSSE_EN_A"/><signal id="FTDI_CTS_APIN_SPECSIG" negated="ON"/></pterm><pterm id="FB2_15_2"><signal id="CPLD_OE"/><signal id="MPSSE_EN_A" negated="ON"/><signal id="FTDI_DTR_A" negated="ON"/></pterm><pterm id="FB2_16_1"><signal id="XLXN_149"/></pterm><pterm id="FB2_16_2"><signal id="SR_CLK"/></pterm><pterm id="FB2_17_1"><signal id="SR_DATA"/></pterm><pterm id="FB2_17_2"><signal id="SR_CLK"/></pterm><pterm id="FB2_18_1"><signal id="CPLD_OE"/><signal id="FTDI_RXD_BPIN_SPECSIG" negated="ON"/><signal id="MPSSE_EN_B"/><signal id="I2C_EN_B"/></pterm><equation id="FTDI_RXD_B" userloc="P8"><d2><eq_pterm ptindx="FB2_1_1"/><eq_pterm ptindx="FB2_1_2"/></d2><oe><eq_pterm ptindx="FB2_1_3"/></oe></equation><equation id="FTDI_RTS_B" userloc="P7"><d2><eq_pterm ptindx="FB2_2_1"/><eq_pterm ptindx="FB2_2_2"/></d2><oe><eq_pterm ptindx="FB2_2_3"/></oe></equation><equation id="XLXN_168" regUse="D"><d2><eq_pterm ptindx="FB2_3_1"/></d2><clk><eq_pterm ptindx="FB2_3_2"/></clk><prld ptindx="GND"/></equation><equation id="FTDI_CTS_B" userloc="P6"><d2><eq_pterm ptindx="FB2_4_1"/></d2><oe><eq_pterm ptindx="FB2_4_2"/></oe></equation><equation id="FTDI_RXD_C" userloc="P2"><d2><eq_pterm ptindx="FB2_5_1"/><eq_pterm ptindx="FB2_5_2"/><eq_pterm ptindx="FB2_5_3"/></d2></equation><equation id="XLXN_162" regUse="D"><d2><eq_pterm ptindx="FB2_6_1"/></d2><clk><eq_pterm ptindx="FB2_6_2"/></clk><prld ptindx="GND"/></equation><equation id="FTDI_RXD_D" negated="ON" userloc="P63"><d2><eq_pterm ptindx="FB2_7_1"/><eq_pterm ptindx="FB2_7_2"/></d2></equation><equation id="TXD_D" negated="ON" userloc="P62"><d2><eq_pterm ptindx="FB2_8_1"/><eq_pterm ptindx="FB2_8_2"/></d2></equation><equation id="XLXN_161" regUse="D"><d2><eq_pterm ptindx="FB2_9_1"/></d2><clk><eq_pterm ptindx="FB2_9_2"/></clk><prld ptindx="GND"/></equation><equation id="CTS_B" userloc="P60"><d2><eq_pterm ptindx="FB2_10_1"/></d2><oe><eq_pterm ptindx="FB2_10_2"/></oe></equation><equation id="CTS_B_OC" userloc="P57"><d2><eq_pterm ptindx="FB2_11_1"/></d2></equation><equation id="TXD_B" userloc="P56"><d2><eq_pterm ptindx="FB2_12_1"/></d2></equation><equation id="XLXN_160" regUse="D"><d2><eq_pterm ptindx="FB2_13_1"/></d2><clk><eq_pterm ptindx="FB2_13_2"/></clk><prld ptindx="GND"/></equation><equation id="XLXN_159" regUse="D"><d2><eq_pterm ptindx="FB2_14_1"/></d2><clk><eq_pterm ptindx="FB2_14_2"/></clk><prld ptindx="GND"/></equation><equation id="DTR_A" negated="ON" userloc="P45"><d2><eq_pterm ptindx="FB2_15_1"/><eq_pterm ptindx="FB2_15_2"/></d2></equation><equation id="XLXN_150" regUse="D"><d2><eq_pterm ptindx="FB2_16_1"/></d2><clk><eq_pterm ptindx="FB2_16_2"/></clk><prld ptindx="GND"/></equation><equation id="XLXN_147" regUse="D"><d2><eq_pterm ptindx="FB2_17_1"/></d2><clk><eq_pterm ptindx="FB2_17_2"/></clk><prld ptindx="GND"/></equation><equation id="RXD_B_OC" userloc="P49"><d2><eq_pterm ptindx="FB2_18_1"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'SUPER_UART.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'FTDI_RXD_A' based upon the LOC   constraint 'P16'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'FTDI_TXD_A' based upon the LOC   constraint 'P17'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal   'FTDI_TXD_A_INT' is ignored. Most likely the signal is gated and therefore   cannot be used as a global control signal.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal 'XLXN_124' is   ignored. Most likely the signal is gated and therefore cannot be used as a   global control signal.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9536xl-10-VQ64" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="FTDI_RXD_APIN_SPECSIG" value="FTDI_RXD_A.PIN"/><specSig signal="FTDI_RXD_BPIN_SPECSIG" value="FTDI_RXD_B.PIN"/><specSig signal="CTS_BPIN_SPECSIG" value="CTS_B.PIN"/><specSig signal="CTS_APIN_SPECSIG" value="CTS_A.PIN"/><specSig signal="FTDI_CTS_BPIN_SPECSIG" value="FTDI_CTS_B.PIN"/><specSig signal="FTDI_CTS_APIN_SPECSIG" value="FTDI_CTS_A.PIN"/><specSig signal="IO_SPECSIG" value="I/O"/></document>
