set_location IN_MUX_bfv_10_21_0_ 10 21 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_22_0_ 10 22 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_23_0_ 10 23 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_24_0_ 10 24 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_25_0_ 10 25 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_13_6_0_ 13 6 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_13_7_0_ 13 7 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_10_0_ 10 10 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_11_0_ 10 11 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_12_0_ 10 12 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_27_9_0_ 27 9 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_27_7_0_ 27 7 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_1_0_ 21 1 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_23_12_0_ 23 12 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_7_0_ 24 7 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_13_0_ 21 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_14_0_ 21 14 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_15_0_ 21 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_12_0_ 20 12 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_13_0_ 20 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_16_15_0_ 16 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_17_25_0_ 17 25 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_22_28_0_ 22 28 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_26_21_0_ 26 21 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_26_22_0_ 26 22 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_26_23_0_ 26 23 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_26_24_0_ 26 24 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_25_0_ 20 25 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_26_0_ 20 26 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_27_0_ 20 27 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_28_0_ 20 28 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_23_24_0_ 23 24 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_23_25_0_ 23 25 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_23_26_0_ 23 26 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_23_27_0_ 23 27 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_30_18_0_ 30 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_17_0_ 18 17 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_18_0_ 18 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_19_0_ 18 19 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_20_0_ 18 20 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_27_0_ 18 27 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_28_0_ 18 28 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_29_0_ 18 29 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_6_17_0_ 6 17 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_6_18_0_ 6 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_6_19_0_ 6 19 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_6_20_0_ 6 20 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_14_17_0_ 14 17 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_14_18_0_ 14 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_14_19_0_ 14 19 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_27_15_0_ 27 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_27_16_0_ 27 16 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_27_17_0_ 27 17 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_27_18_0_ 27 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_5_13_0_ 5 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_5_14_0_ 5 14 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_5_15_0_ 5 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_3_15_0_ 3 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_3_16_0_ 3 16 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_3_17_0_ 3 17 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_4_13_0_ 4 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_14_10_0_ 14 10 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_6_0_ 21 6 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_9_0_ 20 9 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_3_0_ 21 3 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_4_0_ 21 4 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_26_11_0_ 26 11 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_26_12_0_ 26 12 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_12_0_ 24 12 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_13_0_ 24 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_10_0_ 24 10 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_11_0_ 24 11 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_22_10_0_ 22 10 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_22_11_0_ 22 11 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_29_18_0_ 29 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_26_0_ 24 26 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_27_0_ 24 27 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_28_0_ 24 28 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_15_0_ 10 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_16_0_ 10 16 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_17_0_ 10 17 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_18_0_ 10 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_9_6_0_ 9 6 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_11_2_0_ 11 2 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_11_3_0_ 11 3 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_7_11_0_ 7 11 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_7_12_0_ 7 12 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_9_0_ 18 9 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_23_5_0_ 23 5 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_23_6_0_ 23 6 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_22_9_0_ 22 9 0 #ICE_CARRY_IN_MUX
set_location TIMER.un2_timer0_cry_14_c_THRU_CRY_1 21 14 7 #SB_CARRY
set_location TIMER.un2_timer0_cry_14_c_THRU_CRY_0 21 14 6 #SB_CARRY
set_location GPU.un3_resetDelay_cry_19_c_THRU_CRY_4 27 17 7 #SB_CARRY
set_location GPU.un3_resetDelay_cry_19_c_THRU_CRY_3 27 17 6 #SB_CARRY
set_location GPU.un3_resetDelay_cry_19_c_THRU_CRY_2 27 17 5 #SB_CARRY
set_location GPU.un3_resetDelay_cry_19_c_THRU_CRY_1 27 17 4 #SB_CARRY
set_location GPU.un3_resetDelay_cry_19_c_THRU_CRY_0 27 17 3 #SB_CARRY
set_location GPU.un3_dataWord_cry_9_c_THRU_CRY_6 5 14 7 #SB_CARRY
set_location GPU.un3_dataWord_cry_9_c_THRU_CRY_5 5 14 6 #SB_CARRY
set_location GPU.un3_dataWord_cry_9_c_THRU_CRY_4 5 14 5 #SB_CARRY
set_location GPU.un3_dataWord_cry_9_c_THRU_CRY_3 5 14 4 #SB_CARRY
set_location GPU.un3_dataWord_cry_9_c_THRU_CRY_2 5 14 3 #SB_CARRY
set_location GPU.un3_dataWord_cry_9_c_THRU_CRY_1 5 14 2 #SB_CARRY
set_location GPU.un3_dataWord_cry_9_c_THRU_CRY_0 5 14 1 #SB_CARRY
set_location CONSTANT_ONE_LUT4 21 2 2 #SB_LUT4
set_location TIMER.timer07_0_data_tmp_7_THRU_LUT4_0 20 13 0 #SB_LUT4
set_location TIMER.prescaler0_cry_5_THRU_LUT4_0 16 15 6 #SB_LUT4
set_location TIMER.prescaler0_cry_4_THRU_LUT4_0 16 15 5 #SB_LUT4
set_location TIMER.prescaler0_cry_3_THRU_LUT4_0 16 15 4 #SB_LUT4
set_location TIMER.prescaler0_cry_2_THRU_LUT4_0 16 15 3 #SB_LUT4
set_location TIMER.prescaler0_cry_1_THRU_LUT4_0 16 15 2 #SB_LUT4
set_location TIMER.prescaler0_cry_0_THRU_LUT4_0 16 15 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_0_c_THRU_CRY_0 10 21 0 #SB_CARRY
set_location alu_less_signed_THRU_LUT4_0 10 18 0 #SB_LUT4
set_location alu_less_THRU_LUT4_0 6 20 0 #SB_LUT4
set_location GPU.un1_commandWord_1_cry_2_THRU_LUT4_0 4 13 3 #SB_LUT4
set_location GPU.un1_commandWord_1_cry_1_THRU_LUT4_0 4 13 2 #SB_LUT4
set_location GPU.un1_commandWord_1_cry_0_THRU_LUT4_0 4 13 1 #SB_LUT4
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_0_0_c_THRU_CRY_0 13 6 0 #SB_CARRY
set_location GPU.ACCEL.DIST_i_4_THRU_LUT4_0 14 10 4 #SB_LUT4
set_location GPU.ACCEL.instr2_cry_c_0_THRU_CRY_0 10 10 0 #SB_CARRY
set_location FLASH.un2_bramWriteAddr_cry_7_THRU_LUT4_0 21 6 7 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc_RNIB16L2_4_UARTWRAPPER.UART.tx_tick_ne_REP_LUT4_0 23 9 0 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc_RNIPG952_4_UARTWRAPPER.UART.rx_tick_ne_REP_LUT4_0 27 8 2 #SB_LUT4
set_location UARTWRAPPER.UART.RXbuffer_o_7_THRU_LUT4_0 26 13 7 #SB_LUT4
set_location UARTWRAPPER.UART.RXbuffer_o_6_THRU_LUT4_0 26 13 6 #SB_LUT4
set_location UARTWRAPPER.UART.RXbuffer_o_5_THRU_LUT4_0 26 13 5 #SB_LUT4
set_location UARTWRAPPER.UART.RXbuffer_o_4_THRU_LUT4_0 26 13 4 #SB_LUT4
set_location UARTWRAPPER.UART.RXbuffer_o_3_THRU_LUT4_0 26 13 3 #SB_LUT4
set_location UARTWRAPPER.UART.RXbuffer_o_2_THRU_LUT4_0 26 13 2 #SB_LUT4
set_location UARTWRAPPER.UART.RXbuffer_o_1_THRU_LUT4_0 26 13 1 #SB_LUT4
set_location UARTWRAPPER.UART.RXbuffer_o_0_THRU_LUT4_0 26 13 0 #SB_LUT4
set_location UARTWRAPPER.TXstart_THRU_LUT4_0 19 9 1 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_RNI3Q9O_1_UARTWRAPPER.OUTFIFO.index_write_e_1_REP_LUT4_0 27 12 4 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_8_THRU_LUT4_0 23 13 6 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_7_THRU_LUT4_0 23 13 5 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_6_THRU_LUT4_0 23 13 4 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_5_THRU_LUT4_0 23 13 3 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_4_THRU_LUT4_0 23 13 2 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_3_THRU_LUT4_0 23 13 1 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_2_THRU_LUT4_0 23 13 0 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_RNIAU0HLA1_0_UARTWRAPPER.OUTFIFO.index_read_0_REP_LUT4_0 24 11 6 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_8_THRU_LUT4_0 26 12 7 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_7_THRU_LUT4_0 26 10 3 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_6_THRU_LUT4_0 26 12 4 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_5_THRU_LUT4_0 24 11 3 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_4_THRU_LUT4_0 27 11 1 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_3_THRU_LUT4_0 27 11 7 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_2_THRU_LUT4_0 26 10 7 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_1_THRU_LUT4_0 26 12 6 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o_7_THRU_LUT4_0 24 16 2 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o_6_THRU_LUT4_0 22 14 5 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o_5_THRU_LUT4_0 23 14 3 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o_4_THRU_LUT4_0 23 11 7 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o_3_THRU_LUT4_0 23 14 4 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o_2_THRU_LUT4_0 22 13 7 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o_1_THRU_LUT4_0 23 14 2 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o_0_THRU_LUT4_0 22 14 6 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_RNI12SB_1_UARTWRAPPER.INFIFO.index_write_e_1_REP_LUT4_0 23 8 0 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_8_THRU_LUT4_0 24 8 6 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_7_THRU_LUT4_0 24 8 5 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_6_THRU_LUT4_0 24 8 4 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_5_THRU_LUT4_0 24 8 3 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_4_THRU_LUT4_0 24 8 2 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_3_THRU_LUT4_0 24 8 1 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_2_THRU_LUT4_0 24 8 0 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_RNI3J91QA1_0_UARTWRAPPER.INFIFO.index_read_0_REP_LUT4_0 23 10 4 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_8_THRU_LUT4_0 22 11 5 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_7_THRU_LUT4_0 26 9 1 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_6_THRU_LUT4_0 23 10 5 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_5_THRU_LUT4_0 17 9 5 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_4_THRU_LUT4_0 23 10 6 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_3_THRU_LUT4_0 23 10 2 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_2_THRU_LUT4_0 24 11 2 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_1_THRU_LUT4_0 23 10 7 #SB_LUT4
set_location UARTWRAPPER.INFIFO.BRAM.data_o_7_THRU_LUT4_0 20 10 5 #SB_LUT4
set_location UARTWRAPPER.INFIFO.BRAM.data_o_6_THRU_LUT4_0 20 10 6 #SB_LUT4
set_location UARTWRAPPER.INFIFO.BRAM.data_o_5_THRU_LUT4_0 23 11 0 #SB_LUT4
set_location UARTWRAPPER.INFIFO.BRAM.data_o_4_THRU_LUT4_0 20 6 5 #SB_LUT4
set_location UARTWRAPPER.INFIFO.BRAM.data_o_3_THRU_LUT4_0 21 9 1 #SB_LUT4
set_location UARTWRAPPER.INFIFO.BRAM.data_o_2_THRU_LUT4_0 23 11 2 #SB_LUT4
set_location UARTWRAPPER.INFIFO.BRAM.data_o_1_THRU_LUT4_0 20 10 4 #SB_LUT4
set_location UARTWRAPPER.INFIFO.BRAM.data_o_0_THRU_LUT4_0 20 10 3 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_9_RV32I_CONTROL.instruction_9_REP_LUT4_0 20 20 5 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_9_RV32I_CONTROL.instruction_25_REP_LUT4_0 20 22 4 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_8_RV32I_CONTROL.instruction_8_REP_LUT4_0 21 24 1 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_8_RV32I_CONTROL.instruction_24_REP_LUT4_0 23 20 2 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_7_RV32I_CONTROL.instruction_7_REP_LUT4_0 17 18 5 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_7_RV32I_CONTROL.instruction_23_REP_LUT4_0 22 22 7 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_6_RV32I_CONTROL.instruction_22_REP_LUT4_0 23 20 4 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_5_RV32I_CONTROL.instruction_21_REP_LUT4_0 23 15 3 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_4_RV32I_CONTROL.instruction_20_REP_LUT4_0 23 20 0 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_3_RV32I_CONTROL.instruction_19_REP_LUT4_0 22 22 5 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_2_RV32I_CONTROL.instruction_18_REP_LUT4_0 22 22 4 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_15_RV32I_CONTROL.instruction_31_REP_LUT4_0 20 24 6 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_15_RV32I_CONTROL.instruction_15_REP_LUT4_0 17 18 6 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_14_RV32I_CONTROL.instruction_30_REP_LUT4_0 20 24 4 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_14_RV32I_CONTROL.instruction_14_REP_LUT4_0 21 24 2 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_13_RV32I_CONTROL.instruction_29_REP_LUT4_0 20 24 2 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_13_RV32I_CONTROL.instruction_13_REP_LUT4_0 21 24 6 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_12_RV32I_CONTROL.instruction_28_REP_LUT4_0 20 24 0 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_12_RV32I_CONTROL.instruction_12_REP_LUT4_0 21 24 7 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_11_RV32I_CONTROL.instruction_27_REP_LUT4_0 22 22 2 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_11_RV32I_CONTROL.instruction_11_REP_LUT4_0 22 20 7 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_10_RV32I_CONTROL.instruction_26_REP_LUT4_0 22 22 0 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_10_RV32I_CONTROL.instruction_10_REP_LUT4_0 21 24 0 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_1_RV32I_CONTROL.instruction_17_REP_LUT4_0 20 22 6 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i_0_RV32I_CONTROL.instruction_16_REP_LUT4_0 20 22 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_10_THRU_LUT4_0 24 22 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_9_THRU_LUT4_0 21 20 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_8_THRU_LUT4_0 23 23 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_7_THRU_LUT4_0 23 23 6 #SB_LUT4
set_location RV32I_CONTROL.uepc_6_THRU_LUT4_0 23 23 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_5_THRU_LUT4_0 23 23 4 #SB_LUT4
set_location RV32I_CONTROL.uepc_4_THRU_LUT4_0 23 23 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_3_THRU_LUT4_0 24 22 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_11_THRU_LUT4_0 23 23 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_12_THRU_LUT4_0 15 23 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_31_THRU_LUT4_0 20 29 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_30_THRU_LUT4_0 22 25 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_29_THRU_LUT4_0 16 25 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_28_THRU_LUT4_0 16 25 4 #SB_LUT4
set_location RV32I_CONTROL.uepc_27_THRU_LUT4_0 23 27 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_26_THRU_LUT4_0 23 23 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_25_THRU_LUT4_0 23 23 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_24_THRU_LUT4_0 22 18 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_23_THRU_LUT4_0 22 18 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_22_THRU_LUT4_0 22 25 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_21_THRU_LUT4_0 27 23 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_20_THRU_LUT4_0 27 23 6 #SB_LUT4
set_location RV32I_CONTROL.uepc_19_THRU_LUT4_0 27 23 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_18_THRU_LUT4_0 27 23 4 #SB_LUT4
set_location RV32I_CONTROL.uepc_17_THRU_LUT4_0 27 23 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_16_THRU_LUT4_0 15 23 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_15_THRU_LUT4_0 24 22 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_14_THRU_LUT4_0 21 20 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_13_THRU_LUT4_0 24 22 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_THRU_LUT4_0 27 23 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_0_THRU_LUT4_0 27 23 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_6_TIMER.treg_2__0_REP_LUT4_0 16 13 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_6_TIMER.treg_1__0_REP_LUT4_0 20 14 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_6_TIMER.treg_0__1_0_REP_LUT4_0 17 15 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_6_FLASH.page_0_REP_LUT4_0 19 11 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_6_FLASH.bramDataInBus_0_REP_LUT4_0 18 12 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_5_TIMER.treg_2__1_REP_LUT4_0 16 13 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_5_TIMER.treg_1__1_REP_LUT4_0 20 14 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_5_TIMER.treg_0__treg_0__ram0__1_REP_LUT4_0 17 15 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_5_FLASH.page_1_REP_LUT4_0 19 12 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_5_FLASH.bramDataInBus_1_REP_LUT4_0 18 12 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_4_TIMER.treg_2__5_REP_LUT4_0 16 13 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_4_TIMER.treg_1__5_REP_LUT4_0 19 14 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_4_TIMER.treg_0__treg_0__ram0__5_REP_LUT4_0 17 15 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_4_FLASH.page_5_REP_LUT4_0 19 11 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_4_FLASH.bramDataInBus_5_REP_LUT4_0 15 10 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_3_TIMER.treg_2__6_REP_LUT4_0 16 13 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_3_TIMER.treg_1__6_REP_LUT4_0 20 14 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_3_TIMER.treg_0__treg_0__ram0__6_REP_LUT4_0 15 15 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_3_FLASH.page_6_REP_LUT4_0 19 11 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_3_FLASH.bramDataInBus_6_REP_LUT4_0 15 10 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_2_TIMER.treg_2__7_REP_LUT4_0 16 13 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_2_TIMER.treg_1__7_REP_LUT4_0 20 14 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_2_TIMER.treg_0__treg_0__ram0__7_REP_LUT4_0 15 14 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_2_FLASH.page_7_REP_LUT4_0 19 11 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_2_FLASH.bramDataInBus_7_REP_LUT4_0 17 10 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_1_TIMER.treg_2__2_REP_LUT4_0 17 14 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_1_TIMER.treg_1__2_REP_LUT4_0 20 14 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_1_TIMER.treg_0__treg_0__ram0__2_REP_LUT4_0 17 15 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_1_FLASH.page_2_REP_LUT4_0 19 11 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_1_FLASH.bramDataInBus_2_REP_LUT4_0 16 12 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_0_TIMER.treg_2__3_REP_LUT4_0 18 14 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_0_TIMER.treg_1__3_REP_LUT4_0 20 14 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_0_TIMER.treg_0__treg_0__ram0__3_REP_LUT4_0 17 15 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_0_FLASH.page_3_REP_LUT4_0 19 11 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_0_FLASH.bramDataInBus_3_REP_LUT4_0 17 10 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_TIMER.treg_2__4_REP_LUT4_0 18 14 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_TIMER.treg_1__4_REP_LUT4_0 19 14 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_TIMER.treg_0__treg_0__ram0__4_REP_LUT4_0 16 14 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_FLASH.page_4_REP_LUT4_0 19 11 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_FLASH.bramDataInBus_4_REP_LUT4_0 16 12 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_6_TIMER.treg_1__15_REP_LUT4_0 18 13 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_6_TIMER.treg_0__treg_0__ram2__15_REP_LUT4_0 18 14 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_6_TIMER.treg_0__treg_0__ram0__15_REP_LUT4_0 14 14 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_6_FLASH.page_15_REP_LUT4_0 18 11 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_6_FLASH.bramDataInBus_15_REP_LUT4_0 17 11 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_5_TIMER.treg_1__14_REP_LUT4_0 18 13 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_5_TIMER.treg_0__treg_0__ram2__14_REP_LUT4_0 18 14 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_5_TIMER.treg_0__treg_0__ram0__14_REP_LUT4_0 17 15 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_5_FLASH.page_14_REP_LUT4_0 18 11 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_5_FLASH.bramDataInBus_14_REP_LUT4_0 17 11 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_4_TIMER.treg_1__13_REP_LUT4_0 19 14 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_4_TIMER.treg_0__treg_0__ram2__13_REP_LUT4_0 18 14 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_4_TIMER.treg_0__treg_0__ram0__13_REP_LUT4_0 17 13 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_4_FLASH.page_13_REP_LUT4_0 18 11 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_4_FLASH.bramDataInBus_13_REP_LUT4_0 14 12 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_3_TIMER.treg_1__12_REP_LUT4_0 19 14 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_3_TIMER.treg_0__treg_0__ram2__12_REP_LUT4_0 18 14 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_3_TIMER.treg_0__treg_0__ram0__12_REP_LUT4_0 17 15 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_3_FLASH.page_12_REP_LUT4_0 18 11 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_3_FLASH.bramDataInBus_12_REP_LUT4_0 14 12 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_2_TIMER.treg_1__11_REP_LUT4_0 18 13 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_2_TIMER.treg_0__treg_0__ram2__11_REP_LUT4_0 18 14 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_2_TIMER.treg_0__treg_0__ram0__11_REP_LUT4_0 15 17 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_2_FLASH.page_11_REP_LUT4_0 18 11 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_2_FLASH.bramDataInBus_11_REP_LUT4_0 16 11 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_1_TIMER.treg_1__10_REP_LUT4_0 18 13 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_1_TIMER.treg_0__treg_0__ram2__10_REP_LUT4_0 17 14 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_1_TIMER.treg_0__treg_0__ram0__10_REP_LUT4_0 14 14 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_1_FLASH.page_10_REP_LUT4_0 18 11 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_1_FLASH.bramDataInBus_10_REP_LUT4_0 16 11 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_0_TIMER.treg_1__9_REP_LUT4_0 18 13 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_0_TIMER.treg_0__treg_0__ram2__9_REP_LUT4_0 18 14 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_0_TIMER.treg_0__treg_0__ram0__9_REP_LUT4_0 15 13 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_0_FLASH.page_9_REP_LUT4_0 18 11 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_0_FLASH.bramDataInBus_9_REP_LUT4_0 17 12 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_TIMER.treg_1__8_REP_LUT4_0 19 14 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_TIMER.treg_0__treg_0__ram2__8_REP_LUT4_0 17 14 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_TIMER.treg_0__treg_0__ram0__8_REP_LUT4_0 17 13 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_FLASH.page_8_REP_LUT4_0 18 11 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_FLASH.bramDataInBus_8_REP_LUT4_0 17 12 4 #SB_LUT4
set_location GPU.resetDelay_esr_20_THRU_LUT4_0 27 18 0 #SB_LUT4
set_location GPU.SPI.dout_7_THRU_LUT4_0 6 9 3 #SB_LUT4
set_location GPU.SPI.dout_6_THRU_LUT4_0 6 14 6 #SB_LUT4
set_location GPU.SPI.dout_5_THRU_LUT4_0 6 9 2 #SB_LUT4
set_location GPU.SPI.dout_4_THRU_LUT4_0 6 14 4 #SB_LUT4
set_location GPU.SPI.dout_3_THRU_LUT4_0 6 9 1 #SB_LUT4
set_location GPU.SPI.dout_2_THRU_LUT4_0 6 14 5 #SB_LUT4
set_location GPU.SPI.dout_1_THRU_LUT4_0 6 9 0 #SB_LUT4
set_location GPU.SPI.dout_0_THRU_LUT4_0 6 14 3 #SB_LUT4
set_location GPU.DC_THRU_LUT4_0 6 8 7 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_9_THRU_LUT4_0 13 4 1 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_8_THRU_LUT4_0 13 5 1 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_7_THRU_LUT4_0 12 5 2 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_6_THRU_LUT4_0 14 5 3 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_5_THRU_LUT4_0 12 6 2 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_4_THRU_LUT4_0 14 6 2 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_3_THRU_LUT4_0 15 6 6 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_2_THRU_LUT4_0 16 7 3 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_1_THRU_LUT4_0 13 3 2 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_RNIUFLM6_0_GPU.ACCEL.sprChrRaddr_0_REP_LUT4_0 14 6 1 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_7_THRU_LUT4_0 11 1 6 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_6_THRU_LUT4_0 11 1 5 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_RNIR0EQ4_0_GPU.ACCEL.reqRaddr_0_REP_LUT4_0 10 2 2 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_5_THRU_LUT4_0 11 1 4 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_4_THRU_LUT4_0 11 1 3 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_3_THRU_LUT4_0 11 1 2 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_2_THRU_LUT4_0 11 1 1 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_1_THRU_LUT4_0 11 1 0 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_8_THRU_LUT4_0 11 3 2 #SB_LUT4
set_location GPU.ACCEL.instr1_9_THRU_LUT4_0 10 5 7 #SB_LUT4
set_location GPU.ACCEL.instr1_8_THRU_LUT4_0 10 4 7 #SB_LUT4
set_location GPU.ACCEL.instr1_7_THRU_LUT4_0 9 4 1 #SB_LUT4
set_location GPU.ACCEL.instr1_6_THRU_LUT4_0 10 5 6 #SB_LUT4
set_location GPU.ACCEL.instr1_5_THRU_LUT4_0 10 5 3 #SB_LUT4
set_location GPU.ACCEL.instr1_4_THRU_LUT4_0 9 4 0 #SB_LUT4
set_location GPU.ACCEL.instr1_3_THRU_LUT4_0 10 5 5 #SB_LUT4
set_location GPU.ACCEL.instr1_2_THRU_LUT4_0 10 5 4 #SB_LUT4
set_location GPU.ACCEL.instr1_15_THRU_LUT4_0 11 4 6 #SB_LUT4
set_location GPU.ACCEL.instr1_14_THRU_LUT4_0 10 4 4 #SB_LUT4
set_location GPU.ACCEL.instr1_13_THRU_LUT4_0 10 4 3 #SB_LUT4
set_location GPU.ACCEL.instr1_12_THRU_LUT4_0 10 4 0 #SB_LUT4
set_location GPU.ACCEL.instr1_11_THRU_LUT4_0 9 4 2 #SB_LUT4
set_location GPU.ACCEL.instr1_10_THRU_LUT4_0 9 4 3 #SB_LUT4
set_location GPU.ACCEL.instr1_1_THRU_LUT4_0 11 4 4 #SB_LUT4
set_location GPU.ACCEL.instr1_0_THRU_LUT4_0 10 5 0 #SB_LUT4
set_location GPU.ACCEL.bramDataWrite2_e_0_THRU_LUT4_0 12 11 1 #SB_LUT4
set_location GPU.ACCEL.accelDone_e_0_THRU_LUT4_0 23 17 1 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_9_THRU_LUT4_0 9 7 1 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_8_THRU_LUT4_0 10 7 2 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_7_THRU_LUT4_0 11 5 5 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_6_THRU_LUT4_0 9 7 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_5_THRU_LUT4_0 10 6 0 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_4_THRU_LUT4_0 9 7 2 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_3_THRU_LUT4_0 10 7 6 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_2_THRU_LUT4_0 11 5 3 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_15_THRU_LUT4_0 10 6 5 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_14_THRU_LUT4_0 20 10 1 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_13_THRU_LUT4_0 9 7 0 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_12_THRU_LUT4_0 10 7 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_11_THRU_LUT4_0 20 10 0 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_10_THRU_LUT4_0 10 6 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_1_THRU_LUT4_0 10 6 3 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.data_o_0_THRU_LUT4_0 11 5 4 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_9_THRU_LUT4_0 9 3 0 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_8_THRU_LUT4_0 10 3 4 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_7_THRU_LUT4_0 10 3 2 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_6_THRU_LUT4_0 10 1 5 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_5_THRU_LUT4_0 9 2 5 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_4_THRU_LUT4_0 9 5 3 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_3_THRU_LUT4_0 9 2 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_2_THRU_LUT4_0 9 3 5 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_15_THRU_LUT4_0 9 3 4 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_14_THRU_LUT4_0 12 4 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_13_THRU_LUT4_0 9 3 2 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_12_THRU_LUT4_0 9 3 1 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_11_THRU_LUT4_0 9 3 6 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_10_THRU_LUT4_0 10 3 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_1_THRU_LUT4_0 12 3 4 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_0_THRU_LUT4_0 10 1 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_CHR.data_o_7_THRU_LUT4_0 10 6 6 #SB_LUT4
set_location GPU.ACCEL.BRAM_CHR.data_o_6_THRU_LUT4_0 20 10 2 #SB_LUT4
set_location GPU.ACCEL.BRAM_CHR.data_o_5_THRU_LUT4_0 10 7 5 #SB_LUT4
set_location GPU.ACCEL.BRAM_CHR.data_o_4_THRU_LUT4_0 10 7 4 #SB_LUT4
set_location GPU.ACCEL.BRAM_CHR.data_o_3_THRU_LUT4_0 10 7 3 #SB_LUT4
set_location GPU.ACCEL.BRAM_CHR.data_o_2_THRU_LUT4_0 9 7 4 #SB_LUT4
set_location GPU.ACCEL.BRAM_CHR.data_o_1_THRU_LUT4_0 10 7 1 #SB_LUT4
set_location GPU.ACCEL.BRAM_CHR.data_o_0_THRU_LUT4_0 10 13 2 #SB_LUT4
set_location FLASH.spi_clk_RNI1SL8_FLASH.spi_clk_REP_LUT4_0 15 4 4 #SB_LUT4
set_location FLASH.readStatus_2_THRU_LUT4_0 21 4 0 #SB_LUT4
set_location FLASH.bramDataIn_7_THRU_LUT4_0 22 8 1 #SB_LUT4
set_location FLASH.bramDataIn_6_THRU_LUT4_0 22 6 6 #SB_LUT4
set_location FLASH.bramDataIn_5_THRU_LUT4_0 20 7 5 #SB_LUT4
set_location FLASH.bramDataIn_4_THRU_LUT4_0 20 7 6 #SB_LUT4
set_location FLASH.bramDataIn_3_THRU_LUT4_0 20 7 3 #SB_LUT4
set_location FLASH.bramDataIn_2_THRU_LUT4_0 20 7 2 #SB_LUT4
set_location FLASH.bramDataIn_1_THRU_LUT4_0 20 7 1 #SB_LUT4
set_location FLASH.bramDataIn_0_THRU_LUT4_0 18 7 3 #SB_LUT4
set_location FLASH.SPI.shift_o_7_THRU_LUT4_0 19 6 7 #SB_LUT4
set_location FLASH.SPI.shift_o_6_THRU_LUT4_0 19 6 6 #SB_LUT4
set_location FLASH.SPI.shift_o_5_THRU_LUT4_0 19 6 5 #SB_LUT4
set_location FLASH.SPI.shift_o_4_THRU_LUT4_0 19 6 4 #SB_LUT4
set_location FLASH.SPI.shift_o_3_THRU_LUT4_0 19 6 3 #SB_LUT4
set_location FLASH.SPI.shift_o_2_THRU_LUT4_0 19 6 2 #SB_LUT4
set_location FLASH.SPI.shift_o_1_THRU_LUT4_0 19 6 1 #SB_LUT4
set_location FLASH.SPI.shift_o_0_THRU_LUT4_0 19 6 0 #SB_LUT4
set_location FLASH.SPI.data_o_7_THRU_LUT4_0 20 3 7 #SB_LUT4
set_location FLASH.SPI.data_o_6_THRU_LUT4_0 20 3 6 #SB_LUT4
set_location FLASH.SPI.data_o_5_THRU_LUT4_0 20 3 5 #SB_LUT4
set_location FLASH.SPI.data_o_4_THRU_LUT4_0 20 3 4 #SB_LUT4
set_location FLASH.SPI.data_o_3_THRU_LUT4_0 20 3 3 #SB_LUT4
set_location FLASH.SPI.data_o_2_THRU_LUT4_0 20 3 2 #SB_LUT4
set_location FLASH.SPI.data_o_1_THRU_LUT4_0 20 3 1 #SB_LUT4
set_location FLASH.SPI.data_o_0_THRU_LUT4_0 20 3 0 #SB_LUT4
set_location FLASH.CRC.shift_esr_9_THRU_LUT4_0 22 3 5 #SB_LUT4
set_location FLASH.CRC.shift_esr_6_THRU_LUT4_0 22 3 3 #SB_LUT4
set_location FLASH.CRC.shift_esr_31_THRU_LUT4_0 22 4 7 #SB_LUT4
set_location FLASH.CRC.shift_esr_30_THRU_LUT4_0 22 4 6 #SB_LUT4
set_location FLASH.CRC.shift_esr_3_THRU_LUT4_0 22 3 1 #SB_LUT4
set_location FLASH.CRC.shift_esr_29_THRU_LUT4_0 22 4 5 #SB_LUT4
set_location FLASH.CRC.shift_esr_28_THRU_LUT4_0 22 4 3 #SB_LUT4
set_location FLASH.CRC.shift_esr_27_THRU_LUT4_0 22 4 2 #SB_LUT4
set_location FLASH.CRC.shift_esr_25_THRU_LUT4_0 22 4 1 #SB_LUT4
set_location FLASH.CRC.shift_esr_24_THRU_LUT4_0 23 4 7 #SB_LUT4
set_location FLASH.CRC.shift_esr_21_THRU_LUT4_0 23 4 6 #SB_LUT4
set_location FLASH.CRC.shift_esr_20_THRU_LUT4_0 23 4 4 #SB_LUT4
set_location FLASH.CRC.shift_esr_19_THRU_LUT4_0 23 4 3 #SB_LUT4
set_location FLASH.CRC.shift_esr_18_THRU_LUT4_0 23 4 2 #SB_LUT4
set_location FLASH.CRC.shift_esr_17_THRU_LUT4_0 23 4 1 #SB_LUT4
set_location FLASH.CRC.shift_esr_15_THRU_LUT4_0 24 2 1 #SB_LUT4
set_location FLASH.CRC.shift_esr_14_THRU_LUT4_0 24 2 0 #SB_LUT4
set_location FLASH.CRC.shift_esr_13_THRU_LUT4_0 22 3 7 #SB_LUT4
set_location FLASH.CRC.input_reg_e_0_THRU_LUT4_0 23 2 0 #SB_LUT4
set_location d_m5_ns_sn 17 20 1 #SB_LUT4
set_location UARTWRAPPER.sendState_RNO 24 9 6 #SB_LUT4
set_location UARTWRAPPER.sendState 24 9 6 #SB_DFF
set_location UARTWRAPPER.sendRead_RNO 24 9 5 #SB_LUT4
set_location UARTWRAPPER.sendRead 24 9 5 #SB_DFF
set_location UARTWRAPPER.UART.un4_tx_acc_1_cry_7_c 27 9 6 #SB_CARRY
set_location UARTWRAPPER.UART.un4_tx_acc_1_cry_6_c 27 9 5 #SB_CARRY
set_location UARTWRAPPER.UART.un4_tx_acc_1_cry_5_c 27 9 4 #SB_CARRY
set_location UARTWRAPPER.UART.un4_tx_acc_1_cry_4_c 27 9 3 #SB_CARRY
set_location UARTWRAPPER.UART.un4_tx_acc_1_cry_3_c 27 9 2 #SB_CARRY
set_location UARTWRAPPER.UART.un4_tx_acc_1_cry_2_c 27 9 1 #SB_CARRY
set_location UARTWRAPPER.UART.un4_tx_acc_1_cry_1_c 27 9 0 #SB_CARRY
set_location UARTWRAPPER.UART.un4_rx_acc_1_cry_7_c 27 7 6 #SB_CARRY
set_location UARTWRAPPER.UART.un4_rx_acc_1_cry_6_c 27 7 5 #SB_CARRY
set_location UARTWRAPPER.UART.un4_rx_acc_1_cry_5_c 27 7 4 #SB_CARRY
set_location UARTWRAPPER.UART.un4_rx_acc_1_cry_4_c 27 7 3 #SB_CARRY
set_location UARTWRAPPER.UART.un4_rx_acc_1_cry_3_c 27 7 2 #SB_CARRY
set_location UARTWRAPPER.UART.un4_rx_acc_1_cry_2_c 27 7 1 #SB_CARRY
set_location UARTWRAPPER.UART.un4_rx_acc_1_cry_1_c 27 7 0 #SB_CARRY
set_location UARTWRAPPER.UART.un3_TX_cry_3_c_inv 21 1 1 #SB_LUT4
set_location UARTWRAPPER.UART.un3_TX_cry_3_c 21 1 1 #SB_CARRY
set_location UARTWRAPPER.UART.un3_TX_cry_2_c_inv 21 4 1 #SB_LUT4
set_location UARTWRAPPER.UART.un3_TX_cry_2_c 21 1 0 #SB_CARRY
set_location UARTWRAPPER.UART.tx_tick_sbtinv 21 8 7 #SB_LUT4
set_location UARTWRAPPER.UART.tx_tick_ne_RNITHCD1 21 8 4 #SB_LUT4
set_location UARTWRAPPER.UART.tx_tick_ne 23 9 0 #SB_DFFNE
set_location UARTWRAPPER.UART.tx_acc_RNO[8] 27 9 7 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc_RNO[7] 27 9 6 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc_RNO[6] 27 9 5 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc_RNO[5] 27 9 4 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc_RNO[4] 27 9 3 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc_RNO[3] 27 9 2 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc_RNO[2] 27 9 1 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc_RNO[1] 28 10 0 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc_RNO[0] 28 10 1 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc_RNINJCS[8] 27 8 5 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc_RNIDJR51[1] 27 10 1 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc_RNIB16L2[4] 27 10 2 #SB_LUT4
set_location UARTWRAPPER.UART.tx_acc[8] 27 9 7 #SB_DFFNSR
set_location UARTWRAPPER.UART.tx_acc[7] 27 9 6 #SB_DFFNSR
set_location UARTWRAPPER.UART.tx_acc[6] 27 9 5 #SB_DFFNSR
set_location UARTWRAPPER.UART.tx_acc[5] 27 9 4 #SB_DFFNSR
set_location UARTWRAPPER.UART.tx_acc[4] 27 9 3 #SB_DFFNSR
set_location UARTWRAPPER.UART.tx_acc[3] 27 9 2 #SB_DFFNSR
set_location UARTWRAPPER.UART.tx_acc[2] 27 9 1 #SB_DFFNSR
set_location UARTWRAPPER.UART.tx_acc[1] 28 10 0 #SB_DFFNSR
set_location UARTWRAPPER.UART.tx_acc[0] 28 10 1 #SB_DFFNSR
set_location UARTWRAPPER.UART.rx_tick_sbtinv 28 9 2 #SB_LUT4
set_location UARTWRAPPER.UART.rx_tick_ne_RNI65ME 26 10 5 #SB_LUT4
set_location UARTWRAPPER.UART.rx_tick_ne 27 8 2 #SB_DFFNE
set_location UARTWRAPPER.UART.rx_acc_RNO[8] 27 7 7 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc_RNO[7] 27 7 6 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc_RNO[6] 27 7 5 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc_RNO[5] 27 7 4 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc_RNO[4] 27 7 3 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc_RNO[3] 27 7 2 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc_RNO[2] 27 7 1 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc_RNO[1] 28 9 0 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc_RNO[0] 28 9 1 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc_RNIPG952[4] 27 8 0 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc_RNIH33N[8] 27 8 1 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc_RNI5JPU[1] 27 8 3 #SB_LUT4
set_location UARTWRAPPER.UART.rx_acc[8] 27 7 7 #SB_DFFNSR
set_location UARTWRAPPER.UART.rx_acc[7] 27 7 6 #SB_DFFNSR
set_location UARTWRAPPER.UART.rx_acc[6] 27 7 5 #SB_DFFNSR
set_location UARTWRAPPER.UART.rx_acc[5] 27 7 4 #SB_DFFNSR
set_location UARTWRAPPER.UART.rx_acc[4] 27 7 3 #SB_DFFNSR
set_location UARTWRAPPER.UART.rx_acc[3] 27 7 2 #SB_DFFNSR
set_location UARTWRAPPER.UART.rx_acc[2] 27 7 1 #SB_DFFNSR
set_location UARTWRAPPER.UART.rx_acc[1] 28 9 0 #SB_DFFNSR
set_location UARTWRAPPER.UART.rx_acc[0] 28 9 1 #SB_DFFNSR
set_location UARTWRAPPER.UART.TXstate_RNO[3] 22 7 6 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate_RNO[2] 21 8 3 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate_RNO_1[1] 22 7 1 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate_RNO[1] 21 7 6 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate_RNO_0[3] 22 7 5 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate_RNO_0[2] 21 8 2 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate_RNO_0[1] 21 7 5 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate_RNO_0[0] 21 9 0 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate_RNO[0] 21 8 5 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate_RNIJ85Q[0] 18 8 3 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate_RNIIG5O[1] 21 8 1 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate_RNIEBPJ[0] 22 7 3 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate_RNI767J[0] 21 8 0 #SB_LUT4
set_location UARTWRAPPER.UART.TXstate[3] 22 7 6 #SB_DFFN
set_location UARTWRAPPER.UART.TXstate[2] 21 8 3 #SB_DFFN
set_location UARTWRAPPER.UART.TXstate[1] 21 7 6 #SB_DFFN
set_location UARTWRAPPER.UART.TXstate[0] 21 8 5 #SB_DFFN
set_location UARTWRAPPER.UART.TXshift_RNO[7] 21 10 7 #SB_LUT4
set_location UARTWRAPPER.UART.TXshift_RNO[6] 21 10 6 #SB_LUT4
set_location UARTWRAPPER.UART.TXshift_RNO[5] 21 10 5 #SB_LUT4
set_location UARTWRAPPER.UART.TXshift_RNO[4] 21 10 4 #SB_LUT4
set_location UARTWRAPPER.UART.TXshift_RNO[3] 21 10 3 #SB_LUT4
set_location UARTWRAPPER.UART.TXshift_RNO[2] 21 10 2 #SB_LUT4
set_location UARTWRAPPER.UART.TXshift_RNO[1] 21 10 1 #SB_LUT4
set_location UARTWRAPPER.UART.TXshift_RNO[0] 21 10 0 #SB_LUT4
set_location UARTWRAPPER.UART.TXshift_RNIBN6L[0] 21 1 2 #SB_LUT4
set_location UARTWRAPPER.UART.TXshift[7] 21 10 7 #SB_DFFNE
set_location UARTWRAPPER.UART.TXshift[6] 21 10 6 #SB_DFFNE
set_location UARTWRAPPER.UART.TXshift[5] 21 10 5 #SB_DFFNE
set_location UARTWRAPPER.UART.TXshift[4] 21 10 4 #SB_DFFNE
set_location UARTWRAPPER.UART.TXshift[3] 21 10 3 #SB_DFFNE
set_location UARTWRAPPER.UART.TXshift[2] 21 10 2 #SB_DFFNE
set_location UARTWRAPPER.UART.TXshift[1] 21 10 1 #SB_DFFNE
set_location UARTWRAPPER.UART.TXshift[0] 21 10 0 #SB_DFFNE
set_location UARTWRAPPER.UART.RXstate_RNO[3] 26 8 0 #SB_LUT4
set_location UARTWRAPPER.UART.RXstate_RNO[2] 26 8 1 #SB_LUT4
set_location UARTWRAPPER.UART.RXstate_RNO[1] 26 8 5 #SB_LUT4
set_location UARTWRAPPER.UART.RXstate_RNO_0[3] 26 10 1 #SB_LUT4
set_location UARTWRAPPER.UART.RXstate_RNO_0[0] 26 10 6 #SB_LUT4
set_location UARTWRAPPER.UART.RXstate_RNO[0] 26 8 6 #SB_LUT4
set_location UARTWRAPPER.UART.RXstate_RNI63NA1[0] 26 8 4 #SB_LUT4
set_location UARTWRAPPER.UART.RXstate_RNI32ME[0] 26 8 2 #SB_LUT4
set_location UARTWRAPPER.UART.RXstate[3] 26 8 0 #SB_DFFN
set_location UARTWRAPPER.UART.RXstate[2] 26 8 1 #SB_DFFN
set_location UARTWRAPPER.UART.RXstate[1] 26 8 5 #SB_DFFN
set_location UARTWRAPPER.UART.RXstate[0] 26 8 6 #SB_DFFN
set_location UARTWRAPPER.UART.RXready_o_RNO 26 8 3 #SB_LUT4
set_location UARTWRAPPER.UART.RXready_o 26 8 3 #SB_DFFN
set_location UARTWRAPPER.UART.RXbuffer_o[7] 26 13 7 #SB_DFFNE
set_location UARTWRAPPER.UART.RXbuffer_o[6] 26 13 6 #SB_DFFNE
set_location UARTWRAPPER.UART.RXbuffer_o[5] 26 13 5 #SB_DFFNE
set_location UARTWRAPPER.UART.RXbuffer_o[4] 26 13 4 #SB_DFFNE
set_location UARTWRAPPER.UART.RXbuffer_o[3] 26 13 3 #SB_DFFNE
set_location UARTWRAPPER.UART.RXbuffer_o[2] 26 13 2 #SB_DFFNE
set_location UARTWRAPPER.UART.RXbuffer_o[1] 26 13 1 #SB_DFFNE
set_location UARTWRAPPER.UART.RXbuffer_o[0] 26 13 0 #SB_DFFNE
set_location UARTWRAPPER.TXstart 19 9 1 #SB_DFF
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv_RNIUP7K[8] 24 13 0 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv_RNIRL6K[7] 24 12 7 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv_RNIOH5K[6] 24 12 6 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv_RNILD4K[5] 24 12 5 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv_RNII93K[4] 24 12 4 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv_RNIF52K[3] 24 12 3 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv_RNIC11K[2] 24 12 2 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv_RNI9TVJ[1] 24 12 1 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv[8] 24 13 3 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv[7] 24 11 4 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv[6] 26 10 4 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv[5] 21 12 7 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv[4] 24 13 6 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv[3] 21 12 5 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv[2] 26 7 2 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_sbtinv[1] 27 11 0 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_RNIR5DIAA1[4] 24 9 1 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_RNIOR6C1[8] 24 11 1 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_RNIOR6C1[4] 27 11 2 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_RNIGJ6C1[2] 27 11 4 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_RNIFK9A6[4] 27 10 7 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_RNI3Q9O[1] 27 12 3 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e_RNI047C1[6] 26 10 2 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_e[8] 23 13 6 #SB_DFFE
set_location UARTWRAPPER.OUTFIFO.index_write_e[7] 23 13 5 #SB_DFFE
set_location UARTWRAPPER.OUTFIFO.index_write_e[6] 23 13 4 #SB_DFFE
set_location UARTWRAPPER.OUTFIFO.index_write_e[5] 23 13 3 #SB_DFFE
set_location UARTWRAPPER.OUTFIFO.index_write_e[4] 23 13 2 #SB_DFFE
set_location UARTWRAPPER.OUTFIFO.index_write_e[3] 23 13 1 #SB_DFFE
set_location UARTWRAPPER.OUTFIFO.index_write_e[2] 23 13 0 #SB_DFFE
set_location UARTWRAPPER.OUTFIFO.index_write_e[1] 27 12 4 #SB_DFFE
set_location UARTWRAPPER.OUTFIFO.index_write_RNO[0] 27 10 4 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_7_c_RNIN3MB 23 12 7 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_7_c 23 12 6 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_6_c_RNIL0LB 23 12 6 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_6_c 23 12 5 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_5_c_RNIJTJB 23 12 5 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_5_c 23 12 4 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_4_c_RNIHQIB 23 12 4 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_4_c 23 12 3 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_3_c_RNIFNHB 23 12 3 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_3_c 23 12 2 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_2_c_RNIDKGB 23 12 2 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_2_c 23 12 1 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_1_c_RNIBHFB 23 12 1 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_write_1_cry_1_c 23 12 0 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_write[0] 27 10 4 #SB_DFF
set_location UARTWRAPPER.OUTFIFO.index_read_RNIVOK52[0] 27 11 5 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_RNITB3N[2] 26 12 5 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_RNIQ5D5LA1[1] 24 9 2 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_RNIOGM52[8] 27 12 0 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_RNILSGE1[6] 26 10 0 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_RNIGOJB[0] 24 13 2 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_RNIFO3E7[1] 27 12 1 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_RNIFLIG1[3] 27 12 6 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_RNIAU0HLA1[0] 26 11 0 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_RNI9CCE1[4] 26 12 2 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_RNI0LJB3[1] 27 12 7 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read[8] 26 12 7 #SB_DFF
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_7_c_RNIR2JM 26 12 0 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_7_c 26 11 7 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_6_c_RNIPVHM 26 11 7 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_6_c 26 11 6 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_5_c_RNINSGM 26 11 6 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_5_c 26 11 5 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_4_c_RNILPFM 26 11 5 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_4_c 26 11 4 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_3_c_RNIJMEM 26 11 4 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_3_c 26 11 3 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_2_c_RNIHJDM 26 11 3 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_2_c 26 11 2 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_1_c_RNIFGCM 26 11 2 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_1_c 26 11 1 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_0_c_RNIDDBM 26 11 1 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.index_read_7_cry_0_c 26 11 0 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.index_read[7] 26 10 3 #SB_DFF
set_location UARTWRAPPER.OUTFIFO.index_read[6] 26 12 4 #SB_DFF
set_location UARTWRAPPER.OUTFIFO.index_read[5] 24 11 3 #SB_DFF
set_location UARTWRAPPER.OUTFIFO.index_read[4] 27 11 1 #SB_DFF
set_location UARTWRAPPER.OUTFIFO.index_read[3] 27 11 7 #SB_DFF
set_location UARTWRAPPER.OUTFIFO.index_read[2] 26 10 7 #SB_DFF
set_location UARTWRAPPER.OUTFIFO.index_read[1] 26 12 6 #SB_DFF
set_location UARTWRAPPER.OUTFIFO.index_read[0] 24 11 6 #SB_DFF
set_location UARTWRAPPER.OUTFIFO.full_o.full_o_cry_8_c 24 13 0 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.full_o.full_o_cry_7_c 24 12 7 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.full_o.full_o_cry_6_c 24 12 6 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.full_o.full_o_cry_5_c 24 12 5 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.full_o.full_o_cry_4_c 24 12 4 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.full_o.full_o_cry_3_c 24 12 3 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.full_o.full_o_cry_2_c 24 12 2 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.full_o.full_o_cry_1_c 24 12 1 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.full_o.full_o_cry_0_c_inv 24 12 0 #SB_LUT4
set_location UARTWRAPPER.OUTFIFO.full_o.full_o_cry_0_c 24 12 0 #SB_CARRY
set_location UARTWRAPPER.OUTFIFO.BRAM.memory_memory_0_0 25 13 0 #SB_RAM40_4K
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o[7] 24 16 2 #SB_DFFN
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o[6] 22 14 5 #SB_DFFN
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o[5] 23 14 3 #SB_DFFN
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o[4] 23 11 7 #SB_DFFN
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o[3] 23 14 4 #SB_DFFN
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o[2] 22 13 7 #SB_DFFN
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o[1] 23 14 2 #SB_DFFN
set_location UARTWRAPPER.OUTFIFO.BRAM.data_o[0] 22 14 6 #SB_DFFN
set_location UARTWRAPPER.INFIFO.index_write_sbtinv_RNIRBB91[8] 22 11 0 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv_RNIO7A91[7] 22 10 7 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv_RNIL3991[6] 22 10 6 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv_RNIIV791[5] 22 10 5 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv_RNIFR691[4] 22 10 4 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv_RNICN591[3] 22 10 3 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv_RNI9J491[2] 22 10 2 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv_RNI6F391[1] 22 10 1 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv[8] 24 11 7 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv[7] 27 10 0 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv[6] 16 7 6 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv[5] 22 11 3 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv[4] 23 10 3 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv[3] 23 10 1 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv[2] 22 7 2 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_sbtinv[1] 23 8 5 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_RNISLVL1[6] 26 8 7 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_RNIKDVL1[8] 23 8 6 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_RNIKDVL1[4] 23 10 0 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_RNIC5VL1[2] 23 8 3 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e_RNI12SB[1] 23 8 1 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_e[8] 24 8 6 #SB_DFFE
set_location UARTWRAPPER.INFIFO.index_write_e[7] 24 8 5 #SB_DFFE
set_location UARTWRAPPER.INFIFO.index_write_e[6] 24 8 4 #SB_DFFE
set_location UARTWRAPPER.INFIFO.index_write_e[5] 24 8 3 #SB_DFFE
set_location UARTWRAPPER.INFIFO.index_write_e[4] 24 8 2 #SB_DFFE
set_location UARTWRAPPER.INFIFO.index_write_e[3] 24 8 1 #SB_DFFE
set_location UARTWRAPPER.INFIFO.index_write_e[2] 24 8 0 #SB_DFFE
set_location UARTWRAPPER.INFIFO.index_write_e[1] 23 8 0 #SB_DFFE
set_location UARTWRAPPER.INFIFO.index_write_RNO[0] 21 12 3 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_RNIT6V77[0] 23 8 7 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_RNIPL062[0] 23 8 4 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_1_cry_7_c_RNIL46L 24 7 7 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_1_cry_7_c 24 7 6 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_write_1_cry_6_c_RNIJ15L 24 7 6 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_1_cry_6_c 24 7 5 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_write_1_cry_5_c_RNIHU3L 24 7 5 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_1_cry_5_c 24 7 4 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_write_1_cry_4_c_RNIFR2L 24 7 4 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_1_cry_4_c 24 7 3 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_write_1_cry_3_c_RNIDO1L 24 7 3 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_1_cry_3_c 24 7 2 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_write_1_cry_2_c_RNIBL0L 24 7 2 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_1_cry_2_c 24 7 1 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_write_1_cry_1_c_RNI9IVK 24 7 1 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_write_1_cry_1_c 24 7 0 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_write[0] 21 12 3 #SB_DFF
set_location UARTWRAPPER.INFIFO.index_read_RNIK4NHPA1[1] 24 9 4 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_RNIJB6C9[1] 23 7 5 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_RNIFL2E3[8] 23 7 4 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_RNIFEIF[0] 22 11 2 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_RNIFAE92[6] 23 7 1 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_RNIBK002[1] 23 8 2 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_RNIANKK1[3] 23 7 0 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_RNI3Q992[4] 23 7 3 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_RNI3J91QA1[0] 24 10 0 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read[8] 22 11 5 #SB_DFF
set_location UARTWRAPPER.INFIFO.index_read_7_cry_7_c_RNIP7LF 24 11 0 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_7_cry_7_c 24 10 7 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_read_7_cry_6_c_RNIN4KF 24 10 7 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_7_cry_6_c 24 10 6 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_read_7_cry_5_c_RNIL1JF 24 10 6 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_7_cry_5_c 24 10 5 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_read_7_cry_4_c_RNIJUHV 24 10 5 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_7_cry_4_c 24 10 4 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_read_7_cry_3_c_RNIHRGV 24 10 4 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_7_cry_3_c 24 10 3 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_read_7_cry_2_c_RNIFOFV 24 10 3 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_7_cry_2_c 24 10 2 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_read_7_cry_1_c_RNIDLEV 24 10 2 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_7_cry_1_c 24 10 1 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_read_7_cry_0_c_RNIBIDV 24 10 1 #SB_LUT4
set_location UARTWRAPPER.INFIFO.index_read_7_cry_0_c 24 10 0 #SB_CARRY
set_location UARTWRAPPER.INFIFO.index_read[7] 26 9 1 #SB_DFF
set_location UARTWRAPPER.INFIFO.index_read[6] 23 10 5 #SB_DFF
set_location UARTWRAPPER.INFIFO.index_read[5] 17 9 5 #SB_DFF
set_location UARTWRAPPER.INFIFO.index_read[4] 23 10 6 #SB_DFF
set_location UARTWRAPPER.INFIFO.index_read[3] 23 10 2 #SB_DFF
set_location UARTWRAPPER.INFIFO.index_read[2] 24 11 2 #SB_DFF
set_location UARTWRAPPER.INFIFO.index_read[1] 23 10 7 #SB_DFF
set_location UARTWRAPPER.INFIFO.index_read[0] 23 10 4 #SB_DFF
set_location UARTWRAPPER.INFIFO.full_o.full_o_cry_8_c 22 11 0 #SB_CARRY
set_location UARTWRAPPER.INFIFO.full_o.full_o_cry_7_c 22 10 7 #SB_CARRY
set_location UARTWRAPPER.INFIFO.full_o.full_o_cry_6_c 22 10 6 #SB_CARRY
set_location UARTWRAPPER.INFIFO.full_o.full_o_cry_5_c 22 10 5 #SB_CARRY
set_location UARTWRAPPER.INFIFO.full_o.full_o_cry_4_c 22 10 4 #SB_CARRY
set_location UARTWRAPPER.INFIFO.full_o.full_o_cry_3_c 22 10 3 #SB_CARRY
set_location UARTWRAPPER.INFIFO.full_o.full_o_cry_2_c 22 10 2 #SB_CARRY
set_location UARTWRAPPER.INFIFO.full_o.full_o_cry_1_c 22 10 1 #SB_CARRY
set_location UARTWRAPPER.INFIFO.full_o.full_o_cry_0_c_inv 22 10 0 #SB_LUT4
set_location UARTWRAPPER.INFIFO.full_o.full_o_cry_0_c 22 10 0 #SB_CARRY
set_location UARTWRAPPER.INFIFO.BRAM.memory_memory_0_0 25 9 0 #SB_RAM40_4K
set_location UARTWRAPPER.INFIFO.BRAM.data_o[7] 20 10 5 #SB_DFFN
set_location UARTWRAPPER.INFIFO.BRAM.data_o[6] 20 10 6 #SB_DFFN
set_location UARTWRAPPER.INFIFO.BRAM.data_o[5] 23 11 0 #SB_DFFN
set_location UARTWRAPPER.INFIFO.BRAM.data_o[4] 20 6 5 #SB_DFFN
set_location UARTWRAPPER.INFIFO.BRAM.data_o[3] 21 9 1 #SB_DFFN
set_location UARTWRAPPER.INFIFO.BRAM.data_o[2] 23 11 2 #SB_DFFN
set_location UARTWRAPPER.INFIFO.BRAM.data_o[1] 20 10 4 #SB_DFFN
set_location UARTWRAPPER.INFIFO.BRAM.data_o[0] 20 10 3 #SB_DFFN
set_location TIMER.un2_timer0_cry_9_c 21 14 0 #SB_CARRY
set_location TIMER.un2_timer0_cry_8_c 21 13 7 #SB_CARRY
set_location TIMER.un2_timer0_cry_7_c 21 13 6 #SB_CARRY
set_location TIMER.un2_timer0_cry_6_c 21 13 5 #SB_CARRY
set_location TIMER.un2_timer0_cry_5_c 21 13 4 #SB_CARRY
set_location TIMER.un2_timer0_cry_4_c 21 13 3 #SB_CARRY
set_location TIMER.un2_timer0_cry_3_c 21 13 2 #SB_CARRY
set_location TIMER.un2_timer0_cry_2_c 21 13 1 #SB_CARRY
set_location TIMER.un2_timer0_cry_1_c 21 13 0 #SB_CARRY
set_location TIMER.un2_timer0_cry_14_c 21 14 5 #SB_CARRY
set_location TIMER.un2_timer0_cry_13_c 21 14 4 #SB_CARRY
set_location TIMER.un2_timer0_cry_12_c 21 14 3 #SB_CARRY
set_location TIMER.un2_timer0_cry_11_c 21 14 2 #SB_CARRY
set_location TIMER.un2_timer0_cry_10_c 21 14 1 #SB_CARRY
set_location TIMER.treg[2]_RNIT2UOL5[2] 19 16 4 #SB_LUT4
set_location TIMER.treg[2]_RNIQVTOL5[1] 19 15 6 #SB_LUT4
set_location TIMER.treg[2]_RNI6CUOL5[5] 19 15 4 #SB_LUT4
set_location TIMER.treg[2]_RNI39UOL5[4] 19 15 7 #SB_LUT4
set_location TIMER.treg[2]_RNI0EVHL5[0] 19 15 3 #SB_LUT4
set_location TIMER.treg[2]_RNI06UOL5[3] 20 15 6 #SB_LUT4
set_location TIMER.treg[2][7] 16 13 0 #SB_DFFE
set_location TIMER.treg[2][6] 16 13 1 #SB_DFFE
set_location TIMER.treg[2][5] 16 13 2 #SB_DFFE
set_location TIMER.treg[2][4] 18 14 6 #SB_DFFE
set_location TIMER.treg[2][3] 18 14 7 #SB_DFFE
set_location TIMER.treg[2][2] 17 14 4 #SB_DFFE
set_location TIMER.treg[2][1] 16 13 3 #SB_DFFE
set_location TIMER.treg[2][0] 16 13 4 #SB_DFFE
set_location TIMER.treg[1][9] 18 13 1 #SB_DFFE
set_location TIMER.treg[1][8] 19 14 7 #SB_DFFE
set_location TIMER.treg[1][7] 20 14 3 #SB_DFFE
set_location TIMER.treg[1][6] 20 14 4 #SB_DFFE
set_location TIMER.treg[1][5] 19 14 6 #SB_DFFE
set_location TIMER.treg[1][4] 19 14 5 #SB_DFFE
set_location TIMER.treg[1][3] 20 14 2 #SB_DFFE
set_location TIMER.treg[1][2] 20 14 1 #SB_DFFE
set_location TIMER.treg[1][15] 18 13 5 #SB_DFFE
set_location TIMER.treg[1][14] 18 13 4 #SB_DFFE
set_location TIMER.treg[1][13] 19 14 2 #SB_DFFE
set_location TIMER.treg[1][12] 19 14 4 #SB_DFFE
set_location TIMER.treg[1][11] 18 13 7 #SB_DFFE
set_location TIMER.treg[1][10] 18 13 2 #SB_DFFE
set_location TIMER.treg[1][1] 20 14 5 #SB_DFFE
set_location TIMER.treg[1][0] 20 14 6 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram2__RNIQ1I9L5[13] 23 16 2 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram2__RNIKRH9L5[11] 15 17 7 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram2_[9] 18 14 0 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram2_[8] 17 14 5 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram2_[15] 18 14 5 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram2_[14] 18 14 4 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram2_[13] 18 14 3 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram2_[12] 18 14 2 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram2_[11] 18 14 1 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram2_[10] 17 14 2 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0__RNIV559J1[9] 15 13 6 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNIT359J1[8] 17 13 7 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNIR159J1[7] 15 14 6 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNIPV49J1[6] 15 15 6 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNIPKB0J1[15] 24 17 1 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNIPKB0J1_0[15] 24 17 2 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNINT49J1[5] 19 15 1 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNINIB0J1[14] 20 15 0 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNINIB0J1_0[14] 20 15 7 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNILR49J1[4] 16 14 6 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNILGB0J1[13] 23 16 1 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNIJP49J1[3] 20 15 5 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNIJEB0J1[12] 18 16 1 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNIJEB0J1_0[12] 17 16 5 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNIHN49J1[2] 19 16 3 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNIHCB0J1[11] 15 17 6 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNIFL49J1[1] 19 15 5 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0__RNIFAB0J1[10] 14 14 7 #SB_LUT4
set_location TIMER.treg[0]_treg[0]_ram0_[9] 15 13 5 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[8] 17 13 6 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[7] 15 14 4 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[6] 15 15 4 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[5] 17 15 4 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[4] 16 14 4 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[3] 17 15 2 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[2] 17 15 3 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[15] 14 14 5 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[14] 17 15 1 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[13] 17 13 5 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[12] 17 15 0 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[11] 15 17 5 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[10] 14 14 6 #SB_DFFE
set_location TIMER.treg[0]_treg[0]_ram0_[1] 17 15 5 #SB_DFFE
set_location TIMER.treg[0]_awe2 17 14 7 #SB_LUT4
set_location TIMER.treg[0]_awe1 19 17 5 #SB_LUT4
set_location TIMER.treg[0]_awe0 16 14 7 #SB_LUT4
set_location TIMER.treg[0]_1_RNIM462J1[0] 19 15 2 #SB_LUT4
set_location TIMER.treg[0]_1[0] 17 15 6 #SB_DFFE
set_location TIMER.timer0_esr_RNO[15] 21 15 0 #SB_LUT4
set_location TIMER.timer0_esr_RNO_0[15] 19 13 4 #SB_LUT4
set_location TIMER.timer0_esr[15] 21 15 0 #SB_DFFESR
set_location TIMER.timer0_RNO[9] 21 14 0 #SB_LUT4
set_location TIMER.timer0_RNO[8] 21 13 7 #SB_LUT4
set_location TIMER.timer0_RNO[7] 21 13 6 #SB_LUT4
set_location TIMER.timer0_RNO[6] 21 13 5 #SB_LUT4
set_location TIMER.timer0_RNO[5] 21 13 4 #SB_LUT4
set_location TIMER.timer0_RNO[4] 21 13 3 #SB_LUT4
set_location TIMER.timer0_RNO[3] 21 13 2 #SB_LUT4
set_location TIMER.timer0_RNO[2] 21 13 1 #SB_LUT4
set_location TIMER.timer0_RNO[14] 21 14 5 #SB_LUT4
set_location TIMER.timer0_RNO[13] 21 14 4 #SB_LUT4
set_location TIMER.timer0_RNO[12] 21 14 3 #SB_LUT4
set_location TIMER.timer0_RNO[11] 21 14 2 #SB_LUT4
set_location TIMER.timer0_RNO[10] 21 14 1 #SB_LUT4
set_location TIMER.timer0_RNO[1] 19 13 1 #SB_LUT4
set_location TIMER.timer0_RNO[0] 19 13 2 #SB_LUT4
set_location TIMER.timer0[9] 21 14 0 #SB_DFFSR
set_location TIMER.timer0[8] 21 13 7 #SB_DFFSR
set_location TIMER.timer0[7] 21 13 6 #SB_DFFSR
set_location TIMER.timer0[6] 21 13 5 #SB_DFFSR
set_location TIMER.timer0[5] 21 13 4 #SB_DFFSR
set_location TIMER.timer0[4] 21 13 3 #SB_DFFSR
set_location TIMER.timer0[3] 21 13 2 #SB_DFFSR
set_location TIMER.timer0[2] 21 13 1 #SB_DFFSR
set_location TIMER.timer0[14] 21 14 5 #SB_DFFSR
set_location TIMER.timer0[13] 21 14 4 #SB_DFFSR
set_location TIMER.timer0[12] 21 14 3 #SB_DFFSR
set_location TIMER.timer0[11] 21 14 2 #SB_DFFSR
set_location TIMER.timer0[10] 21 14 1 #SB_DFFSR
set_location TIMER.timer0[1] 19 13 1 #SB_DFFSR
set_location TIMER.timer0[0] 19 13 2 #SB_DFFSR
set_location TIMER.timer07_0_I_9_c_RNO 20 14 0 #SB_LUT4
set_location TIMER.timer07_0_I_9_c 20 12 1 #SB_CARRY
set_location TIMER.timer07_0_I_45_c_RNO 20 13 2 #SB_LUT4
set_location TIMER.timer07_0_I_45_c 20 12 4 #SB_CARRY
set_location TIMER.timer07_0_I_39_c_RNO 19 14 0 #SB_LUT4
set_location TIMER.timer07_0_I_39_c 20 12 6 #SB_CARRY
set_location TIMER.timer07_0_I_33_c_RNO 19 13 7 #SB_LUT4
set_location TIMER.timer07_0_I_33_c 20 12 5 #SB_CARRY
set_location TIMER.timer07_0_I_27_c_RNO 20 13 4 #SB_LUT4
set_location TIMER.timer07_0_I_27_c 20 12 3 #SB_CARRY
set_location TIMER.timer07_0_I_21_c_RNO 19 13 5 #SB_LUT4
set_location TIMER.timer07_0_I_21_c_RNIEFKE3 19 13 3 #SB_LUT4
set_location TIMER.timer07_0_I_21_c 20 12 7 #SB_CARRY
set_location TIMER.timer07_0_I_1_c_RNO 20 13 6 #SB_LUT4
set_location TIMER.timer07_0_I_1_c 20 12 0 #SB_CARRY
set_location TIMER.timer07_0_I_15_c_RNO 22 12 1 #SB_LUT4
set_location TIMER.timer07_0_I_15_c 20 12 2 #SB_CARRY
set_location TIMER.prescaler0_cry_c[6] 16 15 6 #SB_CARRY
set_location TIMER.prescaler0_cry_c[5] 16 15 5 #SB_CARRY
set_location TIMER.prescaler0_cry_c[4] 16 15 4 #SB_CARRY
set_location TIMER.prescaler0_cry_c[3] 16 15 3 #SB_CARRY
set_location TIMER.prescaler0_cry_c[2] 16 15 2 #SB_CARRY
set_location TIMER.prescaler0_cry_c[1] 16 15 1 #SB_CARRY
set_location TIMER.prescaler0_cry_c[0] 16 15 0 #SB_CARRY
set_location TIMER.prescaler0_RNO[7] 16 15 7 #SB_LUT4
set_location TIMER.prescaler0_RNO[6] 18 15 6 #SB_LUT4
set_location TIMER.prescaler0_RNO[5] 18 15 7 #SB_LUT4
set_location TIMER.prescaler0_RNO[4] 18 15 5 #SB_LUT4
set_location TIMER.prescaler0_RNO[3] 19 20 1 #SB_LUT4
set_location TIMER.prescaler0_RNO[2] 16 23 6 #SB_LUT4
set_location TIMER.prescaler0_RNO[1] 18 15 3 #SB_LUT4
set_location TIMER.prescaler0_RNO[0] 16 23 2 #SB_LUT4
set_location TIMER.prescaler0_RNISMH33[0] 16 23 5 #SB_LUT4
set_location TIMER.prescaler0_RNIM3PH1[7] 18 15 4 #SB_LUT4
set_location TIMER.prescaler0_RNILBSO[2] 16 23 4 #SB_LUT4
set_location TIMER.prescaler0[7] 16 15 7 #SB_DFF
set_location TIMER.prescaler0[6] 18 15 6 #SB_DFF
set_location TIMER.prescaler0[5] 18 15 7 #SB_DFF
set_location TIMER.prescaler0[4] 18 15 5 #SB_DFF
set_location TIMER.prescaler0[3] 19 20 1 #SB_DFF
set_location TIMER.prescaler0[2] 16 23 6 #SB_DFF
set_location TIMER.prescaler0[1] 18 15 3 #SB_DFF
set_location TIMER.prescaler0[0] 16 23 2 #SB_DFF
set_location TIMER.intVec_o_RNO 18 15 1 #SB_LUT4
set_location TIMER.intVec_o 18 15 1 #SB_DFF
set_location SRAM_DATA_iobuf_RNIUVMTO[15] 20 19 4 #SB_LUT4
set_location SRAM_DATA_iobuf_RNIURNHBR[1] 22 23 3 #SB_LUT4
set_location SRAM_DATA_iobuf_RNIUJSMRI2[1] 14 23 6 #SB_LUT4
set_location SRAM_DATA_iobuf_RNIUG1NH41[11] 16 19 6 #SB_LUT4
set_location SRAM_DATA_iobuf_RNITQNHBR[0] 19 23 5 #SB_LUT4
set_location SRAM_DATA_iobuf_RNIR3J2E61[9] 16 17 4 #SB_LUT4
set_location SRAM_DATA_iobuf_RNINHQFRI2[0] 19 23 4 #SB_LUT4
set_location SRAM_DATA_iobuf_RNIN6L0JI[4] 21 19 4 #SB_LUT4
set_location SRAM_DATA_iobuf_RNIJULNBR[15] 20 19 0 #SB_LUT4
set_location SRAM_DATA_iobuf_RNIITLNBR[14] 17 24 7 #SB_LUT4
set_location SRAM_DATA_iobuf_RNII2LIGU2[14] 16 23 3 #SB_LUT4
set_location SRAM_DATA_iobuf_RNIH1D4O51[7] 16 23 1 #SB_LUT4
set_location SRAM_DATA_iobuf_RNIFQLNBR[11] 16 19 5 #SB_LUT4
set_location SRAM_DATA_iobuf_RNIEPLNBR[10] 20 21 3 #SB_LUT4
set_location SRAM_DATA_iobuf_RNI6T2AP02[2] 16 19 2 #SB_LUT4
set_location SRAM_DATA_iobuf_RNI64OHBR[9] 16 17 3 #SB_LUT4
set_location SRAM_DATA_iobuf_RNI53OHBR[8] 19 20 7 #SB_LUT4
set_location SRAM_DATA_iobuf_RNI4TG8C61[10] 20 21 4 #SB_LUT4
set_location SRAM_DATA_iobuf_RNI42OHBR[7] 19 21 1 #SB_LUT4
set_location SRAM_DATA_iobuf_RNI1D4TII[3] 22 16 4 #SB_LUT4
set_location SRAM_DATA_iobuf_RNI11KF0N3[6] 16 18 2 #SB_LUT4
set_location SRAM_DATA_iobuf_RNI03PIV3[8] 16 23 0 #SB_LUT4
set_location RV32I_REGISTERS.un1_rd_addr_i_5_2 24 25 5 #SB_LUT4
set_location RV32I_REGISTERS.reg_write_1 24 25 6 #SB_LUT4
set_location RV32I_REGISTERS.reg_write 24 25 2 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNITLV2HD[24] 22 18 5 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIT7V2TG[23] 16 27 6 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNISI6EQ[25] 20 22 2 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNISCUBQ[16] 22 14 4 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIS1EFCH[26] 17 22 2 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIRTQTUG[31] 15 25 4 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIRCBUPN3[20] 21 19 3 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIPK0CCH[16] 16 23 7 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIN677GI2[19] 21 16 4 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIMQKEQ[30] 17 24 0 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNILNAFCH[25] 15 16 4 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIKU2NAE1[27] 21 17 6 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIKPLIOC3[17] 14 22 4 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIK6G8DO3[30] 19 25 6 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIJHFFQ[31] 24 23 5 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIJ387GI2[20] 21 19 2 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNII1CUM[21] 14 25 4 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIG22EQ[23] 16 27 5 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIF1IEST[24] 19 21 2 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIEOJBOC3[16] 19 23 3 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIE93F4A2[21] 16 20 1 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIDR06KH[30] 6 25 5 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNICVAQVK2[18] 20 17 6 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIC5P7061[18] 22 19 5 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNIA5CU802[26] 20 18 6 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI9FBF3[26] 26 18 6 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI9EAF3[17] 16 20 7 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI91CUA02[25] 15 16 5 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI8EDLIE1[27] 21 17 7 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI8EBF3[25] 20 22 0 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI8DAF3[16] 22 14 0 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI6KQQPN3[19] 22 16 3 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI6DA0ON3[31] 20 19 1 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI6CBF3[23] 16 26 6 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI5CCF3[31] 24 23 4 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI4OAE5E1[22] 16 18 1 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI4BCF3[30] 17 24 5 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI3OSCEU1[27] 17 21 0 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI2R8EQ[26] 26 18 7 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI2L0CQ[17] 16 20 3 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI2G31PD[24] 22 18 6 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI1160LV1[23] 17 22 3 #SB_LUT4
set_location RV32I_REGISTERS.pc_RNI0V3CCH[17] 14 23 4 #SB_LUT4
set_location RV32I_REGISTERS.pc[9] 21 21 0 #SB_DFFE
set_location RV32I_REGISTERS.pc[8] 21 22 0 #SB_DFFE
set_location RV32I_REGISTERS.pc[7] 21 22 3 #SB_DFFE
set_location RV32I_REGISTERS.pc[6] 21 25 0 #SB_DFFE
set_location RV32I_REGISTERS.pc[5] 20 23 0 #SB_DFFE
set_location RV32I_REGISTERS.pc[4] 26 19 0 #SB_DFFE
set_location RV32I_REGISTERS.pc[31] 24 23 2 #SB_DFFE
set_location RV32I_REGISTERS.pc[30] 24 21 0 #SB_DFFE
set_location RV32I_REGISTERS.pc[3] 23 22 4 #SB_DFFE
set_location RV32I_REGISTERS.pc[29] 18 21 7 #SB_DFFE
set_location RV32I_REGISTERS.pc[28] 18 24 6 #SB_DFFE
set_location RV32I_REGISTERS.pc[27] 19 24 6 #SB_DFFE
set_location RV32I_REGISTERS.pc[26] 26 18 1 #SB_DFFE
set_location RV32I_REGISTERS.pc[25] 21 21 3 #SB_DFFE
set_location RV32I_REGISTERS.pc[24] 21 23 2 #SB_DFFE
set_location RV32I_REGISTERS.pc[23] 21 22 6 #SB_DFFE
set_location RV32I_REGISTERS.pc[22] 21 25 3 #SB_DFFE
set_location RV32I_REGISTERS.pc[21] 20 23 4 #SB_DFFE
set_location RV32I_REGISTERS.pc[20] 26 19 2 #SB_DFFE
set_location RV32I_REGISTERS.pc[2] 27 22 4 #SB_DFFE
set_location RV32I_REGISTERS.pc[19] 23 22 6 #SB_DFFE
set_location RV32I_REGISTERS.pc[18] 27 22 2 #SB_DFFE
set_location RV32I_REGISTERS.pc[17] 27 22 7 #SB_DFFE
set_location RV32I_REGISTERS.pc[16] 22 24 1 #SB_DFFE
set_location RV32I_REGISTERS.pc[15] 24 23 0 #SB_DFFE
set_location RV32I_REGISTERS.pc[14] 24 21 4 #SB_DFFE
set_location RV32I_REGISTERS.pc[13] 18 21 2 #SB_DFFE
set_location RV32I_REGISTERS.pc[12] 18 24 2 #SB_DFFE
set_location RV32I_REGISTERS.pc[11] 22 24 3 #SB_DFFE
set_location RV32I_REGISTERS.pc[10] 26 18 4 #SB_DFFE
set_location RV32I_REGISTERS.pc[1] 23 22 1 #SB_DFFE
set_location RV32I_REGISTERS.pc[0] 12 24 4 #SB_DFFE
set_location RV32I_REGISTERS.general_out_ns_mb[3] 22 17 6 #SB_LUT4
set_location RV32I_REGISTERS.general_out_ns[1] 21 18 5 #SB_LUT4
set_location RV32I_REGISTERS.general_out_ns[0] 20 16 7 #SB_LUT4
set_location RV32I_REGISTERS.general_out_bm[3] 22 16 2 #SB_LUT4
set_location RV32I_REGISTERS.general_out_bm[1] 21 18 1 #SB_LUT4
set_location RV32I_REGISTERS.general_out_bm[0] 22 16 1 #SB_LUT4
set_location RV32I_REGISTERS.general_out_am[3] 21 16 3 #SB_LUT4
set_location RV32I_REGISTERS.general_out_am[1] 21 18 4 #SB_LUT4
set_location RV32I_REGISTERS.general_out_am[0] 20 16 6 #SB_LUT4
set_location RV32I_REGISTERS.general_out[9] 20 15 4 #SB_LUT4
set_location RV32I_REGISTERS.general_out[8] 22 18 4 #SB_LUT4
set_location RV32I_REGISTERS.general_out[7] 17 18 4 #SB_LUT4
set_location RV32I_REGISTERS.general_out_2_8[8] 22 12 0 #SB_LUT4
set_location RV32I_REGISTERS.general_out_2_6[8] 22 11 1 #SB_LUT4
set_location RV32I_REGISTERS.general_out_2_5[8] 22 12 7 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_ns[9] 20 15 3 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_ns[8] 18 15 0 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_ns[7] 17 18 3 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_ns[14] 19 25 5 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_ns[12] 19 22 0 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_bm[9] 15 13 7 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_bm[8] 17 14 6 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_bm[7] 15 14 7 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_bm[14] 20 15 1 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_bm[12] 18 16 3 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_am[9] 20 16 4 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_am[8] 19 15 0 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_am[7] 18 16 6 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_am[14] 24 20 6 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1_am[12] 19 21 6 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1[13] 23 16 4 #SB_LUT4
set_location RV32I_REGISTERS.general_out_1[11] 21 17 4 #SB_LUT4
set_location RV32I_REGISTERS.general_out[11] 21 17 5 #SB_LUT4
set_location RV32I_REGISTERS.general_out_0[3] 21 16 7 #SB_LUT4
set_location RV32I_REGISTERS.general_out_0[1] 21 18 0 #SB_LUT4
set_location RV32I_REGISTERS.general_out_0[0] 21 16 6 #SB_LUT4
set_location RV32I_REGISTERS.g0_i_m2_0_o5 22 17 5 #SB_LUT4
set_location RV32I_REGISTERS.g0_i_m2_0_a5_2_4 22 17 2 #SB_LUT4
set_location RV32I_REGISTERS.g0_i_m2_0_a5_2_3 22 16 5 #SB_LUT4
set_location RV32I_REGISTERS.g0_i_m2_0_a5_1_0 18 10 3 #SB_LUT4
set_location RV32I_REGISTERS.g0_i_m2_0_a5_0_2 23 16 6 #SB_LUT4
set_location RV32I_REGISTERS.g0_i_m2_0_a5_0_1 23 16 0 #SB_LUT4
set_location RV32I_REGISTERS.g0_i_m2_0_0 22 17 3 #SB_LUT4
set_location RV32I_REGISTERS.g0_i_m2_0 23 16 7 #SB_LUT4
set_location RV32I_REGISTERS.g0_4 18 16 4 #SB_LUT4
set_location RV32I_REGISTERS.g0_3 18 16 2 #SB_LUT4
set_location RV32I_REGISTERS.g0_2 17 16 1 #SB_LUT4
set_location RV32I_REGISTERS.g0_1 24 15 5 #SB_LUT4
set_location RV32I_REGISTERS.g0_0 24 20 5 #SB_LUT4
set_location RV32I_REGISTERS.g0 24 21 1 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z2.memory_memory_0_1_RNIEJMH7_3 6 22 5 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z2.memory_memory_0_1_RNIEJMH7_2 9 27 4 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z2.memory_memory_0_1_RNIEJMH7_1 13 18 6 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z2.memory_memory_0_1_RNIEJMH7_0 11 20 5 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z2.memory_memory_0_1_RNIEJMH7 5 24 0 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z2.memory_memory_0_1 8 19 0 #SB_RAM40_4KNR
set_location RV32I_REGISTERS.RSZ0Z2.memory_memory_0_0 8 17 0 #SB_RAM40_4KNR
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_9 10 27 4 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_8 11 23 4 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_7 12 26 3 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_6 10 25 6 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_5 7 23 5 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_4 15 23 7 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_3 15 23 6 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_2 16 25 3 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_15 7 25 5 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_14 16 24 7 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_13 12 22 6 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_12 13 21 6 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_11 14 20 5 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_10 19 24 1 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_1 12 20 1 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5_0 15 23 5 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1_RNIT9LT5 15 20 0 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_1 8 27 0 #SB_RAM40_4KNR
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_9 12 25 6 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_8 7 24 7 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_7 9 24 3 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_6 11 21 4 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_5 9 20 6 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_4 9 20 1 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_3 16 22 2 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_2 15 18 3 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_13 16 22 0 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_12 14 21 6 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_11 12 23 7 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_10 11 23 1 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_1 15 23 4 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5_0 18 21 3 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0_RNIR9LT5 18 24 3 #SB_LUT4
set_location RV32I_REGISTERS.RSZ0Z1.memory_memory_0_0 8 25 0 #SB_RAM40_4KNR
set_location RV32I_REGISTERS.RAS.un1_index_9_cry_5_c_RNIA08G 17 25 6 #SB_LUT4
set_location RV32I_REGISTERS.RAS.un1_index_9_cry_5_c 17 25 5 #SB_CARRY
set_location RV32I_REGISTERS.RAS.un1_index_9_cry_4_c_RNI8T6G 17 25 5 #SB_LUT4
set_location RV32I_REGISTERS.RAS.un1_index_9_cry_4_c 17 25 4 #SB_CARRY
set_location RV32I_REGISTERS.RAS.un1_index_9_cry_3_c_RNI6Q5G 17 25 4 #SB_LUT4
set_location RV32I_REGISTERS.RAS.un1_index_9_cry_3_c 17 25 3 #SB_CARRY
set_location RV32I_REGISTERS.RAS.un1_index_9_cry_2_c_RNI4N4G 17 25 3 #SB_LUT4
set_location RV32I_REGISTERS.RAS.un1_index_9_cry_2_c 17 25 2 #SB_CARRY
set_location RV32I_REGISTERS.RAS.un1_index_9_cry_1_c_RNI2K3G 17 25 2 #SB_LUT4
set_location RV32I_REGISTERS.RAS.un1_index_9_cry_1_c 17 25 1 #SB_CARRY
set_location RV32I_REGISTERS.RAS.un1_index_9_cry_0_c_RNI0H2G 17 25 1 #SB_LUT4
set_location RV32I_REGISTERS.RAS.un1_index_9_cry_0_c 17 25 0 #SB_CARRY
set_location RV32I_REGISTERS.RAS.un1_index_10_cry_6_c 22 28 6 #SB_CARRY
set_location RV32I_REGISTERS.RAS.un1_index_10_cry_5_c 22 28 5 #SB_CARRY
set_location RV32I_REGISTERS.RAS.un1_index_10_cry_4_c 22 28 4 #SB_CARRY
set_location RV32I_REGISTERS.RAS.un1_index_10_cry_3_c 22 28 3 #SB_CARRY
set_location RV32I_REGISTERS.RAS.un1_index_10_cry_2_c 22 28 2 #SB_CARRY
set_location RV32I_REGISTERS.RAS.un1_index_10_cry_1_c 22 28 1 #SB_CARRY
set_location RV32I_REGISTERS.RAS.un1_index_10_cry_0_c_RNO 22 23 6 #SB_LUT4
set_location RV32I_REGISTERS.RAS.un1_index_10_cry_0_c 22 28 0 #SB_CARRY
set_location RV32I_REGISTERS.RAS.index_RNO[7] 22 28 7 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNO[6] 22 28 6 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNO[5] 22 28 5 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNO[4] 22 28 4 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNO[3] 22 28 3 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNO[2] 22 28 2 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNO_1[7] 22 26 3 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNO[1] 22 28 1 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNO_0[7] 23 28 4 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNO[0] 24 20 3 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNIO7A78[6] 21 28 6 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNIFDL6[0] 24 20 4 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNIF9MQ[7] 22 26 4 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNIDRVD8[6] 21 28 4 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNICQVD8[5] 21 26 3 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNIBPVD8[4] 21 26 6 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNIAOVD8[3] 21 28 7 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNI9NVD8[2] 22 29 2 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNI8MVD8[1] 21 28 0 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNI8B9Q5[6] 22 23 5 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index_RNI5VLQ[6] 22 26 2 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index[7] 22 28 7 #SB_DFFSR
set_location RV32I_REGISTERS.RAS.index[6] 22 28 6 #SB_DFFSR
set_location RV32I_REGISTERS.RAS.index[5] 22 28 5 #SB_DFFSR
set_location RV32I_REGISTERS.RAS.index[4] 22 28 4 #SB_DFFSR
set_location RV32I_REGISTERS.RAS.index[3] 22 28 3 #SB_DFFSR
set_location RV32I_REGISTERS.RAS.index[2] 22 28 2 #SB_DFFSR
set_location RV32I_REGISTERS.RAS.index[1] 22 28 1 #SB_DFFSR
set_location RV32I_REGISTERS.RAS.index[0] 24 20 3 #SB_DFFSR
set_location RV32I_REGISTERS.RAS.index56 21 26 5 #SB_LUT4
set_location RV32I_REGISTERS.RAS.index55_i 22 23 7 #SB_LUT4
set_location RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_1 8 23 0 #SB_RAM40_4KNR
set_location RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0_RNIR9LT5 7 27 2 #SB_LUT4
set_location RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0 8 21 0 #SB_RAM40_4KNR
set_location RV32I_MEMORY.regions_4_2_x0[8] 19 18 1 #SB_LUT4
set_location RV32I_MEMORY.regions_4_2_sx[8] 19 18 6 #SB_LUT4
set_location RV32I_MEMORY.regions_4_2_ns[8] 19 18 0 #SB_LUT4
set_location RV32I_MEMORY.regions_14_0_a2_sx[8] 19 20 5 #SB_LUT4
set_location RV32I_MEMORY.regions_14_0_a2[8] 19 20 6 #SB_LUT4
set_location RV32I_MEMORY.regions_14_0_a2_3[8] 19 20 2 #SB_LUT4
set_location RV32I_MEMORY.regions_10_0_a2_x[8] 19 18 2 #SB_LUT4
set_location RV32I_MEMORY.regions_0_a2_sx[1] 19 19 5 #SB_LUT4
set_location RV32I_MEMORY.regions_0_a2_1[1] 19 17 2 #SB_LUT4
set_location RV32I_MEMORY.regions_0_a2[1] 20 17 4 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[9] 16 17 5 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[8] 20 21 5 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[7] 17 19 0 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[6] 16 17 7 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[5] 23 19 0 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[4] 22 23 2 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[3] 22 23 1 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[2] 22 23 0 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[15] 20 19 5 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[14] 19 25 4 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[13] 23 16 5 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[12] 19 25 0 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[11] 19 23 6 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[10] 20 18 5 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[1] 21 18 7 #SB_LUT4
set_location RV32I_MEMORY.memory_out_0_i[0] 19 23 7 #SB_LUT4
set_location RV32I_MEMORY.g0_i_2 17 16 7 #SB_LUT4
set_location RV32I_MEMORY.g0_i_1 24 18 1 #SB_LUT4
set_location RV32I_MEMORY.g0_i_0 24 21 2 #SB_LUT4
set_location RV32I_MEMORY.g0_i 24 17 5 #SB_LUT4
set_location RV32I_MEMORY.data_o_1_iv[9] 20 20 6 #SB_LUT4
set_location RV32I_MEMORY.data_o_1_iv[8] 20 21 6 #SB_LUT4
set_location RV32I_MEMORY.data_o_1_iv[7] 17 19 6 #SB_LUT4
set_location RV32I_MEMORY.data_o_1_iv[6] 23 21 1 #SB_LUT4
set_location RV32I_MEMORY.data_o_1_iv[5] 23 19 5 #SB_LUT4
set_location RV32I_MEMORY.data_o_1_iv[4] 21 19 6 #SB_LUT4
set_location RV32I_MEMORY.data_o_1_iv[3] 22 17 7 #SB_LUT4
set_location RV32I_MEMORY.data_o_1_iv[2] 23 18 4 #SB_LUT4
set_location RV32I_MEMORY.data_o_1_iv[11] 22 20 4 #SB_LUT4
set_location RV32I_MEMORY.data_o_1_iv[10] 20 18 3 #SB_LUT4
set_location RV32I_MEMORY.data_o_1_iv[1] 21 18 6 #SB_LUT4
set_location RV32I_MEMORY.data_o_1_iv[0] 12 24 6 #SB_LUT4
set_location RV32I_MEMORY.data_o_0[0] 19 19 4 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_9_0_c_RNIL6MDNB2 26 18 4 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_9_0_c_RNI0HAVD1 26 22 2 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_9_0_c 26 22 1 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_8_0_c_RNIT6NR82 26 22 1 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_8_0_c 26 22 0 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_7_0_c_RNIH2BLE1 26 22 0 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_7_0_c 26 21 7 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_6_0_c_RNIJK8392 26 21 7 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_6_0_c 26 21 6 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_5_0_c_RNIEB1V82 26 21 6 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_5_0_c 26 21 5 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_4_c_RNIQMF692 26 21 5 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_4_c 26 21 4 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_3_c_RNI5Q1F03 26 21 4 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_3_c 26 21 3 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_30_0_c_RNIQLH682 26 24 7 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_30_0_c_RNIGBEMJ3 24 23 2 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_30_0_c 26 24 6 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_2_c_RNIUGVE03 26 21 3 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_2_c 26 21 2 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_29_0_c_RNIVGTH82 26 24 6 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_29_0_c 26 24 5 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_28_0_c_RNIDPKD82 26 24 5 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_28_0_c 26 24 4 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_27_0_c_RNIS18PJ3 18 24 6 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_27_0_c_RNI9HD982 26 24 4 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_27_0_c 26 24 3 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_26_0_c_RNIUD1JD1 26 24 3 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_26_0_c_RNI09GONB2 19 24 6 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_26_0_c 26 24 2 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_25_0_c_RNIQ5QUD1 26 24 2 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_25_0_c 26 24 1 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_24_0_c_RNITONC82 26 24 1 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_24_0_c 26 24 0 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_23_0_c_RNIILBMD1 26 24 0 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_23_0_c_RNIGDP1UA1 21 23 2 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_23_0_c 26 23 7 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_22_0_c_RNINBT8IB2 21 22 6 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_22_0_c_RNIL89482 26 23 7 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_22_0_c 26 23 6 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_21_0_c_RNIQH9F82 26 23 6 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_21_0_c 26 23 5 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_20_0_c_RNIM92B82 26 23 5 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_20_0_c_RNI8SLFIB2 20 23 4 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_20_0_c 26 23 4 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_1_c_RNIVJSC03 26 21 2 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_1_c 26 21 1 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_19_c_RNICDEF82 26 23 4 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_19_c 26 23 3 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_18_c_RNII1QDP3 26 23 3 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_18_c 26 23 2 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_17_c_RNIAMMDP3 26 23 2 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_17_c 26 23 1 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_16_c_RNI2BJDP3 26 23 1 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_16_c 26 23 0 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_15_c_RNIJ4BRU2 26 23 0 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_15_c 26 22 7 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_14_c_RNIEKCDP3 26 22 7 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_14_c 26 22 6 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_13_c_RNI699DP3 26 22 6 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_13_c 26 22 5 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_12_c_RNIUT5DP3 26 22 5 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_12_c 26 22 4 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_11_c_RNI8O90Q3 26 22 4 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_11_c 26 22 3 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_10_0_c_RNIKV6S52 26 22 3 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_10_0_c 26 22 2 #SB_CARRY
set_location RV32I_CONTROL.un1_rs1_i_1_cry_0_0_c_RNO_0 28 21 1 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_0_0_c_RNO 27 20 7 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_0_0_c_RNILG15UO3 23 22 1 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_0_0_c_RNIHMOOV2 26 21 1 #SB_LUT4
set_location RV32I_CONTROL.un1_rs1_i_1_cry_0_0_c 26 21 0 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_9_c_RNIENSGT 24 22 4 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_9_c_RNI0FAF 20 26 0 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_9_c 20 25 7 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_8_c_RNITEBVT 21 20 1 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_8_c_RNIN9HM 20 25 7 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_8_c 20 25 6 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_7_c_RNIQAAVT 12 18 4 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_7_c_RNIL6GM 20 25 6 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_7_c 20 25 5 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_6_c_RNIN69VT 21 22 5 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_6_c_RNIJ3FM 20 25 5 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_6_c 20 25 4 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_5_c_RNIK28VT 13 22 7 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_5_c_RNIH0EM 20 25 4 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_5_c 20 25 3 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_4_c_RNIHU6VT 20 23 3 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_4_c_RNIFTCM 20 25 3 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_4_c 20 25 2 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_3_c_RNIEQ5VT 26 19 5 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_3_c_RNIDQBM 20 25 2 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_3_c 20 25 1 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_30_c_RNI90LG4 20 28 5 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_30_c 20 28 4 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_2_c_RNIBNAM 20 25 1 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_2_c_RNIBM4VT 24 22 2 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_2_c 20 25 0 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_29_c_RNIHFBU 20 28 4 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_29_c 20 28 3 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_28_c_RNIVP7U 20 28 3 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_28_c 20 28 2 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_27_c_RNIRJ5U 20 28 2 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_27_c 20 28 1 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_26_c_RNIND3U 20 28 1 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_26_c 20 28 0 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_25_c_RNIJ71U 20 28 0 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_25_c 20 27 7 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_24_c_RNIF1VT 20 27 7 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_24_c 20 27 6 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_23_c_RNIBRST 20 27 6 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_23_c 20 27 5 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_22_c_RNI7LQT 20 27 5 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_22_c 20 27 4 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_21_c_RNIC00T 20 27 4 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_21_c 20 27 3 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_20_c_RNI8QTS 20 27 3 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_20_c 20 27 2 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_19_c_RNID53S 20 27 2 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_19_c 20 27 1 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_18_c_RNIRFVR 20 27 1 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_18_c 20 27 0 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_17_c_RNIN9TR 20 27 0 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_17_c 20 26 7 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_16_c_RNIJ3RR 20 26 7 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_16_c 20 26 6 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_15_c_RNIFTOR 20 26 6 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_15_c 20 26 5 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_14_c_RNIBNMR 20 26 5 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_14_c 20 26 4 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_13_c_RNI7HKR 20 26 4 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_13_c 20 26 3 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_12_c_RNI3BIR 20 26 3 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_12_c 20 26 2 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_11_c_RNICAUG 20 26 2 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_11_c 20 26 1 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_cry_10_c_RNIOPRFT 22 24 6 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_10_c_RNI9G9E 20 26 1 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_cry_10_c 20 26 0 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_28_c_RNI9K7F 24 28 3 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_28_c 24 28 2 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_27_c_RNIT6JE 24 28 2 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_27_c 24 28 1 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_26_c_RNI4CHE 24 28 1 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_26_c 24 28 0 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_25_c_RNI29GE 24 28 0 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_25_c 24 27 7 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_24_c_RNI06FE 24 27 7 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_24_c 24 27 6 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_23_c_RNIU2EE 24 27 6 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_23_c 24 27 5 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_22_c_RNISVCE 24 27 5 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_22_c 24 27 4 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_21_c_RNIQSBE 24 27 4 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_21_c 24 27 3 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_20_c_RNIOPAE 24 27 3 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_20_c 24 27 2 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_19_c_RNIV7HD 24 27 2 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_19_c 24 27 1 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_18_c_RNIT4GD 24 27 1 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_18_c 24 27 0 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_17_c_RNIR1FD 24 27 0 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_17_c 24 26 7 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_16_c_RNI27DD 24 26 7 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_16_c 24 26 6 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_15_c_RNI04CD 24 26 6 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_15_c 24 26 5 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_14_c_RNIU0BD 24 26 5 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_14_c 24 26 4 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_13_c_RNIST9D 24 26 4 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_13_c 24 26 3 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_12_c_RNIQQ8D 24 26 3 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_12_c 24 26 2 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_11_c_RNION7D 24 26 2 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_11_c 24 26 1 #SB_CARRY
set_location RV32I_CONTROL.un1_pc_i_4_cry_10_c_RNIMK6D 24 26 1 #SB_LUT4
set_location RV32I_CONTROL.un1_pc_i_4_cry_10_c 24 26 0 #SB_CARRY
set_location RV32I_CONTROL.un1_memory_write_1 19 20 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNO[2] 27 23 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIVRJ88N3[19] 23 22 6 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIUL528[24] 22 18 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNITB8DNB2[26] 26 18 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIT258FM3[3] 23 22 4 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNISJ528[23] 22 18 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIRVELE51[18] 27 22 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIQJ728[31] 24 23 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIQH528[22] 21 25 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIQA97E[9] 21 21 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIPV66JB2[7] 21 22 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIPN1T45[14] 24 21 4 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIP8GGPB2[9] 21 21 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIOH728[30] 24 21 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIOF528[21] 24 23 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIO897E[8] 21 22 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIMD528[20] 26 19 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIM697E[7] 21 22 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNILI63PB2[25] 21 21 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIKUS8E[15] 24 23 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIKDGRNP3[17] 27 22 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIKCTJIB2[22] 21 25 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIK497E[6] 21 25 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIJ23VUA1[8] 21 22 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIISS8E[14] 24 21 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNII297E[5] 20 23 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIH43M22[0] 12 24 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIGQS8E[13] 18 21 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIGHD9JB2[5] 20 23 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIG097E[4] 26 19 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIEVP1K3[30] 24 21 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIEU87E[3] 23 22 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIEOS8E[12] 18 24 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIDO1G55[12] 18 24 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNICS87E[2] 27 22 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNICMS8E[11] 22 24 4 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNICEV1JB2[6] 21 25 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIAQ87E[1] 23 22 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIAKS8E[10] 26 18 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNIA8EKNP3[16] 22 24 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI8O87E[0] 12 24 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI8AJ1GC2[11] 22 24 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI8A5T45[15] 24 23 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI80628[29] 18 21 6 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI7QPDNL3[20] 26 19 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI6U528[28] 18 24 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI6S328[19] 19 24 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI4S528[27] 19 24 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI4Q328[18] 27 22 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI4HVTPC1[13] 18 21 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI4FNBFM3[4] 26 19 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI2Q528[26] 26 18 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI2O328[17] 27 22 6 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI2L0JL41[2] 27 22 4 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI1TGU8B1[29] 18 21 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI0O528[25] 21 21 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_RNI0M328[16] 22 24 0 #SB_LUT4
set_location RV32I_CONTROL.uepc[9] 21 20 2 #SB_DFFE
set_location RV32I_CONTROL.uepc[8] 23 23 7 #SB_DFFE
set_location RV32I_CONTROL.uepc[7] 23 23 6 #SB_DFFE
set_location RV32I_CONTROL.uepc[6] 23 23 5 #SB_DFFE
set_location RV32I_CONTROL.uepc[5] 23 23 4 #SB_DFFE
set_location RV32I_CONTROL.uepc[4] 23 23 3 #SB_DFFE
set_location RV32I_CONTROL.uepc[31] 20 29 2 #SB_DFFE
set_location RV32I_CONTROL.uepc[30] 22 25 2 #SB_DFFE
set_location RV32I_CONTROL.uepc[3] 24 22 3 #SB_DFFE
set_location RV32I_CONTROL.uepc[29] 16 25 7 #SB_DFFE
set_location RV32I_CONTROL.uepc[28] 16 25 4 #SB_DFFE
set_location RV32I_CONTROL.uepc[27] 23 27 7 #SB_DFFE
set_location RV32I_CONTROL.uepc[26] 23 23 1 #SB_DFFE
set_location RV32I_CONTROL.uepc[25] 23 23 0 #SB_DFFE
set_location RV32I_CONTROL.uepc[24] 22 18 3 #SB_DFFE
set_location RV32I_CONTROL.uepc[23] 22 18 1 #SB_DFFE
set_location RV32I_CONTROL.uepc[22] 22 25 5 #SB_DFFE
set_location RV32I_CONTROL.uepc[21] 27 23 7 #SB_DFFE
set_location RV32I_CONTROL.uepc[20] 27 23 6 #SB_DFFE
set_location RV32I_CONTROL.uepc[2] 27 23 0 #SB_DFFE
set_location RV32I_CONTROL.uepc_1_cry_9_c_RNIHV1F 23 25 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_9_c_RNI1AKGT 15 23 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_9_c 23 25 1 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_8_c 23 25 0 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_7_c 23 24 7 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_6_c 23 24 6 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_5_c 23 24 5 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_4_c 23 24 4 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_3_c 23 24 3 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_2_c 23 24 2 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_28_c_RNIMIH8T 24 24 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_28_c_RNI35T6 23 27 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_28_c 23 27 4 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_27_c_RNIJEG8T 22 25 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_27_c_RNI12S6 23 27 4 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_27_c 23 27 3 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_26_c_RNI87Q6 23 27 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_26_c_RNI2RD8T 16 25 6 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_26_c 23 27 2 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_25_c_RNIVMC8T 16 25 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_25_c_RNI64P6 23 27 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_25_c 23 27 1 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_24_c_RNISIB8T 19 24 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_24_c_RNI41O6 23 27 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_24_c 23 27 0 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_23_c_RNIPEA8T 22 15 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_23_c_RNI2UM6 23 27 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_23_c 23 26 7 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_22_c_RNIMA98T 18 23 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_22_c_RNI0RL6 23 26 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_22_c 23 26 6 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_21_c_RNIUNK6 23 26 6 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_21_c_RNIJ688T 21 23 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_21_c 23 26 5 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_20_c_RNISKJ6 23 26 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_20_c_RNIG278T 22 25 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_20_c 23 26 4 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_1_c 23 24 1 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_19_c_RNIMFD7T 22 25 4 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_19_c_RNI33Q5 23 26 4 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_19_c 23 26 3 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_18_c_RNIJBC7T 20 23 6 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_18_c_RNI10P5 23 26 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_18_c 23 26 2 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_17_c_RNIVSN5 23 26 2 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_17_c_RNIG7B7T 26 19 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_17_c 23 26 1 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_16_c_RNIVJ87T 24 24 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_16_c_RNI62M5 23 26 1 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_16_c 23 26 0 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_15_c_RNISF77T 27 24 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_15_c_RNI4VK5 23 26 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_15_c 23 25 7 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_14_c_RNIPB67T 21 23 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_14_c_RNI2SJ5 23 25 7 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_14_c 23 25 6 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_13_c_RNIM757T 15 23 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_13_c_RNI0PI5 23 25 6 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_13_c 23 25 5 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_12_c_RNIULH5 23 25 5 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_12_c_RNIH347T 24 22 6 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_12_c 23 25 4 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_11_c_RNISIG5 23 25 4 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_11_c_RNIEV27T 21 20 4 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_11_c 23 25 3 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_10_c_RNIQFF5 23 25 3 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_10_c_RNIBR17T 24 22 0 #SB_LUT4
set_location RV32I_CONTROL.uepc_1_cry_10_c 23 25 2 #SB_CARRY
set_location RV32I_CONTROL.uepc_1_cry_0_c 23 24 0 #SB_CARRY
set_location RV32I_CONTROL.uepc[19] 27 23 5 #SB_DFFE
set_location RV32I_CONTROL.uepc[18] 27 23 4 #SB_DFFE
set_location RV32I_CONTROL.uepc[17] 27 23 3 #SB_DFFE
set_location RV32I_CONTROL.uepc[16] 15 23 1 #SB_DFFE
set_location RV32I_CONTROL.uepc[15] 24 22 7 #SB_DFFE
set_location RV32I_CONTROL.uepc[14] 21 20 5 #SB_DFFE
set_location RV32I_CONTROL.uepc[13] 24 22 1 #SB_DFFE
set_location RV32I_CONTROL.uepc[12] 15 23 3 #SB_DFFE
set_location RV32I_CONTROL.uepc[11] 23 23 2 #SB_DFFE
set_location RV32I_CONTROL.uepc[10] 24 22 5 #SB_DFFE
set_location RV32I_CONTROL.uepc[1] 27 23 2 #SB_DFFE
set_location RV32I_CONTROL.uepc[0] 27 23 1 #SB_DFFE
set_location RV32I_CONTROL.reset_delay_RNO[2] 21 12 1 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNO[1] 21 12 0 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNO[0] 24 15 7 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNIU1UFA[0] 22 20 6 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNIQG3Q692[0] 26 18 0 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNIP63ND81[0] 21 23 1 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNIO3HK4[0] 28 20 3 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNIN34H792[0] 22 20 5 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNIGIQ4ML3[0] 12 24 7 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNI8N494[0] 22 20 1 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNI72JPM[0] 26 27 7 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNI6ET2MN3[0] 12 24 4 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNI46AJ092[0] 26 18 3 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNI3S9G781[0] 20 21 7 #SB_LUT4
set_location RV32I_CONTROL.reset_delay_RNI1PAA192[0] 22 20 2 #SB_LUT4
set_location RV32I_CONTROL.reset_delay[2] 21 12 1 #SB_DFF
set_location RV32I_CONTROL.reset_delay[1] 21 12 0 #SB_DFF
set_location RV32I_CONTROL.reset_delay[0] 24 15 7 #SB_DFF
set_location RV32I_CONTROL.registers_in_o_sn_m7 27 24 6 #SB_LUT4
set_location RV32I_CONTROL.registers_in_o_bm[1] 9 26 5 #SB_LUT4
set_location RV32I_CONTROL.registers_in_o_a1_1[11] 16 20 5 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m9_s 23 21 5 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m37_e 23 18 1 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m34 22 20 0 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m33_s 22 20 3 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m33_d_0 23 21 6 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m31_ns_1 24 18 7 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m31_ns 23 18 7 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m28_s 23 18 6 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m28_d 23 18 5 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m28 23 18 3 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m24 23 19 1 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m22 23 18 2 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m19 24 19 6 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m18_s 24 19 7 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m18_d_ns 23 19 7 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m18_d_bm 24 18 5 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m18_d_am 23 19 6 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m17_d 24 19 5 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m10_a7 24 19 0 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m10_a0_0 24 18 6 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m10_a0 24 19 2 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m10_0_3 24 19 3 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m10_0_2 24 19 1 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.m10_0_1 23 21 7 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.N_40_mux_i 23 18 0 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_cnst_4_0_.N_12_i 24 19 4 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_RNIRNPN[4] 29 18 4 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_RNIOBVN1[0] 17 26 1 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_RNIO3MB[3] 29 19 6 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_RNIN2MB[2] 29 18 7 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_RNIM1MB[1] 29 19 2 #SB_LUT4
set_location RV32I_CONTROL.operand_offset_RNIHQAD[0] 29 19 1 #SB_LUT4
set_location RV32I_CONTROL.operand_offset[4] 23 18 0 #SB_DFFE
set_location RV32I_CONTROL.operand_offset[3] 22 20 0 #SB_DFFE
set_location RV32I_CONTROL.operand_offset[2] 23 18 3 #SB_DFFE
set_location RV32I_CONTROL.operand_offset[1] 24 19 6 #SB_DFFE
set_location RV32I_CONTROL.operand_offset[0] 24 19 4 #SB_DFFE
set_location RV32I_CONTROL.microcode_step_RNO[4] 30 18 3 #SB_LUT4
set_location RV32I_CONTROL.microcode_step_RNO[3] 30 18 2 #SB_LUT4
set_location RV32I_CONTROL.microcode_step_RNO[2] 30 18 1 #SB_LUT4
set_location RV32I_CONTROL.microcode_step_RNO[1] 29 19 7 #SB_LUT4
set_location RV32I_CONTROL.microcode_step_RNO[0] 29 18 0 #SB_LUT4
set_location RV32I_CONTROL.microcode_step_RNIQHJ6[4] 29 19 5 #SB_LUT4
set_location RV32I_CONTROL.microcode_step[4] 30 18 3 #SB_DFF
set_location RV32I_CONTROL.microcode_step[3] 30 18 2 #SB_DFF
set_location RV32I_CONTROL.microcode_step[2] 30 18 1 #SB_DFF
set_location RV32I_CONTROL.microcode_step_1_cry_3_c 30 18 2 #SB_CARRY
set_location RV32I_CONTROL.microcode_step_1_cry_2_c 30 18 1 #SB_CARRY
set_location RV32I_CONTROL.microcode_step_1_cry_1_c 30 18 0 #SB_CARRY
set_location RV32I_CONTROL.microcode_step[1] 29 19 7 #SB_DFF
set_location RV32I_CONTROL.microcode_step[0] 29 18 0 #SB_DFF
set_location RV32I_CONTROL.microcode_mux_cry_3_0_c 29 18 3 #SB_CARRY
set_location RV32I_CONTROL.microcode_mux_cry_2_0_c_RNIOHJJ 29 18 3 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_2_0_c_RNIGTIB2 28 25 3 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_2_0_c_RNIDT031_0 19 22 6 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_2_0_c_RNIDT031 29 24 1 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_2_0_c_RNI0AVM2 28 23 3 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_2_0_c 29 18 2 #SB_CARRY
set_location RV32I_CONTROL.microcode_mux_cry_1_0_c_RNILBDF 29 18 2 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_1_0_c 29 18 1 #SB_CARRY
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNO 29 19 0 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNISJJJ3 21 21 4 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIPGJJ3 21 25 5 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIP97BD 13 21 7 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIO87BD 14 20 6 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIO76BD 23 22 7 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIN77BD 19 24 2 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIN66BD 16 18 0 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIN41E3 21 21 5 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIM67BD 11 27 0 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIM56BD 21 23 6 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIL57BD 18 23 0 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIL46BD 15 20 1 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIK47BD 13 21 5 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIK11E3 21 25 4 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIIRLV8 10 25 7 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNII57R 29 18 1 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNII38BD 17 22 4 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNII36BD 15 18 4 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNII27BD 7 23 6 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIH28BD 11 22 2 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIH26BD 21 20 6 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIH17BD 20 23 7 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIG16BD 18 21 4 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIFOLV8 16 22 7 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIF3IP7 18 26 5 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIF06BD 18 24 4 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIDVASA91 24 9 0 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIBFVC7 18 25 7 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIA7E13_1 21 27 6 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIA7E13_0 21 27 3 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNIA7E13 24 16 4 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c_RNI6RNID 19 27 4 #SB_LUT4
set_location RV32I_CONTROL.microcode_mux_cry_0_0_c 29 18 0 #SB_CARRY
set_location RV32I_CONTROL.memory_write_o 22 15 2 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_9_0_c_RNIKOI851 18 18 2 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_9_0_c 18 18 1 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_8_0_c_RNI2T2541 18 18 1 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_8_0_c 18 18 0 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_7_0_c_RNILG0F51 18 18 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_7_0_c 18 17 7 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_6_0_c_RNIG5KM51 18 17 7 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_6_0_c 18 17 6 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_5_0_c_RNIGOTB41 18 17 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_5_0_c 18 17 5 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_4_c_RNIN3JK51 18 17 5 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_4_c 18 17 4 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_3_c_RNIK2SV92 18 17 4 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_3_c_RNIB6FKF3 23 17 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_3_c 18 17 3 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_30_0_c_RNII5Q451 18 20 7 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_30_0_c 18 20 6 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_2_c_RNILHMTII2 21 17 2 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_2_c_RNIL60131 17 16 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_2_c_RNIKN12O81 17 16 4 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_2_c_RNIJP2N8A1 24 9 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_2_c_RNIADJJ663 17 16 2 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_2_c_RNI9UKKRD 17 16 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_2_c_RNI6RUFR9_0 24 14 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_2_c_RNI6RUFR9 20 17 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_2_c_RNI4BEN92 18 17 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_2_c_RNI40E6C91 17 9 1 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_2_c_RNI3JD73J1 21 17 1 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_2_c 18 17 2 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_29_0_c_RNIP37051 18 20 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_29_0_c 18 20 5 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_28_0_c_RNI070C51 18 20 5 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_28_0_c 18 20 4 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_27_0_c_RNIU1Q751 18 20 4 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_27_0_c_RNI9IROK4 19 19 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_27_0_c 18 20 3 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_26_0_c_RNISSJ351 18 20 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_26_0_c 18 20 2 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_25_0_c_RNISTPUPQ_0 26 16 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_25_0_c_RNISTPUPQ 19 19 7 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_25_0_c_RNIQNDV41 18 20 2 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_25_0_c_RNILF8TJ3 19 20 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_25_0_c 18 20 1 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_24_0_c_RNIOI7B51 18 20 1 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_24_0_c 18 20 0 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_23_0_c_RNIMD1751 18 20 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_23_0_c 18 19 7 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_22_0_c_RNIJ0AN01 18 19 7 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_22_0_c 18 19 6 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_21_0_c_RNII3LU41 18 19 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_21_0_c 18 19 5 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_20_0_c_RNIGUEA51 18 19 5 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_20_0_c 18 19 4 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNIUVMTO 20 19 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNIRUVV24 20 17 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNINV69QE 20 18 2 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNIKTJDF2 18 17 2 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNIK0QSVI1 20 18 1 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNII86A59 22 16 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNIHOH9L5 17 14 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNIF4JTQ82 16 17 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNICH384A1 22 17 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNIBLPR24_0 24 17 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNIBLPR24 24 17 7 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNI9FUOL5 15 15 7 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNI95MHH81 21 17 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNI8LQSVI1_0 20 19 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNI8LQSVI1 24 17 4 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNI8GFNLE 19 17 1 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNI6GPR24 17 14 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNI3BFNLE 23 19 4 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNI16DG0J1 19 17 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNI08I9L5_0 24 17 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c_RNI08I9L5 24 17 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_1_0_c 18 17 1 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_19_0_c_RNIMKAQ01 18 19 4 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_19_0_c 18 19 3 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_18_0_c_RNIUVK151 18 19 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_18_0_c 18 19 2 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_17_0_c_RNISQED51 18 19 2 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_17_0_c 18 19 1 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_16_0_c_RNIOH6GB1 18 19 1 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_16_0_c 18 19 0 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_15_0_c_RNIGAJME1_0 31 19 4 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_15_0_c_RNIGAJME1 18 19 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_15_0_c 18 18 7 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_14_0_c_RNIGVDFB1 18 18 7 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_14_0_c 18 18 6 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_13_0_c_RNIDM1NB1 18 18 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_13_0_c 18 18 5 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_12_0_c_RNIADLEB1 18 18 5 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_12_0_c 18 18 4 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_11_0_c_RNI7496B1 18 18 4 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_11_0_c 18 18 3 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_10_0_c_RNI4RSDB1 18 18 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_10_0_c 18 18 2 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_cry_0_0_c_RNO 18 26 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_0_0_c_RNI3CDMI1 18 17 1 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_cry_0_0_c 18 17 0 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_9_0_c_RNIHEO2K 18 28 2 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_9_0_c 18 28 1 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_8_0_c_RNI0PGUJ 18 28 1 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_8_0_c 18 28 0 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_7_0_c_RNITIAAK 18 28 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_7_0_c 18 27 7 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_6_0_c_RNIQC46K 18 27 7 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_6_0_c 18 27 6 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_5_0_c_RNIN6U1K 18 27 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_5_0_c 18 27 5 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_4_0_c_RNIK0ODK 18 27 5 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_4_0_c 18 27 4 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_3_0_c_RNIBRJHR 18 27 4 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_3_0_c_RNI3VK8E1 12 17 5 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_3_0_c 18 27 3 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_2_0_c_RNIRJE4E1 18 25 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_2_0_c_RNI4HDDR 18 27 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_2_0_c 18 27 2 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_1_0_c_RNIPRHKI1 17 17 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_1_0_c_RNI8ONES 18 27 2 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_1_0_c 18 27 1 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_17_0_c_RNI09H4K 18 29 2 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_17_0_c 18 29 1 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_16_0_c_RNIU4FBQ 18 29 1 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_16_0_c 18 29 0 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_15_0_c_RNIO22MT 18 29 0 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_15_0_c 18 28 7 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_14_0_c_RNISS2JQ 18 28 7 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_14_0_c 18 28 6 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_13_0_c_RNIROSEQ 18 28 6 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_13_0_c 18 28 5 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_12_0_c_RNIQKMAQ 18 28 5 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_12_0_c 18 28 4 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_11_0_c_RNIPGG6Q 18 28 4 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_11_0_c 18 28 3 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_10_0_c_RNIOCAIQ 18 28 3 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_10_0_c 18 28 2 #SB_CARRY
set_location RV32I_CONTROL.memory_addr_o_4_cry_0_0_c_RNO_0 19 27 5 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_0_0_c_RNO 21 27 5 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_0_0_c_RNIPH2F11 18 27 1 #SB_LUT4
set_location RV32I_CONTROL.memory_addr_o_4_cry_0_0_c 18 27 0 #SB_CARRY
set_location RV32I_CONTROL.load_temp_RNIUPFM3[15] 20 19 7 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIUN6P3[6] 14 19 6 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNITH4DB[4] 22 21 0 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNITG4AI1[4] 22 21 1 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNISNFM3[14] 21 26 4 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNISL6P3[5] 14 19 5 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIQLFM3[13] 14 19 3 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIQJ6P3[4] 22 21 3 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIPC3DB[3] 22 21 4 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIPB3AI1[3] 22 21 5 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIOJL9ID2[3] 6 21 5 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIOJFM3[12] 19 25 1 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIOH6P3[3] 23 22 5 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNINQ1RM2[5] 24 18 0 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIMHFM3[11] 19 23 1 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIMF6P3[2] 17 24 1 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIM00O9B2[6] 23 21 2 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNILQH70Q2[10] 17 21 5 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIL5B2B[11] 19 23 0 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIKFFM3[10] 14 19 4 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIKD6P3[1] 23 22 2 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIJN5PPG[8] 16 21 2 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIIB6P3[0] 12 21 2 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIHDJHIT1[3] 22 21 6 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIHBADB[9] 16 17 0 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIG43Q1R2[6] 23 21 3 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIEP0B6G1[0] 12 21 6 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNID69DB[8] 20 21 0 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNID23DAG[9] 15 20 7 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNICSGH202[1] 20 20 7 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIBOG92G2[1] 9 20 0 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIB7CD7V[0] 12 21 5 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIAHOMA[1] 22 21 7 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIAGOJH1[1] 19 20 4 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNIA2C3B[10] 17 21 3 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI92LHEL3[4] 13 19 7 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI918DB[7] 12 21 0 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI908AI1[7] 17 19 5 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI8FOMA[0] 12 21 3 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI8EOJH1[0] 12 21 4 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI8E0HNR3[2] 7 18 4 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI5S6DB[6] 23 21 0 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI5R6AI1[6] 23 21 4 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI5NQVL5[4] 13 20 6 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI5K88AG[11] 12 19 1 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI5H1O9B2[7] 17 19 4 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI5DVONB3[2] 7 18 3 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI4U6P3[9] 16 17 1 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI4JAPHG[10] 17 21 4 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI4EHUA[2] 17 24 2 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI4DHRH1[2] 15 22 6 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI3Q5Q1R2[7] 7 19 6 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI2S6P3[8] 20 21 1 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI1SVOUI3[5] 24 18 2 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI1N5DB[5] 24 18 3 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI1M5AI1[5] 24 18 4 #SB_LUT4
set_location RV32I_CONTROL.load_temp_RNI0Q6P3[7] 12 21 1 #SB_LUT4
set_location RV32I_CONTROL.load_temp[9] 16 17 5 #SB_DFFE
set_location RV32I_CONTROL.load_temp[8] 20 21 5 #SB_DFFE
set_location RV32I_CONTROL.load_temp[7] 17 19 0 #SB_DFFE
set_location RV32I_CONTROL.load_temp[6] 16 17 7 #SB_DFFE
set_location RV32I_CONTROL.load_temp[5] 23 19 0 #SB_DFFE
set_location RV32I_CONTROL.load_temp[4] 22 23 2 #SB_DFFE
set_location RV32I_CONTROL.load_temp[3] 22 23 1 #SB_DFFE
set_location RV32I_CONTROL.load_temp[2] 22 23 0 #SB_DFFE
set_location RV32I_CONTROL.load_temp[15] 20 19 5 #SB_DFFE
set_location RV32I_CONTROL.load_temp[14] 19 25 4 #SB_DFFE
set_location RV32I_CONTROL.load_temp[13] 23 16 5 #SB_DFFE
set_location RV32I_CONTROL.load_temp[12] 19 25 0 #SB_DFFE
set_location RV32I_CONTROL.load_temp[11] 19 23 6 #SB_DFFE
set_location RV32I_CONTROL.load_temp[10] 20 18 5 #SB_DFFE
set_location RV32I_CONTROL.load_temp[1] 21 18 7 #SB_DFFE
set_location RV32I_CONTROL.load_temp[0] 19 23 7 #SB_DFFE
set_location RV32I_CONTROL.instruction_RNIVLE8G[29] 23 20 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIVKDID[17] 18 25 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIVI1K3[11] 18 25 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIVI1K3_0[11] 20 20 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIV1MV1[17] 18 22 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIV016N9[12] 12 19 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIUQCH3[14] 24 25 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIUKJF4[28] 19 26 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIUKE8G[28] 27 25 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIUJD8G[19] 24 24 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIUFCD4[19] 19 26 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIU9LF79[12] 5 24 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIU8MDLF[13] 15 25 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIU5P0I63[28] 18 16 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIU4Q612[31] 28 22 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNITQIT71[22] 26 20 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNITPN4PS2[14] 9 21 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNITJE8G[27] 27 21 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNITIEBT[20] 12 24 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNITIDID[17] 15 21 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNITID8G[18] 26 26 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNITG1K3[10] 27 24 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNITG1K3_0[10] 27 19 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIT6KT4H[12] 16 28 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIT5E86_5[31] 21 29 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIT5E86_4[31] 23 28 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIT5E86_3[31] 23 28 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIT5E86[31] 19 29 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIT5E86_2[31] 19 27 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIT5E86_1[31] 18 29 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIT5E86_0[31] 6 25 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNISQEH3[30] 10 20 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNISIE8G[26] 27 21 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNISHD8G[17] 28 23 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNISC6242[13] 6 24 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNISAM3T9[12] 13 28 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIS5AIB[14] 21 24 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIS4E86[30] 20 28 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIROJ7B[12] 19 25 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIRJADD9[12] 15 25 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIRHE8G[25] 19 26 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIRGD8G[16] 26 20 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIRDEUHG[12] 17 23 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIR9LT5_6[17] 14 21 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIR9LT5_5[17] 18 25 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIR9LT5_4[17] 11 17 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIR9LT5_3[17] 11 17 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIR9LT5_2[17] 11 25 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIR9LT5_1[17] 12 18 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIR9LT5[17] 16 22 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIR9LT5_0[17] 14 21 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIR07JSG[13] 9 17 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIQVO612[31] 26 25 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIQUPP9[11] 18 25 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIQNIT71[21] 26 20 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIQFD8G[15] 28 22 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIQ9L7O1[13] 15 25 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIQ9HJFE3[14] 12 19 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIQ3FE5[17] 18 23 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIPNJT71[20] 28 17 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIPHBARF[13] 15 22 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIPED8G[14] 26 25 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIPDHF4[27] 19 26 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIP8AD4[18] 19 26 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOSPP9[10] 19 27 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOQKSO7[12] 13 17 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOKK4032[14] 11 19 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOGFA[15] 18 22 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOFF8G_9[31] 27 24 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOFF8G_8[31] 26 26 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOFF8G_7[31] 27 24 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOFF8G_6[31] 26 26 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOFF8G_5[31] 26 26 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOFF8G_4[31] 27 24 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOFF8G_3[31] 27 20 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOFF8G[31] 28 23 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOFF8G_2[31] 28 23 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOFF8G_1[31] 26 25 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIOFF8G_0[31] 26 26 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIODD8G[13] 26 25 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIO6VD3[13] 14 19 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIO1BQLG[12] 5 23 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNINV9QLG[12] 16 20 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNINEF8G[30] 26 20 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNINCD8G[12] 24 26 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIN9R8IH[15] 17 20 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIMQSKGA2[14] 17 19 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIMQSKGA2_0[14] 17 19 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIMQN612[31] 26 25 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIKUUEA[14] 17 20 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIKKH04[9] 22 27 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIKKH04_0[9] 20 20 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIKGS39T[14] 16 19 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIK6FF4[26] 21 26 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIK6EV2G[12] 14 23 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIK2T44[10] 19 21 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIK18D4[17] 20 22 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIJF1R3[29] 9 18 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIJ4DV2G[12] 15 20 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIJ225I[9] 22 27 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIJ1AQ4J2[14] 15 19 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIJ19IGA2[14] 17 19 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIIJI04[7] 28 18 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIIIH04[8] 26 26 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIIIH04_0[8] 27 19 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIIETSHI[14] 16 19 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIIE1R3[28] 9 18 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNII3VUN3[14] 16 21 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIHD1R3[27] 7 22 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIH7SRH51[14] 16 20 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIGUUPOS2[14] 16 20 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIGPU612[31] 24 24 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIGPST3[7] 17 26 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIGGH04[7] 27 27 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIGC1R3[26] 7 22 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIG3G03G[13] 10 26 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIFVCF4[25] 20 22 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIFRCLD[29] 21 28 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIFQ5D4[16] 22 14 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIFQ0T2A[12] 7 26 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIFDATC3[13] 9 27 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIFB1R3[25] 7 17 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIF1GDNN3[22] 16 18 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIF1F03G[13] 16 16 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIF0A6A[9] 22 27 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIF08I7[11] 18 25 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEV5BD[17] 16 22 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEQCLD[28] 22 27 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_9[31] 7 25 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_8[31] 7 21 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_7[31] 7 21 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_6[31] 12 22 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_5[31] 11 22 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_4[31] 11 19 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_3[31] 12 28 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7[31] 10 20 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_2[31] 9 27 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_1[31] 9 27 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_15[31] 6 23 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_14[31] 9 19 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_13[31] 10 19 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_12[31] 12 20 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_11[31] 9 19 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_10[31] 9 27 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJMH7_0[31] 10 19 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEJ0CN41[14] 17 21 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIEA1R3[24] 7 17 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIE21HD1[31] 24 24 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDU96A[8] 26 26 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDU7JA[13] 12 16 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDU7I7[10] 19 27 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDU5BD[17] 15 21 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDTMMAG[13] 6 25 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDS3GC[17] 21 21 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDPCLD[27] 19 28 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDK1201[14] 18 26 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDJMH7[31] 9 19 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDJMH7_2[31] 12 20 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDJMH7_1[31] 9 19 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDJMH7_0[31] 10 19 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIDAQF4[30] 19 26 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNID9JG54[14] 9 19 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNID92R3[31] 12 28 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNID92R3_0[31] 9 19 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNID91R3[23] 12 17 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNICOCLD[26] 19 27 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNICM5I8O3[28] 11 19 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNICKVHD_4[12] 15 25 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNICKVHD_3[12] 5 19 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNICKVHD_2[12] 15 27 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNICKVHD_1[12] 11 27 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNICKVHD[12] 12 16 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNICKVHD_0[12] 18 23 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNICKT612[31] 26 26 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIC92R3[31] 11 18 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIC92R3_0[31] 12 20 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIC81R3[22] 11 21 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIC4MQ8A[12] 15 28 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIBNCLD[25] 19 28 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIBESAJE3[14] 17 23 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIBBHL79[12] 13 18 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIB92G341[14] 16 18 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIB8AG12[31] 22 26 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIB82R3[30] 7 17 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIB71R3[21] 13 24 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIAU243[20] 21 27 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIARE31[10] 18 22 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIAR2H71[24] 26 20 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIAOAF4[24] 23 20 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIAK5VN8[12] 5 24 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIAJ3D4[15] 18 29 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIA61R3[20] 12 24 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNIA1E3EG[12] 12 19 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI9V1CH[11] 18 26 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI9RDE4[22] 23 20 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI8UGD4[20] 23 20 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI8LDLD[31] 19 28 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI8L6JD9[12] 12 28 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI8FS612[31] 28 23 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI84PUEG[15] 17 20 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI83B24[12] 26 25 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI7UQST8[12] 15 26 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI7O2H71[23] 26 20 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI7M3GC[17] 21 25 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI7KDLD[30] 19 28 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI7ACKJF[13] 17 27 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI6GEAQ72[29] 16 16 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI66QQF4[13] 15 16 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI5RRTJ_4[31] 19 29 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI5RRTJ_3[31] 19 28 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI5RRTJ[31] 20 24 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI5RRTJ_2[31] 21 26 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI5RRTJ_1[31] 19 28 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI5RRTJ_0[31] 21 26 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI5R1CH[10] 19 27 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI5K98H[20] 21 27 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI5H8F4[23] 16 27 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI5C1D4[14] 21 24 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI5AFART2[14] 20 19 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI4QDID[17] 12 18 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI4KBE4[21] 13 24 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI4II3A[14] 16 22 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI4CD86[29] 23 28 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI4BR6G12[18] 16 19 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI4AR612[31] 26 20 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI4AKT9J[20] 12 19 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI47IA1H[12] 5 24 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI42VP9J[19] 17 23 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI42OU7[9] 21 27 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI3SLF4[29] 23 20 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI3PDID[17] 12 25 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI3GGDIA[12] 7 26 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI3FCIB[15] 17 27 6 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI3BD86[28] 20 24 1 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI328KJF[12] 15 28 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI2US17E[29] 16 16 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI2T28241[14] 12 19 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI2EEOL4[13] 15 22 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI2AD86[27] 22 22 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI20OU7[8] 22 27 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI1NJ2[12] 7 25 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI1NDID[17] 11 17 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI1AKM3[14] 6 23 7 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI19D86[26] 21 27 0 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI0TKCN[31] 19 28 2 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI0OC85H[14] 9 21 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI0N74N7[12] 11 29 5 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI0MDID[17] 12 17 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI0FMO9S2[14] 17 20 4 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI08D86[25] 20 22 3 #SB_LUT4
set_location RV32I_CONTROL.instruction_RNI031HQ3[13] 10 26 5 #SB_LUT4
set_location RV32I_CONTROL.instruction[9] 20 20 5 #SB_DFFE
set_location RV32I_CONTROL.instruction[8] 21 24 1 #SB_DFFE
set_location RV32I_CONTROL.instruction[7] 17 18 5 #SB_DFFE
set_location RV32I_CONTROL.instruction[31] 20 24 6 #SB_DFFE
set_location RV32I_CONTROL.instruction[30] 20 24 4 #SB_DFFE
set_location RV32I_CONTROL.instruction[29] 20 24 2 #SB_DFFE
set_location RV32I_CONTROL.instruction[28] 20 24 0 #SB_DFFE
set_location RV32I_CONTROL.instruction[27] 22 22 2 #SB_DFFE
set_location RV32I_CONTROL.instruction[26] 22 22 0 #SB_DFFE
set_location RV32I_CONTROL.instruction[25] 20 22 4 #SB_DFFE
set_location RV32I_CONTROL.instruction[24] 23 20 2 #SB_DFFE
set_location RV32I_CONTROL.instruction[23] 22 22 7 #SB_DFFE
set_location RV32I_CONTROL.instruction[22] 23 20 4 #SB_DFFE
set_location RV32I_CONTROL.instruction[21] 23 15 3 #SB_DFFE
set_location RV32I_CONTROL.instruction[20] 23 20 0 #SB_DFFE
set_location RV32I_CONTROL.instruction[19] 22 22 5 #SB_DFFE
set_location RV32I_CONTROL.instruction[18] 22 22 4 #SB_DFFE
set_location RV32I_CONTROL.instruction[17] 20 22 6 #SB_DFFE
set_location RV32I_CONTROL.instruction[16] 20 22 5 #SB_DFFE
set_location RV32I_CONTROL.instruction[15] 17 18 6 #SB_DFFE
set_location RV32I_CONTROL.instruction[14] 21 24 2 #SB_DFFE
set_location RV32I_CONTROL.instruction[13] 21 24 6 #SB_DFFE
set_location RV32I_CONTROL.instruction[12] 21 24 7 #SB_DFFE
set_location RV32I_CONTROL.instruction[11] 22 20 7 #SB_DFFE
set_location RV32I_CONTROL.instruction[10] 21 24 0 #SB_DFFE
set_location RV32I_CONTROL.initial_reset_RNO 24 15 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVR61H 12 18 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_6 18 12 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_5 18 12 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_4 15 10 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_3 15 15 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_2 15 14 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_1 16 12 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71_0 17 10 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVP6G71 16 14 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIVA14M 21 23 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIUSP8T 27 21 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIUQ61H 12 25 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIUG4N2 28 19 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIU914M 22 25 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIT924M 24 24 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIT904M 15 18 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIT814M 22 25 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNISO61H 12 17 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIS824M 22 25 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIS804M 21 20 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIS714M 20 23 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIRBO56 22 27 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIR704M 18 21 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIR614M 26 19 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIR1PE3_3 26 25 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIR1PE3_1 24 25 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIR1PE3_0 28 20 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIR1PE3 14 16 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIQSV14_6 18 12 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIQSV14_5 18 12 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIQSV14_4 17 14 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIQSV14_3 18 13 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIQSV14_2 13 15 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIQSV14_1 19 14 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIQSV14_0 18 13 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIQSV14 9 21 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIQ604M 17 24 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIP504M 22 24 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIOK61H 15 21 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIO404M 14 19 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNINOIGT 18 22 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIMLP5G_0 27 21 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIMLP5G 27 21 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIM3IT6 28 19 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIL6S0DA2 17 20 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIKB0QG 14 21 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIJCUJ1 21 27 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIJA0QG 14 20 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIJ9VPG 19 21 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNII90QG 19 24 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNII8VPG 16 19 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIHNIKJ 26 20 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIH80QG 10 27 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIH7VPG 21 23 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIG8CC5 17 17 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIG70QG 18 22 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIG6VPG 15 19 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIG18BM 21 20 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIFPKGS 18 26 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIF60QG 17 21 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIF08BM 12 18 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIEV7BM 21 22 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIDU7BM 13 22 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIDTEEC 19 21 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNID5VPG 15 18 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNID40QG 7 23 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNICT7BM 20 23 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNICPB3N 28 20 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIC4VPG 21 20 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIC41QG 11 22 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIC30QG 19 21 3 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIBS7BM 26 19 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIB3VPG 18 21 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIARDVV_1 17 28 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIARDVV_0 18 26 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIARDVV 18 26 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIAR7BM 17 22 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIAQEEC 22 21 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNIA2VPG 18 24 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI9Q7BM 18 22 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_6 14 14 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_5 17 11 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_4 17 13 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_3 14 12 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_2 15 17 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_1 16 11 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1_0 15 13 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI99J8B1 17 12 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI91VPG 16 22 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI8UVU 28 18 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI8USUF 21 21 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI80VPG 15 21 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI7R4IQ 22 24 2 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI6HORA 18 25 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI5T6E31 13 14 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI4G14M 16 25 5 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI3F14M 16 25 1 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI3E04M 24 24 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI2OSUF 21 25 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI2E14M 19 24 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI2D04M 27 22 0 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI1D14M 22 15 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI1C04M 21 23 4 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI0C14M 18 23 6 #SB_LUT4
set_location RV32I_CONTROL.initial_reset_RNI0B04M 22 24 7 #SB_LUT4
set_location RV32I_CONTROL.initial_reset 24 15 3 #SB_DFF
set_location RV32I_CONTROL.general_out_am[4] 21 19 1 #SB_LUT4
set_location RV32I_CONTROL.general_out_2_8[10] 20 18 4 #SB_LUT4
set_location RV32I_CONTROL.general_out_2_6[10] 24 13 1 #SB_LUT4
set_location RV32I_CONTROL.general_out_2_5[10] 24 14 6 #SB_LUT4
set_location RV32I_CONTROL.general_out_1[5] 23 19 3 #SB_LUT4
set_location RV32I_CONTROL.general_out_1[2] 20 17 5 #SB_LUT4
set_location RV32I_CONTROL.g0_9_1 11 19 3 #SB_LUT4
set_location RV32I_CONTROL.g0_5_1 17 16 0 #SB_LUT4
set_location RV32I_CONTROL.byte_offset_am[7] 17 19 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.microcode_o_1_0_x2[13] 17 22 6 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.microcode_o_1_0_a2[21] 28 20 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.microcode_o_1_0_a2_0[9] 17 26 5 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.microcode_o_1_0_a2_0[6] 17 26 7 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.microcode_o_1_0[9] 17 26 4 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m99_bm 28 25 7 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m99_am 27 25 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m95 27 25 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m94 16 27 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m92 12 20 3 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m89_bm 24 25 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m89_am 27 25 7 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m84 27 25 6 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m83 17 26 6 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m81 16 27 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m80 17 26 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m77 16 27 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m74 17 22 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m69_ns_1 27 24 5 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m69_ns 17 22 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m65_ns_1 24 25 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m65_ns 11 16 6 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m60_ns_1 14 19 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m60_ns 11 16 5 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m6 17 26 3 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m54_0_2 28 18 5 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m54_0 28 18 6 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m38 28 18 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m35 17 20 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m31 28 21 3 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m28 28 21 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m23_0 28 19 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m23 17 24 4 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m21 22 26 5 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m19 27 25 3 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m18 29 19 4 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m17 27 20 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m15_0_0 28 18 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m15_0 29 19 3 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m15 28 18 3 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m11_0 28 19 7 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m11 19 22 7 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m102 14 19 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.m100 28 19 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_MICROCODE.N_135_mux_i 11 16 7 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_offset_2_0_.m7_ns_1 17 17 3 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_offset_2_0_.m7_ns 17 17 4 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_offset_2_0_.m2 17 17 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_offset_2_0_.m13 17 17 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_offset_2_0_.m11_0 18 16 5 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_offset_2_0_.m11 17 17 7 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_RNO[4] 14 16 7 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_RNO[3] 19 22 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_RNO[2] 22 15 5 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_RNO[1] 13 16 5 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_RNO_0[1] 22 15 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_RNO_0[0] 18 15 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_RNO[0] 15 18 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_RNIRK7P1[4] 14 16 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector_RNIRF561[3] 13 16 4 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector[4] 14 16 7 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector[3] 19 22 1 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector[2] 22 15 5 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector[1] 13 16 5 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector[0] 15 18 2 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_state_o_RNO[1] 22 15 4 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_state_o_RNO[0] 14 16 5 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_state_o_RNIB65R5[1] 14 16 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_state_o[1] 22 15 4 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_state_o[0] 14 16 5 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNO[4] 22 15 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNO[3] 21 16 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNO[2] 21 16 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNO[1] 22 15 3 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNO[0] 21 16 5 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNISGL9VL[4] 22 19 1 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNIS3IH4A1[2] 22 19 3 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNIPQLQ073[2] 22 19 6 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNIJNCPMI2[4] 19 19 3 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNIIO93N2[2] 21 16 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNIH2OP4A1[4] 19 19 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNIF87HQO1[4] 21 19 5 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNIBKNFDU3[2] 22 19 4 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNI9KF1VL[2] 22 19 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask_RNI3JFBN2[4] 19 18 4 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask[4] 22 15 1 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask[3] 21 16 2 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask[2] 21 16 1 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask[1] 22 15 3 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask[0] 21 16 5 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling_sbtinv[2] 19 21 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling_e_0_RNO[2] 17 17 0 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling_e_0[2] 17 17 0 #SB_DFFE
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling_RNO[4] 14 16 4 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling_RNO[3] 19 22 3 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling_RNO_1[3] 19 22 4 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling_RNO[1] 13 16 3 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling_RNO_0[3] 19 22 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling_RNO_0[1] 13 16 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling_RNO[0] 14 16 2 #SB_LUT4
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling[4] 14 16 4 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling[3] 19 22 3 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling[1] 13 16 3 #SB_DFF
set_location RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling[0] 14 16 2 #SB_DFF
set_location RV32I_ALU.xor_[30] 10 20 7 #SB_LUT4
set_location RV32I_ALU.xor_[28] 11 28 7 #SB_LUT4
set_location RV32I_ALU.xor_[27] 9 25 7 #SB_LUT4
set_location RV32I_ALU.xor_[26] 10 27 6 #SB_LUT4
set_location RV32I_ALU.xor_[25] 18 23 3 #SB_LUT4
set_location RV32I_ALU.xor_[24] 7 21 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_9_c_RNIU2CAJ 10 22 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_9_c_RNIGD9LNF 11 18 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_9_c_RNI3PAOCA 11 18 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_9_c 10 22 2 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_8_c_RNIIJ3VFF 7 20 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_8_c_RNI58AAJ 10 22 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_8_c_RNI2TVBQA 7 20 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_8_c 10 22 1 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_7_c_RNISD7BVF 16 21 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_7_c_RNI82PLFB 16 24 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_7_c_RNI359AJ 10 22 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_7_c 10 22 0 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_6_c_RNIA91VFF 7 19 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_6_c_RNI128AJ 10 22 0 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_6_c_RNI08DJLB 7 19 0 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_6_c 10 21 7 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_5_c_RNIVU6AJ 10 21 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_5_c_RNIDR373C 5 22 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_5_c_RNI640VFF 19 22 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_5_c 10 21 6 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_4_c_RNITR5AJ 10 21 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_4_c_RNIQEQQGC 9 24 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_4_c_RNI2VUUFF 9 16 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_4_c 10 21 5 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_3_c_RNISFJ46D 13 20 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_3_c_RNIRO4AJ 10 21 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_3_c_RNI8L2BVF 13 20 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_3_c 10 21 4 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_30_c_RNIIIIBH 10 25 0 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_30_c_RNICT1JA1 10 25 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_30_c 10 24 7 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_2_c_RNIPL3AJ 10 21 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_2_c_RNIOP72CD 7 24 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_2_c_RNIJ6VKNF 6 21 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_2_c 10 21 3 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_29_c_RNINBE8N 10 24 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_29_c_RNIE0JDM1 6 24 0 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_29_c 10 24 6 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_28_c_RNIM9D8N 10 24 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_28_c_RNIK3CNB2 15 21 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_28_c_RNICRLMAG 16 16 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_28_c_RNI2GVBP2 16 16 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_28_c 10 24 5 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_27_c_RNIUNJ9V2 11 19 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_27_c_RNIMBI03G 11 19 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_27_c_RNIL7C8N 10 24 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_27_c_RNIGB0LH2 11 24 0 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_27_c 10 24 4 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_26_c_RNIK5B8N 10 24 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_26_c_RNI11N8V2 9 28 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_26_c 10 24 3 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_25_c_RNIJ3A8N 10 24 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_25_c_RNIIMDSC3 10 26 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_25_c 10 24 2 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_24_c_RNIOP6624 14 16 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_24_c_RNII198N 10 24 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_24_c 10 24 1 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_23_c_RNIK1R384 15 22 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_23_c_RNIHV78N 10 24 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_23_c 10 24 0 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_22_c_RNIN75C35 10 28 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_22_c_RNIGT68N 10 24 0 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_22_c_RNI9RHNL4 10 28 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_22_c 10 23 7 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_21_c_RNITAULO5 5 23 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_21_c_RNIFUA1B5 5 23 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_21_c_RNIFR58N 10 23 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_21_c 10 23 6 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_20_c_RNIL14B06 14 21 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_20_c_RNIEP48N 10 23 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_20_c_RNI3ENVD6 13 18 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_20_c 10 23 5 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_1_c_RNINI2AJ 10 21 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_1_c_RNIF1UKNF 7 18 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_1_c_RNI5DULPD 7 18 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_1_c 10 21 2 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_19_c_RNIM8B7N 10 23 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_19_c_RNIJPG6C6 13 18 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_19_c_RNI5DTHU5 13 18 0 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_19_c 10 23 4 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_18_c_RNIQ6K5C6 17 23 0 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_18_c_RNIL6A7N 10 23 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_18_c_RNI8J7QP6 17 23 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_18_c 10 23 3 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_17_c_RNIK497N 10 23 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_17_c_RNIEM04F7 6 23 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_17_c_RNI0ADF17 6 23 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_17_c 10 23 2 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_16_c_RNIKPPD48 13 23 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_16_c_RNIJ287N 10 23 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_16_c_RNI6D6PM7 9 25 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_16_c 10 23 1 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_15_c_RNIRJBL28 14 22 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_15_c_RNII077N 10 23 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_15_c_RNID7O0L7 14 22 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_15_c 10 23 0 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_14_c_RNIHL99RF 16 26 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_14_c_RNIESVI88 16 26 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_14_c_RNICU57N 10 23 0 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_14_c 10 22 7 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_13_c_RNIQEDLAG 9 21 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_13_c_RNIIVOST8 5 22 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_13_c_RNIBS47N 10 22 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_13_c 10 22 6 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_12_c_RNIM2I6J9 11 17 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_12_c_RNIAQ37N 10 22 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_12_c_RNI4V9V2G 9 17 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_12_c 10 22 5 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_11_c_RNIOABLAG 16 28 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_11_c_RNIGA64P9 16 28 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_11_c_RNI9O27N 10 22 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_11_c 10 22 4 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_10_c_RNI8UHKN9 11 18 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_10_c_RNI7CDGJ 10 22 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_10_c_RNI6B85GF 12 19 0 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_10_c 10 22 3 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_cry_0_s 10 21 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_0_c_RNILF1AJ 10 21 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_0_c_RNII0L97E 9 26 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_cry_0_c 10 21 1 #SB_CARRY
set_location RV32I_ALU.un1_operand1_i_axb_9_l_fx 9 18 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_8_l_fx 9 18 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_7_l_fx 7 22 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_6_l_fx 7 23 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_5_l_fx 10 20 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_4_l_fx 7 17 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_3_l_fx 11 21 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_30_l_fx 10 19 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_2_l_fx 11 21 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_29_l_fx 11 28 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_28_l_fx 10 25 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_27_l_fx 9 27 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_26_l_fx 9 27 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_25_l_fx 7 22 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_24_l_fx 7 21 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_23_l_fx 7 21 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_22_l_fx 9 23 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_21_l_fx 11 20 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_20_l_fx 11 20 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_1_l_fx 14 23 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_19_l_fx 10 19 4 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_18_l_fx 6 23 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_17_l_fx 7 25 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_16_l_fx 10 25 2 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_15_l_fx 10 19 3 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_14_l_fx 10 20 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_13_l_fx 10 18 6 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_12_l_fx 11 21 5 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_11_l_fx 11 18 1 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_10_l_fx 7 17 7 #SB_LUT4
set_location RV32I_ALU.un1_operand1_i_axb_0_l_ofx 12 24 1 #SB_LUT4
set_location RV32I_ALU.sra_9 15 21 0 #SB_LUT4
set_location RV32I_ALU.sra_8 7 24 0 #SB_LUT4
set_location RV32I_ALU.sra_7 5 18 7 #SB_LUT4
set_location RV32I_ALU.sra_6 9 26 2 #SB_LUT4
set_location RV32I_ALU.sra_5_ns 6 22 3 #SB_LUT4
set_location RV32I_ALU.sra_5_bm 14 22 3 #SB_LUT4
set_location RV32I_ALU.sra_5_am 6 22 2 #SB_LUT4
set_location RV32I_ALU.sra_20 16 26 3 #SB_LUT4
set_location RV32I_ALU.sra_19 5 22 2 #SB_LUT4
set_location RV32I_ALU.sra_18 9 24 2 #SB_LUT4
set_location RV32I_ALU.sra_17 16 28 1 #SB_LUT4
set_location RV32I_ALU.sra_16 9 28 4 #SB_LUT4
set_location RV32I_ALU.sra_15 10 26 1 #SB_LUT4
set_location RV32I_ALU.sra_14 9 22 5 #SB_LUT4
set_location RV32I_ALU.sra_13_ns 16 24 4 #SB_LUT4
set_location RV32I_ALU.sra_13_bm 10 29 1 #SB_LUT4
set_location RV32I_ALU.sra_13_am 16 24 3 #SB_LUT4
set_location RV32I_ALU.sra_12 10 28 0 #SB_LUT4
set_location RV32I_ALU.sra_11 5 22 5 #SB_LUT4
set_location RV32I_ALU.sra_10 9 24 6 #SB_LUT4
set_location RV32I_ALU.sll_9 10 29 6 #SB_LUT4
set_location RV32I_ALU.sll_8 6 20 4 #SB_LUT4
set_location RV32I_ALU.sll_6 6 24 6 #SB_LUT4
set_location RV32I_ALU.sll_36 10 27 1 #SB_LUT4
set_location RV32I_ALU.sll_34 6 20 7 #SB_LUT4
set_location RV32I_ALU.sll_33 17 27 3 #SB_LUT4
set_location RV32I_ALU.sll_32 11 27 2 #SB_LUT4
set_location RV32I_ALU.sll_31 12 27 5 #SB_LUT4
set_location RV32I_ALU.sll_30 5 19 6 #SB_LUT4
set_location RV32I_ALU.sll_29 15 28 3 #SB_LUT4
set_location RV32I_ALU.sll_28 7 26 1 #SB_LUT4
set_location RV32I_ALU.sll_26 5 19 3 #SB_LUT4
set_location RV32I_ALU.sll_25_ns_1 15 26 0 #SB_LUT4
set_location RV32I_ALU.sll_25_ns 15 26 3 #SB_LUT4
set_location RV32I_ALU.sll_24_ns_1 5 24 1 #SB_LUT4
set_location RV32I_ALU.sll_24_ns 5 24 2 #SB_LUT4
set_location RV32I_ALU.sll_23 11 29 4 #SB_LUT4
set_location RV32I_ALU.sll_22 13 17 3 #SB_LUT4
set_location RV32I_ALU.sll_13 9 19 4 #SB_LUT4
set_location RV32I_ALU.sll_12 7 26 6 #SB_LUT4
set_location RV32I_ALU.sll_11 11 25 5 #SB_LUT4
set_location RV32I_ALU.sll_10 9 20 5 #SB_LUT4
set_location RV32I_ALU.result_o_sn_m7 14 23 2 #SB_LUT4
set_location RV32I_ALU.result_o_sn_m3 16 16 0 #SB_LUT4
set_location RV32I_ALU.result_o_bm_1[7] 7 19 3 #SB_LUT4
set_location RV32I_ALU.result_o_bm_1[6] 7 19 2 #SB_LUT4
set_location RV32I_ALU.result_o_bm_1[5] 7 19 1 #SB_LUT4
set_location RV32I_ALU.result_o_bm_1[4] 10 29 5 #SB_LUT4
set_location RV32I_ALU.result_o_bm_1[3] 7 21 0 #SB_LUT4
set_location RV32I_ALU.result_o_bm_1[2] 7 18 1 #SB_LUT4
set_location RV32I_ALU.result_o_am[7] 7 19 4 #SB_LUT4
set_location RV32I_ALU.result_o_am[6] 7 26 7 #SB_LUT4
set_location RV32I_ALU.result_o_am[5] 11 17 7 #SB_LUT4
set_location RV32I_ALU.result_o_am[4] 12 17 7 #SB_LUT4
set_location RV32I_ALU.result_o_am[30] 6 25 3 #SB_LUT4
set_location RV32I_ALU.result_o_am[3] 10 29 7 #SB_LUT4
set_location RV32I_ALU.result_o_am[28] 12 20 7 #SB_LUT4
set_location RV32I_ALU.result_o_am[27] 17 27 4 #SB_LUT4
set_location RV32I_ALU.result_o_am[26] 11 27 3 #SB_LUT4
set_location RV32I_ALU.result_o_am[25] 18 23 4 #SB_LUT4
set_location RV32I_ALU.result_o_am[24] 5 19 7 #SB_LUT4
set_location RV32I_ALU.result_o_am[2] 6 16 7 #SB_LUT4
set_location RV32I_ALU.result_o_6_bm[0] 6 24 7 #SB_LUT4
set_location RV32I_ALU.result_o_5_ns_1[9] 7 20 5 #SB_LUT4
set_location RV32I_ALU.result_o_5_ns_1[8] 16 21 5 #SB_LUT4
set_location RV32I_ALU.result_o_5_ns_1[15] 15 18 6 #SB_LUT4
set_location RV32I_ALU.result_o_5_ns_1[14] 9 21 7 #SB_LUT4
set_location RV32I_ALU.result_o_5_ns_1[13] 11 16 0 #SB_LUT4
set_location RV32I_ALU.result_o_5_ns_1[12] 9 17 7 #SB_LUT4
set_location RV32I_ALU.result_o_5_ns_1[11] 11 18 3 #SB_LUT4
set_location RV32I_ALU.result_o_5_ns_1[10] 11 18 5 #SB_LUT4
set_location RV32I_ALU.result_o_5_ns_1[1] 9 26 3 #SB_LUT4
set_location RV32I_ALU.result_o_5_ns_1[0] 6 24 5 #SB_LUT4
set_location RV32I_ALU.result_o_5_ns[0] 7 23 3 #SB_LUT4
set_location RV32I_ALU.result_o_5_bm[21] 13 18 3 #SB_LUT4
set_location RV32I_ALU.result_o_5_bm[20] 13 18 2 #SB_LUT4
set_location RV32I_ALU.result_o_4_ns[31] 15 27 5 #SB_LUT4
set_location RV32I_ALU.result_o_4_ns[29] 11 28 4 #SB_LUT4
set_location RV32I_ALU.result_o_4_bm[31] 15 27 4 #SB_LUT4
set_location RV32I_ALU.result_o_4_bm[29] 11 28 3 #SB_LUT4
set_location RV32I_ALU.result_o_4_bm[21] 12 28 3 #SB_LUT4
set_location RV32I_ALU.result_o_4[9] 7 20 4 #SB_LUT4
set_location RV32I_ALU.result_o_4[8] 16 21 0 #SB_LUT4
set_location RV32I_ALU.result_o_4[15] 15 27 6 #SB_LUT4
set_location RV32I_ALU.result_o_4[14] 9 21 3 #SB_LUT4
set_location RV32I_ALU.result_o_4[13] 9 17 3 #SB_LUT4
set_location RV32I_ALU.result_o_4[12] 5 20 5 #SB_LUT4
set_location RV32I_ALU.result_o_4[11] 13 28 4 #SB_LUT4
set_location RV32I_ALU.result_o_4[10] 6 23 0 #SB_LUT4
set_location RV32I_ALU.result_o_4[1] 9 29 0 #SB_LUT4
set_location RV32I_ALU.result_o_3[23] 10 25 5 #SB_LUT4
set_location RV32I_ALU.result_o_3[22] 6 20 5 #SB_LUT4
set_location RV32I_ALU.result_o_3[19] 17 23 6 #SB_LUT4
set_location RV32I_ALU.result_o_3[18] 6 23 6 #SB_LUT4
set_location RV32I_ALU.result_o_3[17] 15 20 6 #SB_LUT4
set_location RV32I_ALU.result_o_3[16] 14 22 1 #SB_LUT4
set_location RV32I_ALU.m9_2_1_0 9 25 3 #SB_LUT4
set_location RV32I_ALU.m9_2_0_0 9 22 4 #SB_LUT4
set_location RV32I_ALU.m9_2_03_0_0 12 27 3 #SB_LUT4
set_location RV32I_ALU.m9_2_03 12 27 4 #SB_LUT4
set_location RV32I_ALU.m9_0_0_0 9 22 1 #SB_LUT4
set_location RV32I_ALU.m9_0_03_0 12 26 4 #SB_LUT4
set_location RV32I_ALU.m9_0_03 12 26 5 #SB_LUT4
set_location RV32I_ALU.m9_0 9 22 2 #SB_LUT4
set_location RV32I_ALU.m8_2_2 12 16 6 #SB_LUT4
set_location RV32I_ALU.m8_2_0_0 16 24 2 #SB_LUT4
set_location RV32I_ALU.m8_2_03_0_0 5 20 2 #SB_LUT4
set_location RV32I_ALU.m8_2_03 5 20 0 #SB_LUT4
set_location RV32I_ALU.m8_0_03_0 12 18 1 #SB_LUT4
set_location RV32I_ALU.m8_0_03 12 18 2 #SB_LUT4
set_location RV32I_ALU.m8_0_0 13 23 2 #SB_LUT4
set_location RV32I_ALU.m8_0 14 24 4 #SB_LUT4
set_location RV32I_ALU.m7_2_1_0 10 29 0 #SB_LUT4
set_location RV32I_ALU.m7_2_0_0 9 28 0 #SB_LUT4
set_location RV32I_ALU.m7_2_03 15 28 4 #SB_LUT4
set_location RV32I_ALU.m7_0_1 12 25 7 #SB_LUT4
set_location RV32I_ALU.m7_0_03_0 13 22 2 #SB_LUT4
set_location RV32I_ALU.m7_0_03 13 22 3 #SB_LUT4
set_location RV32I_ALU.m7_0_0 13 26 7 #SB_LUT4
set_location RV32I_ALU.m7_0 15 24 4 #SB_LUT4
set_location RV32I_ALU.m6_2_1_0 5 22 4 #SB_LUT4
set_location RV32I_ALU.m6_2_0_0 12 26 2 #SB_LUT4
set_location RV32I_ALU.m6_2_03 7 26 5 #SB_LUT4
set_location RV32I_ALU.m6_0_0_0 12 26 0 #SB_LUT4
set_location RV32I_ALU.m6_0_03_0 7 24 2 #SB_LUT4
set_location RV32I_ALU.m6_0_03 7 24 3 #SB_LUT4
set_location RV32I_ALU.m6_0 12 26 1 #SB_LUT4
set_location RV32I_ALU.m5_2_1_0 9 24 5 #SB_LUT4
set_location RV32I_ALU.m5_2_0_0 9 22 3 #SB_LUT4
set_location RV32I_ALU.m5_2_03 12 27 2 #SB_LUT4
set_location RV32I_ALU.m5_0_1 13 22 0 #SB_LUT4
set_location RV32I_ALU.m5_0_0_0 13 22 4 #SB_LUT4
set_location RV32I_ALU.m5_0_03_0 12 27 0 #SB_LUT4
set_location RV32I_ALU.m5_0_03 12 27 1 #SB_LUT4
set_location RV32I_ALU.m5_0 13 22 5 #SB_LUT4
set_location RV32I_ALU.m4_2_1_0 13 20 2 #SB_LUT4
set_location RV32I_ALU.m4_2_0_0 13 20 1 #SB_LUT4
set_location RV32I_ALU.m4_2_03 9 20 4 #SB_LUT4
set_location RV32I_ALU.m4_0_2 13 19 5 #SB_LUT4
set_location RV32I_ALU.m4_0_1 7 24 4 #SB_LUT4
set_location RV32I_ALU.m4_0_03_1 11 20 7 #SB_LUT4
set_location RV32I_ALU.m4_0_03 9 20 2 #SB_LUT4
set_location RV32I_ALU.m4_0_0 12 22 1 #SB_LUT4
set_location RV32I_ALU.m4_0 13 22 1 #SB_LUT4
set_location RV32I_ALU.m3_2_1_0 9 28 5 #SB_LUT4
set_location RV32I_ALU.m3_2_0_0 6 21 1 #SB_LUT4
set_location RV32I_ALU.m3_0_1 12 27 7 #SB_LUT4
set_location RV32I_ALU.m3_0_0_0 6 21 3 #SB_LUT4
set_location RV32I_ALU.m3_0_03_3 7 24 6 #SB_LUT4
set_location RV32I_ALU.m3_0_03_0 14 27 3 #SB_LUT4
set_location RV32I_ALU.m3_0_03 14 27 4 #SB_LUT4
set_location RV32I_ALU.m3_0 6 21 0 #SB_LUT4
set_location RV32I_ALU.m31_2_03_1_0 14 28 3 #SB_LUT4
set_location RV32I_ALU.m31_2_03_0_0 15 27 3 #SB_LUT4
set_location RV32I_ALU.m31_2 15 25 0 #SB_LUT4
set_location RV32I_ALU.m31_0_03_0 13 21 0 #SB_LUT4
set_location RV32I_ALU.m31_0_03 13 26 6 #SB_LUT4
set_location RV32I_ALU.m31_0 13 27 4 #SB_LUT4
set_location RV32I_ALU.m30_2_03_1_0 11 27 4 #SB_LUT4
set_location RV32I_ALU.m30_2_03_0_0 11 27 5 #SB_LUT4
set_location RV32I_ALU.m30_2 6 24 3 #SB_LUT4
set_location RV32I_ALU.m30_0_03_0 13 24 3 #SB_LUT4
set_location RV32I_ALU.m30_0_03 13 25 3 #SB_LUT4
set_location RV32I_ALU.m30_0 5 21 7 #SB_LUT4
set_location RV32I_ALU.m2_2_1_0 5 18 6 #SB_LUT4
set_location RV32I_ALU.m2_2_0_0 5 18 4 #SB_LUT4
set_location RV32I_ALU.m2_0_1 5 18 1 #SB_LUT4
set_location RV32I_ALU.m2_0_0_0 5 18 2 #SB_LUT4
set_location RV32I_ALU.m2_0_03_0 7 27 3 #SB_LUT4
set_location RV32I_ALU.m2_0_03 7 27 4 #SB_LUT4
set_location RV32I_ALU.m2_0 5 18 3 #SB_LUT4
set_location RV32I_ALU.m29_2_03_1_0 12 28 1 #SB_LUT4
set_location RV32I_ALU.m29_2_03_0_0 11 28 5 #SB_LUT4
set_location RV32I_ALU.m29_2 9 24 4 #SB_LUT4
set_location RV32I_ALU.m29_0_1 13 21 4 #SB_LUT4
set_location RV32I_ALU.m29_0_03 11 24 6 #SB_LUT4
set_location RV32I_ALU.m29_0_0 13 21 1 #SB_LUT4
set_location RV32I_ALU.m29_0 13 21 2 #SB_LUT4
set_location RV32I_ALU.m28_2_03_1_0 6 21 2 #SB_LUT4
set_location RV32I_ALU.m28_2_03_0_0 12 23 2 #SB_LUT4
set_location RV32I_ALU.m28_2 10 29 2 #SB_LUT4
set_location RV32I_ALU.m28_0_1 13 25 2 #SB_LUT4
set_location RV32I_ALU.m28_0_0_0_tz 11 22 4 #SB_LUT4
set_location RV32I_ALU.m28_0_03 12 23 1 #SB_LUT4
set_location RV32I_ALU.m28_0_0 13 25 4 #SB_LUT4
set_location RV32I_ALU.m28_0 13 25 5 #SB_LUT4
set_location RV32I_ALU.m27_2_03_1_0 17 27 1 #SB_LUT4
set_location RV32I_ALU.m27_2_03_0_0 17 27 2 #SB_LUT4
set_location RV32I_ALU.m27_2 9 28 6 #SB_LUT4
set_location RV32I_ALU.m27_0_1 13 25 7 #SB_LUT4
set_location RV32I_ALU.m27_0_0_0 13 25 1 #SB_LUT4
set_location RV32I_ALU.m27_0_03_0 14 25 6 #SB_LUT4
set_location RV32I_ALU.m27_0_03 15 24 3 #SB_LUT4
set_location RV32I_ALU.m27_0 13 25 0 #SB_LUT4
set_location RV32I_ALU.m26_2_03_1_0 11 27 6 #SB_LUT4
set_location RV32I_ALU.m26_2_03_0_0 11 27 1 #SB_LUT4
set_location RV32I_ALU.m26_2 10 26 3 #SB_LUT4
set_location RV32I_ALU.m26_0_3 12 22 0 #SB_LUT4
set_location RV32I_ALU.m26_0_2 13 25 6 #SB_LUT4
set_location RV32I_ALU.m26_0_1 12 23 0 #SB_LUT4
set_location RV32I_ALU.m26_0_03 11 26 5 #SB_LUT4
set_location RV32I_ALU.m26_0_0 13 29 6 #SB_LUT4
set_location RV32I_ALU.m26_0 11 22 7 #SB_LUT4
set_location RV32I_ALU.m25_2_03_1_0 12 28 0 #SB_LUT4
set_location RV32I_ALU.m25_2_03_0_0 11 29 2 #SB_LUT4
set_location RV32I_ALU.m25_2 11 21 3 #SB_LUT4
set_location RV32I_ALU.m25_0_3 11 24 4 #SB_LUT4
set_location RV32I_ALU.m25_0_2 11 24 2 #SB_LUT4
set_location RV32I_ALU.m25_0_1 11 24 7 #SB_LUT4
set_location RV32I_ALU.m25_0_03 11 25 3 #SB_LUT4
set_location RV32I_ALU.m25_0_0 11 25 2 #SB_LUT4
set_location RV32I_ALU.m25_0 11 24 3 #SB_LUT4
set_location RV32I_ALU.m24_2_03_1_0 5 19 5 #SB_LUT4
set_location RV32I_ALU.m24_2_03_0_0 5 19 1 #SB_LUT4
set_location RV32I_ALU.m24_2 15 22 2 #SB_LUT4
set_location RV32I_ALU.m24_0_3 14 25 5 #SB_LUT4
set_location RV32I_ALU.m24_0_2 14 25 7 #SB_LUT4
set_location RV32I_ALU.m24_0_1 11 26 7 #SB_LUT4
set_location RV32I_ALU.m24_0_03_0 12 23 6 #SB_LUT4
set_location RV32I_ALU.m24_0_03 13 23 4 #SB_LUT4
set_location RV32I_ALU.m24_0_0 14 25 2 #SB_LUT4
set_location RV32I_ALU.m24_0 14 25 3 #SB_LUT4
set_location RV32I_ALU.m23_2_0_0 10 28 1 #SB_LUT4
set_location RV32I_ALU.m23_2_03_1_0 15 28 2 #SB_LUT4
set_location RV32I_ALU.m23_2_03_0_0 15 28 5 #SB_LUT4
set_location RV32I_ALU.m23_2 10 28 2 #SB_LUT4
set_location RV32I_ALU.m23_0_3 11 24 5 #SB_LUT4
set_location RV32I_ALU.m23_0_1 11 25 6 #SB_LUT4
set_location RV32I_ALU.m23_0_0_0 11 24 1 #SB_LUT4
set_location RV32I_ALU.m23_0_03_0 14 26 7 #SB_LUT4
set_location RV32I_ALU.m23_0_03 15 27 2 #SB_LUT4
set_location RV32I_ALU.m23_0 10 29 4 #SB_LUT4
set_location RV32I_ALU.m22_2_0_0 5 23 3 #SB_LUT4
set_location RV32I_ALU.m22_2_03_1_0 7 26 0 #SB_LUT4
set_location RV32I_ALU.m22_2_03_0_0 7 26 2 #SB_LUT4
set_location RV32I_ALU.m22_2 5 23 4 #SB_LUT4
set_location RV32I_ALU.m22_0_3 11 23 2 #SB_LUT4
set_location RV32I_ALU.m22_0_2 11 26 4 #SB_LUT4
set_location RV32I_ALU.m22_0_1 11 25 4 #SB_LUT4
set_location RV32I_ALU.m22_0_03_1 9 23 0 #SB_LUT4
set_location RV32I_ALU.m22_0_03 11 26 1 #SB_LUT4
set_location RV32I_ALU.m22_0_0 11 25 1 #SB_LUT4
set_location RV32I_ALU.m22_0 11 25 0 #SB_LUT4
set_location RV32I_ALU.m21_2_0_0 9 25 1 #SB_LUT4
set_location RV32I_ALU.m21_2_03_1_0 12 28 2 #SB_LUT4
set_location RV32I_ALU.m21_2_03_0_0 11 28 0 #SB_LUT4
set_location RV32I_ALU.m21_2 9 25 2 #SB_LUT4
set_location RV32I_ALU.m21_0_3 12 25 0 #SB_LUT4
set_location RV32I_ALU.m21_0_2 12 25 1 #SB_LUT4
set_location RV32I_ALU.m21_0_1 13 24 7 #SB_LUT4
set_location RV32I_ALU.m21_0_03 13 27 6 #SB_LUT4
set_location RV32I_ALU.m21_0_0 14 25 1 #SB_LUT4
set_location RV32I_ALU.m21_0 14 25 0 #SB_LUT4
set_location RV32I_ALU.m20_2_0_0 15 22 0 #SB_LUT4
set_location RV32I_ALU.m20_2_03_1_0 5 19 2 #SB_LUT4
set_location RV32I_ALU.m20_2_03_0_0 5 19 4 #SB_LUT4
set_location RV32I_ALU.m20_2 15 22 1 #SB_LUT4
set_location RV32I_ALU.m20_0_3 11 26 6 #SB_LUT4
set_location RV32I_ALU.m20_0_1_0 11 26 2 #SB_LUT4
set_location RV32I_ALU.m20_0_03_0 9 23 2 #SB_LUT4
set_location RV32I_ALU.m20_0_03 9 23 3 #SB_LUT4
set_location RV32I_ALU.m20_0 11 26 3 #SB_LUT4
set_location RV32I_ALU.m1_2_1_0 9 26 0 #SB_LUT4
set_location RV32I_ALU.m1_2_0_0 9 26 1 #SB_LUT4
set_location RV32I_ALU.m1_2_03 11 29 1 #SB_LUT4
set_location RV32I_ALU.m1_0_2 9 20 7 #SB_LUT4
set_location RV32I_ALU.m1_0_1_0 5 18 0 #SB_LUT4
set_location RV32I_ALU.m1_0_03 14 27 1 #SB_LUT4
set_location RV32I_ALU.m1_0 6 24 4 #SB_LUT4
set_location RV32I_ALU.m19_2_1 10 28 5 #SB_LUT4
set_location RV32I_ALU.m19_2_0_0 10 28 6 #SB_LUT4
set_location RV32I_ALU.m19_2_03_2 15 26 2 #SB_LUT4
set_location RV32I_ALU.m19_2_03_0_0 17 27 0 #SB_LUT4
set_location RV32I_ALU.m19_2 10 28 7 #SB_LUT4
set_location RV32I_ALU.m19_0_3 12 25 3 #SB_LUT4
set_location RV32I_ALU.m19_0_1 14 26 3 #SB_LUT4
set_location RV32I_ALU.m19_0_0_0 9 23 7 #SB_LUT4
set_location RV32I_ALU.m19_0_03_0 11 30 4 #SB_LUT4
set_location RV32I_ALU.m19_0_03 14 28 2 #SB_LUT4
set_location RV32I_ALU.m19_0 11 26 0 #SB_LUT4
set_location RV32I_ALU.m18_2_1 5 23 1 #SB_LUT4
set_location RV32I_ALU.m18_2_0_0 5 23 2 #SB_LUT4
set_location RV32I_ALU.m18_2_03_1 5 25 2 #SB_LUT4
set_location RV32I_ALU.m18_2_03_0_0 6 24 2 #SB_LUT4
set_location RV32I_ALU.m18_2 5 23 0 #SB_LUT4
set_location RV32I_ALU.m18_0_1 9 23 5 #SB_LUT4
set_location RV32I_ALU.m18_0_0_0 9 23 1 #SB_LUT4
set_location RV32I_ALU.m18_0_03_1 14 24 7 #SB_LUT4
set_location RV32I_ALU.m18_0_03 14 24 6 #SB_LUT4
set_location RV32I_ALU.m18_0 9 23 6 #SB_LUT4
set_location RV32I_ALU.m17_2_1 9 25 4 #SB_LUT4
set_location RV32I_ALU.m17_2_0_0 9 25 0 #SB_LUT4
set_location RV32I_ALU.m17_2_03_1_0 11 29 3 #SB_LUT4
set_location RV32I_ALU.m17_2_03_0_0 12 28 5 #SB_LUT4
set_location RV32I_ALU.m17_2 9 25 5 #SB_LUT4
set_location RV32I_ALU.m17_0_2 16 26 0 #SB_LUT4
set_location RV32I_ALU.m17_0_1 13 27 2 #SB_LUT4
set_location RV32I_ALU.m17_0_0_0 13 27 0 #SB_LUT4
set_location RV32I_ALU.m17_0_03_1 13 24 2 #SB_LUT4
set_location RV32I_ALU.m17_0_03 14 24 3 #SB_LUT4
set_location RV32I_ALU.m17_0 13 27 1 #SB_LUT4
set_location RV32I_ALU.m16_2_3 14 23 5 #SB_LUT4
set_location RV32I_ALU.m16_2_0_0 14 22 2 #SB_LUT4
set_location RV32I_ALU.m16_2_03_1_0 13 17 2 #SB_LUT4
set_location RV32I_ALU.m16_2_03_0_0 13 17 0 #SB_LUT4
set_location RV32I_ALU.m16_2 14 22 5 #SB_LUT4
set_location RV32I_ALU.m16_0_3 12 22 3 #SB_LUT4
set_location RV32I_ALU.m16_0_0_0 12 20 2 #SB_LUT4
set_location RV32I_ALU.m16_0_03_1 13 19 0 #SB_LUT4
set_location RV32I_ALU.m16_0_03 13 19 1 #SB_LUT4
set_location RV32I_ALU.m16_0 12 22 4 #SB_LUT4
set_location RV32I_ALU.m15_2_1_0 5 26 3 #SB_LUT4
set_location RV32I_ALU.m15_2_0_0 14 28 6 #SB_LUT4
set_location RV32I_ALU.m15_2_03_3 14 27 5 #SB_LUT4
set_location RV32I_ALU.m15_2_03_0_0 14 27 7 #SB_LUT4
set_location RV32I_ALU.m15_2_03 14 27 6 #SB_LUT4
set_location RV32I_ALU.m15_0_3 13 27 5 #SB_LUT4
set_location RV32I_ALU.m15_0_1_0 13 28 3 #SB_LUT4
set_location RV32I_ALU.m15_0_03_1 14 26 4 #SB_LUT4
set_location RV32I_ALU.m15_0_03 14 26 5 #SB_LUT4
set_location RV32I_ALU.m15_0 13 27 7 #SB_LUT4
set_location RV32I_ALU.m14_2_1_0 5 22 0 #SB_LUT4
set_location RV32I_ALU.m14_2_0_0 5 22 1 #SB_LUT4
set_location RV32I_ALU.m14_2_03_2 6 25 0 #SB_LUT4
set_location RV32I_ALU.m14_2_03_1_0 13 26 5 #SB_LUT4
set_location RV32I_ALU.m14_2_03 10 27 0 #SB_LUT4
set_location RV32I_ALU.m14_0_3 11 22 1 #SB_LUT4
set_location RV32I_ALU.m14_0_0_0 13 19 6 #SB_LUT4
set_location RV32I_ALU.m14_0_03_3 13 26 1 #SB_LUT4
set_location RV32I_ALU.m14_0_03 13 26 4 #SB_LUT4
set_location RV32I_ALU.m14_0_0 14 26 0 #SB_LUT4
set_location RV32I_ALU.m14_0 13 20 3 #SB_LUT4
set_location RV32I_ALU.m13_2_1_0 9 24 0 #SB_LUT4
set_location RV32I_ALU.m13_2_0_0 9 24 1 #SB_LUT4
set_location RV32I_ALU.m13_2_03_2 12 27 6 #SB_LUT4
set_location RV32I_ALU.m13_2_03_0_0 11 28 1 #SB_LUT4
set_location RV32I_ALU.m13_2_03 11 28 2 #SB_LUT4
set_location RV32I_ALU.m13_0_1 13 19 4 #SB_LUT4
set_location RV32I_ALU.m13_0_0_0 13 19 2 #SB_LUT4
set_location RV32I_ALU.m13_0_03_3 14 24 0 #SB_LUT4
set_location RV32I_ALU.m13_0_03_0 15 24 0 #SB_LUT4
set_location RV32I_ALU.m13_0_03 15 24 1 #SB_LUT4
set_location RV32I_ALU.m13_0 13 19 3 #SB_LUT4
set_location RV32I_ALU.m12_2_1_0 16 28 0 #SB_LUT4
set_location RV32I_ALU.m12_2_0_0 16 24 1 #SB_LUT4
set_location RV32I_ALU.m12_2_03_1 5 20 1 #SB_LUT4
set_location RV32I_ALU.m12_2_03_0_0 5 20 3 #SB_LUT4
set_location RV32I_ALU.m12_2_03 5 20 4 #SB_LUT4
set_location RV32I_ALU.m12_0_3 14 24 5 #SB_LUT4
set_location RV32I_ALU.m12_0_2 13 23 3 #SB_LUT4
set_location RV32I_ALU.m12_0_1 13 26 3 #SB_LUT4
set_location RV32I_ALU.m12_0_03_3 12 23 5 #SB_LUT4
set_location RV32I_ALU.m12_0_03_2 12 23 3 #SB_LUT4
set_location RV32I_ALU.m12_0_03 12 23 4 #SB_LUT4
set_location RV32I_ALU.m12_0_0 15 24 7 #SB_LUT4
set_location RV32I_ALU.m12_0 16 24 0 #SB_LUT4
set_location RV32I_ALU.m11_2_1_0 9 28 1 #SB_LUT4
set_location RV32I_ALU.m11_2_0_0 9 28 3 #SB_LUT4
set_location RV32I_ALU.m11_2_03_0_0 15 28 0 #SB_LUT4
set_location RV32I_ALU.m11_2_03 15 28 1 #SB_LUT4
set_location RV32I_ALU.m11_0_3 14 24 2 #SB_LUT4
set_location RV32I_ALU.m11_0_2 13 26 2 #SB_LUT4
set_location RV32I_ALU.m11_0_1 15 24 2 #SB_LUT4
set_location RV32I_ALU.m11_0_03_3 12 18 0 #SB_LUT4
set_location RV32I_ALU.m11_0_03_2 9 22 0 #SB_LUT4
set_location RV32I_ALU.m11_0_03_1 15 24 6 #SB_LUT4
set_location RV32I_ALU.m11_0_03 15 26 1 #SB_LUT4
set_location RV32I_ALU.m11_0_0 15 24 5 #SB_LUT4
set_location RV32I_ALU.m11_0 9 28 2 #SB_LUT4
set_location RV32I_ALU.m10_2_1_0 10 26 2 #SB_LUT4
set_location RV32I_ALU.m10_2_0_0 10 26 0 #SB_LUT4
set_location RV32I_ALU.m10_2_03_0_0 7 27 5 #SB_LUT4
set_location RV32I_ALU.m10_2_03 7 27 6 #SB_LUT4
set_location RV32I_ALU.m10_0_3 13 28 0 #SB_LUT4
set_location RV32I_ALU.m10_0_2 14 27 2 #SB_LUT4
set_location RV32I_ALU.m10_0_1 12 26 6 #SB_LUT4
set_location RV32I_ALU.m10_0_03_3 13 24 4 #SB_LUT4
set_location RV32I_ALU.m10_0_03_2 13 23 5 #SB_LUT4
set_location RV32I_ALU.m10_0_03_1 13 23 1 #SB_LUT4
set_location RV32I_ALU.m10_0_03 13 23 6 #SB_LUT4
set_location RV32I_ALU.m10_0_0 13 23 0 #SB_LUT4
set_location RV32I_ALU.m10_0 13 26 0 #SB_LUT4
set_location RV32I_ALU.m0_2_3_0 7 27 7 #SB_LUT4
set_location RV32I_ALU.m0_2_2_0 11 21 6 #SB_LUT4
set_location RV32I_ALU.m0_2_1_0 11 21 7 #SB_LUT4
set_location RV32I_ALU.m0_2_0_1 11 29 0 #SB_LUT4
set_location RV32I_ALU.m0_2_0_0 13 20 0 #SB_LUT4
set_location RV32I_ALU.m0_2_03 13 17 1 #SB_LUT4
set_location RV32I_ALU.m0_2_0 6 22 1 #SB_LUT4
set_location RV32I_ALU.m0_0_3_0 12 22 2 #SB_LUT4
set_location RV32I_ALU.m0_0_2_0 13 24 1 #SB_LUT4
set_location RV32I_ALU.m0_0_1_0 11 23 6 #SB_LUT4
set_location RV32I_ALU.m0_0_1 7 27 1 #SB_LUT4
set_location RV32I_ALU.m0_0_0_1 13 24 5 #SB_LUT4
set_location RV32I_ALU.m0_0_0_0 6 22 0 #SB_LUT4
set_location RV32I_ALU.m0_0_0 9 20 3 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_inv[0] 10 15 0 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[9] 7 20 1 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[8] 9 18 5 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[7] 10 18 7 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[6] 7 22 3 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[5] 11 17 1 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[4] 12 17 1 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[30] 10 20 0 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[3] 5 17 6 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[28] 14 20 4 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[26] 10 27 3 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[24] 11 23 3 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[22] 7 23 4 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[20] 11 20 4 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[2] 6 16 5 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[18] 15 19 4 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[16] 15 20 4 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[15] 10 18 3 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[14] 9 21 1 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[13] 9 17 1 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[12] 9 17 6 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[11] 15 19 3 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[10] 11 16 4 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO[1] 15 21 1 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO_0[30] 10 20 2 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO_0[28] 14 20 3 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO_0[26] 10 27 5 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO_0[24] 18 23 1 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO_0[22] 11 23 7 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO_0[20] 13 18 5 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO_0[18] 10 18 4 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c_RNO_0[16] 15 20 3 #SB_LUT4
set_location RV32I_ALU.less_signed_o_cry_c[9] 10 16 1 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[8] 10 16 0 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[7] 10 15 7 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[6] 10 15 6 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[5] 10 15 5 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[4] 10 15 4 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[30] 10 17 7 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[3] 10 15 3 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[28] 10 17 6 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[26] 10 17 5 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[24] 10 17 4 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[22] 10 17 3 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[20] 10 17 2 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[2] 10 15 2 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[18] 10 17 1 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[16] 10 17 0 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[15] 10 16 7 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[14] 10 16 6 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[13] 10 16 5 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[12] 10 16 4 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[11] 10 16 3 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[10] 10 16 2 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[1] 10 15 1 #SB_CARRY
set_location RV32I_ALU.less_signed_o_cry_c[0] 10 15 0 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c_inv[15] 6 18 7 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_inv[14] 6 18 6 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_inv[13] 6 18 5 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[9] 7 20 2 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[8] 9 18 2 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[7] 7 20 3 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[6] 7 18 6 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[5] 11 17 2 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[4] 12 17 2 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[30] 11 22 6 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[3] 5 17 7 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[28] 14 20 2 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[26] 9 27 5 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[24] 9 22 7 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[22] 6 23 1 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[20] 11 20 2 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[2] 6 16 4 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[18] 15 19 2 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[16] 13 17 5 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[12] 12 20 6 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[11] 6 20 6 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[10] 14 21 2 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[1] 4 19 3 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO_0[30] 7 22 7 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO_0[28] 14 20 1 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO_0[26] 6 25 2 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO_0[24] 11 23 5 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO_0[22] 7 23 1 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO_0[20] 11 20 1 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO_0[18] 7 25 0 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO_0[16] 15 19 1 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNO[0] 7 27 0 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNIROD8B1[30] 10 18 1 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNIFIHQMG[30] 10 19 7 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNI2O201[30] 11 16 2 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c_RNI0B5K4[30] 11 16 3 #SB_LUT4
set_location RV32I_ALU.less_o_cry_c[9] 6 18 1 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[8] 6 18 0 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[7] 6 17 7 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[6] 6 17 6 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[5] 6 17 5 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[4] 6 17 4 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[30] 6 19 7 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[3] 6 17 3 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[28] 6 19 6 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[26] 6 19 5 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[24] 6 19 4 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[22] 6 19 3 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[20] 6 19 2 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[2] 6 17 2 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[18] 6 19 1 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[16] 6 19 0 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[15] 6 18 7 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[14] 6 18 6 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[13] 6 18 5 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[12] 6 18 4 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[11] 6 18 3 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[10] 6 18 2 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[1] 6 17 1 #SB_CARRY
set_location RV32I_ALU.less_o_cry_c[0] 6 17 0 #SB_CARRY
set_location RV32I_ALU.g1_1_0 14 22 0 #SB_LUT4
set_location RV32I_ALU.g1_0_0_0 5 27 2 #SB_LUT4
set_location RV32I_ALU.g0_8 5 20 7 #SB_LUT4
set_location RV32I_ALU.g0_4 13 21 3 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_9_c_RNO 15 16 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_9_c 14 17 1 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_93_c_RNO 15 20 5 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_93_c 14 18 0 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_87_c_RNO 14 20 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_87_c 14 18 6 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_81_c_RNO 10 27 2 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_81_c 14 18 5 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_77 9 18 4 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_76 7 20 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_75_c_RNO 9 18 3 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_75_c 14 17 4 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_69_c_RNO 11 23 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_69_c 14 18 4 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_63_c_RNO 11 20 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_63_c 14 18 2 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_57_c_RNO 15 19 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_57_c 14 18 1 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_53 7 22 2 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_52 7 21 3 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_51_c_RNO 7 22 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_51_c 14 17 3 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_45_c_RNO 11 22 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_45_c 14 18 7 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_41 9 19 7 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_40 9 17 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_4 14 21 5 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_39_c_RNO 9 17 2 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_39_c 14 17 6 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_35 14 21 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_34 16 22 6 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_33_c_RNO 11 18 2 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_33_c 14 17 5 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_29 9 21 2 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_28 10 18 2 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_27_c_RNO 15 18 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_27_c 14 17 7 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_21_c_RNO 7 23 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_21_c 14 18 3 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_1_c_RNO 14 27 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_1_c 14 17 0 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_17 12 17 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_16 11 17 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_15_c_RNO 7 17 0 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_15_c 14 17 2 #SB_CARRY
set_location RV32I_ALU.equal_o_0_I_11 7 16 4 #SB_LUT4
set_location RV32I_ALU.equal_o_0_I_10 5 17 5 #SB_LUT4
set_location G_9_0_a7_3_2 24 23 6 #SB_LUT4
set_location G_9_0_a3_2 16 19 7 #SB_LUT4
set_location G_9_0_a3_1 19 18 7 #SB_LUT4
set_location G_9_0_a2 26 17 7 #SB_LUT4
set_location G_8_0_a7_3_2 16 26 1 #SB_LUT4
set_location G_8_0_a7_3_1 17 21 2 #SB_LUT4
set_location G_8_0_a7_3_0 19 23 2 #SB_LUT4
set_location G_8_0_a5_3_sn 16 20 0 #SB_LUT4
set_location G_8_0_a5_0_3 16 18 5 #SB_LUT4
set_location G_8_0_a5_0_2 27 24 7 #SB_LUT4
set_location G_8_0_a5_0_1 17 23 3 #SB_LUT4
set_location G_8_0_a5_0_0 16 18 4 #SB_LUT4
set_location G_8_0_a2_1 17 21 1 #SB_LUT4
set_location G_8_0_a2_0 26 17 5 #SB_LUT4
set_location G_8_0_a2 21 26 7 #SB_LUT4
set_location G_7_0_a5_0_0 12 19 3 #SB_LUT4
set_location G_3_0_a7_3_2 17 24 6 #SB_LUT4
set_location G_3_0_a7_3_1 16 17 2 #SB_LUT4
set_location G_3_0_a7_3_0 20 21 2 #SB_LUT4
set_location G_3_0_a2_1 12 16 4 #SB_LUT4
set_location G_3_0_a2_0 27 21 2 #SB_LUT4
set_location G_3_0_a2 26 17 3 #SB_LUT4
set_location GPU.un3_resetDelay_cry_9_c 27 16 0 #SB_CARRY
set_location GPU.un3_resetDelay_cry_8_c 27 15 7 #SB_CARRY
set_location GPU.un3_resetDelay_cry_7_c 27 15 6 #SB_CARRY
set_location GPU.un3_resetDelay_cry_6_c 27 15 5 #SB_CARRY
set_location GPU.un3_resetDelay_cry_5_c 27 15 4 #SB_CARRY
set_location GPU.un3_resetDelay_cry_4_c 27 15 3 #SB_CARRY
set_location GPU.un3_resetDelay_cry_3_c 27 15 2 #SB_CARRY
set_location GPU.un3_resetDelay_cry_2_c 27 15 1 #SB_CARRY
set_location GPU.un3_resetDelay_cry_1_c 27 15 0 #SB_CARRY
set_location GPU.un3_resetDelay_cry_19_c 27 17 2 #SB_CARRY
set_location GPU.un3_resetDelay_cry_18_c 27 17 1 #SB_CARRY
set_location GPU.un3_resetDelay_cry_17_c 27 17 0 #SB_CARRY
set_location GPU.un3_resetDelay_cry_16_c 27 16 7 #SB_CARRY
set_location GPU.un3_resetDelay_cry_15_c 27 16 6 #SB_CARRY
set_location GPU.un3_resetDelay_cry_14_c 27 16 5 #SB_CARRY
set_location GPU.un3_resetDelay_cry_13_c 27 16 4 #SB_CARRY
set_location GPU.un3_resetDelay_cry_12_c 27 16 3 #SB_CARRY
set_location GPU.un3_resetDelay_cry_11_c 27 16 2 #SB_CARRY
set_location GPU.un3_resetDelay_cry_10_c 27 16 1 #SB_CARRY
set_location GPU.un3_dataWord_cry_9_c 5 14 0 #SB_CARRY
set_location GPU.un3_dataWord_cry_8_c 5 13 7 #SB_CARRY
set_location GPU.un3_dataWord_cry_7_c 5 13 6 #SB_CARRY
set_location GPU.un3_dataWord_cry_6_c 5 13 5 #SB_CARRY
set_location GPU.un3_dataWord_cry_5_c 5 13 4 #SB_CARRY
set_location GPU.un3_dataWord_cry_4_c 5 13 3 #SB_CARRY
set_location GPU.un3_dataWord_cry_3_c 5 13 2 #SB_CARRY
set_location GPU.un3_dataWord_cry_2_c 5 13 1 #SB_CARRY
set_location GPU.un3_dataWord_cry_1_c 5 13 0 #SB_CARRY
set_location GPU.un2_frameDelay_cry_9_c 3 16 0 #SB_CARRY
set_location GPU.un2_frameDelay_cry_8_c 3 15 7 #SB_CARRY
set_location GPU.un2_frameDelay_cry_7_c 3 15 6 #SB_CARRY
set_location GPU.un2_frameDelay_cry_6_c 3 15 5 #SB_CARRY
set_location GPU.un2_frameDelay_cry_5_c 3 15 4 #SB_CARRY
set_location GPU.un2_frameDelay_cry_4_c 3 15 3 #SB_CARRY
set_location GPU.un2_frameDelay_cry_3_c 3 15 2 #SB_CARRY
set_location GPU.un2_frameDelay_cry_2_c 3 15 1 #SB_CARRY
set_location GPU.un2_frameDelay_cry_1_c 3 15 0 #SB_CARRY
set_location GPU.un2_frameDelay_cry_17_c 3 17 0 #SB_CARRY
set_location GPU.un2_frameDelay_cry_16_c 3 16 7 #SB_CARRY
set_location GPU.un2_frameDelay_cry_15_c 3 16 6 #SB_CARRY
set_location GPU.un2_frameDelay_cry_14_c 3 16 5 #SB_CARRY
set_location GPU.un2_frameDelay_cry_13_c 3 16 4 #SB_CARRY
set_location GPU.un2_frameDelay_cry_12_c 3 16 3 #SB_CARRY
set_location GPU.un2_frameDelay_cry_11_c 3 16 2 #SB_CARRY
set_location GPU.un2_frameDelay_cry_10_c 3 16 1 #SB_CARRY
set_location GPU.un1_commandWord_1_cry_3_c 4 13 3 #SB_CARRY
set_location GPU.un1_commandWord_1_cry_2_c 4 13 2 #SB_CARRY
set_location GPU.un1_commandWord_1_cry_1_c 4 13 1 #SB_CARRY
set_location GPU.un1_commandWord_1_cry_0_c 4 13 0 #SB_CARRY
set_location GPU.transmit_RNO 6 15 1 #SB_LUT4
set_location GPU.transmit 6 15 1 #SB_DFF
set_location GPU.resetDelay_esr_RNO[20] 26 17 6 #SB_LUT4
set_location GPU.resetDelay_esr_RNIT6CB1[20] 29 17 3 #SB_LUT4
set_location GPU.resetDelay_esr[20] 27 18 0 #SB_DFFESR
set_location GPU.resetDelay_RNO[9] 27 16 0 #SB_LUT4
set_location GPU.resetDelay_RNO[8] 27 15 7 #SB_LUT4
set_location GPU.resetDelay_RNO[7] 27 15 6 #SB_LUT4
set_location GPU.resetDelay_RNO[6] 27 15 5 #SB_LUT4
set_location GPU.resetDelay_RNO[5] 27 15 4 #SB_LUT4
set_location GPU.resetDelay_RNO[4] 27 15 3 #SB_LUT4
set_location GPU.resetDelay_RNO[3] 27 15 2 #SB_LUT4
set_location GPU.resetDelay_RNO[2] 27 15 1 #SB_LUT4
set_location GPU.resetDelay_RNO[19] 27 17 2 #SB_LUT4
set_location GPU.resetDelay_RNO[18] 27 17 1 #SB_LUT4
set_location GPU.resetDelay_RNO[17] 27 17 0 #SB_LUT4
set_location GPU.resetDelay_RNO[16] 27 16 7 #SB_LUT4
set_location GPU.resetDelay_RNO[15] 27 16 6 #SB_LUT4
set_location GPU.resetDelay_RNO[14] 27 16 5 #SB_LUT4
set_location GPU.resetDelay_RNO[13] 27 16 4 #SB_LUT4
set_location GPU.resetDelay_RNO[12] 27 16 3 #SB_LUT4
set_location GPU.resetDelay_RNO[11] 27 16 2 #SB_LUT4
set_location GPU.resetDelay_RNO[10] 27 16 1 #SB_LUT4
set_location GPU.resetDelay_RNO[1] 26 15 2 #SB_LUT4
set_location GPU.resetDelay_RNO[0] 26 16 1 #SB_LUT4
set_location GPU.resetDelay[9] 27 16 0 #SB_DFFSR
set_location GPU.resetDelay[8] 27 15 7 #SB_DFFSR
set_location GPU.resetDelay[7] 27 15 6 #SB_DFFSR
set_location GPU.resetDelay[6] 27 15 5 #SB_DFFSR
set_location GPU.resetDelay[5] 27 15 4 #SB_DFFSR
set_location GPU.resetDelay[4] 27 15 3 #SB_DFFSR
set_location GPU.resetDelay[3] 27 15 2 #SB_DFFSR
set_location GPU.resetDelay[2] 27 15 1 #SB_DFFSR
set_location GPU.resetDelay[19] 27 17 2 #SB_DFFSR
set_location GPU.resetDelay[18] 27 17 1 #SB_DFFSR
set_location GPU.resetDelay[17] 27 17 0 #SB_DFFSR
set_location GPU.resetDelay[16] 27 16 7 #SB_DFFSR
set_location GPU.resetDelay[15] 27 16 6 #SB_DFFSR
set_location GPU.resetDelay[14] 27 16 5 #SB_DFFSR
set_location GPU.resetDelay[13] 27 16 4 #SB_DFFSR
set_location GPU.resetDelay[12] 27 16 3 #SB_DFFSR
set_location GPU.resetDelay[11] 27 16 2 #SB_DFFSR
set_location GPU.resetDelay[10] 27 16 1 #SB_DFFSR
set_location GPU.resetDelay[1] 26 15 2 #SB_DFFSR
set_location GPU.resetDelay[0] 26 16 1 #SB_DFFSR
set_location GPU.raddr_RNO[4] 5 13 3 #SB_LUT4
set_location GPU.raddr_RNO[3] 5 13 2 #SB_LUT4
set_location GPU.raddr_RNO[1] 7 15 7 #SB_LUT4
set_location GPU.raddr_RNO[0] 7 15 6 #SB_LUT4
set_location GPU.raddr[4] 5 13 3 #SB_DFFSR
set_location GPU.raddr[3] 5 13 2 #SB_DFFSR
set_location GPU.raddr[1] 7 15 7 #SB_DFFSR
set_location GPU.raddr[0] 7 15 6 #SB_DFFSR
set_location GPU.frameReset_RNO 6 16 0 #SB_LUT4
set_location GPU.frameReset 6 16 0 #SB_DFF
set_location GPU.frameDelay_RNO[9] 3 16 0 #SB_LUT4
set_location GPU.frameDelay_RNO[8] 3 15 7 #SB_LUT4
set_location GPU.frameDelay_RNO[7] 3 15 6 #SB_LUT4
set_location GPU.frameDelay_RNO[6] 3 15 5 #SB_LUT4
set_location GPU.frameDelay_RNO[5] 3 15 4 #SB_LUT4
set_location GPU.frameDelay_RNO[4] 3 15 3 #SB_LUT4
set_location GPU.frameDelay_RNO[3] 3 15 2 #SB_LUT4
set_location GPU.frameDelay_RNO[2] 3 15 1 #SB_LUT4
set_location GPU.frameDelay_RNO[18] 3 17 1 #SB_LUT4
set_location GPU.frameDelay_RNO[17] 3 17 0 #SB_LUT4
set_location GPU.frameDelay_RNO[16] 3 16 7 #SB_LUT4
set_location GPU.frameDelay_RNO[15] 3 16 6 #SB_LUT4
set_location GPU.frameDelay_RNO[14] 3 16 5 #SB_LUT4
set_location GPU.frameDelay_RNO[13] 3 16 4 #SB_LUT4
set_location GPU.frameDelay_RNO[12] 3 16 3 #SB_LUT4
set_location GPU.frameDelay_RNO[11] 3 16 2 #SB_LUT4
set_location GPU.frameDelay_RNO[10] 3 16 1 #SB_LUT4
set_location GPU.frameDelay_RNO[1] 5 17 2 #SB_LUT4
set_location GPU.frameDelay_RNO[0] 5 17 3 #SB_LUT4
set_location GPU.frameDelay_RNIVKDH2[4] 4 16 7 #SB_LUT4
set_location GPU.frameDelay_RNIURTK6[3] 4 15 3 #SB_LUT4
set_location GPU.frameDelay_RNIOPT81[18] 4 15 2 #SB_LUT4
set_location GPU.frameDelay_RNIIMKH1[1] 4 16 6 #SB_LUT4
set_location GPU.frameDelay_RNI7A9D1[7] 4 16 0 #SB_LUT4
set_location GPU.frameDelay_RNI039D1[3] 4 15 6 #SB_LUT4
set_location GPU.frameDelay[9] 3 16 0 #SB_DFFSR
set_location GPU.frameDelay[8] 3 15 7 #SB_DFFSR
set_location GPU.frameDelay[7] 3 15 6 #SB_DFFSR
set_location GPU.frameDelay[6] 3 15 5 #SB_DFFSR
set_location GPU.frameDelay[5] 3 15 4 #SB_DFFSR
set_location GPU.frameDelay[4] 3 15 3 #SB_DFFSR
set_location GPU.frameDelay[3] 3 15 2 #SB_DFFSR
set_location GPU.frameDelay[2] 3 15 1 #SB_DFFSR
set_location GPU.frameDelay[18] 3 17 1 #SB_DFFSR
set_location GPU.frameDelay[17] 3 17 0 #SB_DFFSR
set_location GPU.frameDelay[16] 3 16 7 #SB_DFFSR
set_location GPU.frameDelay[15] 3 16 6 #SB_DFFSR
set_location GPU.frameDelay[14] 3 16 5 #SB_DFFSR
set_location GPU.frameDelay[13] 3 16 4 #SB_DFFSR
set_location GPU.frameDelay[12] 3 16 3 #SB_DFFSR
set_location GPU.frameDelay[11] 3 16 2 #SB_DFFSR
set_location GPU.frameDelay[10] 3 16 1 #SB_DFFSR
set_location GPU.frameDelay[1] 5 17 2 #SB_DFFSR
set_location GPU.frameDelay[0] 5 17 3 #SB_DFFSR
set_location GPU.extCtrl_RNO 9 15 3 #SB_LUT4
set_location GPU.extCtrl 9 15 3 #SB_DFF
set_location GPU.displayState[2] 6 16 3 #SB_DFF
set_location GPU.displayState[1] 7 16 0 #SB_DFF
set_location GPU.displayState[0] 7 16 6 #SB_DFF
set_location GPU.data_o[7] 7 9 2 #SB_DFFE
set_location GPU.data_o[6] 5 12 2 #SB_DFFE
set_location GPU.data_o[5] 7 10 2 #SB_DFFE
set_location GPU.data_o[4] 6 13 4 #SB_DFFE
set_location GPU.data_o[3] 6 11 7 #SB_DFFE
set_location GPU.data_o_2_7_0_.transmit5 5 12 5 #SB_LUT4
set_location GPU.data_o_2_7_0_.m7 5 11 6 #SB_LUT4
set_location GPU.data_o_2_7_0_.m6 4 12 1 #SB_LUT4
set_location GPU.data_o_2_7_0_.m51_ns 4 11 0 #SB_LUT4
set_location GPU.data_o_2_7_0_.m51_bm 5 11 4 #SB_LUT4
set_location GPU.data_o_2_7_0_.m51_am 3 12 4 #SB_LUT4
set_location GPU.data_o_2_7_0_.m47_ns 4 11 5 #SB_LUT4
set_location GPU.data_o_2_7_0_.m47_bm 5 10 6 #SB_LUT4
set_location GPU.data_o_2_7_0_.m47_am 4 11 4 #SB_LUT4
set_location GPU.data_o_2_7_0_.m42_ns 5 11 2 #SB_LUT4
set_location GPU.data_o_2_7_0_.m42_bm 5 11 1 #SB_LUT4
set_location GPU.data_o_2_7_0_.m42_am 5 11 5 #SB_LUT4
set_location GPU.data_o_2_7_0_.m37_ns 6 13 1 #SB_LUT4
set_location GPU.data_o_2_7_0_.m37_bm 6 13 5 #SB_LUT4
set_location GPU.data_o_2_7_0_.m37_am 6 13 0 #SB_LUT4
set_location GPU.data_o_2_7_0_.m31_ns 6 11 3 #SB_LUT4
set_location GPU.data_o_2_7_0_.m31_bm 6 11 1 #SB_LUT4
set_location GPU.data_o_2_7_0_.m31_am 6 11 2 #SB_LUT4
set_location GPU.data_o_2_7_0_.m25_ns 6 12 1 #SB_LUT4
set_location GPU.data_o_2_7_0_.m25_bm 6 12 3 #SB_LUT4
set_location GPU.data_o_2_7_0_.m25_am 6 12 0 #SB_LUT4
set_location GPU.data_o_2_7_0_.m19_ns 6 10 6 #SB_LUT4
set_location GPU.data_o_2_7_0_.m19_bm 5 10 2 #SB_LUT4
set_location GPU.data_o_2_7_0_.m19_am 6 10 5 #SB_LUT4
set_location GPU.data_o_2_7_0_.m12 5 12 4 #SB_LUT4
set_location GPU.data_o_2_7_0_.m1 5 11 0 #SB_LUT4
set_location GPU.data_o[2] 6 12 7 #SB_DFFE
set_location GPU.data_o[1] 6 10 7 #SB_DFFE
set_location GPU.data_o[0] 4 14 2 #SB_DFFE
set_location GPU.dataWord_esr_RNO[10] 5 15 0 #SB_LUT4
set_location GPU.dataWord_esr_RNO_0[10] 7 15 5 #SB_LUT4
set_location GPU.dataWord_esr_RNI7CB81[10] 7 15 3 #SB_LUT4
set_location GPU.dataWord_esr[10] 5 15 0 #SB_DFFESR
set_location GPU.dataWord_RNO[9] 5 14 0 #SB_LUT4
set_location GPU.dataWord_RNO[8] 5 13 7 #SB_LUT4
set_location GPU.dataWord_RNO[7] 5 13 6 #SB_LUT4
set_location GPU.dataWord_RNO[6] 5 13 5 #SB_LUT4
set_location GPU.dataWord_RNO[5] 5 13 4 #SB_LUT4
set_location GPU.dataWord_RNO[2] 5 13 1 #SB_LUT4
set_location GPU.dataWord[9] 5 14 0 #SB_DFFSR
set_location GPU.dataWord[8] 5 13 7 #SB_DFFSR
set_location GPU.dataWord[7] 5 13 6 #SB_DFFSR
set_location GPU.dataWord[6] 5 13 5 #SB_DFFSR
set_location GPU.dataWord[5] 5 13 4 #SB_DFFSR
set_location GPU.dataWord[2] 5 13 1 #SB_DFFSR
set_location GPU.commandWord_RNO[4] 4 13 4 #SB_LUT4
set_location GPU.commandWord_RNO[3] 4 12 4 #SB_LUT4
set_location GPU.commandWord_RNO[2] 4 13 7 #SB_LUT4
set_location GPU.commandWord_RNO[1] 3 12 6 #SB_LUT4
set_location GPU.commandWord_RNO[0] 6 15 7 #SB_LUT4
set_location GPU.commandWord[4] 4 13 4 #SB_DFF
set_location GPU.commandWord[3] 4 12 4 #SB_DFF
set_location GPU.commandWord[2] 4 13 7 #SB_DFF
set_location GPU.commandWord[1] 3 12 6 #SB_DFF
set_location GPU.commandWord[0] 6 15 7 #SB_DFF
set_location GPU.SPI.un1_displayState_7 9 15 2 #SB_LUT4
set_location GPU.SPI.un1_displayState_6 7 16 1 #SB_LUT4
set_location GPU.SPI.spiState_e_0_RNI6F9B[1] 7 14 3 #SB_LUT4
set_location GPU.SPI.spiState_e_0[2] 7 14 0 #SB_DFFE
set_location GPU.SPI.spiState_e_0[1] 7 14 6 #SB_DFFE
set_location GPU.SPI.spiState_RNO[3] 13 16 1 #SB_LUT4
set_location GPU.SPI.spiState_RNO[0] 13 16 0 #SB_LUT4
set_location GPU.SPI.spiState_RNIG2JM[3] 9 16 5 #SB_LUT4
set_location GPU.SPI.spiState_3_3_0_.m9_ns 7 14 6 #SB_LUT4
set_location GPU.SPI.spiState_3_3_0_.m9_bm 7 14 2 #SB_LUT4
set_location GPU.SPI.spiState_3_3_0_.m9_am 7 14 5 #SB_LUT4
set_location GPU.SPI.spiState_3_3_0_.m5 7 14 1 #SB_LUT4
set_location GPU.SPI.spiState_3_3_0_.m3 7 14 7 #SB_LUT4
set_location GPU.SPI.spiState_3_3_0_.m11_ns 7 14 0 #SB_LUT4
set_location GPU.SPI.spiState_3_3_0_.m11_bm 6 14 7 #SB_LUT4
set_location GPU.SPI.spiState_3_3_0_.m11_am 7 14 4 #SB_LUT4
set_location GPU.SPI.spiState[3] 13 16 1 #SB_DFF
set_location GPU.SPI.spiState[0] 13 16 0 #SB_DFF
set_location GPU.SPI.dout_bit_RNO_6 6 14 0 #SB_LUT4
set_location GPU.SPI.dout_bit_RNO_5 6 14 1 #SB_LUT4
set_location GPU.SPI.dout_bit_RNO_4 5 10 7 #SB_LUT4
set_location GPU.SPI.dout_bit_RNO_3 9 16 3 #SB_LUT4
set_location GPU.SPI.dout_bit_RNO_2 6 14 2 #SB_LUT4
set_location GPU.SPI.dout_bit_RNO_1 5 16 2 #SB_LUT4
set_location GPU.SPI.dout_bit_RNO_0 5 16 5 #SB_LUT4
set_location GPU.SPI.dout_bit_RNO 5 16 6 #SB_LUT4
set_location GPU.SPI.dout_bit 5 16 6 #SB_DFF
set_location GPU.SPI.dout[7] 6 9 3 #SB_DFFNE
set_location GPU.SPI.dout[6] 6 14 6 #SB_DFFNE
set_location GPU.SPI.dout[5] 6 9 2 #SB_DFFNE
set_location GPU.SPI.dout[4] 6 14 4 #SB_DFFNE
set_location GPU.SPI.dout[3] 6 9 1 #SB_DFFNE
set_location GPU.SPI.dout[2] 6 14 5 #SB_DFFNE
set_location GPU.SPI.dout[1] 6 9 0 #SB_DFFNE
set_location GPU.SPI.dout[0] 6 14 3 #SB_DFFNE
set_location GPU.SPI.displayState_7_i_o2[2] 6 16 3 #SB_LUT4
set_location GPU.SPI.displayState_7_i_a2[0] 7 16 5 #SB_LUT4
set_location GPU.SPI.displayState_7_i_0[0] 7 16 3 #SB_LUT4
set_location GPU.SPI.displayState_7_i[0] 7 16 6 #SB_LUT4
set_location GPU.SPI.displayState_7_0_i[1] 7 16 0 #SB_LUT4
set_location GPU.SPI.displayState23.displayState23 6 15 5 #SB_LUT4
set_location GPU.SPI.displayState22.displayState22 6 16 6 #SB_LUT4
set_location GPU.SPI.displayState19 6 16 1 #SB_LUT4
set_location GPU.SPI.commandWord_1_sqmuxa_1 6 15 3 #SB_LUT4
set_location GPU.SPI.clkdiv_RNO[3] 5 16 1 #SB_LUT4
set_location GPU.SPI.clkdiv_RNO[2] 5 16 3 #SB_LUT4
set_location GPU.SPI.clkdiv_RNO[1] 5 16 7 #SB_LUT4
set_location GPU.SPI.clkdiv_RNO[0] 4 15 5 #SB_LUT4
set_location GPU.SPI.clkdiv_RNI896J[3] 3 14 1 #SB_LUT4
set_location GPU.SPI.clkdiv[3] 5 16 1 #SB_DFF
set_location GPU.SPI.clkdiv[2] 5 16 3 #SB_DFF
set_location GPU.SPI.clkdiv[1] 5 16 7 #SB_DFF
set_location GPU.SPI.clkdiv[0] 4 15 5 #SB_DFF
set_location GPU.SPI.ack_RNO 20 17 2 #SB_LUT4
set_location GPU.SPI.ack_RNITHSK3 6 15 6 #SB_LUT4
set_location GPU.SPI.ack_RNIR2GQ 6 15 2 #SB_LUT4
set_location GPU.SPI.ack_RNILPM61 7 15 4 #SB_LUT4
set_location GPU.SPI.ack_RNIFJMF 7 16 7 #SB_LUT4
set_location GPU.SPI.ack 20 17 2 #SB_DFFN
set_location GPU.SPI.RES_0_sqmuxa 7 16 2 #SB_LUT4
set_location GPU.RES_RNO 6 16 2 #SB_LUT4
set_location GPU.RES 6 16 2 #SB_DFF
set_location GPU.DC 6 8 7 #SB_DFFE
set_location GPU.ACCEL.xPos_RNO[3] 9 6 3 #SB_LUT4
set_location GPU.ACCEL.xPos_RNO[2] 9 6 2 #SB_LUT4
set_location GPU.ACCEL.xPos_RNO[1] 9 6 1 #SB_LUT4
set_location GPU.ACCEL.xPos_RNO[0] 9 6 0 #SB_LUT4
set_location GPU.ACCEL.xPos_RNIPIGH[2] 9 5 4 #SB_LUT4
set_location GPU.ACCEL.xPos_RNI5MLB[0] 9 5 6 #SB_LUT4
set_location GPU.ACCEL.xPos[3] 9 6 3 #SB_DFF
set_location GPU.ACCEL.xPos[2] 9 6 2 #SB_DFF
set_location GPU.ACCEL.xPos[1] 9 6 1 #SB_DFF
set_location GPU.ACCEL.xPos[0] 9 6 0 #SB_DFF
set_location GPU.ACCEL.word2_RNO[9] 11 12 7 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[8] 11 12 1 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[7] 13 10 7 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[6] 12 13 2 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_5[3] 11 9 4 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_5[1] 14 9 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_5[0] 11 13 7 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[5] 13 10 1 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_4[3] 11 9 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_4[2] 12 10 1 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_4[1] 13 8 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_4[0] 11 13 5 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[4] 11 10 7 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_3[7] 13 9 6 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_3[5] 14 9 0 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_3[4] 11 10 5 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_3[3] 11 8 2 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_3[2] 12 10 5 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_3[1] 11 8 5 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_3[0] 11 13 2 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[3] 11 9 6 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[9] 10 12 4 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[8] 11 12 2 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[7] 13 10 6 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[6] 12 13 1 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[5] 13 10 0 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[4] 13 10 5 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[3] 15 9 7 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[2] 13 10 4 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[15] 13 9 0 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[14] 13 11 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[13] 13 9 1 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[12] 13 11 7 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[11] 10 12 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[10] 11 11 4 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[1] 13 10 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_2[0] 10 13 6 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[2] 12 10 4 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[9] 13 10 2 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[8] 11 12 0 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[7] 13 9 7 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[6] 12 11 6 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[5] 14 10 7 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[4] 11 10 6 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[3] 11 9 5 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[2] 12 10 2 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[15] 13 9 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[14] 13 11 0 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[13] 13 9 2 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[12] 11 15 0 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[11] 11 11 7 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[10] 11 11 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[1] 13 8 4 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_1[0] 11 13 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[15] 13 9 4 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[14] 13 11 1 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[13] 11 15 7 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[12] 11 15 1 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[11] 11 11 2 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[10] 11 11 1 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[1] 13 8 5 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[9] 11 12 6 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[8] 11 12 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[7] 7 9 7 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[6] 12 13 0 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[5] 7 10 7 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[4] 10 13 4 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[3] 10 13 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[2] 12 10 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[15] 7 9 6 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[14] 13 11 2 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[13] 7 10 6 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[12] 11 15 3 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[11] 11 11 5 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[10] 11 11 0 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[1] 9 7 5 #SB_LUT4
set_location GPU.ACCEL.word2_RNO_0[0] 10 13 1 #SB_LUT4
set_location GPU.ACCEL.word2_RNO[0] 11 13 4 #SB_LUT4
set_location GPU.ACCEL.word2[9] 11 12 7 #SB_DFFE
set_location GPU.ACCEL.word2[8] 11 12 1 #SB_DFFE
set_location GPU.ACCEL.word2[7] 13 10 7 #SB_DFFE
set_location GPU.ACCEL.word2[6] 12 13 2 #SB_DFFE
set_location GPU.ACCEL.word2[5] 13 10 1 #SB_DFFE
set_location GPU.ACCEL.word2[4] 11 10 7 #SB_DFFE
set_location GPU.ACCEL.word2[3] 11 9 6 #SB_DFFE
set_location GPU.ACCEL.word2[2] 12 10 4 #SB_DFFE
set_location GPU.ACCEL.word2[15] 13 9 4 #SB_DFFE
set_location GPU.ACCEL.word2[14] 13 11 1 #SB_DFFE
set_location GPU.ACCEL.word2[13] 11 15 7 #SB_DFFE
set_location GPU.ACCEL.word2[12] 11 15 1 #SB_DFFE
set_location GPU.ACCEL.word2[11] 11 11 2 #SB_DFFE
set_location GPU.ACCEL.word2[10] 11 11 1 #SB_DFFE
set_location GPU.ACCEL.word2[1] 13 8 5 #SB_DFFE
set_location GPU.ACCEL.word2[0] 11 13 4 #SB_DFFE
set_location GPU.ACCEL.word1_RNO[9] 14 7 7 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[8] 11 14 0 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[7] 10 8 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[6] 12 12 2 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[5] 15 9 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_4[15] 11 9 0 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_4[14] 12 9 3 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_4[13] 14 8 6 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_4[12] 12 8 7 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[4] 10 14 6 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_3[9] 14 7 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_3[8] 11 14 2 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_3[15] 10 9 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_3[14] 14 11 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_3[13] 14 8 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_3[12] 11 14 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_3[11] 10 8 7 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_3[10] 14 11 1 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[3] 15 9 1 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_2[9] 14 7 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_2[8] 11 14 1 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_2[7] 10 8 0 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_2[6] 12 12 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_2[5] 14 8 1 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_2[4] 10 14 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_2[15] 10 9 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_2[14] 12 9 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_2[13] 14 8 7 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_2[12] 10 13 0 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_2[11] 10 9 1 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_2[10] 14 11 2 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[2] 13 12 6 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[9] 14 7 6 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[8] 11 14 3 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[7] 10 8 3 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[6] 12 12 1 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[5] 14 8 2 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[4] 10 14 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[3] 15 9 0 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[2] 13 12 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[15] 10 9 6 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[14] 14 11 6 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[13] 14 8 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[12] 11 14 6 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[11] 10 8 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[10] 14 11 3 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[1] 13 12 0 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_1[0] 10 14 0 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[15] 10 9 7 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[14] 14 11 7 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[13] 14 8 3 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[12] 11 14 7 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[11] 10 8 6 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[10] 14 11 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[1] 13 12 1 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[9] 6 10 3 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[8] 4 14 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[7] 7 9 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[6] 12 12 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[5] 7 10 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[4] 10 13 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[3] 6 11 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[2] 6 12 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[15] 7 9 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[14] 13 13 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[13] 7 10 5 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[12] 11 15 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[11] 6 11 0 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[10] 6 12 2 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[1] 6 10 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO_0[0] 4 14 4 #SB_LUT4
set_location GPU.ACCEL.word1_RNO[0] 10 14 1 #SB_LUT4
set_location GPU.ACCEL.word1[9] 14 7 7 #SB_DFFE
set_location GPU.ACCEL.word1[8] 11 14 0 #SB_DFFE
set_location GPU.ACCEL.word1[7] 10 8 4 #SB_DFFE
set_location GPU.ACCEL.word1[6] 12 12 2 #SB_DFFE
set_location GPU.ACCEL.word1[5] 15 9 4 #SB_DFFE
set_location GPU.ACCEL.word1[4] 10 14 6 #SB_DFFE
set_location GPU.ACCEL.word1[3] 15 9 1 #SB_DFFE
set_location GPU.ACCEL.word1[2] 13 12 6 #SB_DFFE
set_location GPU.ACCEL.word1[15] 10 9 7 #SB_DFFE
set_location GPU.ACCEL.word1[14] 14 11 7 #SB_DFFE
set_location GPU.ACCEL.word1[13] 14 8 3 #SB_DFFE
set_location GPU.ACCEL.word1[12] 11 14 7 #SB_DFFE
set_location GPU.ACCEL.word1[11] 10 8 6 #SB_DFFE
set_location GPU.ACCEL.word1[10] 14 11 4 #SB_DFFE
set_location GPU.ACCEL.word1[1] 13 12 1 #SB_DFFE
set_location GPU.ACCEL.word1[0] 10 14 1 #SB_DFFE
set_location GPU.ACCEL.un1_xPos_2_cry_2_c 9 6 2 #SB_CARRY
set_location GPU.ACCEL.un1_xPos_2_cry_1_c 9 6 1 #SB_CARRY
set_location GPU.ACCEL.un1_xPos_2_cry_0_c 9 6 0 #SB_CARRY
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_8_0_c_RNIAPCMH 13 7 2 #SB_LUT4
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_8_0_c 13 7 1 #SB_CARRY
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_7_0_c_RNIQ715V 13 7 1 #SB_LUT4
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_7_0_c 13 7 0 #SB_CARRY
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_6_0_c_RNIDNQ0V 13 7 0 #SB_LUT4
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_6_0_c 13 6 7 #SB_CARRY
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_5_0_c_RNI07KCV 13 6 7 #SB_LUT4
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_5_0_c 13 6 6 #SB_CARRY
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_4_c_RNI4J03V 13 6 6 #SB_LUT4
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_4_c 13 6 5 #SB_CARRY
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_3_c_RNIUOQJ01 13 6 5 #SB_LUT4
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_3_c 13 6 4 #SB_CARRY
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_2_c_RNITBU1R 13 6 4 #SB_LUT4
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_2_c 13 6 3 #SB_CARRY
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_1_c_RNIM9HTJ 13 6 3 #SB_LUT4
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_1_c 13 6 2 #SB_CARRY
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_0_0_c_RNI9FP1G 13 6 2 #SB_LUT4
set_location GPU.ACCEL.un1_sprChrRaddr_1_0_cry_0_0_c 13 6 1 #SB_CARRY
set_location GPU.ACCEL.un1_reqRaddr_cry_8_c 11 3 0 #SB_CARRY
set_location GPU.ACCEL.un1_reqRaddr_cry_7_c 11 2 7 #SB_CARRY
set_location GPU.ACCEL.un1_reqRaddr_cry_6_c 11 2 6 #SB_CARRY
set_location GPU.ACCEL.un1_reqRaddr_cry_5_c 11 2 5 #SB_CARRY
set_location GPU.ACCEL.un1_reqRaddr_cry_4_c 11 2 4 #SB_CARRY
set_location GPU.ACCEL.un1_reqRaddr_cry_3_c 11 2 3 #SB_CARRY
set_location GPU.ACCEL.un1_reqRaddr_cry_2_c 11 2 2 #SB_CARRY
set_location GPU.ACCEL.un1_reqRaddr_cry_1_c 11 2 1 #SB_CARRY
set_location GPU.ACCEL.un1_reqRaddr_cry_0_c 11 2 0 #SB_CARRY
set_location GPU.ACCEL.un1_commandWord_1_sqmuxa_0_i 6 15 4 #SB_LUT4
set_location GPU.ACCEL.un1_commandWord_1_sqmuxa_0_111_i 6 15 0 #SB_LUT4
set_location GPU.ACCEL.un1_clearCount_cry_7_c 7 11 7 #SB_CARRY
set_location GPU.ACCEL.un1_clearCount_cry_6_c 7 11 6 #SB_CARRY
set_location GPU.ACCEL.un1_clearCount_cry_5_c 7 11 5 #SB_CARRY
set_location GPU.ACCEL.un1_clearCount_cry_4_c 7 11 4 #SB_CARRY
set_location GPU.ACCEL.un1_clearCount_cry_3_c 7 11 3 #SB_CARRY
set_location GPU.ACCEL.un1_clearCount_cry_2_c 7 11 2 #SB_CARRY
set_location GPU.ACCEL.un1_clearCount_cry_1_c 7 11 1 #SB_CARRY
set_location GPU.ACCEL.un1_clearCount_cry_0_c 7 11 0 #SB_CARRY
set_location GPU.ACCEL.un13_word2_cry_3_c_RNIH5UU1 11 11 6 #SB_LUT4
set_location GPU.ACCEL.un13_word2_cry_3_c_RNI85P61 9 15 7 #SB_LUT4
set_location GPU.ACCEL.un13_word2_cry_3_c_RNI1N115 11 15 2 #SB_LUT4
set_location GPU.ACCEL.un13_word2_cry_3_c 14 10 3 #SB_CARRY
set_location GPU.ACCEL.un13_word2_cry_2_c 14 10 2 #SB_CARRY
set_location GPU.ACCEL.un13_word2_cry_1_c 14 10 1 #SB_CARRY
set_location GPU.ACCEL.un13_word2_cry_0_c 14 10 0 #SB_CARRY
set_location GPU.ACCEL.sprChrRaddr_RNIUFLM6[0] 13 6 1 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_RNIUA2R2[4] 14 5 6 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_RNIS82R2[3] 14 4 4 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_RNIJJ4S2[2] 12 6 4 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_RNIHH4S2[1] 13 3 7 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_RNI7K2R2[9] 13 3 4 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_RNI6J2R2[8] 13 4 3 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_RNI4VECH[9] 13 4 5 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_RNI4H2R2[7] 12 4 4 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_RNI3ABC1[0] 13 5 6 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_RNI2F2R2[6] 14 5 2 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr_RNI0D2R2[5] 12 5 4 #SB_LUT4
set_location GPU.ACCEL.sprChrRaddr[9] 13 4 1 #SB_DFF
set_location GPU.ACCEL.sprChrRaddr[8] 13 5 1 #SB_DFF
set_location GPU.ACCEL.sprChrRaddr[7] 12 5 2 #SB_DFF
set_location GPU.ACCEL.sprChrRaddr[6] 14 5 3 #SB_DFF
set_location GPU.ACCEL.sprChrRaddr[5] 12 6 2 #SB_DFF
set_location GPU.ACCEL.sprChrRaddr[4] 14 6 2 #SB_DFF
set_location GPU.ACCEL.sprChrRaddr[3] 15 6 6 #SB_DFF
set_location GPU.ACCEL.sprChrRaddr[2] 16 7 3 #SB_DFF
set_location GPU.ACCEL.sprChrRaddr[1] 13 3 2 #SB_DFF
set_location GPU.ACCEL.sprChrRaddr[0] 14 6 1 #SB_DFF
set_location GPU.ACCEL.sprChrData_RNO[9] 11 6 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[8] 11 7 7 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[7] 12 7 6 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[6] 11 6 4 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[5] 11 7 3 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[4] 11 8 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[3] 11 8 7 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[2] 11 7 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[15] 12 9 7 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[14] 12 9 6 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[13] 11 7 4 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[12] 11 7 5 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[11] 11 8 6 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[10] 11 6 7 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[1] 11 6 5 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO_0[7] 12 7 5 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO_0[6] 11 6 3 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO_0[5] 11 7 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO_0[4] 11 8 3 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO_0[3] 11 7 6 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO_0[2] 11 7 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO_0[1] 10 6 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO_0[0] 11 6 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNO[0] 11 6 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIVIT01[6] 11 10 3 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIUQDT2[10] 13 8 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIUHT01[5] 10 8 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNITGT01[4] 14 10 5 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNITGT01_0[4] 11 8 4 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNITDL83[7] 14 7 3 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNITDL83[6] 13 11 4 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIT5Q61[9] 12 7 7 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIRET01[2] 12 16 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIRET01_0[2] 10 9 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIR3Q61[6] 14 7 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIPCT01[0] 10 14 3 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIP9L83[8] 11 10 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIP1Q61[5] 12 7 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIP1Q61_0[5] 12 7 4 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIOJAV[15] 12 9 5 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIOJAV_0[15] 14 9 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNINVP61[4] 11 8 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIMHAV[13] 14 9 5 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIMEI0D[10] 12 11 5 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNILTP61[3] 12 7 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNILGAV[12] 12 9 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIL5L83[7] 10 8 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIL5L83[4] 11 10 4 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIK5KD2[5] 12 7 3 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIJM513[8] 12 8 3 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIJM513[11] 12 8 6 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIIQP61[2] 12 7 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIIDAV[11] 12 9 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIHPP61[1] 11 13 6 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIHCAV[10] 13 8 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIH8E77[6] 13 11 5 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIH7MP2[12] 14 9 6 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIH1L83[6] 11 10 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIFS5T[15] 13 9 5 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIFS5T_0[15] 14 9 4 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIEMP61_1[0] 13 7 3 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIEMP61_0[0] 10 9 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIEMP61[0] 12 12 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIDTK83[5] 14 8 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIDQ5T[13] 11 9 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIDQ5T_0[13] 12 9 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNID3MP2[11] 11 9 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIBO5T[11] 13 8 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNIAN5T[10] 12 8 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNI9VLP2[10] 12 10 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNI9PK83[4] 11 14 4 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNI95N72[2] 12 12 3 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNI8IT43[7] 12 8 5 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNI8IT43[10] 14 11 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNI8A231[9] 14 7 0 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNI68231[10] 12 8 4 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNI5LK83[3] 10 9 3 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNI5EGS1[13] 14 9 2 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNI2MT01[9] 12 8 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNI2MT01_0[9] 14 7 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData_RNI1LT01[8] 9 16 1 #SB_LUT4
set_location GPU.ACCEL.sprChrData[9] 11 6 0 #SB_DFFE
set_location GPU.ACCEL.sprChrData[8] 11 7 7 #SB_DFFE
set_location GPU.ACCEL.sprChrData[7] 12 7 6 #SB_DFFE
set_location GPU.ACCEL.sprChrData[6] 11 6 4 #SB_DFFE
set_location GPU.ACCEL.sprChrData[5] 11 7 3 #SB_DFFE
set_location GPU.ACCEL.sprChrData[4] 11 8 0 #SB_DFFE
set_location GPU.ACCEL.sprChrData[3] 11 8 7 #SB_DFFE
set_location GPU.ACCEL.sprChrData[2] 11 7 1 #SB_DFFE
set_location GPU.ACCEL.sprChrData[15] 12 9 7 #SB_DFFE
set_location GPU.ACCEL.sprChrData[14] 12 9 6 #SB_DFFE
set_location GPU.ACCEL.sprChrData[13] 11 7 4 #SB_DFFE
set_location GPU.ACCEL.sprChrData[12] 11 7 5 #SB_DFFE
set_location GPU.ACCEL.sprChrData[11] 11 8 6 #SB_DFFE
set_location GPU.ACCEL.sprChrData[10] 11 6 7 #SB_DFFE
set_location GPU.ACCEL.sprChrData[1] 11 6 5 #SB_DFFE
set_location GPU.ACCEL.sprChrData[0] 11 6 2 #SB_DFFE
set_location GPU.ACCEL.reqRaddr_RNO[9] 11 3 1 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_RNIU1H11[7] 11 2 7 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_RNISUF11[6] 11 2 6 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_RNIR0EQ4[0] 11 2 0 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_RNIQRE11[5] 11 2 5 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_RNIOOD11[4] 11 2 4 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_RNIMLC11[3] 11 2 3 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_RNIKUQP[9] 11 3 5 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_RNIKIB11[2] 11 2 2 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_RNIIFA11[1] 11 2 1 #SB_LUT4
set_location GPU.ACCEL.reqRaddr_RNI05I11[8] 11 3 0 #SB_LUT4
set_location GPU.ACCEL.reqRaddr[9] 11 3 1 #SB_DFF
set_location GPU.ACCEL.reqRaddr[8] 11 3 2 #SB_DFF
set_location GPU.ACCEL.reqRaddr[7] 11 1 6 #SB_DFF
set_location GPU.ACCEL.reqRaddr[6] 11 1 5 #SB_DFF
set_location GPU.ACCEL.reqRaddr[5] 11 1 4 #SB_DFF
set_location GPU.ACCEL.reqRaddr[4] 11 1 3 #SB_DFF
set_location GPU.ACCEL.reqRaddr[3] 11 1 2 #SB_DFF
set_location GPU.ACCEL.reqRaddr[2] 11 1 1 #SB_DFF
set_location GPU.ACCEL.reqRaddr[1] 11 1 0 #SB_DFF
set_location GPU.ACCEL.reqRaddr[0] 10 2 2 #SB_DFF
set_location GPU.ACCEL.m3 12 15 6 #SB_LUT4
set_location GPU.ACCEL.m12 12 15 1 #SB_LUT4
set_location GPU.ACCEL.m11 12 15 4 #SB_LUT4
set_location GPU.ACCEL.m10 12 15 0 #SB_LUT4
set_location GPU.ACCEL.intVec_o_RNO 14 6 6 #SB_LUT4
set_location GPU.ACCEL.intVec_o 14 6 6 #SB_DFF
set_location GPU.ACCEL.instr2_cry_c[9] 10 11 2 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[8] 10 11 1 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[7] 10 11 0 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[6] 10 10 7 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[5] 10 10 6 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[4] 10 10 5 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[3] 10 10 4 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[2] 10 10 3 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[14] 10 11 7 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[13] 10 11 6 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[12] 10 11 5 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[11] 10 11 4 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[10] 10 11 3 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[1] 10 10 2 #SB_CARRY
set_location GPU.ACCEL.instr2_cry_c[0] 10 10 1 #SB_CARRY
set_location GPU.ACCEL.instr2_RNO[9] 10 11 2 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[8] 10 11 1 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[7] 10 11 0 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[6] 10 10 7 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[5] 10 10 6 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[4] 10 10 5 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[3] 10 10 4 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[2] 10 10 3 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[15] 10 12 0 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[14] 10 11 7 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[13] 10 11 6 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[12] 10 11 5 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[11] 10 11 4 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[10] 10 11 3 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[1] 10 10 2 #SB_LUT4
set_location GPU.ACCEL.instr2_RNO[0] 10 10 1 #SB_LUT4
set_location GPU.ACCEL.instr2_RNIUR1M1[7] 9 12 7 #SB_LUT4
set_location GPU.ACCEL.instr2_RNIUR1M1_0[7] 9 12 3 #SB_LUT4
set_location GPU.ACCEL.instr2_RNITR0R[5] 9 12 2 #SB_LUT4
set_location GPU.ACCEL.instr2_RNITOKH2[15] 9 13 4 #SB_LUT4
set_location GPU.ACCEL.instr2_RNISOJM1[11] 13 11 6 #SB_LUT4
set_location GPU.ACCEL.instr2_RNIS6EV2[11] 11 13 1 #SB_LUT4
set_location GPU.ACCEL.instr2_RNIROIR[13] 9 13 1 #SB_LUT4
set_location GPU.ACCEL.instr2_RNIRI5AA[13] 9 11 6 #SB_LUT4
set_location GPU.ACCEL.instr2_RNIQL5N1[15] 9 13 6 #SB_LUT4
set_location GPU.ACCEL.instr2_RNINKIR[11] 14 10 3 #SB_LUT4
set_location GPU.ACCEL.instr2_RNIM3TD3[7] 9 12 4 #SB_LUT4
set_location GPU.ACCEL.instr2_RNIHGAM8[15] 9 10 1 #SB_LUT4
set_location GPU.ACCEL.instr2_RNIBLU53[15] 9 10 0 #SB_LUT4
set_location GPU.ACCEL.instr2_RNI6EH14[13] 9 13 7 #SB_LUT4
set_location GPU.ACCEL.instr2_RNI6EH14_0[13] 9 13 5 #SB_LUT4
set_location GPU.ACCEL.instr2_RNI541R[8] 12 8 0 #SB_LUT4
set_location GPU.ACCEL.instr2_RNI541R_0[8] 14 10 1 #SB_LUT4
set_location GPU.ACCEL.instr2_RNI2TOG4[15] 10 14 2 #SB_LUT4
set_location GPU.ACCEL.instr2_RNI0EQ81[10] 14 10 2 #SB_LUT4
set_location GPU.ACCEL.instr2[9] 10 11 2 #SB_DFFE
set_location GPU.ACCEL.instr2[8] 10 11 1 #SB_DFFE
set_location GPU.ACCEL.instr2[7] 10 11 0 #SB_DFFE
set_location GPU.ACCEL.instr2[6] 10 10 7 #SB_DFFE
set_location GPU.ACCEL.instr2[5] 10 10 6 #SB_DFFE
set_location GPU.ACCEL.instr2[4] 10 10 5 #SB_DFFE
set_location GPU.ACCEL.instr2[3] 10 10 4 #SB_DFFE
set_location GPU.ACCEL.instr2[2] 10 10 3 #SB_DFFE
set_location GPU.ACCEL.instr2[15] 10 12 0 #SB_DFFE
set_location GPU.ACCEL.instr2[14] 10 11 7 #SB_DFFE
set_location GPU.ACCEL.instr2[13] 10 11 6 #SB_DFFE
set_location GPU.ACCEL.instr2[12] 10 11 5 #SB_DFFE
set_location GPU.ACCEL.instr2[11] 10 11 4 #SB_DFFE
set_location GPU.ACCEL.instr2[10] 10 11 3 #SB_DFFE
set_location GPU.ACCEL.instr2[1] 10 10 2 #SB_DFFE
set_location GPU.ACCEL.instr2[0] 10 10 1 #SB_DFFE
set_location GPU.ACCEL.instr1_RNIUCU64[1] 11 5 1 #SB_LUT4
set_location GPU.ACCEL.instr1_RNIOA1C1[10] 10 4 6 #SB_LUT4
set_location GPU.ACCEL.instr1_RNIM5D61[12] 10 4 1 #SB_LUT4
set_location GPU.ACCEL.instr1_RNIK5HQ3[7] 12 11 4 #SB_LUT4
set_location GPU.ACCEL.instr1_RNIK5HQ3_0[7] 13 7 6 #SB_LUT4
set_location GPU.ACCEL.instr1_RNI8BE22[6] 9 5 7 #SB_LUT4
set_location GPU.ACCEL.instr1_RNI69763[7] 9 5 5 #SB_LUT4
set_location GPU.ACCEL.instr1_RNI0CG41[4] 9 5 0 #SB_LUT4
set_location GPU.ACCEL.instr1[9] 10 5 7 #SB_DFFE
set_location GPU.ACCEL.instr1[8] 10 4 7 #SB_DFFE
set_location GPU.ACCEL.instr1[7] 9 4 1 #SB_DFFE
set_location GPU.ACCEL.instr1[6] 10 5 6 #SB_DFFE
set_location GPU.ACCEL.instr1[5] 10 5 3 #SB_DFFE
set_location GPU.ACCEL.instr1[4] 9 4 0 #SB_DFFE
set_location GPU.ACCEL.instr1[3] 10 5 5 #SB_DFFE
set_location GPU.ACCEL.instr1[2] 10 5 4 #SB_DFFE
set_location GPU.ACCEL.instr1[15] 11 4 6 #SB_DFFE
set_location GPU.ACCEL.instr1[14] 10 4 4 #SB_DFFE
set_location GPU.ACCEL.instr1[13] 10 4 3 #SB_DFFE
set_location GPU.ACCEL.instr1[12] 10 4 0 #SB_DFFE
set_location GPU.ACCEL.instr1[11] 9 4 2 #SB_DFFE
set_location GPU.ACCEL.instr1[10] 9 4 3 #SB_DFFE
set_location GPU.ACCEL.instr1[1] 11 4 4 #SB_DFFE
set_location GPU.ACCEL.instr1[0] 10 5 0 #SB_DFFE
set_location GPU.ACCEL.init_RNO 5 11 7 #SB_LUT4
set_location GPU.ACCEL.init 5 11 7 #SB_DFF
set_location GPU.ACCEL.data_o_6_6_65_x4_0 3 13 5 #SB_LUT4
set_location GPU.ACCEL.data_o_6_6_65_o6 4 10 0 #SB_LUT4
set_location GPU.ACCEL.data_o_6_6_65_a6_2_1 3 11 0 #SB_LUT4
set_location GPU.ACCEL.data_o_6_6_65_a6_1_1 3 12 1 #SB_LUT4
set_location GPU.ACCEL.data_o_6_6_65_1 3 13 6 #SB_LUT4
set_location GPU.ACCEL.data_o_6_6_65_0_1 3 12 5 #SB_LUT4
set_location GPU.ACCEL.data_o_6_6_65_0 3 13 2 #SB_LUT4
set_location GPU.ACCEL.clearCount_RNO[8] 7 12 0 #SB_LUT4
set_location GPU.ACCEL.clearCount_RNO[7] 7 11 7 #SB_LUT4
set_location GPU.ACCEL.clearCount_RNO[6] 7 11 6 #SB_LUT4
set_location GPU.ACCEL.clearCount_RNO[5] 7 11 5 #SB_LUT4
set_location GPU.ACCEL.clearCount_RNO[4] 7 11 4 #SB_LUT4
set_location GPU.ACCEL.clearCount_RNO[3] 7 11 3 #SB_LUT4
set_location GPU.ACCEL.clearCount_RNO[2] 7 11 2 #SB_LUT4
set_location GPU.ACCEL.clearCount_RNO[1] 7 11 1 #SB_LUT4
set_location GPU.ACCEL.clearCount_RNO[0] 7 11 0 #SB_LUT4
set_location GPU.ACCEL.clearCount_RNIT8022[8] 9 11 3 #SB_LUT4
set_location GPU.ACCEL.clearCount_RNIESPK[8] 9 14 7 #SB_LUT4
set_location GPU.ACCEL.clearCount_RNIESPK_0[8] 9 15 5 #SB_LUT4
set_location GPU.ACCEL.clearCount[8] 7 12 0 #SB_DFFSR
set_location GPU.ACCEL.clearCount[7] 7 11 7 #SB_DFFSR
set_location GPU.ACCEL.clearCount[6] 7 11 6 #SB_DFFSR
set_location GPU.ACCEL.clearCount[5] 7 11 5 #SB_DFFSR
set_location GPU.ACCEL.clearCount[4] 7 11 4 #SB_DFFSR
set_location GPU.ACCEL.clearCount[3] 7 11 3 #SB_DFFSR
set_location GPU.ACCEL.clearCount[2] 7 11 2 #SB_DFFSR
set_location GPU.ACCEL.clearCount[1] 7 11 1 #SB_DFFSR
set_location GPU.ACCEL.clearCount[0] 7 11 0 #SB_DFFSR
set_location GPU.ACCEL.cleanedY_RNO[5] 9 13 0 #SB_LUT4
set_location GPU.ACCEL.cleanedY_RNO[4] 9 13 3 #SB_LUT4
set_location GPU.ACCEL.cleanedY_RNI98SE3[4] 9 13 2 #SB_LUT4
set_location GPU.ACCEL.cleanedY[5] 9 13 0 #SB_DFFE
set_location GPU.ACCEL.cleanedY[4] 9 13 3 #SB_DFFE
set_location GPU.ACCEL.cleanedX_RNO[6] 9 12 6 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNO[5] 9 12 0 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNO[4] 7 13 6 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNO[3] 7 13 5 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNO[2] 7 13 7 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNO[1] 7 13 4 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNO[0] 9 16 0 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNISV8N[2] 7 13 3 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNIRAM061[4] 23 17 7 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNIN9PM[4] 7 13 2 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNIN8VBA2[3] 23 17 5 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNIMEN261[6] 23 17 4 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNIL7PM[3] 7 13 1 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNIL1NPF2[1] 23 17 3 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNIL01O41[5] 9 15 4 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNIH3PM[1] 7 13 0 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNIF1PM[0] 7 15 2 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNI6GH3A2[2] 12 14 3 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNI489N[6] 7 15 1 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNI3FG2J1[0] 18 10 5 #SB_LUT4
set_location GPU.ACCEL.cleanedX_RNI269N[5] 7 15 0 #SB_LUT4
set_location GPU.ACCEL.cleanedX[6] 9 12 6 #SB_DFFE
set_location GPU.ACCEL.cleanedX[5] 9 12 0 #SB_DFFE
set_location GPU.ACCEL.cleanedX[4] 7 13 6 #SB_DFFE
set_location GPU.ACCEL.cleanedX[3] 7 13 5 #SB_DFFE
set_location GPU.ACCEL.cleanedX[2] 7 13 7 #SB_DFFE
set_location GPU.ACCEL.cleanedX[1] 7 13 4 #SB_DFFE
set_location GPU.ACCEL.cleanedX[0] 9 16 0 #SB_DFFE
set_location GPU.ACCEL.bramDataWrite2_e_0_RNO 12 11 0 #SB_LUT4
set_location GPU.ACCEL.bramDataWrite2_e_0 12 11 1 #SB_DFFE
set_location GPU.ACCEL.bramDataWrite1_RNO_0 9 15 0 #SB_LUT4
set_location GPU.ACCEL.bramDataWrite1_RNO 13 15 0 #SB_LUT4
set_location GPU.ACCEL.bramDataWrite1 13 15 0 #SB_DFF
set_location GPU.ACCEL.accel_sm_e_0_RNO_3[0] 9 5 2 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNO[3] 9 10 7 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNO_2[0] 9 6 6 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNO[2] 9 9 7 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNO_1[1] 9 9 3 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNO_1[0] 9 6 5 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNO[1] 9 9 4 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNO_0[3] 9 11 1 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNO_0[2] 9 12 5 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNO_0[1] 9 11 7 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNO_0[0] 9 10 2 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNO[0] 9 8 4 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNISE7F[1] 9 8 3 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNISE7F_0[1] 9 8 2 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNISCO63[3] 9 10 3 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNILG25[3] 12 11 2 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIGNE22[0] 9 9 2 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIGBJ04[3] 11 3 6 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIG4IM[0] 12 11 7 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIF3IM[0] 23 17 2 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIES9K_5[0] 9 8 1 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIES9K_4[0] 9 14 6 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIES9K_3[0] 9 9 1 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIES9K_2[0] 9 15 6 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIES9K_1[0] 9 8 0 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIES9K[1] 9 10 6 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIES9K_0[1] 9 8 6 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIES9K_0[0] 9 9 0 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIES9K[0] 9 15 1 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNIALDT1[0] 9 12 1 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNI7U4A[1] 10 6 2 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNI7U4A[0] 9 10 5 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNI7SL13[0] 10 4 2 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNI6T4A[0] 9 8 5 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0_RNI08TG3[1] 10 12 2 #SB_LUT4
set_location GPU.ACCEL.accel_sm_e_0[3] 9 10 7 #SB_DFFE
set_location GPU.ACCEL.accel_sm_e_0[2] 9 9 7 #SB_DFFE
set_location GPU.ACCEL.accel_sm_e_0[1] 9 9 4 #SB_DFFE
set_location GPU.ACCEL.accel_sm_e_0[0] 9 8 4 #SB_DFFE
set_location GPU.ACCEL.accelDone_e_0_RNO 15 8 6 #SB_LUT4
set_location GPU.ACCEL.accelDone_e_0_RNIJTUT_0 9 11 4 #SB_LUT4
set_location GPU.ACCEL.accelDone_e_0_RNIJTUT 9 11 2 #SB_LUT4
set_location GPU.ACCEL.accelDone_e_0_RNI1Q8I1 9 11 5 #SB_LUT4
set_location GPU.ACCEL.accelDone_e_0 23 17 1 #SB_DFFE
set_location GPU.ACCEL.accelActive_RNO 9 11 0 #SB_LUT4
set_location GPU.ACCEL.accelActive_RNIKJHB 9 14 1 #SB_LUT4
set_location GPU.ACCEL.accelActive 9 11 0 #SB_DFF
set_location GPU.ACCEL.G_281 5 16 0 #SB_LUT4
set_location GPU.ACCEL.BRAM_SPR.memory_memory_0_1 8 7 0 #SB_RAM40_4K
set_location GPU.ACCEL.BRAM_SPR.memory_memory_0_0 8 5 0 #SB_RAM40_4K
set_location GPU.ACCEL.BRAM_SPR.data_o[9] 9 7 1 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[8] 10 7 2 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[7] 11 5 5 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[6] 9 7 7 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[5] 10 6 0 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[4] 9 7 2 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[3] 10 7 6 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[2] 11 5 3 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[15] 10 6 5 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[14] 20 10 1 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[13] 9 7 0 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[12] 10 7 7 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[11] 20 10 0 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[10] 10 6 7 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[1] 10 6 3 #SB_DFFN
set_location GPU.ACCEL.BRAM_SPR.data_o[0] 11 5 4 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.memory_memory_0_1 8 3 0 #SB_RAM40_4K
set_location GPU.ACCEL.BRAM_REQ.memory_memory_0_0 8 1 0 #SB_RAM40_4K
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIVNFH7[6] 13 5 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIVNFH7_0[6] 12 6 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIV8OK4[11] 12 5 5 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIT6M5M[10] 13 5 0 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNISTP41[1] 12 3 1 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIS5OK4[10] 14 5 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIRPDAA[13] 12 4 6 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIR0NE1[15] 12 3 3 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIQNRKK[14] 13 4 0 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNINLDAA[12] 12 6 1 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNINBLL5[15] 13 4 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIMALL5[14] 13 5 3 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIL9LL5[13] 12 6 0 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIK8LL5[12] 12 3 2 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIJHDAA[11] 12 5 6 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIJ7LL5[11] 14 5 0 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIIFRKK[12] 12 4 0 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIIFQL4[9] 14 5 4 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNII6LL5[10] 14 4 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIFDDAA[10] 14 5 1 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIFDDAA_0[10] 14 4 1 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIDHOCJ[10] 14 5 5 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNID6PF1[8] 13 3 6 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIAINM5[9] 12 6 6 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIA7RKK[11] 12 4 3 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNIA3PF1[7] 12 5 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNI9HNM5[8] 13 5 4 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNI8IOK4[14] 13 4 4 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNI7HC8C[8] 12 6 5 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNI70PF1[4] 12 5 0 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNI6VOF1[3] 12 6 3 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNI6VOF1_0[3] 11 3 7 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNI5FOK4[13] 12 4 5 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNI2VQKK[10] 14 4 3 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNI2COK4[12] 12 4 2 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o_RNI24L2A[5] 13 5 5 #SB_LUT4
set_location GPU.ACCEL.BRAM_REQ.data_o[9] 9 3 0 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[8] 10 3 4 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[7] 10 3 2 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[6] 10 1 5 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[5] 9 2 5 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[4] 9 5 3 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[3] 9 2 7 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[2] 9 3 5 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[15] 9 3 4 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[14] 12 4 7 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[13] 9 3 2 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[12] 9 3 1 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[11] 9 3 6 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[10] 10 3 7 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[1] 12 3 4 #SB_DFFN
set_location GPU.ACCEL.BRAM_REQ.data_o[0] 10 1 7 #SB_DFFN
set_location GPU.ACCEL.BRAM_CHR.memory_memory_0_1 8 11 0 #SB_RAM40_4K
set_location GPU.ACCEL.BRAM_CHR.memory_memory_0_0 8 9 0 #SB_RAM40_4K
set_location GPU.ACCEL.BRAM_CHR.data_o[7] 10 6 6 #SB_DFFN
set_location GPU.ACCEL.BRAM_CHR.data_o[6] 20 10 2 #SB_DFFN
set_location GPU.ACCEL.BRAM_CHR.data_o[5] 10 7 5 #SB_DFFN
set_location GPU.ACCEL.BRAM_CHR.data_o[4] 10 7 4 #SB_DFFN
set_location GPU.ACCEL.BRAM_CHR.data_o[3] 10 7 3 #SB_DFFN
set_location GPU.ACCEL.BRAM_CHR.data_o[2] 9 7 4 #SB_DFFN
set_location GPU.ACCEL.BRAM_CHR.data_o[1] 10 7 1 #SB_DFFN
set_location GPU.ACCEL.BRAM_CHR.data_o[0] 10 13 2 #SB_DFFN
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_9 15 14 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_8 15 15 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_7 15 10 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_6 12 14 6 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_5 17 10 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_48 13 13 4 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_47 16 10 6 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_46 15 11 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_45 11 15 6 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_44 10 12 6 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_43 16 10 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_42 15 11 4 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_41 13 14 4 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_40 12 13 4 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_4 16 12 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_39 15 9 6 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_38 12 13 6 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_37 15 11 6 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_36 13 13 0 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_35 13 12 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_34 13 13 1 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_33 14 14 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_32 17 11 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_31 14 13 6 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_30 14 13 7 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_3 13 12 4 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_29 15 17 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_28 16 11 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_27 15 13 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_26 15 11 0 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_25 15 15 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_24 15 10 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_23 12 14 5 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_22 17 10 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_21 16 12 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_20 13 14 7 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_2 13 13 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_19 13 14 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_18 11 12 4 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_17 14 13 1 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_16 17 11 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_15 17 13 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_14 14 12 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_13 15 17 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_12 16 11 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_11 15 13 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_10 17 12 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_1 12 15 7 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO_0 9 14 0 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNO 9 14 4 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNIO25KB 4 14 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNIHKCK6 5 12 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNIGJCK6_2 7 9 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNIGJCK6_1 6 13 4 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNIGJCK6_0 6 12 7 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNIGJCK6 6 10 7 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNIFFB47 7 10 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNIC9AK7 6 11 7 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0V0Q1_6 7 9 1 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0V0Q1_5 5 12 1 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0V0Q1_4 7 10 1 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0V0Q1_3 6 13 3 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0V0Q1_2 6 11 6 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0V0Q1_1 6 12 6 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0V0Q1_0 6 10 1 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0V0Q1 4 13 5 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0GJ21_6 7 9 0 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0GJ21_5 5 12 0 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0GJ21_4 7 10 0 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0GJ21_3 6 13 2 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0GJ21_2 6 11 5 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0GJ21_1 6 12 5 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0GJ21_0 6 10 0 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0_RNI0GJ21 4 13 6 #SB_LUT4
set_location GPU.ACCEL.BRAM2.memory_memory_0_0 8 13 0 #SB_RAM40_4KNR
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_9 15 14 1 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_8 15 15 1 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_7 15 10 1 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_6 16 14 1 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_5 17 10 1 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_49 14 13 2 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_48 16 10 5 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_47 14 15 6 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_46 11 15 5 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_45 10 12 5 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_44 16 10 1 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_43 15 12 2 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_42 11 12 5 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_41 14 13 5 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_40 12 13 3 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_4 16 12 1 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_39 15 9 5 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_38 12 13 5 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_37 15 12 5 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_36 13 12 7 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_35 13 12 2 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_34 10 13 7 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_33 14 14 0 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_32 17 11 0 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_31 14 15 2 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_30 14 12 0 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_3 12 14 0 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_29 13 15 2 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_28 16 11 0 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_27 15 12 7 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_26 17 12 0 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_25 14 15 5 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_24 15 15 0 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_23 15 10 0 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_22 16 14 0 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_21 17 10 0 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_20 16 12 0 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_2 13 14 1 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_19 12 14 7 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_18 13 14 0 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_17 14 13 3 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_16 17 11 1 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_15 14 15 3 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_14 14 15 4 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_13 13 15 3 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_12 16 11 1 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_11 15 13 1 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_10 17 12 1 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_1 12 15 2 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO_0 9 14 3 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0_RNO 9 14 2 #SB_LUT4
set_location GPU.ACCEL.BRAM1.memory_memory_0_0 8 15 0 #SB_RAM40_4KNR
set_location FLASH.write_sm_RNO[2] 18 2 3 #SB_LUT4
set_location FLASH.write_sm_RNO[1] 18 2 4 #SB_LUT4
set_location FLASH.write_sm_RNO[0] 18 5 4 #SB_LUT4
set_location FLASH.write_sm_RNIVGE61_0[0] 18 3 7 #SB_LUT4
set_location FLASH.write_sm_RNIVGE61[0] 18 5 2 #SB_LUT4
set_location FLASH.write_sm_RNISDHC4[0] 18 5 6 #SB_LUT4
set_location FLASH.write_sm_RNIOKLSC[0] 19 3 6 #SB_LUT4
set_location FLASH.write_sm_RNIN4N82_3[0] 18 5 1 #SB_LUT4
set_location FLASH.write_sm_RNIN4N82_2[0] 18 5 3 #SB_LUT4
set_location FLASH.write_sm_RNIN4N82_1[0] 19 3 4 #SB_LUT4
set_location FLASH.write_sm_RNIN4N82_0[0] 19 3 0 #SB_LUT4
set_location FLASH.write_sm_RNIN4N82[0] 19 3 3 #SB_LUT4
set_location FLASH.write_sm_RNIIFQH6[0] 19 3 2 #SB_LUT4
set_location FLASH.write_sm_RNIDO4Q21[0] 19 4 2 #SB_LUT4
set_location FLASH.write_sm_RNIDKJO_1[0] 17 2 3 #SB_LUT4
set_location FLASH.write_sm_RNIDKJO_0[0] 17 2 1 #SB_LUT4
set_location FLASH.write_sm_RNIDKJO[0] 17 2 4 #SB_LUT4
set_location FLASH.write_sm_RNICKSJ7[0] 18 2 2 #SB_LUT4
set_location FLASH.write_sm_RNI92555[0] 18 2 1 #SB_LUT4
set_location FLASH.write_sm_RNI0FQK5[0] 18 3 0 #SB_LUT4
set_location FLASH.write_sm_RNI01JE2[0] 17 2 5 #SB_LUT4
set_location FLASH.write_sm[2] 18 2 3 #SB_DFF
set_location FLASH.write_sm[1] 18 2 4 #SB_DFF
set_location FLASH.write_sm[0] 18 5 4 #SB_DFF
set_location FLASH.un2_bramWriteAddr_cry_7_c_RNIF56S 20 5 3 #SB_LUT4
set_location FLASH.un2_bramWriteAddr_cry_7_c_RNIF53T1 16 6 2 #SB_LUT4
set_location FLASH.un2_bramWriteAddr_cry_7_c 21 6 6 #SB_CARRY
set_location FLASH.un2_bramWriteAddr_cry_6_c 21 6 5 #SB_CARRY
set_location FLASH.un2_bramWriteAddr_cry_5_c 21 6 4 #SB_CARRY
set_location FLASH.un2_bramWriteAddr_cry_4_c 21 6 3 #SB_CARRY
set_location FLASH.un2_bramWriteAddr_cry_3_c 21 6 2 #SB_CARRY
set_location FLASH.un2_bramWriteAddr_cry_2_c 21 6 1 #SB_CARRY
set_location FLASH.un2_bramWriteAddr_cry_1_c 21 6 0 #SB_CARRY
set_location FLASH.un1_memory_write_0_tz_tz 19 16 7 #SB_LUT4
set_location FLASH.un1_memory_write_0_a8_0_4_3_2 19 16 6 #SB_LUT4
set_location FLASH.un1_memory_write_0_a2_x 19 19 1 #SB_LUT4
set_location FLASH.un1_memory_write_0_a2_sx 19 19 0 #SB_LUT4
set_location FLASH.un1_memory_write_0_a2_2_sx 19 18 5 #SB_LUT4
set_location FLASH.un1_memory_write_0_a2_2 19 18 3 #SB_LUT4
set_location FLASH.un1_memory_write_0_a2_1_4 19 16 1 #SB_LUT4
set_location FLASH.un1_memory_write_0_a2_1 19 16 2 #SB_LUT4
set_location FLASH.un1_memory_write_0_a2 12 15 3 #SB_LUT4
set_location FLASH.un1_memory_write_0 12 15 5 #SB_LUT4
set_location FLASH.un1_bramWriteMux_cry_6_c 20 9 6 #SB_CARRY
set_location FLASH.un1_bramWriteMux_cry_5_c 20 9 5 #SB_CARRY
set_location FLASH.un1_bramWriteMux_cry_4_c 20 9 4 #SB_CARRY
set_location FLASH.un1_bramWriteMux_cry_3_c 20 9 3 #SB_CARRY
set_location FLASH.un1_bramWriteMux_cry_2_c 20 9 2 #SB_CARRY
set_location FLASH.un1_bramWriteMux_cry_1_c 20 9 1 #SB_CARRY
set_location FLASH.un1_bramWriteMux_cry_0_c_RNO 22 8 7 #SB_LUT4
set_location FLASH.un1_bramWriteMux_cry_0_c 20 9 0 #SB_CARRY
set_location FLASH.un1_bramWriteAddrBus_cry_6_c 18 9 6 #SB_CARRY
set_location FLASH.un1_bramWriteAddrBus_cry_5_c 18 9 5 #SB_CARRY
set_location FLASH.un1_bramWriteAddrBus_cry_4_c 18 9 4 #SB_CARRY
set_location FLASH.un1_bramWriteAddrBus_cry_3_c 18 9 3 #SB_CARRY
set_location FLASH.un1_bramWriteAddrBus_cry_2_c 18 9 2 #SB_CARRY
set_location FLASH.un1_bramWriteAddrBus_cry_1_c 18 9 1 #SB_CARRY
set_location FLASH.un1_bramWriteAddrBus_cry_0_c 18 9 0 #SB_CARRY
set_location FLASH.un1_bramReadAddr_cry_7_c 23 5 7 #SB_CARRY
set_location FLASH.un1_bramReadAddr_cry_6_c 23 5 6 #SB_CARRY
set_location FLASH.un1_bramReadAddr_cry_5_c 23 5 5 #SB_CARRY
set_location FLASH.un1_bramReadAddr_cry_4_c 23 5 4 #SB_CARRY
set_location FLASH.un1_bramReadAddr_cry_3_c 23 5 3 #SB_CARRY
set_location FLASH.un1_bramReadAddr_cry_2_c 23 5 2 #SB_CARRY
set_location FLASH.un1_bramReadAddr_cry_1_c 23 5 1 #SB_CARRY
set_location FLASH.un1_bramReadAddr_cry_0_c 23 5 0 #SB_CARRY
set_location FLASH.un1_bramReadAddrBus_cry_6_c 22 9 6 #SB_CARRY
set_location FLASH.un1_bramReadAddrBus_cry_5_c 22 9 5 #SB_CARRY
set_location FLASH.un1_bramReadAddrBus_cry_4_c 22 9 4 #SB_CARRY
set_location FLASH.un1_bramReadAddrBus_cry_3_c 22 9 3 #SB_CARRY
set_location FLASH.un1_bramReadAddrBus_cry_2_c 22 9 2 #SB_CARRY
set_location FLASH.un1_bramReadAddrBus_cry_1_c 22 9 1 #SB_CARRY
set_location FLASH.un1_bramReadAddrBus_cry_0_c 22 9 0 #SB_CARRY
set_location FLASH.status_RNO[8] 17 9 0 #SB_LUT4
set_location FLASH.status_RNO[7] 16 9 7 #SB_LUT4
set_location FLASH.status_RNO[6] 20 16 3 #SB_LUT4
set_location FLASH.status_RNO[4] 17 9 4 #SB_LUT4
set_location FLASH.status_RNO[3] 17 9 3 #SB_LUT4
set_location FLASH.status_RNO[2] 17 9 7 #SB_LUT4
set_location FLASH.status_RNIOF2U[2] 17 8 1 #SB_LUT4
set_location FLASH.status_RNIOF2U_0[2] 17 8 2 #SB_LUT4
set_location FLASH.status_RNIB9042[2] 17 7 6 #SB_LUT4
set_location FLASH.status_RNI60K11[6] 18 8 4 #SB_LUT4
set_location FLASH.status_RNI1PSJ[2] 17 8 0 #SB_LUT4
set_location FLASH.status[8] 17 9 0 #SB_DFF
set_location FLASH.status[7] 16 9 7 #SB_DFF
set_location FLASH.status[6] 20 16 3 #SB_DFF
set_location FLASH.status[4] 17 9 4 #SB_DFF
set_location FLASH.status[3] 17 9 3 #SB_DFF
set_location FLASH.status[2] 17 9 7 #SB_DFF
set_location FLASH.status_1_sqmuxa_1 22 17 4 #SB_LUT4
set_location FLASH.spi_clk_RNI1SL8 22 2 1 #SB_LUT4
set_location FLASH.spi_clk 15 4 4 #SB_DFF
set_location FLASH.spiStart_RNO_9 18 3 2 #SB_LUT4
set_location FLASH.spiStart_RNO_8 21 5 1 #SB_LUT4
set_location FLASH.spiStart_RNO_7 17 3 0 #SB_LUT4
set_location FLASH.spiStart_RNO_6 17 2 0 #SB_LUT4
set_location FLASH.spiStart_RNO_5 18 2 7 #SB_LUT4
set_location FLASH.spiStart_RNO_4 17 3 3 #SB_LUT4
set_location FLASH.spiStart_RNO_3 21 5 0 #SB_LUT4
set_location FLASH.spiStart_RNO_2 21 5 2 #SB_LUT4
set_location FLASH.spiStart_RNO_11 18 4 1 #SB_LUT4
set_location FLASH.spiStart_RNO_10 16 2 2 #SB_LUT4
set_location FLASH.spiStart_RNO_1 17 3 2 #SB_LUT4
set_location FLASH.spiStart_RNO_0 17 3 4 #SB_LUT4
set_location FLASH.spiStart_RNO 16 3 0 #SB_LUT4
set_location FLASH.spiStart 16 3 0 #SB_DFF
set_location FLASH.spiDataIn_RNO[7] 19 10 5 #SB_LUT4
set_location FLASH.spiDataIn_RNO[6] 19 8 7 #SB_LUT4
set_location FLASH.spiDataIn_RNO[5] 18 6 4 #SB_LUT4
set_location FLASH.spiDataIn_RNO[4] 19 10 7 #SB_LUT4
set_location FLASH.spiDataIn_RNO[3] 19 10 3 #SB_LUT4
set_location FLASH.spiDataIn_RNO[2] 19 5 3 #SB_LUT4
set_location FLASH.spiDataIn_RNO_1[5] 18 6 3 #SB_LUT4
set_location FLASH.spiDataIn_RNO_1[2] 19 5 2 #SB_LUT4
set_location FLASH.spiDataIn_RNO_1[1] 19 8 0 #SB_LUT4
set_location FLASH.spiDataIn_RNO_1[0] 19 10 1 #SB_LUT4
set_location FLASH.spiDataIn_RNO[1] 19 8 1 #SB_LUT4
set_location FLASH.spiDataIn_RNO_0[7] 19 10 4 #SB_LUT4
set_location FLASH.spiDataIn_RNO_0[6] 19 7 0 #SB_LUT4
set_location FLASH.spiDataIn_RNO_0[5] 19 8 5 #SB_LUT4
set_location FLASH.spiDataIn_RNO_0[4] 19 8 4 #SB_LUT4
set_location FLASH.spiDataIn_RNO_0[3] 19 10 2 #SB_LUT4
set_location FLASH.spiDataIn_RNO_0[2] 19 8 3 #SB_LUT4
set_location FLASH.spiDataIn_RNO_0[1] 19 8 2 #SB_LUT4
set_location FLASH.spiDataIn_RNO_0[0] 19 7 1 #SB_LUT4
set_location FLASH.spiDataIn_RNO[0] 19 10 0 #SB_LUT4
set_location FLASH.spiDataIn[7] 19 10 5 #SB_DFFE
set_location FLASH.spiDataIn[6] 19 8 7 #SB_DFFE
set_location FLASH.spiDataIn[5] 18 6 4 #SB_DFFE
set_location FLASH.spiDataIn[4] 19 10 7 #SB_DFFE
set_location FLASH.spiDataIn[3] 19 10 3 #SB_DFFE
set_location FLASH.spiDataIn[2] 19 5 3 #SB_DFFE
set_location FLASH.spiDataIn[1] 19 8 1 #SB_DFFE
set_location FLASH.spiDataIn[0] 19 10 0 #SB_DFFE
set_location FLASH.resetStatus_RNO 16 8 5 #SB_LUT4
set_location FLASH.resetStatus_RNI760D 18 10 4 #SB_LUT4
set_location FLASH.resetStatus_RNI2GFNED1 17 9 2 #SB_LUT4
set_location FLASH.resetStatus 16 8 5 #SB_DFF
set_location FLASH.read_sm_RNO[2] 16 5 2 #SB_LUT4
set_location FLASH.read_sm_RNO[1] 16 6 1 #SB_LUT4
set_location FLASH.read_sm_RNO[0] 16 5 4 #SB_LUT4
set_location FLASH.read_sm_RNISCRU2[2] 21 5 3 #SB_LUT4
set_location FLASH.read_sm_RNISCQ93[1] 16 4 7 #SB_LUT4
set_location FLASH.read_sm_RNIBIT65[1] 16 5 3 #SB_LUT4
set_location FLASH.read_sm_RNIAG0H2_2[2] 21 5 4 #SB_LUT4
set_location FLASH.read_sm_RNIAG0H2[2] 16 6 5 #SB_LUT4
set_location FLASH.read_sm_RNIAG0H2_1[2] 19 2 1 #SB_LUT4
set_location FLASH.read_sm_RNIAG0H2_0[2] 16 6 7 #SB_LUT4
set_location FLASH.read_sm_RNI9F162[0] 20 2 4 #SB_LUT4
set_location FLASH.read_sm_RNI00T01[2] 18 5 0 #SB_LUT4
set_location FLASH.read_sm_RNI00T01_1[2] 16 5 5 #SB_LUT4
set_location FLASH.read_sm_RNI00T01_0[2] 16 4 6 #SB_LUT4
set_location FLASH.read_sm[2] 16 5 2 #SB_DFF
set_location FLASH.read_sm[1] 16 6 1 #SB_DFF
set_location FLASH.read_sm[0] 16 5 4 #SB_DFF
set_location FLASH.readStatus_RNO[1] 12 16 1 #SB_LUT4
set_location FLASH.readStatus_RNO_0[1] 17 7 7 #SB_LUT4
set_location FLASH.readStatus_RNO[0] 15 16 1 #SB_LUT4
set_location FLASH.readStatus_RNIV7VFED1[0] 18 10 1 #SB_LUT4
set_location FLASH.readStatus_RNINIM0G2[2] 20 15 2 #SB_LUT4
set_location FLASH.readStatus_RNIMHM0G2[1] 21 18 2 #SB_LUT4
set_location FLASH.readStatus_RNIBAB2VA1[0] 18 10 2 #SB_LUT4
set_location FLASH.readStatus_RNI87S5DD1[0] 21 9 5 #SB_LUT4
set_location FLASH.readStatus[2] 21 4 0 #SB_DFF
set_location FLASH.readStatus[1] 12 16 1 #SB_DFF
set_location FLASH.readStatus[0] 15 16 1 #SB_DFF
set_location FLASH.page_RNIJCVL1[14] 18 8 5 #SB_LUT4
set_location FLASH.page_RNIHO3JI6[2] 19 17 7 #SB_LUT4
set_location FLASH.page_RNIFM3JI6[1] 21 18 3 #SB_LUT4
set_location FLASH.page_RNIDK3JI6[0] 20 16 1 #SB_LUT4
set_location FLASH.page[9] 18 11 1 #SB_DFFE
set_location FLASH.page[8] 18 11 0 #SB_DFFE
set_location FLASH.page[7] 19 11 3 #SB_DFFE
set_location FLASH.page[6] 19 11 4 #SB_DFFE
set_location FLASH.page[5] 19 11 5 #SB_DFFE
set_location FLASH.page[4] 19 11 0 #SB_DFFE
set_location FLASH.page[3] 19 11 1 #SB_DFFE
set_location FLASH.page[2] 19 11 2 #SB_DFFE
set_location FLASH.page[15] 18 11 7 #SB_DFFE
set_location FLASH.page[14] 18 11 6 #SB_DFFE
set_location FLASH.page[13] 18 11 5 #SB_DFFE
set_location FLASH.page[12] 18 11 4 #SB_DFFE
set_location FLASH.page[11] 18 11 3 #SB_DFFE
set_location FLASH.page[10] 18 11 2 #SB_DFFE
set_location FLASH.page[1] 19 12 7 #SB_DFFE
set_location FLASH.page[0] 19 11 7 #SB_DFFE
set_location FLASH.general_timer_0_o2 19 17 3 #SB_LUT4
set_location FLASH.general_timer_0_a8_1 19 17 4 #SB_LUT4
set_location FLASH.general_timer_0_a8 20 16 5 #SB_LUT4
set_location FLASH.general_timer_0_a2_1 19 16 5 #SB_LUT4
set_location FLASH.general_interrupt_vector_0_a8_2 22 17 1 #SB_LUT4
set_location FLASH.general_interrupt_vector_0_a8_0 22 19 0 #SB_LUT4
set_location FLASH.general_interrupt_vector_0_a8 21 19 7 #SB_LUT4
set_location FLASH.flash_sm_RNO_3[2] 17 9 6 #SB_LUT4
set_location FLASH.flash_sm_RNO[3] 18 8 2 #SB_LUT4
set_location FLASH.flash_sm_RNO_2[2] 16 8 2 #SB_LUT4
set_location FLASH.flash_sm_RNO_2[1] 17 7 2 #SB_LUT4
set_location FLASH.flash_sm_RNO[2] 16 7 1 #SB_LUT4
set_location FLASH.flash_sm_RNO_1[2] 16 8 3 #SB_LUT4
set_location FLASH.flash_sm_RNO_1[1] 17 8 5 #SB_LUT4
set_location FLASH.flash_sm_RNO_1[0] 17 6 1 #SB_LUT4
set_location FLASH.flash_sm_RNO[1] 17 8 6 #SB_LUT4
set_location FLASH.flash_sm_RNO_0[3] 18 8 1 #SB_LUT4
set_location FLASH.flash_sm_RNO_0[2] 16 7 0 #SB_LUT4
set_location FLASH.flash_sm_RNO_0[1] 17 7 0 #SB_LUT4
set_location FLASH.flash_sm_RNO_0[0] 17 6 2 #SB_LUT4
set_location FLASH.flash_sm_RNO[0] 17 6 6 #SB_LUT4
set_location FLASH.flash_sm_RNIPCKA5[0] 17 7 4 #SB_LUT4
set_location FLASH.flash_sm_RNIP51E2[1] 17 6 0 #SB_LUT4
set_location FLASH.flash_sm_RNIMI241[1] 16 8 6 #SB_LUT4
set_location FLASH.flash_sm_RNIK53FH[1] 19 4 1 #SB_LUT4
set_location FLASH.flash_sm_RNICG9U3[3] 16 8 7 #SB_LUT4
set_location FLASH.flash_sm_RNIAG3G1_4[1] 17 7 5 #SB_LUT4
set_location FLASH.flash_sm_RNIAG3G1_3[1] 16 6 4 #SB_LUT4
set_location FLASH.flash_sm_RNIAG3G1_2[1] 16 5 0 #SB_LUT4
set_location FLASH.flash_sm_RNIAG3G1_1[1] 16 8 0 #SB_LUT4
set_location FLASH.flash_sm_RNIAG3G1[1] 17 8 7 #SB_LUT4
set_location FLASH.flash_sm_RNIAG3G1_0[1] 17 6 7 #SB_LUT4
set_location FLASH.flash_sm_RNI7Q1O[2] 16 8 4 #SB_LUT4
set_location FLASH.flash_sm_RNI5O1O[1] 17 7 1 #SB_LUT4
set_location FLASH.flash_sm[3] 18 8 2 #SB_DFF
set_location FLASH.flash_sm[2] 16 7 1 #SB_DFF
set_location FLASH.flash_sm[1] 17 8 6 #SB_DFF
set_location FLASH.flash_sm[0] 17 6 6 #SB_DFF
set_location FLASH.erase_sm_RNO[2] 17 4 1 #SB_LUT4
set_location FLASH.erase_sm_RNO[1] 17 5 5 #SB_LUT4
set_location FLASH.erase_sm_RNO[0] 17 5 7 #SB_LUT4
set_location FLASH.erase_sm_RNITLP44[0] 19 5 1 #SB_LUT4
set_location FLASH.erase_sm_RNITAOR2[0] 19 4 0 #SB_LUT4
set_location FLASH.erase_sm_RNIS0VB_1[0] 19 5 7 #SB_LUT4
set_location FLASH.erase_sm_RNIS0VB_0[0] 19 5 5 #SB_LUT4
set_location FLASH.erase_sm_RNIS0VB[0] 16 4 3 #SB_LUT4
set_location FLASH.erase_sm_RNIPLK7D[0] 19 4 4 #SB_LUT4
set_location FLASH.erase_sm_RNIGLRR8[0] 19 3 5 #SB_LUT4
set_location FLASH.erase_sm_RNIFDU12[2] 17 3 1 #SB_LUT4
set_location FLASH.erase_sm_RNIETPP[0] 17 4 6 #SB_LUT4
set_location FLASH.erase_sm_RNI9CV7[1] 18 5 5 #SB_LUT4
set_location FLASH.erase_sm_RNI7RRB4[0] 17 4 0 #SB_LUT4
set_location FLASH.erase_sm_RNI7AV7[0] 15 4 2 #SB_LUT4
set_location FLASH.erase_sm_RNI6H2S1_3[0] 16 9 4 #SB_LUT4
set_location FLASH.erase_sm_RNI6H2S1_2[0] 19 5 4 #SB_LUT4
set_location FLASH.erase_sm_RNI6H2S1_1[0] 19 5 0 #SB_LUT4
set_location FLASH.erase_sm_RNI6H2S1_0[0] 17 5 4 #SB_LUT4
set_location FLASH.erase_sm_RNI6H2S1[0] 19 4 3 #SB_LUT4
set_location FLASH.erase_sm_RNI65RA6[0] 19 3 1 #SB_LUT4
set_location FLASH.erase_sm[2] 17 4 1 #SB_DFF
set_location FLASH.erase_sm[1] 17 5 5 #SB_DFF
set_location FLASH.erase_sm[0] 17 5 7 #SB_DFF
set_location FLASH.data_o9 19 17 6 #SB_LUT4
set_location FLASH.cs_i_esr_RNO_9 17 5 6 #SB_LUT4
set_location FLASH.cs_i_esr_RNO_8 20 4 5 #SB_LUT4
set_location FLASH.cs_i_esr_RNO_7 18 3 1 #SB_LUT4
set_location FLASH.cs_i_esr_RNO_6 18 4 7 #SB_LUT4
set_location FLASH.cs_i_esr_RNO_5 18 4 3 #SB_LUT4
set_location FLASH.cs_i_esr_RNO_4 20 4 6 #SB_LUT4
set_location FLASH.cs_i_esr_RNO_3 17 2 7 #SB_LUT4
set_location FLASH.cs_i_esr_RNO_2 18 4 2 #SB_LUT4
set_location FLASH.cs_i_esr_RNO_11 17 6 5 #SB_LUT4
set_location FLASH.cs_i_esr_RNO_10 17 5 0 #SB_LUT4
set_location FLASH.cs_i_esr_RNO_1 17 4 2 #SB_LUT4
set_location FLASH.cs_i_esr_RNO_0 16 9 0 #SB_LUT4
set_location FLASH.cs_i_esr_RNO 16 10 0 #SB_LUT4
set_location FLASH.cs_i_esr 16 10 0 #SB_DFFESR
set_location FLASH.crc_valid_RNO_0 16 6 6 #SB_LUT4
set_location FLASH.crc_valid_RNO 16 6 3 #SB_LUT4
set_location FLASH.crc_valid 16 6 3 #SB_DFF
set_location FLASH.crc_reset_RNO_1 16 6 0 #SB_LUT4
set_location FLASH.crc_reset_RNO_0 15 4 6 #SB_LUT4
set_location FLASH.crc_reset_RNO 16 4 1 #SB_LUT4
set_location FLASH.crc_reset_RNIN62F 15 6 2 #SB_LUT4
set_location FLASH.crc_reset 16 4 1 #SB_DFF
set_location FLASH.busy_sm_RNO[2] 17 4 3 #SB_LUT4
set_location FLASH.busy_sm_RNO[1] 17 4 5 #SB_LUT4
set_location FLASH.busy_sm_RNO_0[1] 17 4 4 #SB_LUT4
set_location FLASH.busy_sm_RNO[0] 17 4 7 #SB_LUT4
set_location FLASH.busy_sm_RNIUEAF1[2] 18 4 0 #SB_LUT4
set_location FLASH.busy_sm_RNITTHF4[0] 18 6 6 #SB_LUT4
set_location FLASH.busy_sm_RNISDF96[0] 18 6 1 #SB_LUT4
set_location FLASH.busy_sm_RNIPBQT1[1] 18 6 7 #SB_LUT4
set_location FLASH.busy_sm_RNIM0F81[0] 18 4 4 #SB_LUT4
set_location FLASH.busy_sm_RNIL7IK_0[0] 18 6 0 #SB_LUT4
set_location FLASH.busy_sm_RNIL7IK[0] 17 5 1 #SB_LUT4
set_location FLASH.busy_sm_RNI976N6[0] 17 5 3 #SB_LUT4
set_location FLASH.busy_sm_RNI32921[0] 18 6 5 #SB_LUT4
set_location FLASH.busy_sm_RNI21921[0] 17 5 2 #SB_LUT4
set_location FLASH.busy_sm_RNI0HIO2[0] 18 6 2 #SB_LUT4
set_location FLASH.busy_sm[2] 17 4 3 #SB_DFF
set_location FLASH.busy_sm[1] 17 4 5 #SB_DFF
set_location FLASH.busy_sm[0] 17 4 7 #SB_DFF
set_location FLASH.bramWrite_RNO_2 17 6 3 #SB_LUT4
set_location FLASH.bramWrite_RNO_1 18 3 4 #SB_LUT4
set_location FLASH.bramWrite_RNO_0 17 6 4 #SB_LUT4
set_location FLASH.bramWrite_RNO 16 8 1 #SB_LUT4
set_location FLASH.bramWriteBus_sbtinv 20 8 7 #SB_LUT4
set_location FLASH.bramWriteBus_e_0_RNO 18 10 0 #SB_LUT4
set_location FLASH.bramWriteBus_e_0 18 10 0 #SB_DFFE
set_location FLASH.bramWriteAddr_RNO[7] 21 6 6 #SB_LUT4
set_location FLASH.bramWriteAddr_RNO[6] 21 6 5 #SB_LUT4
set_location FLASH.bramWriteAddr_RNO[5] 21 6 4 #SB_LUT4
set_location FLASH.bramWriteAddr_RNO[4] 21 6 3 #SB_LUT4
set_location FLASH.bramWriteAddr_RNO[3] 21 6 2 #SB_LUT4
set_location FLASH.bramWriteAddr_RNO[2] 21 6 1 #SB_LUT4
set_location FLASH.bramWriteAddr_RNO[1] 21 5 6 #SB_LUT4
set_location FLASH.bramWriteAddr_RNO[0] 21 5 5 #SB_LUT4
set_location FLASH.bramWriteAddr_RNIU6KV[4] 21 7 3 #SB_LUT4
set_location FLASH.bramWriteAddr_RNIS4KV[3] 21 9 4 #SB_LUT4
set_location FLASH.bramWriteAddr_RNIQ2KV[2] 19 9 5 #SB_LUT4
set_location FLASH.bramWriteAddr_RNIO0KV[1] 19 9 3 #SB_LUT4
set_location FLASH.bramWriteAddr_RNI2BKV[6] 20 8 2 #SB_LUT4
set_location FLASH.bramWriteAddr_RNI09KV[5] 21 9 6 #SB_LUT4
set_location FLASH.bramWriteAddr[7] 21 6 6 #SB_DFFE
set_location FLASH.bramWriteAddr[6] 21 6 5 #SB_DFFE
set_location FLASH.bramWriteAddr[5] 21 6 4 #SB_DFFE
set_location FLASH.bramWriteAddr[4] 21 6 3 #SB_DFFE
set_location FLASH.bramWriteAddr[3] 21 6 2 #SB_DFFE
set_location FLASH.bramWriteAddr[2] 21 6 1 #SB_DFFE
set_location FLASH.bramWriteAddr[1] 21 5 6 #SB_DFFE
set_location FLASH.bramWriteAddr[0] 21 5 5 #SB_DFFE
set_location FLASH.bramWriteAddrBus_RNO[7] 18 9 7 #SB_LUT4
set_location FLASH.bramWriteAddrBus_RNO[6] 18 9 6 #SB_LUT4
set_location FLASH.bramWriteAddrBus_RNO[5] 18 9 5 #SB_LUT4
set_location FLASH.bramWriteAddrBus_RNO[4] 18 9 4 #SB_LUT4
set_location FLASH.bramWriteAddrBus_RNO[3] 18 9 3 #SB_LUT4
set_location FLASH.bramWriteAddrBus_RNO[2] 18 9 2 #SB_LUT4
set_location FLASH.bramWriteAddrBus_RNO[1] 18 9 1 #SB_LUT4
set_location FLASH.bramWriteAddrBus_RNO[0] 18 9 0 #SB_LUT4
set_location FLASH.bramWriteAddrBus[7] 18 9 7 #SB_DFFSR
set_location FLASH.bramWriteAddrBus[6] 18 9 6 #SB_DFFSR
set_location FLASH.bramWriteAddrBus[5] 18 9 5 #SB_DFFSR
set_location FLASH.bramWriteAddrBus[4] 18 9 4 #SB_DFFSR
set_location FLASH.bramWriteAddrBus[3] 18 9 3 #SB_DFFSR
set_location FLASH.bramWriteAddrBus[2] 18 9 2 #SB_DFFSR
set_location FLASH.bramWriteAddrBus[1] 18 9 1 #SB_DFFSR
set_location FLASH.bramWriteAddrBus[0] 18 9 0 #SB_DFFSR
set_location FLASH.bramWrite 16 8 1 #SB_DFF
set_location FLASH.bramReadAddr_RNO[8] 23 6 0 #SB_LUT4
set_location FLASH.bramReadAddr_RNO[7] 23 5 7 #SB_LUT4
set_location FLASH.bramReadAddr_RNO[6] 23 5 6 #SB_LUT4
set_location FLASH.bramReadAddr_RNO[5] 23 5 5 #SB_LUT4
set_location FLASH.bramReadAddr_RNO[4] 23 5 4 #SB_LUT4
set_location FLASH.bramReadAddr_RNO[3] 23 5 3 #SB_LUT4
set_location FLASH.bramReadAddr_RNO[2] 23 5 2 #SB_LUT4
set_location FLASH.bramReadAddr_RNO[1] 23 5 1 #SB_LUT4
set_location FLASH.bramReadAddr_RNO[0] 23 5 0 #SB_LUT4
set_location FLASH.bramReadAddr_RNINCLF[8] 17 2 6 #SB_LUT4
set_location FLASH.bramReadAddr_RNIBAF83[8] 17 7 3 #SB_LUT4
set_location FLASH.bramReadAddr_RNI41981[8] 18 3 5 #SB_LUT4
set_location FLASH.bramReadAddr_RNI41981_0[8] 17 2 2 #SB_LUT4
set_location FLASH.bramReadAddr_RNI1UBE4[8] 18 2 6 #SB_LUT4
set_location FLASH.bramReadAddr_RNI1UBE4_0[8] 18 5 7 #SB_LUT4
set_location FLASH.bramReadAddr[8] 23 6 0 #SB_DFFSR
set_location FLASH.bramReadAddr[7] 23 5 7 #SB_DFFSR
set_location FLASH.bramReadAddr[6] 23 5 6 #SB_DFFSR
set_location FLASH.bramReadAddr[5] 23 5 5 #SB_DFFSR
set_location FLASH.bramReadAddr[4] 23 5 4 #SB_DFFSR
set_location FLASH.bramReadAddr[3] 23 5 3 #SB_DFFSR
set_location FLASH.bramReadAddr[2] 23 5 2 #SB_DFFSR
set_location FLASH.bramReadAddr[1] 23 5 1 #SB_DFFSR
set_location FLASH.bramReadAddr[0] 23 5 0 #SB_DFFSR
set_location FLASH.bramReadAddrBus_RNO[7] 22 9 7 #SB_LUT4
set_location FLASH.bramReadAddrBus_RNO[6] 22 9 6 #SB_LUT4
set_location FLASH.bramReadAddrBus_RNO[5] 22 9 5 #SB_LUT4
set_location FLASH.bramReadAddrBus_RNO[4] 22 9 4 #SB_LUT4
set_location FLASH.bramReadAddrBus_RNO[3] 22 9 3 #SB_LUT4
set_location FLASH.bramReadAddrBus_RNO[2] 22 9 2 #SB_LUT4
set_location FLASH.bramReadAddrBus_RNO[1] 22 9 1 #SB_LUT4
set_location FLASH.bramReadAddrBus_RNO[0] 22 9 0 #SB_LUT4
set_location FLASH.bramReadAddrBus[7] 22 9 7 #SB_DFFSR
set_location FLASH.bramReadAddrBus[6] 22 9 6 #SB_DFFSR
set_location FLASH.bramReadAddrBus[5] 22 9 5 #SB_DFFSR
set_location FLASH.bramReadAddrBus[4] 22 9 4 #SB_DFFSR
set_location FLASH.bramReadAddrBus[3] 22 9 3 #SB_DFFSR
set_location FLASH.bramReadAddrBus[2] 22 9 2 #SB_DFFSR
set_location FLASH.bramReadAddrBus[1] 22 9 1 #SB_DFFSR
set_location FLASH.bramReadAddrBus[0] 22 9 0 #SB_DFFSR
set_location FLASH.bramDataIn[7] 22 8 1 #SB_DFFE
set_location FLASH.bramDataIn[6] 22 6 6 #SB_DFFE
set_location FLASH.bramDataIn[5] 20 7 5 #SB_DFFE
set_location FLASH.bramDataIn[4] 20 7 6 #SB_DFFE
set_location FLASH.bramDataIn[3] 20 7 3 #SB_DFFE
set_location FLASH.bramDataIn[2] 20 7 2 #SB_DFFE
set_location FLASH.bramDataIn[1] 20 7 1 #SB_DFFE
set_location FLASH.bramDataIn[0] 18 7 3 #SB_DFFE
set_location FLASH.bramDataInBus[9] 17 12 6 #SB_DFFE
set_location FLASH.bramDataInBus[8] 17 12 4 #SB_DFFE
set_location FLASH.bramDataInBus[7] 17 10 7 #SB_DFFE
set_location FLASH.bramDataInBus[6] 15 10 7 #SB_DFFE
set_location FLASH.bramDataInBus[5] 15 10 5 #SB_DFFE
set_location FLASH.bramDataInBus[4] 16 12 7 #SB_DFFE
set_location FLASH.bramDataInBus[3] 17 10 4 #SB_DFFE
set_location FLASH.bramDataInBus[2] 16 12 4 #SB_DFFE
set_location FLASH.bramDataInBus[15] 17 11 7 #SB_DFFE
set_location FLASH.bramDataInBus[14] 17 11 5 #SB_DFFE
set_location FLASH.bramDataInBus[13] 14 12 7 #SB_DFFE
set_location FLASH.bramDataInBus[12] 14 12 5 #SB_DFFE
set_location FLASH.bramDataInBus[11] 16 11 7 #SB_DFFE
set_location FLASH.bramDataInBus[10] 16 11 5 #SB_DFFE
set_location FLASH.bramDataInBus[1] 18 12 1 #SB_DFFE
set_location FLASH.bramDataInBus[0] 18 12 3 #SB_DFFE
set_location FLASH.SPI.tx_bit_RNO_5 20 6 7 #SB_LUT4
set_location FLASH.SPI.tx_bit_RNO_4 20 6 1 #SB_LUT4
set_location FLASH.SPI.tx_bit_RNO_3 20 5 5 #SB_LUT4
set_location FLASH.SPI.tx_bit_RNO_2 20 5 6 #SB_LUT4
set_location FLASH.SPI.tx_bit_RNO_1 20 5 2 #SB_LUT4
set_location FLASH.SPI.tx_bit_RNO_0 20 4 0 #SB_LUT4
set_location FLASH.SPI.tx_bit_RNO 21 4 4 #SB_LUT4
set_location FLASH.SPI.tx_bit 21 4 4 #SB_DFF
set_location FLASH.SPI.start_RNO 18 3 3 #SB_LUT4
set_location FLASH.SPI.start_RNIISQD 18 3 6 #SB_LUT4
set_location FLASH.SPI.start_RNIFA5T1 18 4 5 #SB_LUT4
set_location FLASH.SPI.start_RNIDRCE7 18 4 6 #SB_LUT4
set_location FLASH.SPI.start_RNI8HCS 15 4 1 #SB_LUT4
set_location FLASH.SPI.start_RNI5TDF51 19 4 5 #SB_LUT4
set_location FLASH.SPI.start 18 3 3 #SB_DFFN
set_location FLASH.SPI.spiState_e_0_RNIA5NF[1] 20 5 0 #SB_LUT4
set_location FLASH.SPI.spiState_e_0_RNIA5NF_0[1] 20 1 0 #SB_LUT4
set_location FLASH.SPI.spiState_e_0[2] 19 1 1 #SB_DFFE
set_location FLASH.SPI.spiState_e_0[1] 19 1 3 #SB_DFFE
set_location FLASH.SPI.spiState_RNO[3] 20 5 1 #SB_LUT4
set_location FLASH.SPI.spiState_RNO[0] 20 2 0 #SB_LUT4
set_location FLASH.SPI.spiState_RNIPA481[3] 20 2 7 #SB_LUT4
set_location FLASH.SPI.spiState_RNIPA481_0[3] 19 7 4 #SB_LUT4
set_location FLASH.SPI.spiState_RNIFMKK[3] 21 2 7 #SB_LUT4
set_location FLASH.SPI.spiState_3_2_0_.m9_ns 19 1 3 #SB_LUT4
set_location FLASH.SPI.spiState_3_2_0_.m9_bm 19 1 5 #SB_LUT4
set_location FLASH.SPI.spiState_3_2_0_.m9_am 19 1 2 #SB_LUT4
set_location FLASH.SPI.spiState_3_2_0_.m3 20 2 1 #SB_LUT4
set_location FLASH.SPI.spiState_3_2_0_.m11_ns 19 1 1 #SB_LUT4
set_location FLASH.SPI.spiState_3_2_0_.m11_bm 19 2 2 #SB_LUT4
set_location FLASH.SPI.spiState_3_2_0_.m11_am 19 1 0 #SB_LUT4
set_location FLASH.SPI.spiState[3] 20 5 1 #SB_DFF
set_location FLASH.SPI.spiState[0] 20 2 0 #SB_DFF
set_location FLASH.SPI.shift_o[7] 19 6 7 #SB_DFFNE
set_location FLASH.SPI.shift_o[6] 19 6 6 #SB_DFFNE
set_location FLASH.SPI.shift_o[5] 19 6 5 #SB_DFFNE
set_location FLASH.SPI.shift_o[4] 19 6 4 #SB_DFFNE
set_location FLASH.SPI.shift_o[3] 19 6 3 #SB_DFFNE
set_location FLASH.SPI.shift_o[2] 19 6 2 #SB_DFFNE
set_location FLASH.SPI.shift_o[1] 19 6 1 #SB_DFFNE
set_location FLASH.SPI.shift_o[0] 19 6 0 #SB_DFFNE
set_location FLASH.SPI.shift_i_RNO[7] 20 1 1 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO[6] 20 1 3 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO[5] 20 8 0 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO[4] 20 2 6 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO[3] 20 1 6 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO[2] 20 1 7 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO[1] 20 1 4 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO_0[6] 20 1 2 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO_0[5] 20 5 4 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO_0[4] 20 2 5 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO_0[3] 20 1 5 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO_0[2] 19 1 7 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO_0[1] 19 1 6 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO_0[0] 20 2 2 #SB_LUT4
set_location FLASH.SPI.shift_i_RNO[0] 20 2 3 #SB_LUT4
set_location FLASH.SPI.shift_i[7] 20 1 1 #SB_DFF
set_location FLASH.SPI.shift_i[6] 20 1 3 #SB_DFF
set_location FLASH.SPI.shift_i[5] 20 8 0 #SB_DFF
set_location FLASH.SPI.shift_i[4] 20 2 6 #SB_DFF
set_location FLASH.SPI.shift_i[3] 20 1 6 #SB_DFF
set_location FLASH.SPI.shift_i[2] 20 1 7 #SB_DFF
set_location FLASH.SPI.shift_i[1] 20 1 4 #SB_DFF
set_location FLASH.SPI.shift_i[0] 20 2 3 #SB_DFF
set_location FLASH.SPI.data_o[7] 20 3 7 #SB_DFFE
set_location FLASH.SPI.data_o[6] 20 3 6 #SB_DFFE
set_location FLASH.SPI.data_o[5] 20 3 5 #SB_DFFE
set_location FLASH.SPI.data_o[4] 20 3 4 #SB_DFFE
set_location FLASH.SPI.data_o[3] 20 3 3 #SB_DFFE
set_location FLASH.SPI.data_o[2] 20 3 2 #SB_DFFE
set_location FLASH.SPI.data_o[1] 20 3 1 #SB_DFFE
set_location FLASH.SPI.data_o[0] 20 3 0 #SB_DFFE
set_location FLASH.FIFO.memory_memory_0_0_RNO_9 20 9 2 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_8 20 9 1 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_7 22 8 6 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_6 22 11 4 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_5 22 8 4 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_4 22 8 3 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_31 23 11 3 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_30 17 11 6 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_3 22 8 2 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_29 23 11 5 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_28 15 11 2 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_27 22 11 6 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_26 20 11 2 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_25 22 12 6 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_24 20 11 1 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_23 22 8 0 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_22 22 5 7 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_21 20 8 3 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_20 20 11 6 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_2 23 9 7 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_19 21 8 6 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_18 16 12 6 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_17 18 12 2 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_16 18 12 4 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_15 17 8 4 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_14 20 9 7 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_13 20 9 6 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_12 20 9 5 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_11 20 9 4 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_10 20 9 3 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_1 23 9 6 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO_0 23 9 5 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNO 23 9 1 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNIQTVV24 23 19 2 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNIPSVV24 21 19 0 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNIORVV24 22 16 0 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNILGM0G2 20 16 0 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNI9JPR24 23 16 3 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0_RNI7HPR24 21 17 3 #SB_LUT4
set_location FLASH.FIFO.memory_memory_0_0 25 11 0 #SB_RAM40_4KNR
set_location FLASH.CRC.shift_esr_ctle[31] 31 13 7 #SB_LUT4
set_location FLASH.CRC.shift_esr[9] 22 3 5 #SB_DFFESR
set_location FLASH.CRC.shift_esr[6] 22 3 3 #SB_DFFESR
set_location FLASH.CRC.shift_esr[31] 22 4 7 #SB_DFFESR
set_location FLASH.CRC.shift_esr[30] 22 4 6 #SB_DFFESR
set_location FLASH.CRC.shift_esr[3] 22 3 1 #SB_DFFESR
set_location FLASH.CRC.shift_esr[29] 22 4 5 #SB_DFFESR
set_location FLASH.CRC.shift_esr[28] 22 4 3 #SB_DFFESR
set_location FLASH.CRC.shift_esr[27] 22 4 2 #SB_DFFESR
set_location FLASH.CRC.shift_esr[25] 22 4 1 #SB_DFFESR
set_location FLASH.CRC.shift_esr[24] 23 4 7 #SB_DFFESR
set_location FLASH.CRC.shift_esr[21] 23 4 6 #SB_DFFESR
set_location FLASH.CRC.shift_esr[20] 23 4 4 #SB_DFFESR
set_location FLASH.CRC.shift_esr[19] 23 4 3 #SB_DFFESR
set_location FLASH.CRC.shift_esr[18] 23 4 2 #SB_DFFESR
set_location FLASH.CRC.shift_esr[17] 23 4 1 #SB_DFFESR
set_location FLASH.CRC.shift_esr[15] 24 2 1 #SB_DFFESR
set_location FLASH.CRC.shift_esr[14] 24 2 0 #SB_DFFESR
set_location FLASH.CRC.shift_esr[13] 22 3 7 #SB_DFFESR
set_location FLASH.CRC.shift_cnv[0] 17 8 3 #SB_LUT4
set_location FLASH.CRC.shift_RNO[8] 22 5 5 #SB_LUT4
set_location FLASH.CRC.shift_RNO[7] 22 5 4 #SB_LUT4
set_location FLASH.CRC.shift_RNO[5] 22 5 3 #SB_LUT4
set_location FLASH.CRC.shift_RNO[4] 22 5 2 #SB_LUT4
set_location FLASH.CRC.shift_RNO[26] 22 5 1 #SB_LUT4
set_location FLASH.CRC.shift_RNO[23] 22 5 0 #SB_LUT4
set_location FLASH.CRC.shift_RNO[22] 23 3 7 #SB_LUT4
set_location FLASH.CRC.shift_RNO[2] 23 3 2 #SB_LUT4
set_location FLASH.CRC.shift_RNO[16] 23 3 6 #SB_LUT4
set_location FLASH.CRC.shift_RNO[12] 23 3 5 #SB_LUT4
set_location FLASH.CRC.shift_RNO[11] 23 3 4 #SB_LUT4
set_location FLASH.CRC.shift_RNO[10] 23 3 3 #SB_LUT4
set_location FLASH.CRC.shift_RNO[1] 23 3 1 #SB_LUT4
set_location FLASH.CRC.shift_RNO[0] 23 3 0 #SB_LUT4
set_location FLASH.CRC.shift[8] 22 5 5 #SB_DFFSR
set_location FLASH.CRC.shift[7] 22 5 4 #SB_DFFSR
set_location FLASH.CRC.shift[5] 22 5 3 #SB_DFFSR
set_location FLASH.CRC.shift[4] 22 5 2 #SB_DFFSR
set_location FLASH.CRC.shift[26] 22 5 1 #SB_DFFSR
set_location FLASH.CRC.shift[23] 22 5 0 #SB_DFFSR
set_location FLASH.CRC.shift[22] 23 3 7 #SB_DFFSR
set_location FLASH.CRC.shift[2] 23 3 2 #SB_DFFSR
set_location FLASH.CRC.shift[16] 23 3 6 #SB_DFFSR
set_location FLASH.CRC.shift[12] 23 3 5 #SB_DFFSR
set_location FLASH.CRC.shift[11] 23 3 4 #SB_DFFSR
set_location FLASH.CRC.shift[10] 23 3 3 #SB_DFFSR
set_location FLASH.CRC.shift[1] 23 3 1 #SB_DFFSR
set_location FLASH.CRC.shift[0] 23 3 0 #SB_DFFSR
set_location FLASH.CRC.input_reg_e_0 23 2 0 #SB_DFFE
set_location FLASH.CRC.data_o_7_c_RNO 22 4 4 #SB_LUT4
set_location FLASH.CRC.data_o_7_c 21 3 7 #SB_CARRY
set_location FLASH.CRC.data_o_6_c_RNO 22 4 0 #SB_LUT4
set_location FLASH.CRC.data_o_6_c 21 3 6 #SB_CARRY
set_location FLASH.CRC.data_o_5_c_RNO 23 4 5 #SB_LUT4
set_location FLASH.CRC.data_o_5_c 21 3 5 #SB_CARRY
set_location FLASH.CRC.data_o_4_c_RNO 23 4 0 #SB_LUT4
set_location FLASH.CRC.data_o_4_c 21 3 4 #SB_CARRY
set_location FLASH.CRC.data_o_3_c_RNO 22 3 6 #SB_LUT4
set_location FLASH.CRC.data_o_3_c 21 3 3 #SB_CARRY
set_location FLASH.CRC.data_o_2_c_RNO 22 3 4 #SB_LUT4
set_location FLASH.CRC.data_o_2_c 21 3 2 #SB_CARRY
set_location FLASH.CRC.data_o_1_c_RNO 22 3 2 #SB_LUT4
set_location FLASH.CRC.data_o_1_c 21 3 1 #SB_CARRY
set_location FLASH.CRC.data_o_0_c_RNO 22 3 0 #SB_LUT4
set_location FLASH.CRC.data_o_0_c 21 3 0 #SB_CARRY
set_location GND -1 -1 -1 #GND
set_io clk_i G1
set_io TX K7
set_io SRAM_WE D9
set_io SRAM_UB A7
set_io SRAM_OE J2
set_io SRAM_LB B6
set_io SRAM_DATA[9] E1
set_io SRAM_DATA[8] B8
set_io SRAM_DATA[7] D7
set_io SRAM_DATA[6] C9
set_io SRAM_DATA[5] A10
set_io SRAM_DATA[4] A6
set_io SRAM_DATA[3] D10
set_io SRAM_DATA[2] C8
set_io SRAM_DATA[15] C7
set_io SRAM_DATA[14] D11
set_io SRAM_DATA[13] B11
set_io SRAM_DATA[12] B9
set_io SRAM_DATA[11] A11
set_io SRAM_DATA[10] B5
set_io SRAM_DATA[1] D5
set_io SRAM_DATA[0] A8
set_io SRAM_CE E9
set_io SRAM_ADDR[9] D3
set_io SRAM_ADDR[8] E3
set_io SRAM_ADDR[7] F2
set_io SRAM_ADDR[6] B4
set_io SRAM_ADDR[5] B3
set_io SRAM_ADDR[4] A3
set_io SRAM_ADDR[3] A1
set_io SRAM_ADDR[2] B2
set_io SRAM_ADDR[15] E11
set_io SRAM_ADDR[14] F3
set_io SRAM_ADDR[13] G2
set_io SRAM_ADDR[12] H3
set_io SRAM_ADDR[11] H2
set_io SRAM_ADDR[10] J1
set_io SRAM_ADDR[1] C3
set_io SRAM_ADDR[0] C1
set_io RX L7
set_io FLASH_SDO J9
set_io FLASH_SDI K9
set_io FLASH_SCK L10
set_io FLASH_CS K10
set_io DIS_SDI L1
set_io DIS_SCK K1
set_io DIS_RES K2
set_io DIS_DC L2
set_io DIS_CS L3
