// Seed: 2062767627
`define pp_21 0
`define pp_22 0
`timescale 1ps / 1 ps
`define pp_23 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output id_21;
  input id_20;
  output id_19;
  output id_18;
  output id_17;
  output id_16;
  output id_15;
  inout id_14;
  input id_13;
  output id_12;
  output id_11;
  inout id_10;
  output id_9;
  input id_8;
  inout id_7;
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  always @(posedge 1) begin
    if (id_3) begin
      id_16 <= 1'b0;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_21 = id_3;
endmodule
