--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/6111_Project.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/src/labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -1.326(F)|    1.875(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+--------------------+--------+
              |  Setup to  |  Hold to   |                    | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
--------------+------------+------------+--------------------+--------+
button_down   |    2.580(R)|   -1.082(R)|analyzer4_clock_OBUF|   0.000|
button_enter  |    3.885(R)|   -1.658(R)|analyzer4_clock_OBUF|   0.000|
button_up     |    4.227(R)|   -1.945(R)|analyzer4_clock_OBUF|   0.000|
flash_data<0> |   -0.139(R)|    0.411(R)|analyzer4_clock_OBUF|   0.000|
flash_data<1> |    0.183(R)|    0.089(R)|analyzer4_clock_OBUF|   0.000|
flash_data<2> |   -0.843(R)|    1.115(R)|analyzer4_clock_OBUF|   0.000|
flash_data<3> |   -0.824(R)|    1.096(R)|analyzer4_clock_OBUF|   0.000|
flash_data<4> |    0.236(R)|    0.036(R)|analyzer4_clock_OBUF|   0.000|
flash_data<5> |    0.026(R)|    0.246(R)|analyzer4_clock_OBUF|   0.000|
flash_data<6> |    0.528(R)|   -0.256(R)|analyzer4_clock_OBUF|   0.000|
flash_data<7> |    0.782(R)|   -0.510(R)|analyzer4_clock_OBUF|   0.000|
flash_data<8> |    0.342(R)|   -0.070(R)|analyzer4_clock_OBUF|   0.000|
flash_data<9> |    1.178(R)|   -0.906(R)|analyzer4_clock_OBUF|   0.000|
flash_data<10>|   -0.351(R)|    0.623(R)|analyzer4_clock_OBUF|   0.000|
flash_data<11>|   -0.391(R)|    0.663(R)|analyzer4_clock_OBUF|   0.000|
flash_data<12>|    0.527(R)|   -0.255(R)|analyzer4_clock_OBUF|   0.000|
flash_data<13>|    0.627(R)|   -0.355(R)|analyzer4_clock_OBUF|   0.000|
flash_data<14>|    0.620(R)|   -0.348(R)|analyzer4_clock_OBUF|   0.000|
flash_data<15>|    0.694(R)|   -0.422(R)|analyzer4_clock_OBUF|   0.000|
flash_sts     |    2.952(R)|   -0.577(R)|analyzer4_clock_OBUF|   0.000|
switch<0>     |    3.028(R)|   -1.343(R)|analyzer4_clock_OBUF|   0.000|
switch<1>     |    2.976(R)|   -1.258(R)|analyzer4_clock_OBUF|   0.000|
switch<2>     |    4.783(R)|   -2.621(R)|analyzer4_clock_OBUF|   0.000|
switch<3>     |    3.285(R)|   -1.210(R)|analyzer4_clock_OBUF|   0.000|
switch<5>     |    2.494(R)|   -0.229(R)|analyzer4_clock_OBUF|   0.000|
switch<6>     |    2.383(R)|   -0.406(R)|analyzer4_clock_OBUF|   0.000|
switch<7>     |    3.635(R)|   -0.432(R)|analyzer4_clock_OBUF|   0.000|
user1<23>     |    4.208(R)|   -2.819(R)|analyzer4_clock_OBUF|   0.000|
user1<24>     |    3.950(R)|   -3.678(R)|analyzer4_clock_OBUF|   0.000|
user1<25>     |    4.823(R)|   -4.551(R)|analyzer4_clock_OBUF|   0.000|
user1<26>     |    5.270(R)|   -4.998(R)|analyzer4_clock_OBUF|   0.000|
user1<27>     |    2.858(R)|   -2.586(R)|analyzer4_clock_OBUF|   0.000|
user1<28>     |    2.971(R)|   -2.699(R)|analyzer4_clock_OBUF|   0.000|
user1<29>     |    2.810(R)|   -2.538(R)|analyzer4_clock_OBUF|   0.000|
user1<30>     |    2.996(R)|   -2.724(R)|analyzer4_clock_OBUF|   0.000|
user1<31>     |    2.276(R)|   -2.004(R)|analyzer4_clock_OBUF|   0.000|
--------------+------------+------------+--------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.523(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.575(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.764(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   19.093(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.922(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   16.199(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.871(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.409(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.478(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.813(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   14.765(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   15.681(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<0> |   13.913(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_clock   |   20.006(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<0> |   13.472(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<1> |   12.936(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<2> |   13.630(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<3> |   14.024(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<4> |   13.494(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<5> |   15.668(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<6> |   13.645(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<7> |   13.528(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<13>|   14.922(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<14>|   13.444(R)|analyzer4_clock_OBUF|   0.000|
audio_reset_b     |   12.297(R)|analyzer4_clock_OBUF|   0.000|
disp_clock        |    9.074(R)|analyzer4_clock_OBUF|   0.000|
flash_address<1>  |   10.965(R)|analyzer4_clock_OBUF|   0.000|
flash_address<2>  |    9.685(R)|analyzer4_clock_OBUF|   0.000|
flash_address<3>  |   10.097(R)|analyzer4_clock_OBUF|   0.000|
flash_address<4>  |   10.335(R)|analyzer4_clock_OBUF|   0.000|
flash_address<5>  |   10.732(R)|analyzer4_clock_OBUF|   0.000|
flash_address<6>  |   11.055(R)|analyzer4_clock_OBUF|   0.000|
flash_address<7>  |   10.740(R)|analyzer4_clock_OBUF|   0.000|
flash_address<8>  |   10.731(R)|analyzer4_clock_OBUF|   0.000|
flash_address<9>  |   10.056(R)|analyzer4_clock_OBUF|   0.000|
flash_address<10> |    9.704(R)|analyzer4_clock_OBUF|   0.000|
flash_address<11> |   10.048(R)|analyzer4_clock_OBUF|   0.000|
flash_address<12> |   10.143(R)|analyzer4_clock_OBUF|   0.000|
flash_address<13> |   10.447(R)|analyzer4_clock_OBUF|   0.000|
flash_address<14> |   10.703(R)|analyzer4_clock_OBUF|   0.000|
flash_address<15> |   10.917(R)|analyzer4_clock_OBUF|   0.000|
flash_address<16> |   10.934(R)|analyzer4_clock_OBUF|   0.000|
flash_address<17> |   10.818(R)|analyzer4_clock_OBUF|   0.000|
flash_address<18> |   10.815(R)|analyzer4_clock_OBUF|   0.000|
flash_address<19> |   10.967(R)|analyzer4_clock_OBUF|   0.000|
flash_address<20> |   11.703(R)|analyzer4_clock_OBUF|   0.000|
flash_address<21> |   11.798(R)|analyzer4_clock_OBUF|   0.000|
flash_address<22> |   11.761(R)|analyzer4_clock_OBUF|   0.000|
flash_address<23> |    9.949(R)|analyzer4_clock_OBUF|   0.000|
flash_ce_b        |   11.056(R)|analyzer4_clock_OBUF|   0.000|
flash_data<0>     |   11.000(R)|analyzer4_clock_OBUF|   0.000|
flash_data<1>     |   11.317(R)|analyzer4_clock_OBUF|   0.000|
flash_data<2>     |   10.108(R)|analyzer4_clock_OBUF|   0.000|
flash_data<3>     |   10.112(R)|analyzer4_clock_OBUF|   0.000|
flash_data<4>     |   11.027(R)|analyzer4_clock_OBUF|   0.000|
flash_data<5>     |   11.026(R)|analyzer4_clock_OBUF|   0.000|
flash_data<6>     |   11.646(R)|analyzer4_clock_OBUF|   0.000|
flash_data<7>     |   11.647(R)|analyzer4_clock_OBUF|   0.000|
flash_data<8>     |   10.695(R)|analyzer4_clock_OBUF|   0.000|
flash_data<9>     |   12.532(R)|analyzer4_clock_OBUF|   0.000|
flash_data<10>    |   10.360(R)|analyzer4_clock_OBUF|   0.000|
flash_data<11>    |   10.626(R)|analyzer4_clock_OBUF|   0.000|
flash_data<12>    |   11.012(R)|analyzer4_clock_OBUF|   0.000|
flash_data<13>    |   11.325(R)|analyzer4_clock_OBUF|   0.000|
flash_data<14>    |   11.327(R)|analyzer4_clock_OBUF|   0.000|
flash_data<15>    |   12.558(R)|analyzer4_clock_OBUF|   0.000|
flash_oe_b        |    9.129(R)|analyzer4_clock_OBUF|   0.000|
flash_reset_b     |    9.528(R)|analyzer4_clock_OBUF|   0.000|
flash_we_b        |    9.249(R)|analyzer4_clock_OBUF|   0.000|
led<6>            |   13.263(R)|analyzer4_clock_OBUF|   0.000|
led<7>            |   10.251(R)|analyzer4_clock_OBUF|   0.000|
user1<22>         |   14.800(R)|analyzer4_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.374|         |    8.567|    4.666|
clock_27mhz    |    2.822|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.387|         |         |         |
clock_27mhz    |    7.511|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+------------------+---------+
Source Pad     |Destination Pad   |  Delay  |
---------------+------------------+---------+
ac97_bit_clock |analyzer1_clock   |   17.015|
ac97_sdata_in  |analyzer1_data<2> |   14.662|
clock_27mhz    |analyzer4_clock   |   16.071|
user1<23>      |analyzer4_data<15>|   15.088|
user1<24>      |analyzer4_data<0> |   10.186|
user1<25>      |analyzer4_data<1> |   10.807|
user1<26>      |analyzer4_data<2> |   10.238|
user1<27>      |analyzer4_data<3> |   12.746|
user1<28>      |analyzer4_data<4> |   12.735|
user1<29>      |analyzer4_data<5> |   16.337|
user1<30>      |analyzer4_data<6> |   16.242|
user1<31>      |analyzer4_data<7> |   15.974|
---------------+------------------+---------+


Analysis completed Wed Dec  3 19:41:11 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



