INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/Clock_Gen/clock_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_gen'
