{"vcs1":{"timestamp_begin":1762582846.677818642, "rt":1.40, "ut":1.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1762582848.154480778, "rt":0.35, "ut":0.19, "st":0.07}}
{"link":{"timestamp_begin":1762582848.555484756, "rt":0.29, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1762582846.186561857}
{"VCS_COMP_START_TIME": 1762582846.186561857}
{"VCS_COMP_END_TIME": 1762584180.711393347}
{"VCS_USER_OPTIONS": "-full64 -R -gui -debug_pp -sverilog +v2k +define+DDR4_2G_X8 arch_package.sv proj_package.sv interface.sv StateTable.svp MemoryArray.svp ddr4_model.svp tb.sv"}
{"vcs1": {"peak_mem": 1268908}}
{"stitch_vcselab": {"peak_mem": 1269157}}
