Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5847ad1d74274bb795884b6a490a1e21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_add_tb_behav xil_defaultlib.float_add_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nfaki/EE108_labs/lab2/float_add.v" Line 1. Module float_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nfaki/EE108_labs/lab2/big_number_first.v" Line 1. Module big_number_first doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nfaki/EE108_labs/lab2/shifter.v" Line 1. Module shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nfaki/EE108_labs/lab2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nfaki/EE108_labs/lab2/float_add.v" Line 1. Module float_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nfaki/EE108_labs/lab2/big_number_first.v" Line 1. Module big_number_first doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nfaki/EE108_labs/lab2/shifter.v" Line 1. Module shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nfaki/EE108_labs/lab2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.big_number_first
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.float_add_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_add_tb_behav
