
*** Running vivado
    with args -log top_object_drawer.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_object_drawer.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_object_drawer.tcl -notrace
Command: link_design -top top_object_drawer -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1754.590 ; gain = 0.000 ; free physical = 932 ; free virtual = 19599
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/auto/fsi/nrbenn14/ECEn_220/labs/lab_11/synth.xdc]
Finished Parsing XDC File [/auto/fsi/nrbenn14/ECEn_220/labs/lab_11/synth.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.148 ; gain = 0.000 ; free physical = 837 ; free virtual = 19504
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1910.086 ; gain = 401.617 ; free physical = 836 ; free virtual = 19503
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2076.273 ; gain = 166.188 ; free physical = 829 ; free virtual = 19497

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 63de4b93

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2407.234 ; gain = 330.961 ; free physical = 460 ; free virtual = 19127

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ff9fdc69

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2562.203 ; gain = 0.000 ; free physical = 303 ; free virtual = 18970
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ff9fdc69

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2562.203 ; gain = 0.000 ; free physical = 303 ; free virtual = 18970
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11774812f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2562.203 ; gain = 0.000 ; free physical = 303 ; free virtual = 18970
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 11774812f

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2562.203 ; gain = 0.000 ; free physical = 303 ; free virtual = 18970
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11774812f

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2562.203 ; gain = 0.000 ; free physical = 303 ; free virtual = 18970
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11774812f

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2562.203 ; gain = 0.000 ; free physical = 303 ; free virtual = 18970
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.203 ; gain = 0.000 ; free physical = 303 ; free virtual = 18970
Ending Logic Optimization Task | Checksum: 1148fa314

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2562.203 ; gain = 0.000 ; free physical = 303 ; free virtual = 18970

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.529 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 16
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: e8603891

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 296 ; free virtual = 18964
Ending Power Optimization Task | Checksum: e8603891

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2897.977 ; gain = 335.773 ; free physical = 301 ; free virtual = 18968

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: fd39dd0f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 296 ; free virtual = 18963
Ending Final Cleanup Task | Checksum: fd39dd0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 296 ; free virtual = 18963

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 296 ; free virtual = 18963
Ending Netlist Obfuscation Task | Checksum: fd39dd0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 296 ; free virtual = 18963
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.977 ; gain = 987.891 ; free physical = 296 ; free virtual = 18963
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 296 ; free virtual = 18963
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 290 ; free virtual = 18959
INFO: [Common 17-1381] The checkpoint '/auto/fsi/nrbenn14/ECEn_220/labs/lab_11/lab_11.runs/impl_1/top_object_drawer_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_object_drawer_drc_opted.rpt -pb top_object_drawer_drc_opted.pb -rpx top_object_drawer_drc_opted.rpx
Command: report_drc -file top_object_drawer_drc_opted.rpt -pb top_object_drawer_drc_opted.pb -rpx top_object_drawer_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /auto/fsi/nrbenn14/ECEn_220/labs/lab_11/lab_11.runs/impl_1/top_object_drawer_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 283 ; free virtual = 18950
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 97bd74da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 283 ; free virtual = 18950
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 283 ; free virtual = 18950

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8f854567

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 286 ; free virtual = 18950

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 161bb9f73

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 285 ; free virtual = 18950

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 161bb9f73

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 285 ; free virtual = 18950
Phase 1 Placer Initialization | Checksum: 161bb9f73

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 285 ; free virtual = 18950

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d2484259

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 277 ; free virtual = 18942

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 20 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 9 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 270 ; free virtual = 18937

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              9  |                     9  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              9  |                     9  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c98d7b5c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 269 ; free virtual = 18936
Phase 2.2 Global Placement Core | Checksum: 17640833f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 269 ; free virtual = 18936
Phase 2 Global Placement | Checksum: 17640833f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 269 ; free virtual = 18936

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f50b6391

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 268 ; free virtual = 18936

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 152acb086

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 268 ; free virtual = 18936

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12205caf5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 268 ; free virtual = 18936

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 114a7fa82

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 268 ; free virtual = 18936

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ebbe6438

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 266 ; free virtual = 18934

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 155766794

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 267 ; free virtual = 18934

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1672c5809

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 267 ; free virtual = 18934
Phase 3 Detail Placement | Checksum: 1672c5809

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 267 ; free virtual = 18934

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1419d6e15

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1419d6e15

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 266 ; free virtual = 18934
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.011. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18a6c846f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 266 ; free virtual = 18934
Phase 4.1 Post Commit Optimization | Checksum: 18a6c846f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 266 ; free virtual = 18934

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18a6c846f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 266 ; free virtual = 18934

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18a6c846f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 268 ; free virtual = 18935

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 268 ; free virtual = 18935
Phase 4.4 Final Placement Cleanup | Checksum: 1eea7cc2f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 268 ; free virtual = 18935
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eea7cc2f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 268 ; free virtual = 18936
Ending Placer Task | Checksum: 1398be121

Time (s): cpu = 00:00:08 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 268 ; free virtual = 18936
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 276 ; free virtual = 18944
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 273 ; free virtual = 18942
INFO: [Common 17-1381] The checkpoint '/auto/fsi/nrbenn14/ECEn_220/labs/lab_11/lab_11.runs/impl_1/top_object_drawer_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_object_drawer_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 269 ; free virtual = 18937
INFO: [runtcl-4] Executing : report_utilization -file top_object_drawer_utilization_placed.rpt -pb top_object_drawer_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_object_drawer_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 275 ; free virtual = 18943
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 256 ; free virtual = 18924
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 252 ; free virtual = 18921
INFO: [Common 17-1381] The checkpoint '/auto/fsi/nrbenn14/ECEn_220/labs/lab_11/lab_11.runs/impl_1/top_object_drawer_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c111952c ConstDB: 0 ShapeSum: 787a4bf5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14cab90b9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 146 ; free virtual = 18815
Post Restoration Checksum: NetGraph: ba7de3d4 NumContArr: 922dace5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14cab90b9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 147 ; free virtual = 18815

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14cab90b9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 115 ; free virtual = 18782

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14cab90b9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 115 ; free virtual = 18782
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19cb2f87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 131 ; free virtual = 18777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.164  | TNS=0.000  | WHS=-0.188 | THS=-4.979 |

Phase 2 Router Initialization | Checksum: 1e73e1a3f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 131 ; free virtual = 18777

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 102
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 102
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a49da0b0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 132 ; free virtual = 18778

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.145  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ad79c375

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 158 ; free virtual = 18771

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.145  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 134543632

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 165 ; free virtual = 18778
Phase 4 Rip-up And Reroute | Checksum: 134543632

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 165 ; free virtual = 18778

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 134543632

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 165 ; free virtual = 18778

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 134543632

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 165 ; free virtual = 18778
Phase 5 Delay and Skew Optimization | Checksum: 134543632

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 165 ; free virtual = 18778

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 115106509

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 165 ; free virtual = 18778
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.145  | TNS=0.000  | WHS=0.079  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16266ea80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 165 ; free virtual = 18778
Phase 6 Post Hold Fix | Checksum: 16266ea80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 165 ; free virtual = 18778

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0696803 %
  Global Horizontal Routing Utilization  = 0.0329256 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ee8e7952

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 165 ; free virtual = 18778

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ee8e7952

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 167 ; free virtual = 18778

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3b0022a6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 164 ; free virtual = 18777

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.145  | TNS=0.000  | WHS=0.079  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 3b0022a6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 164 ; free virtual = 18777
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 200 ; free virtual = 18813

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 199 ; free virtual = 18813
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 199 ; free virtual = 18813
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2897.977 ; gain = 0.000 ; free physical = 195 ; free virtual = 18809
INFO: [Common 17-1381] The checkpoint '/auto/fsi/nrbenn14/ECEn_220/labs/lab_11/lab_11.runs/impl_1/top_object_drawer_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_object_drawer_drc_routed.rpt -pb top_object_drawer_drc_routed.pb -rpx top_object_drawer_drc_routed.rpx
Command: report_drc -file top_object_drawer_drc_routed.rpt -pb top_object_drawer_drc_routed.pb -rpx top_object_drawer_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /auto/fsi/nrbenn14/ECEn_220/labs/lab_11/lab_11.runs/impl_1/top_object_drawer_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_object_drawer_methodology_drc_routed.rpt -pb top_object_drawer_methodology_drc_routed.pb -rpx top_object_drawer_methodology_drc_routed.rpx
Command: report_methodology -file top_object_drawer_methodology_drc_routed.rpt -pb top_object_drawer_methodology_drc_routed.pb -rpx top_object_drawer_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /auto/fsi/nrbenn14/ECEn_220/labs/lab_11/lab_11.runs/impl_1/top_object_drawer_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_object_drawer_power_routed.rpt -pb top_object_drawer_power_summary_routed.pb -rpx top_object_drawer_power_routed.rpx
Command: report_power -file top_object_drawer_power_routed.rpt -pb top_object_drawer_power_summary_routed.pb -rpx top_object_drawer_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_object_drawer_route_status.rpt -pb top_object_drawer_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_object_drawer_timing_summary_routed.rpt -pb top_object_drawer_timing_summary_routed.pb -rpx top_object_drawer_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_object_drawer_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_object_drawer_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_object_drawer_bus_skew_routed.rpt -pb top_object_drawer_bus_skew_routed.pb -rpx top_object_drawer_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_object_drawer.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_object_drawer.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/auto/fsi/nrbenn14/ECEn_220/labs/lab_11/lab_11.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr 11 16:37:35 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3102.855 ; gain = 193.266 ; free physical = 435 ; free virtual = 18778
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 16:37:35 2022...
