// Seed: 236445403
module module_0 ();
  wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd93,
    parameter id_8 = 32'd49
) (
    output tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    input uwire _id_3
);
  wire id_5;
  wire [id_3 : -1 'b0] id_6;
  logic [7:0] id_7;
  logic _id_8[-1 : -1];
  ;
  logic id_9;
  module_0 modCall_1 ();
  assign id_0 = id_8;
  assign id_7[id_8] = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input logic [7:0] id_4;
  output wand id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1'b0;
  logic id_5;
  assign id_3 = id_4;
  wire id_6 = id_4;
  module_0 modCall_1 ();
  assign id_3 = -1;
  assign id_5[-1] = -1;
  tri0 id_7 = 1;
  wire id_8;
endmodule
