# High Performance Hybrid Full Adder Design using CVSL Logic

## Overview
This project presents the design and simulation of a high performance hybrid full adder
implemented using Cascaded Voltage Switch Logic (CVSL) in VLSI circuits.

## Features
- Low power consumption
- High speed operation
- Improved performance compared to conventional CMOS full adders

## Logic Style
- Cascaded Voltage Switch Logic (CVSL)
- CMOS Technology

## Tools Used
- Cadence Virtuoso

## Domain
VLSI Design
