diff a/src/hotspot/cpu/x86/vm_version_x86.cpp b/src/hotspot/cpu/x86/vm_version_x86.cpp
--- a/src/hotspot/cpu/x86/vm_version_x86.cpp
+++ b/src/hotspot/cpu/x86/vm_version_x86.cpp
@@ -31,17 +31,19 @@
 #include "memory/resourceArea.hpp"
 #include "runtime/java.hpp"
 #include "runtime/os.hpp"
 #include "runtime/stubCodeGenerator.hpp"
 #include "runtime/vm_version.hpp"
+#include "utilities/powerOfTwo.hpp"
 #include "utilities/virtualizationSupport.hpp"
 
 #include OS_HEADER_INLINE(os)
 
 int VM_Version::_cpu;
 int VM_Version::_model;
 int VM_Version::_stepping;
+bool VM_Version::_has_intel_jcc_erratum;
 VM_Version::CpuidInfo VM_Version::_cpuid_info = { 0, };
 
 // Address of instruction which causes SEGV
 address VM_Version::_cpuinfo_segv_addr = 0;
 // Address of instruction after the one which causes SEGV
@@ -558,11 +560,14 @@
     __ andl(rcx, Address(rsi, 0));
     __ cmpl(rcx, 0x00050670);              // If it is Xeon Phi 3200/5200/7200
     __ jcc(Assembler::equal, L_wrapup);
     __ cmpl(rcx, 0x00080650);              // If it is Future Xeon Phi
     __ jcc(Assembler::equal, L_wrapup);
-    __ vzeroupper();
+    // vzeroupper() will use a pre-computed instruction sequence that we
+    // can't compute until after we've determined CPU capabilities. Use
+    // uncached variant here directly to be able to bootstrap correctly
+    __ vzeroupper_uncached();
 #   undef __
   }
 };
 
 void VM_Version::get_processor_features() {
@@ -693,13 +698,13 @@
     _features &= ~CPU_AVX512CD;
     _features &= ~CPU_AVX512BW;
     _features &= ~CPU_AVX512VL;
     _features &= ~CPU_AVX512_VPOPCNTDQ;
     _features &= ~CPU_AVX512_VPCLMULQDQ;
-    _features &= ~CPU_VAES;
-    _features &= ~CPU_VNNI;
-    _features &= ~CPU_VBMI2;
+    _features &= ~CPU_AVX512_VAES;
+    _features &= ~CPU_AVX512_VNNI;
+    _features &= ~CPU_AVX512_VBMI2;
   }
 
   if (UseAVX < 2)
     _features &= ~CPU_AVX2;
 
@@ -717,48 +722,77 @@
     if (is_knights_family()) {
       _features &= ~CPU_VZEROUPPER;
     }
   }
 
-  char buf[256];
-  jio_snprintf(buf, sizeof(buf), "(%u cores per cpu, %u threads per core) family %d model %d stepping %d%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s",
+  if (FLAG_IS_DEFAULT(IntelJccErratumMitigation)) {
+    _has_intel_jcc_erratum = compute_has_intel_jcc_erratum();
+  } else {
+    _has_intel_jcc_erratum = IntelJccErratumMitigation;
+  }
+
+  char buf[512];
+  int res = jio_snprintf(buf, sizeof(buf),
+              "(%u cores per cpu, %u threads per core) family %d model %d stepping %d"
+              "%s%s%s%s%s%s%s%s%s%s" "%s%s%s%s%s%s%s%s%s%s" "%s%s%s%s%s%s%s%s%s%s" "%s%s%s%s%s%s%s%s%s%s" "%s%s%s%s%s%s",
+
                cores_per_cpu(), threads_per_core(),
                cpu_family(), _model, _stepping,
+
                (supports_cmov() ? ", cmov" : ""),
                (supports_cmpxchg8() ? ", cx8" : ""),
                (supports_fxsr() ? ", fxsr" : ""),
                (supports_mmx()  ? ", mmx"  : ""),
                (supports_sse()  ? ", sse"  : ""),
                (supports_sse2() ? ", sse2" : ""),
                (supports_sse3() ? ", sse3" : ""),
                (supports_ssse3()? ", ssse3": ""),
                (supports_sse4_1() ? ", sse4.1" : ""),
                (supports_sse4_2() ? ", sse4.2" : ""),
+
                (supports_popcnt() ? ", popcnt" : ""),
+               (supports_vzeroupper() ? ", vzeroupper" : ""),
                (supports_avx()    ? ", avx" : ""),
                (supports_avx2()   ? ", avx2" : ""),
                (supports_aes()    ? ", aes" : ""),
                (supports_clmul()  ? ", clmul" : ""),
                (supports_erms()   ? ", erms" : ""),
                (supports_rtm()    ? ", rtm" : ""),
                (supports_mmx_ext() ? ", mmxext" : ""),
                (supports_3dnow_prefetch() ? ", 3dnowpref" : ""),
+
                (supports_lzcnt()   ? ", lzcnt": ""),
                (supports_sse4a()   ? ", sse4a": ""),
                (supports_ht() ? ", ht": ""),
                (supports_tsc() ? ", tsc": ""),
                (supports_tscinv_bit() ? ", tscinvbit": ""),
                (supports_tscinv() ? ", tscinv": ""),
                (supports_bmi1() ? ", bmi1" : ""),
                (supports_bmi2() ? ", bmi2" : ""),
                (supports_adx() ? ", adx" : ""),
-               (supports_evex() ? ", evex" : ""),
+               (supports_evex() ? ", avx512f" : ""),
+
+               (supports_avx512dq() ? ", avx512dq" : ""),
+               (supports_avx512pf() ? ", avx512pf" : ""),
+               (supports_avx512er() ? ", avx512er" : ""),
+               (supports_avx512cd() ? ", avx512cd" : ""),
+               (supports_avx512bw() ? ", avx512bw" : ""),
+               (supports_avx512vl() ? ", avx512vl" : ""),
+               (supports_avx512_vpopcntdq() ? ", avx512_vpopcntdq" : ""),
+               (supports_avx512_vpclmulqdq() ? ", avx512_vpclmulqdq" : ""),
+               (supports_avx512_vbmi2() ? ", avx512_vbmi2" : ""),
+               (supports_avx512_vaes() ? ", avx512_vaes" : ""),
+
+               (supports_avx512_vnni() ? ", avx512_vnni" : ""),
                (supports_sha() ? ", sha" : ""),
                (supports_fma() ? ", fma" : ""),
-               (supports_vbmi2() ? ", vbmi2" : ""),
-               (supports_vaes() ? ", vaes" : ""),
-               (supports_vnni() ? ", vnni" : ""));
+               (supports_clflush() ? ", clflush" : ""),
+               (supports_clflushopt() ? ", clflushopt" : ""),
+               (supports_clwb() ? ", clwb" : ""));
+
+  assert(res > 0, "not enough temporary space allocated"); // increase 'buf' size
+
   _features_string = os::strdup(buf);
 
   // UseSSE is set to the smaller of what hardware supports and what
   // the command line requires.  I.e., you cannot set UseSSE to 2 on
   // older Pentiums which do not support it.
@@ -1695,10 +1729,74 @@
   }
 #endif
   return UseBiasedLocking;
 }
 
+bool VM_Version::compute_has_intel_jcc_erratum() {
+  if (!is_intel_family_core()) {
+    // Only Intel CPUs are affected.
+    return false;
+  }
+  // The following table of affected CPUs is based on the following document released by Intel:
+  // https://www.intel.com/content/dam/support/us/en/documents/processors/mitigations-jump-conditional-code-erratum.pdf
+  switch (_model) {
+  case 0x8E:
+    // 06_8EH | 9 | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Amber Lake Y
+    // 06_8EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake U
+    // 06_8EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake U 23e
+    // 06_8EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake Y
+    // 06_8EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake U43e
+    // 06_8EH | B | 8th Generation Intel® Core™ Processors based on microarchitecture code name Whiskey Lake U
+    // 06_8EH | C | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Amber Lake Y
+    // 06_8EH | C | 10th Generation Intel® Core™ Processor Family based on microarchitecture code name Comet Lake U42
+    // 06_8EH | C | 8th Generation Intel® Core™ Processors based on microarchitecture code name Whiskey Lake U
+    return _stepping == 0x9 || _stepping == 0xA || _stepping == 0xB || _stepping == 0xC;
+  case 0x4E:
+    // 06_4E  | 3 | 6th Generation Intel® Core™ Processors based on microarchitecture code name Skylake U
+    // 06_4E  | 3 | 6th Generation Intel® Core™ Processor Family based on microarchitecture code name Skylake U23e
+    // 06_4E  | 3 | 6th Generation Intel® Core™ Processors based on microarchitecture code name Skylake Y
+    return _stepping == 0x3;
+  case 0x55:
+    // 06_55H | 4 | Intel® Xeon® Processor D Family based on microarchitecture code name Skylake D, Bakerville
+    // 06_55H | 4 | Intel® Xeon® Scalable Processors based on microarchitecture code name Skylake Server
+    // 06_55H | 4 | Intel® Xeon® Processor W Family based on microarchitecture code name Skylake W
+    // 06_55H | 4 | Intel® Core™ X-series Processors based on microarchitecture code name Skylake X
+    // 06_55H | 4 | Intel® Xeon® Processor E3 v5 Family based on microarchitecture code name Skylake Xeon E3
+    // 06_55  | 7 | 2nd Generation Intel® Xeon® Scalable Processors based on microarchitecture code name Cascade Lake (server)
+    return _stepping == 0x4 || _stepping == 0x7;
+  case 0x5E:
+    // 06_5E  | 3 | 6th Generation Intel® Core™ Processor Family based on microarchitecture code name Skylake H
+    // 06_5E  | 3 | 6th Generation Intel® Core™ Processor Family based on microarchitecture code name Skylake S
+    return _stepping == 0x3;
+  case 0x9E:
+    // 06_9EH | 9 | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake G
+    // 06_9EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake H
+    // 06_9EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake S
+    // 06_9EH | 9 | Intel® Core™ X-series Processors based on microarchitecture code name Kaby Lake X
+    // 06_9EH | 9 | Intel® Xeon® Processor E3 v6 Family Kaby Lake Xeon E3
+    // 06_9EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake H
+    // 06_9EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S
+    // 06_9EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S (6+2) x/KBP
+    // 06_9EH | A | Intel® Xeon® Processor E Family based on microarchitecture code name Coffee Lake S (6+2)
+    // 06_9EH | A | Intel® Xeon® Processor E Family based on microarchitecture code name Coffee Lake S (4+2)
+    // 06_9EH | B | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S (4+2)
+    // 06_9EH | B | Intel® Celeron® Processor G Series based on microarchitecture code name Coffee Lake S (4+2)
+    // 06_9EH | D | 9th Generation Intel® Core™ Processor Family based on microarchitecturecode name Coffee Lake H (8+2)
+    // 06_9EH | D | 9th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S (8+2)
+    return _stepping == 0x9 || _stepping == 0xA || _stepping == 0xB || _stepping == 0xD;
+  case 0xA6:
+    // 06_A6H | 0  | 10th Generation Intel® Core™ Processor Family based on microarchitecture code name Comet Lake U62
+    return _stepping == 0x0;
+  case 0xAE:
+    // 06_AEH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake Refresh U (4+2)
+    return _stepping == 0xA;
+  default:
+    // If we are running on another intel machine not recognized in the table, we are okay.
+    return false;
+  }
+}
+
 // On Xen, the cpuid instruction returns
 //  eax / registers[0]: Version of Xen
 //  ebx / registers[1]: chars 'XenV'
 //  ecx / registers[2]: chars 'MMXe'
 //  edx / registers[3]: chars 'nVMM'
@@ -1759,9 +1857,12 @@
   VM_Version_StubGenerator g(&c);
   get_cpu_info_stub = CAST_TO_FN_PTR(get_cpu_info_stub_t,
                                      g.generate_get_cpu_info());
 
   get_processor_features();
+
+  LP64_ONLY(Assembler::precompute_instructions();)
+
   if (cpu_family() > 4) { // it supports CPUID
     check_virtualizations();
   }
 }
