$date
	Tue Aug 19 20:15:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top_module $end
$var wire 1 ! out $end
$var reg 1 " in $end
$var reg 1 # test_passed $end
$var integer 32 $ i [31:0] $end
$var integer 32 % num_tests_passed [31:0] $end
$scope module dut $end
$var wire 1 " in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
bx $
1#
x"
x!
$end
#10000
0!
0"
#20000
1!
1"
b1 %
#30000
0!
0"
b0 $
b10 %
#35000
1!
1"
b1 $
b11 %
#40000
0!
0"
b10 $
b100 %
#45000
1!
1"
b11 $
b101 %
#50000
0!
0"
b100 $
b110 %
#55000
1!
1"
b101 $
b111 %
#60000
0!
0"
b110 $
b1000 %
#65000
1!
1"
b111 $
b1001 %
#70000
0!
0"
b1000 $
b1010 %
#75000
1!
1"
b1001 $
b1011 %
#80000
b1010 $
b1100 %
#90000
0!
0"
b0 $
b1101 %
#95000
1!
1"
b1 $
b1110 %
#100000
0!
0"
b10 $
b1111 %
#105000
1!
1"
b11 $
b10000 %
#110000
0!
0"
b100 $
b10001 %
#115000
1!
1"
b101 $
b10010 %
#120000
0!
0"
b110 $
b10011 %
#125000
1!
1"
b111 $
b10100 %
#130000
0!
0"
b1000 $
b10101 %
#135000
1!
1"
b1001 $
b10110 %
#140000
b1010 $
b10111 %
#150000
0!
0"
#160000
1!
1"
#220000
0!
0"
#230000
1!
1"
#250000
0!
0"
#260000
1!
1"
#280000
0!
0"
#290000
1!
1"
#300000
0!
0"
#310000
1!
1"
#320000
0!
0"
#330000
1!
1"
#360000
