<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Edidi Sai Anant | Electrical Engineer Portfolio</title>

    <!-- CSS Stylesheet -->
    <link rel="stylesheet" href="css/style.css">

    <!-- Google Fonts: A clean, modern typeface for readability -->
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;700&display=swap" rel="stylesheet">

    <!-- Font Awesome for Icons -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css">
</head>
<body>

    <!-- Thematic ECE Loading Screen -->
    <div id="loader">
        <div class="charge-sphere"></div>
    </div>

    <!-- Custom Magnetic Cursor -->
    <div class="cursor">
        <div class="cursor-dot"></div>
        <div class="cursor-ring"></div>
    </div>

    <!-- Header & Navigation -->
    <header class="header">
        <a href="#home" class="logo-placeholder magnetic-link">ESA</a>
        <nav class="main-nav">
            <ul>
                <li><a href="#home" class="nav-link magnetic-link active">Home</a></li>
                <li><a href="#about" class="nav-link magnetic-link">About</a></li>
                <li><a href="#experience" class="nav-link magnetic-link">Experience</a></li>
                <li><a href="#skills" class="nav-link magnetic-link">Skills</a></li>
                <li><a href="#projects" class="nav-link magnetic-link">Projects</a></li>
                <li><a href="#contact" class="nav-link magnetic-link">Contact</a></li>
            </ul>
        </nav>
    </header>

    <!-- Main content container for snap-scrolling -->
    <main id="main-container">

        <!-- SECTION 1: HOME -->
        <section id="home" class="full-height-section">
            <!-- Particle animation background will be injected here by JavaScript -->
            <div id="particles-js"></div>
            <div class="content-wrapper">
                <h1 class="main-heading">Edidi Sai Anant</h1>
                <p class="subtitle">Electrical Engineer | VLSI & Embedded Systems Specialist</p>
                <p class="tagline">Passionate engineer specializing in semiconductor innovation and building the hardware of tomorrow.</p>
                <a href="#projects" class="cta-button magnetic-link">View My Work</a>
            </div>
        </section>

        <!-- SECTION 2: ABOUT -->
        <section id="about" class="full-height-section">
            <div class="content-wrapper">
                <h2 class="section-title">About Me</h2>
                <p class="bio">
                    A Master's candidate in Electrical Engineering at the National University of Singapore, with a robust foundation in semiconductor processes and IC design. I am driven by a passion for innovation and possess strong analytical skills, aiming to contribute to a dynamic, future-oriented team in the semiconductor industry [1].
                </p>
                <a href="Edidi_Sai_Anant_Resume.pdf" download="Edidi_Sai_Anant_Resume.pdf" class="cta-button magnetic-link">Download Resume</a>
                <div class="logo-wall">
                    <h3 class="wall-title">Key Affiliations & Certifications</h3>
                    <div class="logos">
                        <!-- Logos for universities, companies, key certifications -->
                        <img src="https://upload.wikimedia.org/wikipedia/en/thumb/b/b9/NUS_logo.svg/2560px-NUS_logo.svg.png" alt="National University of Singapore Logo" title="National University of Singapore">
                        <img src="https://upload.wikimedia.org/wikipedia/en/thumb/e/e7/SRMIST_logo.svg/1200px-SRMIST_logo.svg.png" alt="SRM Institute Logo" title="SRM Institute of Science and Technology">
                        <img src="https://maven-silicon.com/storage/2021/11/logo.png" alt="Maven Silicon Logo" title="Maven Silicon">
                        <img src="https://images.credly.com/images/1d19d6d5-32bd-4354-8443-f2629cf33150/GCC_badge_Project_Management_1000x1000.png" alt="Google Project Management Certificate Logo" title="Google Project Management">
                        <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/1/18/ARM_logo.svg/1200px-ARM_logo.svg.png" alt="ARM Logo" title="ARM Education">
                    </div>
                </div>
            </div>
        </section>

        <!-- SECTION 3: EXPERIENCE -->
        <section id="experience" class="full-height-section">
            <div class="content-wrapper">
                <h2 class="section-title">Professional Experience</h2>
                <div class="timeline">
                    <!-- Timeline Item 1 -->
                    <div class="timeline-item">
                        <div class="timeline-content">
                            <h3>Project Intern</h3>
                            <p class="company-name">Maven Silicon, Bangalore, India</p>
                            <span class="date">Dec 2022 – Jan 2023</span>
                            <p class="description">Designed an AHB to APB bridge, decomposing the design into modular components and writing robust Verilog HDL. Gained proficiency in synthesizing RTL descriptions into gate-level schematics to ensure cohesive system architecture and performance [1].</p>
                        </div>
                    </div>
                    <!-- Timeline Item 2 -->
                    <div class="timeline-item">
                        <div class="timeline-content">
                            <h3>Intern</h3>
                            <p class="company-name">Sandeepani School of Embedded System Design, Bangalore, India</p>
                            <span class="date">Jun 2022 – Jul 2022</span>
                            <p class="description">Developed and verified a UART protocol using Verilog, focusing on data transmission reliability. Performed in-depth functional verification of a Half Adder using SystemVerilog and conducted detailed functional coverage analysis with QuestaSim [1].</p>
                        </div>
                    </div>
                     <!-- Timeline Item 3 (Academic) -->
                    <div class="timeline-item">
                        <div class="timeline-content">
                            <h3>Graduate Assistant</h3>
                            <p class="company-name">National University of Singapore</p>
                            <span class="date">Aug 2023 – Present</span>
                            <p class="description">Oversee lab sessions for Microcontroller Programming and Computer Architecture. Provide guidance on lab work, assist with grading, and collaborate with faculty to overhaul lab materials and processes for enhanced learning [1].</p>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- SECTION 4: SKILLS -->
        <section id="skills" class="full-height-section">
            <div class="content-wrapper">
                <h2 class="section-title">Technical Skills</h2>
                <div class="skills-grid">
                    <!-- This grid will contain skill cards with logos -->
                    <!-- Category: HDLs -->
                    <div class="skill-card magnetic-link" data-skill-info="Proficient in designing and verifying complex digital logic.">
                        <div class="skill-logo-wrapper"> <img src="https://www.vectorlogo.zone/logos/verilog/verilog-icon.svg" alt="Verilog Logo"> </div>
                        <p>Verilog</p>
                    </div>
                    <div class="skill-card magnetic-link" data-skill-info="Used for advanced verification and testbench creation, including functional coverage.">
                        <div class="skill-logo-wrapper"> <img src="https://www.vectorlogo.zone/logos/systemverilog/systemverilog-icon.svg" alt="SystemVerilog Logo"> </div>
                        <p>SystemVerilog</p>
                    </div>
                    <!-- Category: EDA Tools -->
                     <div class="skill-card magnetic-link" data-skill-info="Used for custom IC layout, schematic design, and simulation (e.g., ring oscillator IP).">
                        <div class="skill-logo-wrapper"> <img src="https://upload.wikimedia.org/wikipedia/commons/e/e3/Cadence_Design_Systems_logo.svg" alt="Cadence Logo"> </div>
                        <p>Cadence Virtuoso</p>
                    </div>
                    <div class="skill-card magnetic-link" data-skill-info="FPGA design flow, including synthesis, implementation, and hardware acceleration for MLPs.">
                        <div class="skill-logo-wrapper"> <img src="https://www.xilinx.com/content/dam/xilinx/imgs/icon/vivado-icon.svg" alt="Xilinx Vivado Logo"> </div>
                        <p>Xilinx Vivado</p>
                    </div>
                     <div class="skill-card magnetic-link" data-skill-info="Simulation and functional coverage analysis for verification tasks.">
                        <div class="skill-logo-wrapper"> <img src="https://www.plm.automation.siemens.com/media/global/en/questa-logo_tcm27-58079.png" alt="QuestaSim Logo"> </div>
                        <p>QuestaSim</p>
                    </div>
                    <!-- Category: Programming & Other -->
                    <div class="skill-card magnetic-link" data-skill-info="Utilized for neural network simulations in PyTorch and various data science tasks.">
                        <div class="skill-logo-wrapper"> <img src="https://www.vectorlogo.zone/logos/python/python-icon.svg" alt="Python Logo"> </div>
                        <p>Python</p>
                    </div>
                    <div class="skill-card magnetic-link" data-skill-info="Core programming language for foundational software development.">
                        <div class="skill-logo-wrapper"> <img src="https://www.vectorlogo.zone/logos/isocpp/isocpp-icon.svg" alt="C++ Logo"> </div>
                        <p>C++</p>
                    </div>
                    <div class="skill-card magnetic-link" data-skill-info="Experience with Arduino, NodeMCU, and Raspberry Pi for IoT and embedded projects.">
                        <div class="skill-logo-wrapper"> <img src="https://www.vectorlogo.zone/logos/arduino/arduino-icon.svg" alt="Embedded Systems Logo"> </div>
                        <p>Embedded Systems</p>
                    </div>
                </div>
            </div>
        </section>

        <!-- SECTION 5: PROJECTS -->
        <section id="projects" class="full-height-section">
            <div class="content-wrapper">
                <h2 class="section-title">Projects</h2>
                <div class="projects-grid">
                    <!-- Project Card 1 -->
                    <div class="project-card magnetic-link">
                        <div class="project-content">
                            <h3>FPGA Hardware Accelerator for MLP</h3>
                            <p class="project-short-desc">Accelerated MLP neural network inference on a Xilinx Zynq-7000 FPGA.</p>
                            <div class="project-tags"><span>Verilog</span><span>HLS</span><span>Pipelining</span></div>
                        </div>
                        <div class="project-details">
                            <p><strong>Detailed Description:</strong> Developed a hardware accelerator to improve MLP neural network inference speed and efficiency. Implemented designs in software (baseline), HLS, and pure Verilog to compare performance. Executed profiling and optimisation utilising pipelining, loop unrolling, and array partitioning to achieve significant performance gains over the software-only implementation [1].</p>
                            <a href="https://github.com/ESAnant" class="project-link" target="_blank">View on GitHub <i class="fa-solid fa-arrow-up-right-from-square"></i></a>
                        </div>
                    </div>
                    <!-- Project Card 2 -->
                    <div class="project-card magnetic-link">
                        <div class="project-content">
                            <h3>VLSI Interconnect Modelling</h3>
                            <p class="project-short-desc">Optimized processor interconnects using Elmore RC models in Cadence Virtuoso.</p>
                            <div class="project-tags"><span>Cadence</span><span>45nm</span><span>VLSI</span></div>
                        </div>
                        <div class="project-details">
                             <p><strong>Detailed Description:</strong> Engaged in modeling and simulation to optimize interconnects for a 2-core processor at 45nm technology. Focused on energy-delay product (EDP) tradeoffs to improve overall system efficiency, signal integrity, and performance, bridging theoretical models with practical VLSI design challenges [1].</p>
                             <a href="https://github.com/ESAnant" class="project-link" target="_blank">View on GitHub <i class="fa-solid fa-arrow-up-right-from-square"></i></a>
                        </div>
                    </div>
                    <!-- Project Card 3 -->
                    <div class="project-card magnetic-link">
                        <div class="project-content">
                            <h3>In-Memory Compute Circuit Design</h3>
                            <p class="project-short-desc">Designed an IMC circuit to accelerate neural network computations using NeuroSim.</p>
                            <div class="project-tags"><span>NeuroSim</span><span>PyTorch</span><span>Quantization</span></div>
                        </div>
                         <div class="project-details">
                             <p><strong>Detailed Description:</strong> Designed a novel in-memory compute circuit to accelerate neural network computations. Concentrated on quantization (float64 to int4) and optimization techniques to boost accuracy and efficiency. Conducted simulations in PyTorch and analysis in NeuroSim to validate significant improvements in computational speed and resource utilization [1].</p>
                             <a href="https://github.com/ESAnant" class="project-link" target="_blank">View on GitHub <i class="fa-solid fa-arrow-up-right-from-square"></i></a>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- SECTION 6: CONTACT -->
        <section id="contact" class="full-height-section">
            <div class="content-wrapper">
                <h2 class="section-title">Get In Touch</h2>
                <p class="contact-message">Let's create the future together. I'm currently seeking new opportunities and am open to collaboration.</p>
                <div class="contact-links">
                    <a href="https://www.linkedin.com/in/sai-anant/" target="_blank" class="contact-icon magnetic-link" aria-label="LinkedIn">
                        <i class="fab fa-linkedin-in"></i>
                    </a>
                    <a href="https://github.com/ESAnant" target="_blank" class="contact-icon magnetic-link" aria-label="GitHub">
                        <i class="fab fa-github"></i>
                    </a>
                    <a href="mailto:esanant@u.nus.edu" class="contact-icon magnetic-link" aria-label="Email">
                        <i class="fas fa-envelope"></i>
                    </a>
                </div>
                <footer class="site-footer">
                    <p>&copy; <span id="current-year"></span> Edidi Sai Anant. Designed & Built with passion.</p>
                </footer>
            </div>
        </section>

    </main>

    <!-- JavaScript Libraries -->
    <!-- tsParticles for the animated background -->
    <script src="https://cdn.jsdelivr.net/npm/tsparticles@2.12.0/tsparticles.bundle.min.js"></script>
    <!-- ScrollReveal.js for reveal-on-scroll animations -->
    <script src="https://unpkg.com/scrollreveal"></script>
    <!-- Main custom script file -->
    <script src="js/script.js"></script>

</body>
</html>
