[2025-09-18 09:52:08] START suite=qualcomm_srv trace=srv194_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv194_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2804348 heartbeat IPC: 3.566 cumulative IPC: 3.566 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5343831 heartbeat IPC: 3.938 cumulative IPC: 3.743 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5343831 cumulative IPC: 3.743 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5343831 cumulative IPC: 3.743 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 26441622 heartbeat IPC: 0.474 cumulative IPC: 0.474 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 42237613 heartbeat IPC: 0.6331 cumulative IPC: 0.5421 (Simulation time: 00 hr 05 min 28 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 54849790 heartbeat IPC: 0.7929 cumulative IPC: 0.606 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 67853634 heartbeat IPC: 0.769 cumulative IPC: 0.6399 (Simulation time: 00 hr 08 min 05 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 80639480 heartbeat IPC: 0.7821 cumulative IPC: 0.664 (Simulation time: 00 hr 09 min 24 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 99061138 heartbeat IPC: 0.5428 cumulative IPC: 0.6402 (Simulation time: 00 hr 11 min 37 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 116310201 heartbeat IPC: 0.5797 cumulative IPC: 0.6308 (Simulation time: 00 hr 13 min 37 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 130644057 heartbeat IPC: 0.6976 cumulative IPC: 0.6385 (Simulation time: 00 hr 15 min 16 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv194_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 143160208 heartbeat IPC: 0.799 cumulative IPC: 0.653 (Simulation time: 00 hr 16 min 41 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 150229979 cumulative IPC: 0.6656 (Simulation time: 00 hr 18 min 05 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 150229979 cumulative IPC: 0.6656 (Simulation time: 00 hr 18 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv194_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6656 instructions: 100000001 cycles: 150229979
CPU 0 Branch Prediction Accuracy: 92.94% MPKI: 14.55 Average ROB Occupancy at Mispredict: 33.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.4238
BRANCH_INDIRECT: 0.4341
BRANCH_CONDITIONAL: 11.99
BRANCH_DIRECT_CALL: 0.7479
BRANCH_INDIRECT_CALL: 0.3658
BRANCH_RETURN: 0.5886


====Backend Stall Breakdown====
ROB_STALL: 1381744
LQ_STALL: 10630222
SQ_STALL: 249357


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 198.23439
REPLAY_LOAD: 90.77418
NON_REPLAY_LOAD: 10.473272

== Total ==
ADDR_TRANS: 282484
REPLAY_LOAD: 207419
NON_REPLAY_LOAD: 891841

== Counts ==
ADDR_TRANS: 1425
REPLAY_LOAD: 2285
NON_REPLAY_LOAD: 85154

cpu0->cpu0_STLB TOTAL        ACCESS:    3357345 HIT:    3149455 MISS:     207890 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    3357345 HIT:    3149455 MISS:     207890 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 126.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7248491 HIT:    5163651 MISS:    2084840 MSHR_MERGE:      26791
cpu0->cpu0_L2C LOAD         ACCESS:    5868260 HIT:    4335881 MISS:    1532379 MSHR_MERGE:       4613
cpu0->cpu0_L2C RFO          ACCESS:     197398 HIT:      94087 MISS:     103311 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     321567 HIT:     249304 MISS:      72263 MSHR_MERGE:      22177
cpu0->cpu0_L2C WRITE        ACCESS:     443684 HIT:     442015 MISS:       1669 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     417582 HIT:      42364 MISS:     375218 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     145601 ISSUED:     145151 USEFUL:      13331 USELESS:      10865
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.72 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12349365 HIT:    9681589 MISS:    2667776 MSHR_MERGE:     662625
cpu0->cpu0_L1I LOAD         ACCESS:   12349365 HIT:    9681589 MISS:    2667776 MSHR_MERGE:     662625
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 28.82 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30085562 HIT:   24820763 MISS:    5264799 MSHR_MERGE:     610230
cpu0->cpu0_L1D LOAD         ACCESS:   19153440 HIT:   15002666 MISS:    4150774 MSHR_MERGE:     287665
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     979385 HIT:     789147 MISS:     190238 MSHR_MERGE:      13762
cpu0->cpu0_L1D WRITE        ACCESS:    9487488 HIT:    8984772 MISS:     502716 MSHR_MERGE:     305314
cpu0->cpu0_L1D TRANSLATION  ACCESS:     465249 HIT:      44178 MISS:     421071 MSHR_MERGE:       3489
cpu0->cpu0_L1D PREFETCH REQUESTED:    1030544 ISSUED:     979385 USEFUL:      97249 USELESS:      75661
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10194495 HIT:    9578985 MISS:     615510 MSHR_MERGE:     300793
cpu0->cpu0_ITLB LOAD         ACCESS:   10194495 HIT:    9578985 MISS:     615510 MSHR_MERGE:     300793
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 32.69 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27612477 HIT:   23142542 MISS:    4469935 MSHR_MERGE:    1427307
cpu0->cpu0_DTLB LOAD         ACCESS:   27612477 HIT:   23142542 MISS:    4469935 MSHR_MERGE:    1427307
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.61 cycles
cpu0->LLC TOTAL        ACCESS:    2319826 HIT:    2042864 MISS:     276962 MSHR_MERGE:       2313
cpu0->LLC LOAD         ACCESS:    1527766 HIT:    1360605 MISS:     167161 MSHR_MERGE:       1048
cpu0->LLC RFO          ACCESS:     103310 HIT:      75302 MISS:      28008 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      50086 HIT:      27632 MISS:      22454 MSHR_MERGE:       1265
cpu0->LLC WRITE        ACCESS:     263447 HIT:     263224 MISS:        223 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     375217 HIT:     316101 MISS:      59116 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 94 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5502
  ROW_BUFFER_MISS:     268921
  AVG DBUS CONGESTED CYCLE: 7.347
Channel 0 WQ ROW_BUFFER_HIT:      13066
  ROW_BUFFER_MISS:      75145
  FULL:          0
Channel 0 REFRESHES ISSUED:      12519

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1840463      2126860       109480        11790
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          813         5165        55985         8300
  STLB miss resolved @ L2C                0         1129         8016        44457         5373
  STLB miss resolved @ LLC                0         1776        20800       174534        12627
  STLB miss resolved @ MEM                0          342         4872        33880        19317

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              83113        11734       233373       108226         5185
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          315         2102        21115         2116
  STLB miss resolved @ L2C                1          126         2672        11192          762
  STLB miss resolved @ LLC                1          786        10738       116524         5928
  STLB miss resolved @ MEM                4          164         2824        22137         7197
[2025-09-18 10:10:14] END   suite=qualcomm_srv trace=srv194_ap (rc=0)
