OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns -608874.00

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns -2943.71

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack -2943.71

==========================================================================
resizer pre report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23319_/CLK ^
  67.89
_23319_/CLK ^
  28.01      0.00      39.87


==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23331_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.18                           rst_ni (net)
                  0.77    0.24  100.24 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.68   10.87  111.12 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.77                           _00545_ (net)
                 22.74    0.66  111.78 v _23331_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                111.78   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23331_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         48.62   48.62   library removal time
                                 48.62   data required time
-----------------------------------------------------------------------------
                                 48.62   data required time
                               -111.78   data arrival time
-----------------------------------------------------------------------------
                                 63.16   slack (MET)


Startpoint: _22806_ (negative level-sensitive latch clocked by clk)
Endpoint: _14857_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22806_/CLK (DLLx1_ASAP7_75t_R)
                 10.63   25.57  525.57 ^ _22806_/Q (DLLx1_ASAP7_75t_R)
     1    0.54                           cg_we_global.en_latch (net)
                 10.63    0.00  525.57 ^ _14857_/B (AND2x2_ASAP7_75t_R)
                                525.57   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14857_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.57   data arrival time
-----------------------------------------------------------------------------
                                 25.57   slack (MET)


Startpoint: we_a_i (input port clocked by clk)
Endpoint: _22806_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v we_a_i (in)
    18   15.20                           we_a_i (net)
                  3.78    1.19  101.19 v _14849_/B (OR2x2_ASAP7_75t_R)
                  8.17   20.35  121.54 v _14849_/Y (OR2x2_ASAP7_75t_R)
     1    0.58                           _00000_ (net)
                  8.17    0.00  121.54 v _22806_/D (DLLx1_ASAP7_75t_R)
                                121.54   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22806_/CLK (DLLx1_ASAP7_75t_R)
                          0.28    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                               -121.54   data arrival time
-----------------------------------------------------------------------------
                                121.26   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23330_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.18                           rst_ni (net)
                  0.77    0.24  100.24 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.68   10.87  111.12 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.77                           _00545_ (net)
                 22.90    1.25  112.37 v _23330_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.37   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23330_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.52 1031.52   library recovery time
                               1031.52   data required time
-----------------------------------------------------------------------------
                               1031.52   data required time
                               -112.37   data arrival time
-----------------------------------------------------------------------------
                                919.15   slack (MET)


Startpoint: _19535_ (negative level-sensitive latch clocked by clk)
Endpoint: _14376_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v clk_i (in)
   546  191.87                           clk_i (net)
                         67.80  567.80   time given to startpoint
                 34.82    0.00  567.80 ^ _19535_/D (DLLx1_ASAP7_75t_R)
                211.80  116.09  683.88 ^ _19535_/Q (DLLx1_ASAP7_75t_R)
    33   22.63                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                211.84    1.69  685.58 ^ _14376_/B (AND3x1_ASAP7_75t_R)
                                685.58   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14376_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -685.58   data arrival time
-----------------------------------------------------------------------------
                                314.42   slack (MET)


Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
    11   17.65                           raddr_a_i[1] (net)
                 16.29    5.14  105.14 ^ _07258_/A (AND3x1_ASAP7_75t_R)
               4801.16 1910.71 2015.84 ^ _07258_/Y (AND3x1_ASAP7_75t_R)
   620  507.94                           _07140_ (net)
               4801.53   25.43 2041.27 ^ _07314_/C (AND3x1_ASAP7_75t_R)
               2370.43 1228.79 3270.06 ^ _07314_/Y (AND3x1_ASAP7_75t_R)
   256  250.47                           _07196_ (net)
               2397.70  144.04 3414.10 ^ _12729_/A2 (AO22x1_ASAP7_75t_R)
                 63.57  236.81 3650.92 ^ _12729_/Y (AO22x1_ASAP7_75t_R)
     1    0.57                           _05937_ (net)
                 63.57    0.01 3650.93 ^ _12730_/C (AO221x1_ASAP7_75t_R)
                 66.02   32.82 3683.75 ^ _12730_/Y (AO221x1_ASAP7_75t_R)
     1    0.67                           _05938_ (net)
                 66.02    0.01 3683.76 ^ _12735_/B (OR4x1_ASAP7_75t_R)
                 10.00   26.09 3709.86 ^ _12735_/Y (OR4x1_ASAP7_75t_R)
     1    0.58                           _05943_ (net)
                 10.00    0.01 3709.86 ^ _12745_/A (OR2x2_ASAP7_75t_R)
                  9.34   19.54 3729.41 ^ _12745_/Y (OR2x2_ASAP7_75t_R)
     1    1.06                           _05953_ (net)
                  9.34    0.09 3729.50 ^ _12746_/B1 (AO22x1_ASAP7_75t_R)
                 31.60   29.55 3759.05 ^ _12746_/Y (AO22x1_ASAP7_75t_R)
     1    2.51                           _05954_ (net)
                 31.63    0.57 3759.62 ^ _12747_/C (AO221x1_ASAP7_75t_R)
                 37.40   36.16 3795.78 ^ _12747_/Y (AO221x1_ASAP7_75t_R)
     1    3.13                           _05955_ (net)
                 37.46    0.89 3796.67 ^ _12910_/B (OR4x1_ASAP7_75t_R)
                 60.27   43.55 3840.22 ^ _12910_/Y (OR4x1_ASAP7_75t_R)
     1    6.14                           rdata_a_o[2] (net)
                 60.91    3.49 3843.71 ^ rdata_a_o[2] (out)
                               3843.71   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3843.71   data arrival time
-----------------------------------------------------------------------------
                               -2943.71   slack (VIOLATED)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23330_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.18                           rst_ni (net)
                  0.77    0.24  100.24 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.68   10.87  111.12 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.77                           _00545_ (net)
                 22.90    1.25  112.37 v _23330_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.37   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23330_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.52 1031.52   library recovery time
                               1031.52   data required time
-----------------------------------------------------------------------------
                               1031.52   data required time
                               -112.37   data arrival time
-----------------------------------------------------------------------------
                                919.15   slack (MET)


Startpoint: _19535_ (negative level-sensitive latch clocked by clk)
Endpoint: _14376_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v clk_i (in)
   546  191.87                           clk_i (net)
                         67.80  567.80   time given to startpoint
                 34.82    0.00  567.80 ^ _19535_/D (DLLx1_ASAP7_75t_R)
                211.80  116.09  683.88 ^ _19535_/Q (DLLx1_ASAP7_75t_R)
    33   22.63                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                211.84    1.69  685.58 ^ _14376_/B (AND3x1_ASAP7_75t_R)
                                685.58   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14376_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -685.58   data arrival time
-----------------------------------------------------------------------------
                                314.42   slack (MET)


Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
    11   17.65                           raddr_a_i[1] (net)
                 16.29    5.14  105.14 ^ _07258_/A (AND3x1_ASAP7_75t_R)
               4801.16 1910.71 2015.84 ^ _07258_/Y (AND3x1_ASAP7_75t_R)
   620  507.94                           _07140_ (net)
               4801.53   25.43 2041.27 ^ _07314_/C (AND3x1_ASAP7_75t_R)
               2370.43 1228.79 3270.06 ^ _07314_/Y (AND3x1_ASAP7_75t_R)
   256  250.47                           _07196_ (net)
               2397.70  144.04 3414.10 ^ _12729_/A2 (AO22x1_ASAP7_75t_R)
                 63.57  236.81 3650.92 ^ _12729_/Y (AO22x1_ASAP7_75t_R)
     1    0.57                           _05937_ (net)
                 63.57    0.01 3650.93 ^ _12730_/C (AO221x1_ASAP7_75t_R)
                 66.02   32.82 3683.75 ^ _12730_/Y (AO221x1_ASAP7_75t_R)
     1    0.67                           _05938_ (net)
                 66.02    0.01 3683.76 ^ _12735_/B (OR4x1_ASAP7_75t_R)
                 10.00   26.09 3709.86 ^ _12735_/Y (OR4x1_ASAP7_75t_R)
     1    0.58                           _05943_ (net)
                 10.00    0.01 3709.86 ^ _12745_/A (OR2x2_ASAP7_75t_R)
                  9.34   19.54 3729.41 ^ _12745_/Y (OR2x2_ASAP7_75t_R)
     1    1.06                           _05953_ (net)
                  9.34    0.09 3729.50 ^ _12746_/B1 (AO22x1_ASAP7_75t_R)
                 31.60   29.55 3759.05 ^ _12746_/Y (AO22x1_ASAP7_75t_R)
     1    2.51                           _05954_ (net)
                 31.63    0.57 3759.62 ^ _12747_/C (AO221x1_ASAP7_75t_R)
                 37.40   36.16 3795.78 ^ _12747_/Y (AO221x1_ASAP7_75t_R)
     1    3.13                           _05955_ (net)
                 37.46    0.89 3796.67 ^ _12910_/B (OR4x1_ASAP7_75t_R)
                 60.27   43.55 3840.22 ^ _12910_/Y (OR4x1_ASAP7_75t_R)
     1    6.14                           rdata_a_o[2] (net)
                 60.91    3.49 3843.71 ^ rdata_a_o[2] (out)
                               3843.71   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3843.71   data arrival time
-----------------------------------------------------------------------------
                               -2943.71   slack (VIOLATED)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.07e-03   1.17e-04   1.25e-06   5.18e-03  61.2%
Combinational          7.62e-04   2.53e-03   7.26e-07   3.29e-03  38.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.83e-03   2.65e-03   1.98e-06   8.48e-03 100.0%
                          68.8%      31.2%       0.0%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 2719 u^2 30% utilization.
Core area = 9166504320


==========================================================================
instance_count
--------------------------------------------------------------------------
16425

==========================================================================
pin_count
--------------------------------------------------------------------------
59478

Perform port buffering...
[INFO RSZ-0027] Inserted 37 input buffers.
[INFO RSZ-0028] Inserted 16 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 192um.
[INFO RSZ-0034] Found 50 slew violations.
[INFO RSZ-0036] Found 26 capacitance violations.
[INFO RSZ-0038] Inserted 380 buffers in 50 nets.
[INFO RSZ-0039] Resized 427 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 16 tie TIELOx1_ASAP7_75t_R instances.
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -155.38

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -7.55

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -7.55

==========================================================================
resizer report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23319_/CLK ^
  60.43
_23319_/CLK ^
  28.01      0.00      32.42


==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23331_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.92                           rst_ni (net)
                  0.09    0.03  100.03 ^ input10/A (BUFx3_ASAP7_75t_R)
                 19.05   18.88  118.91 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    4.92                           net10 (net)
                 19.07    0.28  119.19 ^ _14941_/A (INVx8_ASAP7_75t_R)
                 18.51   13.97  133.16 v _14941_/Y (INVx8_ASAP7_75t_R)
    16   14.77                           _00545_ (net)
                 18.58    0.66  133.82 v _23331_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                133.82   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23331_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         49.02   49.02   library removal time
                                 49.02   data required time
-----------------------------------------------------------------------------
                                 49.02   data required time
                               -133.82   data arrival time
-----------------------------------------------------------------------------
                                 84.80   slack (MET)


Startpoint: _22806_ (negative level-sensitive latch clocked by clk)
Endpoint: _14857_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22806_/CLK (DLLx1_ASAP7_75t_R)
                 10.63   25.57  525.57 ^ _22806_/Q (DLLx1_ASAP7_75t_R)
     1    0.54                           cg_we_global.en_latch (net)
                 10.63    0.00  525.57 ^ _14857_/B (AND2x2_ASAP7_75t_R)
                                525.57   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14857_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.57   data arrival time
-----------------------------------------------------------------------------
                                 25.57   slack (MET)


Startpoint: _23324_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _23324_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23324_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 81.18   86.93   86.93 ^ _23324_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1    7.59                           _00539_ (net)
                 81.18    0.17   87.10 ^ _14952_/A (INVx13_ASAP7_75t_R)
                 28.79   18.96  106.06 v _14952_/Y (INVx13_ASAP7_75t_R)
    12   14.10                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[5] (net)
                 28.80    0.40  106.46 v _14971_/A2 (AO21x1_ASAP7_75t_R)
                  8.31   25.10  131.55 v _14971_/Y (AO21x1_ASAP7_75t_R)
     1    0.62                           _00551_ (net)
                  8.31    0.01  131.56 v _23324_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                131.56   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23324_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          5.48    5.48   library hold time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                               -131.56   data arrival time
-----------------------------------------------------------------------------
                                126.08   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23330_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.92                           rst_ni (net)
                  0.09    0.03  100.03 ^ input10/A (BUFx3_ASAP7_75t_R)
                 19.05   18.88  118.91 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    4.92                           net10 (net)
                 19.07    0.28  119.19 ^ _14941_/A (INVx8_ASAP7_75t_R)
                 18.51   13.97  133.16 v _14941_/Y (INVx8_ASAP7_75t_R)
    16   14.77                           _00545_ (net)
                 18.79    1.25  134.41 v _23330_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                134.41   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23330_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.39 1030.39   library recovery time
                               1030.39   data required time
-----------------------------------------------------------------------------
                               1030.39   data required time
                               -134.41   data arrival time
-----------------------------------------------------------------------------
                                895.97   slack (MET)


Startpoint: _23367_ (negative level-sensitive latch clocked by clk)
Endpoint: _14923_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _23367_/CLK (DLLx3_ASAP7_75t_R)
                 64.38   77.28  577.28 v _23367_/Q (DLLx3_ASAP7_75t_R)
    33   23.21                           gen_sub_units_scm[10].sub_unit_i.cg_we_global.en_latch (net)
                 64.68    2.52  579.80 v _14923_/B (AND3x1_ASAP7_75t_R)
                                579.80   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14923_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -579.80   data arrival time
-----------------------------------------------------------------------------
                                420.20   slack (MET)


Startpoint: _23319_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _17981_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23319_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                119.41  105.58  105.58 ^ _23319_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1   12.02                           _00544_ (net)
                119.41    0.17  105.75 ^ _14957_/A (CKINVDCx20_ASAP7_75t_R)
                 39.90   25.50  131.25 v _14957_/Y (CKINVDCx20_ASAP7_75t_R)
    31   29.38                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[0] (net)
                 39.91    0.44  131.69 v load_slew58/A (BUFx24_ASAP7_75t_R)
                 21.54   39.69  171.38 v load_slew58/Y (BUFx24_ASAP7_75t_R)
    89   65.12                           net58 (net)
                 41.97    8.93  180.31 v load_slew57/A (BUFx24_ASAP7_75t_R)
                 29.15   38.70  219.00 v load_slew57/Y (BUFx24_ASAP7_75t_R)
    96   69.93                           net57 (net)
                142.48   43.98  262.99 v load_slew56/A (BUFx24_ASAP7_75t_R)
                 20.87   62.05  325.04 v load_slew56/Y (BUFx24_ASAP7_75t_R)
    54   46.29                           net56 (net)
                 68.79   18.46  343.50 v load_slew55/A (BUFx24_ASAP7_75t_R)
                 28.03   48.08  391.58 v load_slew55/Y (BUFx24_ASAP7_75t_R)
    73   54.21                           net55 (net)
                 29.15    2.64  394.22 v load_slew54/A (BUFx24_ASAP7_75t_R)
                 26.42   35.99  430.20 v load_slew54/Y (BUFx24_ASAP7_75t_R)
    84   58.81                           net54 (net)
                119.30   37.18  467.38 v _17981_/D (DHLx1_ASAP7_75t_R)
                                467.38   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _17981_/CLK (DHLx1_ASAP7_75t_R)
                        459.83  459.83   time borrowed from endpoint
                                459.83   data required time
-----------------------------------------------------------------------------
                                459.83   data required time
                               -467.38   data arrival time
-----------------------------------------------------------------------------
                                 -7.55   slack (VIOLATED)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                    -40.17
--------------------------------------------
max time borrow                       459.83
actual time borrow                    459.83
--------------------------------------------



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23330_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.92                           rst_ni (net)
                  0.09    0.03  100.03 ^ input10/A (BUFx3_ASAP7_75t_R)
                 19.05   18.88  118.91 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    4.92                           net10 (net)
                 19.07    0.28  119.19 ^ _14941_/A (INVx8_ASAP7_75t_R)
                 18.51   13.97  133.16 v _14941_/Y (INVx8_ASAP7_75t_R)
    16   14.77                           _00545_ (net)
                 18.79    1.25  134.41 v _23330_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                134.41   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23330_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.39 1030.39   library recovery time
                               1030.39   data required time
-----------------------------------------------------------------------------
                               1030.39   data required time
                               -134.41   data arrival time
-----------------------------------------------------------------------------
                                895.97   slack (MET)


Startpoint: _23367_ (negative level-sensitive latch clocked by clk)
Endpoint: _14923_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _23367_/CLK (DLLx3_ASAP7_75t_R)
                 64.38   77.28  577.28 v _23367_/Q (DLLx3_ASAP7_75t_R)
    33   23.21                           gen_sub_units_scm[10].sub_unit_i.cg_we_global.en_latch (net)
                 64.68    2.52  579.80 v _14923_/B (AND3x1_ASAP7_75t_R)
                                579.80   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14923_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -579.80   data arrival time
-----------------------------------------------------------------------------
                                420.20   slack (MET)


Startpoint: _23319_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _17981_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23319_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                119.41  105.58  105.58 ^ _23319_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1   12.02                           _00544_ (net)
                119.41    0.17  105.75 ^ _14957_/A (CKINVDCx20_ASAP7_75t_R)
                 39.90   25.50  131.25 v _14957_/Y (CKINVDCx20_ASAP7_75t_R)
    31   29.38                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[0] (net)
                 39.91    0.44  131.69 v load_slew58/A (BUFx24_ASAP7_75t_R)
                 21.54   39.69  171.38 v load_slew58/Y (BUFx24_ASAP7_75t_R)
    89   65.12                           net58 (net)
                 41.97    8.93  180.31 v load_slew57/A (BUFx24_ASAP7_75t_R)
                 29.15   38.70  219.00 v load_slew57/Y (BUFx24_ASAP7_75t_R)
    96   69.93                           net57 (net)
                142.48   43.98  262.99 v load_slew56/A (BUFx24_ASAP7_75t_R)
                 20.87   62.05  325.04 v load_slew56/Y (BUFx24_ASAP7_75t_R)
    54   46.29                           net56 (net)
                 68.79   18.46  343.50 v load_slew55/A (BUFx24_ASAP7_75t_R)
                 28.03   48.08  391.58 v load_slew55/Y (BUFx24_ASAP7_75t_R)
    73   54.21                           net55 (net)
                 29.15    2.64  394.22 v load_slew54/A (BUFx24_ASAP7_75t_R)
                 26.42   35.99  430.20 v load_slew54/Y (BUFx24_ASAP7_75t_R)
    84   58.81                           net54 (net)
                119.30   37.18  467.38 v _17981_/D (DHLx1_ASAP7_75t_R)
                                467.38   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _17981_/CLK (DHLx1_ASAP7_75t_R)
                        459.83  459.83   time borrowed from endpoint
                                459.83   data required time
-----------------------------------------------------------------------------
                                459.83   data required time
                               -467.38   data arrival time
-----------------------------------------------------------------------------
                                 -7.55   slack (VIOLATED)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                    -40.17
--------------------------------------------
max time borrow                       459.83
actual time borrow                    459.83
--------------------------------------------



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
112.07097625732422

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3502

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
34.057064056396484

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7391

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
467.3825

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-7.5480

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-1.614951

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.96e-03   1.21e-04   1.25e-06   5.09e-03  59.5%
Combinational          8.50e-04   2.61e-03   1.24e-06   3.46e-03  40.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.81e-03   2.73e-03   2.49e-06   8.55e-03 100.0%
                          68.0%      32.0%       0.0%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 2877 u^2 31% utilization.
Core area = 9166504320


==========================================================================
instance_count
--------------------------------------------------------------------------
16873

==========================================================================
pin_count
--------------------------------------------------------------------------
60359

Elapsed time: 0:26.61[h:]min:sec. CPU time: user 26.45 sys 0.16 (99%). Peak memory: 297680KB.
