---
layout: page
---

<h2>NetFPGA Summer Camp 2012</h2>

<br>
<br>

<h3>Build an Internet routers and learn about clean-slate switches at a 5-day Summer Camp held at <a href="http://stanford.edu/">Stanford University</a></h3>

<br>

<p><b>Presented by:</b> the Stanford NetFPGA Group</p>
<p><b>Open to:</b> Academics teaching classes with the NetFPGA, and researchers (postdoc or graduate-students) interested in developing new hardware-accelerated network applications</p>
<p><b>Dates:</b> Monday, July 30 - Friday, August 2012</p>
<p><b>Time:</b> 9am - 5pm</p>
<p><b>Location:</b> Center for Nanoscale Science and Engineering, Room 232, 348 Via Pueblo Stanford, CA, 94305</p>
<p><b>Survey:</b> <a href="https://docs.google.com/spreadsheet/viewform?formkey=dDhISVFKVHNLSFltTmowUjE4NldDTUE6MA#gid=0">Survey Form</a></p>

<br>
<br>

<h3>Background</h3>

<br>

<p>This week-long summercamp extends the material presented at the shorter workshop <a href="{% link news-and-events.html %}">events</a></p>

<br>
<br>

<img src="{% link /assets/images/netfpga-summer-camp-2013-1.jpeg %}" alt="A photo from the camp">

<br>
<br>

<img src="{% link /assets/images/netfpga-summer-camp-2013-2.jpeg %}" alt="Another photo from the camp">

<br>
<br>

<h3>Slides</h3>
<p>Day 1: <a href="https://docs.google.com/open?id=0B4EuVzA5UdPRUVdSLXlhNXVRT0E">ppt</a><br>Day 2: <a href="https://docs.google.com/open?id=0B4EuVzA5UdPRc0lvTXJGYU8zdkk">ppt</a> <a href="https://docs.google.com/open?id=0B4EuVzA5UdPRUFBfbHZKMmRpUm8">10G_ppt</a></p>

<br>
<br>

<h3>Outline</h3>

<br>

<p>Day 1 (Monday, July 30)</p>
<ul>
  <li>Welcome and introductions</li>
  <li>NetFPGA</li>
  <ul>
    <li>Infrastructure</li>
    <ul>
      <li>Tree</li>
      <li>Build System</li>
      <li>Scripts</li>
    </ul>
    <li>Life of a packet through the NetFPGA</li>
    <ul>
      <li>Data and control planes</li>
      <li>Interface to software: Execeptions and Host I/O</li>
    </ul>
    <li>Implementation</li>
    <ul>
      <li>Module Template</li>
      <li>User Data Path</li>
      <li>Write crypto NIC using a static key</li>
    </ul>
    <li>Simulation and Debug</li>
    <ul>
      <li>Simulation Functions</li>
      <li>Write and Run Simulations for crypto NIC</li>
    </ul>
  </ul>
</ul>

<br>

<p>Day 2 (Tuesday, July 31)</p>
<ul>
  <li>NetFPGA (cont.)</li>
  <ul>
    <li>Registers</li>
    <ul>
      <li>Explain Register System</li>
      <li>Add XML to define crypto NIC encryption key</li>
      <li>Use Generic Register Module to implement register</li>
      <li>Update Simulations</li>
    </ul>
    <li>Build and Test Hardware</li>
    <ul>
      <li>Build</li>
      <li>Explanation of Hardware Tests</li>
      <li>Write and run Hardware Tests</li>
      <ul>
        <li>Verify value: 0xFFFFFFFF</li>
        <li>Verify value: 0xFF00FF00</li>
        <li>Verify value: 0x55555555</li>
      </ul>
    </ul>
    <li>Writing Software and Integration</li>
    <ul>
      <li>Write setkey.c/getkey.c to write/read registers</li>
      <li>Test between adjacent computers</li>
    </ul>
  </ul>
  <li>Group Discussion</li>
  <ul>
    <li>Projects ideas</li>
    <li>Scope of work that can be accomplished in 2-3 days</li>
  </ul>
  <li>Team up for Projects</li>
  <ul>
    <li>Project leaders will describe projects</li>
    <li>Group will provide feedback on the scope</li>
    <li>Be sure to have one hardware designer per team</li>
  </ul>
  <li>Example Hardware Design</li>
  <ul>
    <li>Background and review of block diagrams</li>
    <li>Show design running on nf-test machines</li>
    <li>Discuss relevant Verilog Code</li>
  </ul>
</ul>

<br>

<p>Day 3 (Wednesday, Aug. 1)</p>
<ul>
  <li>Work on Projects, examples from Summer Camp 2008 & 2010</li>
  <ul>
    <li>802.1q VLANs</li>
    <li>Hardware-Accelerated Mathematics Library for NetFPGA</li>
    <li>MACinMAC</li>
    <li>Heavy Hitter Identification using Multistage</li>
    <li>Layer 2 Load Balancing</li>
    <li>Pattern Matching/Mini-IDS</li>
    <li>TCP Traffic Analysis for Passive End-to-End Bandwidth Measurement</li>
    <li>Assessment of Prototyping an AFDX Policy Switch Leveraging NetFPGA, Ethane, and OpenFlow Switch</li>
    <li>ntop on NetFPGA</li>
    <li>Universal Hash Function</li>
  </ul>
  <li>NetFPGA group available for Questions and Answers</li>
  <li>Dinner: TBD</li>
</ul>

<br>

<p>Day 4 (Thursday, Aug. 2)</p>
<ul>
  <li>Complete Projects</li>
</ul>

<br>

<p>Day 5 (Friday, Aug. 3)</p>
<ul>
  <li>Complete Projects</li>
  <li>10-minute project presentations</li>
  <li>Live demonstrations</li>
  <li>Award prizes to winning projects</li>
  <li>Dinner: TBD</li>
</ul>

<br>

<p>Saturday, Aug. 4</p>
<ul>
  <li>Checkout of Stanford Guest House</li>
</ul>

<br>
<br>

<h3>Background Reading</h3>

<br>

<ul>
  <ul>
    <li><a href="{% link index.html %}">NetFPGA Website</a></li>
    <li>The Verilog Golden Reference Guide, by Doulos</li>
  </ul>
</ul>

<br>
<br>

<h3>To Attend this Event</h3>

<br>

<ul>
  <li>Mark your calendar with the dates of the event</li>
  <ul>
    <li>Please plan to arrive Sunday night, July 29</li>
    <li>Please plan to stay through Saturday morning, August 4</li>
    <li>Registration fee covers shared meals (all breakfasts, lunches and most dinners)</li>
    <ul>
      <li>Registration fee</li>
      <ul>
        <li>Early (before June 15th): $250</li>
        <li>Late (after June 15th): $350</li>
      </ul>
      <li>Register: <a href="http://www.certain.com/system/profile/form/index.cfm?PKformID=0x1252063484c">Registration Site</a></li>
      <li>Registration Deadline: July 6th</li>
    </ul>
    <li>A limited number of scholarships are available for students or instructors from schools unable to cover registration and hotel expenses. Scholarships applicants do not need to register through the registration website.</li>
    <ul>
      <li>Award of the scholarships will be based on both merit and need:</li>
      <li>Please provide one paragraph about that describes your relevant technical background in networking and/or hardware design.</li>
      <li>Please provide another paragraph that explains why you or your host institution needs financial help.</li>
      <li>Scholarship Application:</li>
    </ul>
  </ul>
  <li>Travel Information</li>
  <ul>
    <li>Direct flights are available to most parts of the country through SFO or SJC</li>
    <li><a href="http://www.caltrain.com/caltrain_map.html">CalTrain</a> offers fast transportation between Airports and Palo Alto</li>
    <li>The <a href="http://transportation.stanford.edu/marguerite/MargueriteShuttle.shtml">Marguerite Shuttle</a> offers rides between the train station, hotel, and campus. No car rental is needed</li>
  </ul>
  <li>Book accomodations at the Stanford Guest House</li>
  <ul>
    <li>There are a block of rooms reserved for the NetFPGA event</li>
    <li>These rooms are only guaranteed to be available until 06/16/2012</li>
    <li>To reserve rooms, call (650) 926-2800 or <a href="http://guesthouse.stanford.edu/reservations">online</a> with the reservation code 'NetFPGA12'</li>
    <li>Single rooms are $119/night</li>
    <li>Shuttle services available to campus</li>
  </ul>
</ul>
