<div align="center">
![header](https://capsule-render.vercel.app/api?type=venom&color=auto&height=300&section=header&text=ê³µì‚¬ì¤‘%20&fontSize=90)
</div>

### ðŸ‘‹

---
### Technical Skills
- Languages & HDLs: Verilog, SystemVerilog, C, Python
- EDA Tools & Simulators: Virtuoso, Xcelium, VCS, HSPICE, Spectre, FineSim, XMODEL
- Verification Methodologies: UVM (Universal Verification Methodology)
- Operating Systems: Linux, WSL (Windows Subsystem for Linux)
---
### Designed Circuits & IPs
- UCIe (Universal Chiplet Interconnect Express)
- CDR
- ADC-DAC
- TX Driver
- UART
---
### 
<!--
**arkrg/arkrg** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
