Digraph G {
  splines=ortho;
  compound=true; // Allow edges between clusters
  // Function arguments
  "start" [mlir_op="handshake.arg", shape=diamond, style=dashed, label="start", ]
  // Function operations
  "mem_controller0" [mlir_op="handshake.mem_controller", fillcolor=coral, shape=box, label="MC", style="filled", ]
  "mem_controller1" [mlir_op="handshake.mem_controller", fillcolor=coral, shape=box, label="MC", style="filled", ]
  "lsq0" [mlir_op="handshake.lsq", fillcolor=coral, shape=box, label="LSQ", style="filled", ]
  "lsq1" [mlir_op="handshake.lsq", fillcolor=coral, shape=box, label="LSQ", style="filled", ]
  "mem_controller2" [mlir_op="handshake.mem_controller", fillcolor=coral, shape=box, label="MC", style="filled", ]
  "fork0" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled, dashed", ]
  "constant0" [mlir_op="handshake.constant", fillcolor=plum, shape=box, label="0", style="filled", ]
  "extsi0" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[1...6]", style="filled", ]
  "mux0" [mlir_op="handshake.mux", fillcolor=lightblue, shape=box, label="mux", style="filled", ]
  "buffer12" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [1]", style="filled", ]
  "fork1" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "extsi6" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[6...32]", style="filled", ]
  "control_merge0" [mlir_op="handshake.control_merge", fillcolor=lightblue, shape=box, label="cmerge", style="filled, dashed", ]
  "fork2" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled, dashed", ]
  "buffer11" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [1]", style="filled, dashed", ]
  "constant1" [mlir_op="handshake.constant", fillcolor=plum, shape=box, label="0", style="filled", ]
  "lsq_load0" [mlir_op="handshake.lsq_load", fillcolor=coral, shape=box, label="lsq_load", style="filled", ]
  "extsi1" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[1...6]", style="filled", ]
  "buffer0" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [1]", style="filled, dashed", ]
  "mux4" [mlir_op="handshake.mux", fillcolor=lightblue, shape=box, label="mux", style="filled", ]
  "fork3" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "extsi7" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[6...13]", style="filled", ]
  "extsi8" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[6...7]", style="filled", ]
  "buffer4" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="fifo [2]", style="filled", ]
  "extsi9" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[6...32]", style="filled", ]
  "fork4" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "buffer16" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="fifo [4]", style="filled", ]
  "mux2" [mlir_op="handshake.mux", fillcolor=lightblue, shape=box, label="mux", style="filled", ]
  "mux1" [mlir_op="handshake.mux", fillcolor=lightblue, shape=box, label="mux", style="filled", ]
  "fork5" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "extsi10" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[6...12]", style="filled", ]
  "buffer14" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="fifo [2]", style="filled", ]
  "extsi11" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[6...32]", style="filled", ]
  "control_merge1" [mlir_op="handshake.control_merge", fillcolor=lightblue, shape=box, label="cmerge", style="filled, dashed", ]
  "fork6" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "fork7" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled, dashed", ]
  "source0" [mlir_op="handshake.source", fillcolor=gainsboro, shape=box, label="source", style="filled, dashed", ]
  "constant6" [mlir_op="handshake.constant", fillcolor=plum, shape=box, label="30", style="filled", ]
  "fork8" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "extsi12" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[6...12]", style="filled", ]
  "buffer5" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="fifo [1]", style="filled", ]
  "extsi13" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[6...7]", style="filled", ]
  "source1" [mlir_op="handshake.source", fillcolor=gainsboro, shape=box, label="source", style="filled, dashed", ]
  "constant7" [mlir_op="handshake.constant", fillcolor=plum, shape=box, label="1", style="filled", ]
  "extsi14" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[2...7]", style="filled", ]
  "muli2" [mlir_op="arith.muli", fillcolor=moccasin, shape=oval, label="*", style="filled", ]
  "extsi15" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[12...13]", style="filled", ]
  "buffer21" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [3]", style="filled", ]
  "addi2" [mlir_op="arith.addi", fillcolor=moccasin, shape=oval, label="+", style="filled", ]
  "extsi16" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[13...32]", style="filled", ]
  "mc_load0" [mlir_op="handshake.mc_load", fillcolor=coral, shape=box, label="mc_load", style="filled", ]
  "fork9" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "buffer13" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="fifo [1]", style="filled", ]
  "lsq_load1" [mlir_op="handshake.lsq_load", fillcolor=coral, shape=box, label="lsq_load", style="filled", ]
  "mc_load1" [mlir_op="handshake.mc_load", fillcolor=coral, shape=box, label="mc_load", style="filled", ]
  "muli0" [mlir_op="arith.muli", fillcolor=moccasin, shape=oval, label="*", style="filled", ]
  "addi0" [mlir_op="arith.addi", fillcolor=moccasin, shape=oval, label="+", style="filled", ]
  "lsq_store0" [mlir_op="handshake.lsq_store", fillcolor=coral, shape=box, label="lsq_store", style="filled", ]
  "mc_load2" [mlir_op="handshake.mc_load", fillcolor=coral, shape=box, label="mc_load", style="filled", ]
  "muli1" [mlir_op="arith.muli", fillcolor=moccasin, shape=oval, label="*", style="filled", ]
  "buffer8" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [2]", style="filled", ]
  "addi1" [mlir_op="arith.addi", fillcolor=moccasin, shape=oval, label="+", style="filled", ]
  "buffer1" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [1]", style="filled", ]
  "buffer2" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [1]", style="filled", ]
  "addi5" [mlir_op="arith.addi", fillcolor=moccasin, shape=oval, label="+", style="filled", ]
  "fork10" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "buffer19" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [1]", style="filled", ]
  "trunci0" [mlir_op="arith.trunci", fillcolor=moccasin, shape=oval, label="[7...6]", style="filled", ]
  "cmpi0" [mlir_op="arith.cmpi<", fillcolor=moccasin, shape=oval, label="<", style="filled", ]
  "buffer17" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [1]", style="filled", ]
  "fork11" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "cond_br0" [mlir_op="handshake.cond_br", fillcolor=tan2, shape=box, label="cbranch", style="filled", ]
  "sink0" [mlir_op="handshake.sink", fillcolor=gainsboro, shape=box, label="sink", style="filled", ]
  "buffer9" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="fifo [4]", style="filled", ]
  "cond_br3" [mlir_op="handshake.cond_br", fillcolor=tan2, shape=box, label="cbranch", style="filled", ]
  "buffer18" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [2]", style="filled", ]
  "cond_br1" [mlir_op="handshake.cond_br", fillcolor=tan2, shape=box, label="cbranch", style="filled", ]
  "buffer3" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [2]", style="filled, dashed", ]
  "buffer15" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="fifo [1]", style="filled", ]
  "cond_br5" [mlir_op="handshake.cond_br", fillcolor=tan2, shape=box, label="cbranch", style="filled, dashed", ]
  "fork12" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "extsi2" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[6...7]", style="filled", ]
  "extsi17" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[6...32]", style="filled", ]
  "fork13" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "source2" [mlir_op="handshake.source", fillcolor=gainsboro, shape=box, label="source", style="filled, dashed", ]
  "constant8" [mlir_op="handshake.constant", fillcolor=plum, shape=box, label="30", style="filled", ]
  "extsi3" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[6...7]", style="filled", ]
  "source3" [mlir_op="handshake.source", fillcolor=gainsboro, shape=box, label="source", style="filled, dashed", ]
  "constant9" [mlir_op="handshake.constant", fillcolor=plum, shape=box, label="1", style="filled", ]
  "extsi18" [mlir_op="arith.extsi", fillcolor=moccasin, shape=oval, label="[2...7]", style="filled", ]
  "lsq_store1" [mlir_op="handshake.lsq_store", fillcolor=coral, shape=box, label="lsq_store", style="filled", ]
  "addi3" [mlir_op="arith.addi", fillcolor=moccasin, shape=oval, label="+", style="filled", ]
  "buffer20" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [1]", style="filled", ]
  "fork14" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "trunci1" [mlir_op="arith.trunci", fillcolor=moccasin, shape=oval, label="[7...6]", style="filled", ]
  "buffer10" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [1]", style="filled", ]
  "cmpi1" [mlir_op="arith.cmpi<", fillcolor=moccasin, shape=oval, label="<", style="filled", ]
  "fork15" [mlir_op="handshake.fork", fillcolor=lavender, shape=box, label="fork", style="filled", ]
  "cond_br2" [mlir_op="handshake.cond_br", fillcolor=tan2, shape=box, label="cbranch", style="filled", ]
  "sink1" [mlir_op="handshake.sink", fillcolor=gainsboro, shape=box, label="sink", style="filled", ]
  "cond_br10" [mlir_op="handshake.cond_br", fillcolor=tan2, shape=box, label="cbranch", style="filled, dashed", ]
  "sink2" [mlir_op="handshake.sink", fillcolor=gainsboro, shape=box, label="sink", style="filled, dashed", ]
  "buffer7" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="fifo [2]", style="filled", ]
  "cond_br11" [mlir_op="handshake.cond_br", fillcolor=tan2, shape=box, label="cbranch", style="filled", ]
  "sink3" [mlir_op="handshake.sink", fillcolor=gainsboro, shape=box, label="sink", style="filled", ]
  "buffer6" [mlir_op="handshake.buffer", fillcolor=lightgreen, shape=box, label="seq [1]", style="filled", ]
  "d_return0" [mlir_op="handshake.d_return", fillcolor=gold, shape=box, label="return", style="filled", ]
  "end0" [mlir_op="handshake.end", fillcolor=gold, shape=box, label="end", style="filled", ]
  // Edges within basic block 0
  subgraph "cluster0" {
    label="block0"
    "fork0" -> "constant0" [style=dashed, ]
    "constant0" -> "extsi0" []
    "start" -> "fork0" [style=dashed, ]
  }
  // Edges outgoing of basic block 0
  "fork0" -> "control_merge0" [style=dashed, ]
  "extsi0" -> "mux0" []
  // Edges within basic block 2
  subgraph "cluster2" {
    label="block2"
    "mux4" -> "fork3" []
    "fork3" -> "extsi7" []
    "fork3" -> "extsi8" []
    "fork3" -> "buffer4" []
    "extsi7" -> "buffer21" []
    "extsi8" -> "buffer2" []
    "buffer4" -> "extsi9" []
    "extsi9" -> "fork4" []
    "fork4" -> "buffer13" []
    "fork4" -> "lsq_store0" []
    "fork4" -> "mc_load2" []
    "buffer16" -> "mux2" []
    "mux2" -> "buffer8" []
    "mux1" -> "fork5" []
    "fork5" -> "buffer18" []
    "fork5" -> "extsi10" []
    "fork5" -> "buffer14" []
    "extsi10" -> "muli2" []
    "buffer14" -> "extsi11" []
    "extsi11" -> "mc_load1" []
    "control_merge1" -> "fork7" [style=dashed, ]
    "control_merge1" -> "fork6" []
    "fork6" -> "mux1" []
    "fork6" -> "mux4" []
    "fork6" -> "buffer16" []
    "fork7" -> "buffer3" [style=dashed, ]
    "source0" -> "constant6" [style=dashed, ]
    "constant6" -> "fork8" []
    "fork8" -> "extsi12" []
    "fork8" -> "buffer5" []
    "extsi12" -> "muli2" []
    "buffer5" -> "extsi13" []
    "extsi13" -> "cmpi0" []
    "source1" -> "constant7" [style=dashed, ]
    "constant7" -> "extsi14" []
    "extsi14" -> "buffer1" []
    "muli2" -> "extsi15" []
    "extsi15" -> "addi2" []
    "buffer21" -> "addi2" []
    "addi2" -> "extsi16" []
    "extsi16" -> "mc_load0" []
    "mc_load0" -> "fork9" []
    "fork9" -> "muli1" []
    "fork9" -> "muli0" []
    "buffer13" -> "lsq_load1" []
    "lsq_load1" -> "addi0" []
    "mc_load1" -> "muli0" []
    "muli0" -> "addi0" []
    "addi0" -> "lsq_store0" []
    "mc_load2" -> "muli1" []
    "muli1" -> "addi1" []
    "buffer8" -> "addi1" []
    "addi1" -> "cond_br3" []
    "buffer1" -> "addi5" []
    "buffer2" -> "addi5" []
    "addi5" -> "fork10" []
    "fork10" -> "buffer19" []
    "fork10" -> "cmpi0" []
    "buffer19" -> "trunci0" []
    "trunci0" -> "cond_br0" []
    "cmpi0" -> "buffer17" []
    "buffer17" -> "fork11" []
    "fork11" -> "cond_br0" []
    "fork11" -> "cond_br1" []
    "fork11" -> "buffer9" []
    "fork11" -> "buffer15" []
    "cond_br0" -> "mux4" [ color="blue"]
    "buffer9" -> "cond_br3" []
    "cond_br3" -> "mux2" [ color="blue"]
    "buffer18" -> "cond_br1" []
    "cond_br1" -> "mux1" [ color="blue"]
    "buffer3" -> "cond_br5" [style=dashed, ]
    "buffer15" -> "cond_br5" []
    "cond_br5" -> "control_merge1" [style=dashed,  color="blue"]
  }
  // Edges outgoing of basic block 2
  "fork7" -> "lsq1" [style=dashed, ]
  "mc_load0" -> "mem_controller2" []
  "lsq_load1" -> "lsq1" []
  "mc_load1" -> "mem_controller0" []
  "lsq_store0" -> "lsq1" []
  "lsq_store0" -> "lsq1" []
  "mc_load2" -> "mem_controller1" []
  "cond_br0" -> "sink0" []
  "cond_br3" -> "fork13" []
  "cond_br1" -> "fork12" []
  "cond_br5" -> "cond_br10" [style=dashed, ]
  // Edges within basic block 4
  subgraph "cluster4" {
    label="block4"
    "buffer6" -> "d_return0" []
    "d_return0" -> "end0" []
  }
  // Edges within basic block 1
  subgraph "cluster1" {
    label="block1"
    "mux0" -> "buffer12" []
    "buffer12" -> "fork1" []
    "fork1" -> "extsi6" []
    "extsi6" -> "lsq_load0" []
    "control_merge0" -> "fork2" [style=dashed, ]
    "control_merge0" -> "mux0" []
    "fork2" -> "buffer11" [style=dashed, ]
    "fork2" -> "buffer0" [style=dashed, ]
    "buffer11" -> "constant1" [style=dashed, ]
    "constant1" -> "extsi1" []
  }
  // Edges outgoing of basic block 1
  "fork1" -> "mux1" []
  "fork2" -> "lsq0" [style=dashed, ]
  "lsq_load0" -> "lsq0" []
  "lsq_load0" -> "mux2" []
  "extsi1" -> "mux4" []
  "buffer0" -> "control_merge1" [style=dashed, ]
  // Edges within basic block 3
  subgraph "cluster3" {
    label="block3"
    "fork12" -> "extsi2" []
    "fork12" -> "extsi17" []
    "extsi2" -> "addi3" []
    "extsi17" -> "lsq_store1" []
    "fork13" -> "cond_br11" []
    "fork13" -> "lsq_store1" []
    "source2" -> "constant8" [style=dashed, ]
    "constant8" -> "extsi3" []
    "extsi3" -> "buffer10" []
    "source3" -> "constant9" [style=dashed, ]
    "constant9" -> "extsi18" []
    "extsi18" -> "addi3" []
    "addi3" -> "buffer20" []
    "buffer20" -> "fork14" []
    "fork14" -> "trunci1" []
    "fork14" -> "cmpi1" []
    "trunci1" -> "cond_br2" []
    "buffer10" -> "cmpi1" []
    "cmpi1" -> "fork15" []
    "fork15" -> "cond_br2" []
    "fork15" -> "cond_br10" []
    "fork15" -> "buffer7" []
    "buffer7" -> "cond_br11" []
  }
  // Edges outgoing of basic block 3
  "lsq_store1" -> "lsq0" []
  "lsq_store1" -> "lsq0" []
  "cond_br2" -> "mux0" [ color="blue"]
  "cond_br2" -> "sink1" []
  "cond_br10" -> "control_merge0" [style=dashed,  color="blue"]
  "cond_br10" -> "sink2" [style=dashed, ]
  "cond_br11" -> "sink3" []
  "cond_br11" -> "buffer6" []
  // Edges outside of all basic blocks
  "mem_controller0" -> "mc_load1" []
  "mem_controller0" -> "end0" [style=dashed, ]
  "mem_controller1" -> "mc_load2" []
  "mem_controller1" -> "end0" [style=dashed, ]
  "lsq0" -> "lsq_load0" []
  "lsq0" -> "end0" [style=dashed, ]
  "lsq1" -> "lsq_load1" []
  "lsq1" -> "end0" [style=dashed, ]
  "mem_controller2" -> "mc_load0" []
  "mem_controller2" -> "end0" [style=dashed, ]
}
