INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'FIFO_IN' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'FIFO_IN'...
WARNING:sim - A core named 'FIFO_IN' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'FIFO_IN'...
Delivering associated files for 'FIFO_IN'...
Delivering EJava files for 'FIFO_IN'...
Generating implementation netlist for 'FIFO_IN'...
INFO:sim - Pre-processing HDL files for 'FIFO_IN'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'FIFO_IN'
Running ngcbuild...
Writing VEO instantiation template for 'FIFO_IN'...
Writing Verilog behavioral simulation model for 'FIFO_IN'...
WARNING:sim - Overwriting existing file
   D:/ISEProject/CIM_TEST0726/ipcore_FIFO_IN/tmp/_cg/FIFO_IN/doc/fifo_generator_
   v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
D:/ISEProject/CIM_TEST0726/ipcore_FIFO_IN/tmp/_cg/FIFO_IN
Delivered 1 file into directory
D:/ISEProject/CIM_TEST0726/ipcore_FIFO_IN/tmp/_cg/FIFO_IN
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'FIFO_IN'...
Generating metadata file...
Regenerating ISE project file for 'FIFO_IN'...
Generating ISE project...
XCO file found: FIFO_IN.xco
XMDF file found: FIFO_IN_xmdf.tcl
Adding D:/ISEProject/CIM_TEST0726/ipcore_FIFO_IN/tmp/_cg/FIFO_IN.asy -view all
-origin_type imported
Adding D:/ISEProject/CIM_TEST0726/ipcore_FIFO_IN/tmp/_cg/FIFO_IN.ngc -view all
-origin_type created
Checking file "D:/ISEProject/CIM_TEST0726/ipcore_FIFO_IN/tmp/_cg/FIFO_IN.ngc"
for project device match ...
File "D:/ISEProject/CIM_TEST0726/ipcore_FIFO_IN/tmp/_cg/FIFO_IN.ngc" device
information matches project device.
Adding D:/ISEProject/CIM_TEST0726/ipcore_FIFO_IN/tmp/_cg/FIFO_IN.sym -view all
-origin_type imported
Adding D:/ISEProject/CIM_TEST0726/ipcore_FIFO_IN/tmp/_cg/FIFO_IN.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/ISEProject/CIM_TEST0726/ipcore_FIFO_IN/tmp/_cg/FIFO_IN.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/ISEProject/CIM_TEST0726/ipcore_FIFO_IN/tmp/_cg/FIFO_IN.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/FIFO_IN"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'FIFO_IN'.
