

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_1u_config18_s'
================================================================
* Date:           Sun Apr 28 20:42:14 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.024 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.02>
ST_1 : Operation 3 [1/1] (1.40ns)   --->   "%layer17_out_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %layer17_out" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 3 'read' 'layer17_out_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data = trunc i64 %layer17_out_read" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 4 'trunc' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_5 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer17_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 5 'partselect' 'data_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer17_out_read, i32 48, i32 63" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 6 'partselect' 'data_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_4 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer17_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 7 'partselect' 'data_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %data_4" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 8 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i25 %sext_ln70, i25 33554283" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 9 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln42_9 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73, i32 10, i32 24" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 10 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln42_87 = sext i15 %trunc_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 11 'sext' 'sext_ln42_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln42_89 = sext i16 %data_6" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 12 'sext' 'sext_ln42_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.94ns)   --->   "%mul_ln42_87 = mul i26 %sext_ln42_89, i26 67106957" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 13 'mul' 'mul_ln42_87' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_87, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 14 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_307 = add i16 %sext_ln42_87, i16 366" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 15 'add' 'add_ln58_307' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln58_308 = add i16 %add_ln58_307, i16 %trunc_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 16 'add' 'add_ln58_308' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.96>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer18_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer17_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_0, void @empty_3, void @empty_3, void @empty_3" [firmware/nnet_utils/nnet_dense_latency.h:33->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 19 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %data" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 20 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.94ns)   --->   "%mul_ln42 = mul i26 %sext_ln42, i26 67107200" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 21 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln42_88 = sext i16 %data_5" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 23 'sext' 'sext_ln42_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.94ns)   --->   "%mul_ln42_86 = mul i26 %sext_ln42_88, i26 67106062" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 24 'mul' 'mul_ln42_86' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_86, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 25 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58 = add i16 %trunc_ln, i16 %trunc_ln42_s" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 26 'add' 'add_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res = add i16 %add_ln58_308, i16 %add_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 27 'add' 'res' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (1.34ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer18_out, i16 %res" [firmware/nnet_utils/nnet_dense_stream.h:77->firmware/nnet_utils/nnet_dense_stream.h:100]   --->   Operation 28 'write' 'write_ln77' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [firmware/nnet_utils/nnet_dense_stream.h:101]   --->   Operation 29 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer17_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer18_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer17_out_read       (read             ) [ 000]
data                   (trunc            ) [ 001]
data_5                 (partselect       ) [ 001]
data_6                 (partselect       ) [ 000]
data_4                 (partselect       ) [ 000]
sext_ln70              (sext             ) [ 000]
mul_ln73               (mul              ) [ 000]
trunc_ln42_9           (partselect       ) [ 000]
sext_ln42_87           (sext             ) [ 000]
sext_ln42_89           (sext             ) [ 000]
mul_ln42_87            (mul              ) [ 000]
trunc_ln42_1           (partselect       ) [ 000]
add_ln58_307           (add              ) [ 000]
add_ln58_308           (add              ) [ 001]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specresourcelimit_ln33 (specresourcelimit) [ 000]
sext_ln42              (sext             ) [ 000]
mul_ln42               (mul              ) [ 000]
trunc_ln               (partselect       ) [ 000]
sext_ln42_88           (sext             ) [ 000]
mul_ln42_86            (mul              ) [ 000]
trunc_ln42_s           (partselect       ) [ 000]
add_ln58               (add              ) [ 000]
res                    (add              ) [ 000]
write_ln77             (write            ) [ 000]
ret_ln101              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer17_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer17_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer18_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer18_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="layer17_out_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer17_out_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln77_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="16" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln77/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="mul_ln73_fu_71">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="0"/>
<pin id="109" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mul_ln42_fu_72">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="mul_ln42_86_fu_73">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="13" slack="0"/>
<pin id="147" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_86/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mul_ln42_87_fu_74">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="12" slack="0"/>
<pin id="113" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_87/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="data_5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="0" index="3" bw="7" slack="0"/>
<pin id="165" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_5/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="data_6_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="0" index="3" bw="7" slack="0"/>
<pin id="175" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_6/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="data_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_4/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln70_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln42_9_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="15" slack="0"/>
<pin id="197" dir="0" index="1" bw="25" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_9/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln42_87_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="15" slack="0"/>
<pin id="207" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_87/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sext_ln42_89_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_89/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln42_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="26" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="0" index="3" bw="6" slack="0"/>
<pin id="219" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln58_307_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="15" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_307/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln58_308_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_308/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln42_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="1"/>
<pin id="238" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="26" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln42_88_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_88/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln42_s_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="26" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_s/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln58_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="res_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="1"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res/2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="data_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="1"/>
<pin id="278" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="281" class="1005" name="data_5_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_5 "/>
</bind>
</comp>

<comp id="286" class="1005" name="add_ln58_308_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="1"/>
<pin id="288" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln58_308 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="56" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="159"><net_src comp="58" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="58" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="58" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="58" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="180" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="71" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="170" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="74" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="228"><net_src comp="205" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="214" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="236" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="72" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="73" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="268"><net_src comp="240" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="254" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="275"><net_src comp="270" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="279"><net_src comp="156" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="284"><net_src comp="160" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="289"><net_src comp="230" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="270" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer18_out | {2 }
 - Input state : 
	Port: dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config18> : layer17_out | {1 }
  - Chain level:
	State 1
		sext_ln70 : 1
		mul_ln73 : 2
		trunc_ln42_9 : 3
		sext_ln42_87 : 4
		sext_ln42_89 : 1
		mul_ln42_87 : 2
		trunc_ln42_1 : 3
		add_ln58_307 : 5
		add_ln58_308 : 6
	State 2
		mul_ln42 : 1
		trunc_ln : 2
		mul_ln42_86 : 1
		trunc_ln42_s : 2
		add_ln58 : 3
		res : 4
		write_ln77 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |     add_ln58_307_fu_224     |    0    |    0    |    16   |
|    add   |     add_ln58_308_fu_230     |    0    |    0    |    16   |
|          |       add_ln58_fu_264       |    0    |    0    |    16   |
|          |          res_fu_270         |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |        mul_ln73_fu_71       |    1    |    0    |    5    |
|    mul   |        mul_ln42_fu_72       |    1    |    0    |    5    |
|          |      mul_ln42_86_fu_73      |    1    |    0    |    5    |
|          |      mul_ln42_87_fu_74      |    1    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|   read   | layer17_out_read_read_fu_58 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln77_write_fu_64   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |         data_fu_156         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        data_5_fu_160        |    0    |    0    |    0    |
|          |        data_6_fu_170        |    0    |    0    |    0    |
|          |        data_4_fu_180        |    0    |    0    |    0    |
|partselect|     trunc_ln42_9_fu_195     |    0    |    0    |    0    |
|          |     trunc_ln42_1_fu_214     |    0    |    0    |    0    |
|          |       trunc_ln_fu_240       |    0    |    0    |    0    |
|          |     trunc_ln42_s_fu_254     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln70_fu_190      |    0    |    0    |    0    |
|          |     sext_ln42_87_fu_205     |    0    |    0    |    0    |
|   sext   |     sext_ln42_89_fu_209     |    0    |    0    |    0    |
|          |       sext_ln42_fu_236      |    0    |    0    |    0    |
|          |     sext_ln42_88_fu_250     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |    0    |    84   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|add_ln58_308_reg_286|   16   |
|   data_5_reg_281   |   16   |
|    data_reg_276    |   16   |
+--------------------+--------+
|        Total       |   48   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   48   |   84   |
+-----------+--------+--------+--------+
