

================================================================
== Synthesis Summary Report of 'compute_check_to_value'
================================================================
+ General Information: 
    * Date:           Fri Aug  1 20:00:21 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        compute_check_to_value
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-----------+-----+
    |                       Modules                       | Issue|      |       Latency       | Iteration|         | Trip |          |         |         |            |           |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |    LUT    | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-----------+-----+
    |+ compute_check_to_value                             |     -|  0.00|     7581|  7.581e+04|         -|     7582|     -|        no|  4 (~0%)|  3 (~0%)|  4297 (~0%)|  4451 (1%)|    -|
    | o VITIS_LOOP_12_1                                   |     -|  7.30|     7580|  7.580e+04|       379|        -|    20|        no|        -|        -|           -|          -|    -|
    |  + compute_check_to_value_Pipeline_VITIS_LOOP_21_2  |     -|  0.00|      116|  1.160e+03|         -|       40|     -|    rewind|        -|        -|   905 (~0%)|  801 (~0%)|    -|
    |   o VITIS_LOOP_21_2                                 |     -|  7.30|      114|  1.140e+03|        76|        1|    40|       yes|        -|        -|           -|          -|    -|
    |  + compute_check_to_value_Pipeline_VITIS_LOOP_36_3  |     -|  0.00|      187|  1.870e+03|         -|       41|     -|    rewind|        -|  3 (~0%)|  1043 (~0%)|  872 (~0%)|    -|
    |   o VITIS_LOOP_36_3                                 |     -|  7.30|      185|  1.850e+03|       147|        1|    40|       yes|        -|        -|           -|          -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | READ_WRITE | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem1 | READ_ONLY  | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=2            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | L_1         | 0x10   | 32    | W      | Data signal of L                 |                                                                                    |
| s_axi_control | L_2         | 0x14   | 32    | W      | Data signal of L                 |                                                                                    |
| s_axi_control | syndrome_1  | 0x1c   | 32    | W      | Data signal of syndrome          |                                                                                    |
| s_axi_control | syndrome_2  | 0x20   | 32    | W      | Data signal of syndrome          |                                                                                    |
| s_axi_control | out_r_1     | 0x28   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | out_r_2     | 0x2c   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | size_checks | 0x34   | 32    | W      | Data signal of size_checks       |                                                                                    |
| s_axi_control | size_vnode  | 0x3c   | 32    | W      | Data signal of size_vnode        |                                                                                    |
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| L           | in        | float*   |
| syndrome    | inout     | int*     |
| out         | inout     | float*   |
| size_checks | in        | int      |
| size_vnode  | in        | int      |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+---------------+-----------+----------+---------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-------------+---------------+-----------+----------+---------------------------------------+
| L           | m_axi_gmem1   | interface |          | channel=0                             |
| L           | s_axi_control | register  | offset   | name=L_1 offset=0x10 range=32         |
| L           | s_axi_control | register  | offset   | name=L_2 offset=0x14 range=32         |
| syndrome    | m_axi_gmem0   | interface |          | channel=0                             |
| syndrome    | s_axi_control | register  | offset   | name=syndrome_1 offset=0x1c range=32  |
| syndrome    | s_axi_control | register  | offset   | name=syndrome_2 offset=0x20 range=32  |
| out         | m_axi_gmem0   | interface |          | channel=0                             |
| out         | s_axi_control | register  | offset   | name=out_r_1 offset=0x28 range=32     |
| out         | s_axi_control | register  | offset   | name=out_r_2 offset=0x2c range=32     |
| size_checks | s_axi_control | register  |          | name=size_checks offset=0x34 range=32 |
| size_vnode  | s_axi_control | register  |          | name=size_vnode offset=0x3c range=32  |
+-------------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+----------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                               | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+----------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| + compute_check_to_value                           | 3   |        |               |        |          |         |
|   empty_27_fu_211_p2                               |     |        | empty_27      | setlt  | auto     | 0       |
|   select_ln12_fu_217_p3                            |     |        | select_ln12   | select | auto_sel | 0       |
|   empty_29_fu_229_p2                               |     |        | empty_29      | setlt  | auto     | 0       |
|   select_ln12_1_fu_235_p3                          |     |        | select_ln12_1 | select | auto_sel | 0       |
|   icmp_ln12_fu_251_p2                              |     |        | icmp_ln12     | seteq  | auto     | 0       |
|   add_ln12_fu_256_p2                               |     |        | add_ln12      | add    | fabric   | 0       |
|   empty_30_fu_286_p2                               |     |        | empty_30      | add    | fabric   | 0       |
|   fcmp_32ns_32ns_1_2_no_dsp_1_U26                  |     |        | empty_32      | add    | fabric   | 0       |
|   empty_33_fu_318_p2                               |     |        | empty_33      | add    | fabric   | 0       |
|  + compute_check_to_value_Pipeline_VITIS_LOOP_21_2 | 0   |        |               |        |          |         |
|    add_ln23_fu_227_p2                              |     |        | add_ln23      | add    | fabric   | 0       |
|    icmp_ln25_fu_253_p2                             |     |        | icmp_ln25     | seteq  | auto     | 0       |
|    icmp_ln26_fu_313_p2                             |     |        | icmp_ln26     | setne  | auto     | 0       |
|    icmp_ln26_1_fu_318_p2                           |     |        | icmp_ln26_1   | seteq  | auto     | 0       |
|    or_ln26_fu_323_p2                               |     |        | or_ln26       | or     | auto     | 0       |
|    icmp_ln26_2_fu_393_p2                           |     |        | icmp_ln26_2   | setne  | auto     | 0       |
|    icmp_ln26_3_fu_399_p2                           |     |        | icmp_ln26_3   | seteq  | auto     | 0       |
|    or_ln26_1_fu_405_p2                             |     |        | or_ln26_1     | or     | auto     | 0       |
|    and_ln26_1_fu_411_p2                            |     |        | and_ln26_1    | and    | auto     | 0       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U2                  |     |        | tmp_4         | fcmp   | auto     | 1       |
|    and_ln26_2_fu_416_p2                            |     |        | and_ln26_2    | and    | auto     | 0       |
|    and_ln26_3_fu_422_p2                            |     |        | and_ln26_3    | and    | auto     | 0       |
|    xor_ln26_fu_426_p2                              |     |        | xor_ln26      | xor    | auto     | 0       |
|    and_ln26_fu_432_p2                              |     |        | and_ln26      | and    | auto     | 0       |
|    icmp_ln30_fu_455_p2                             |     |        | icmp_ln30     | setne  | auto     | 0       |
|    icmp_ln30_1_fu_461_p2                           |     |        | icmp_ln30_1   | seteq  | auto     | 0       |
|    or_ln30_fu_467_p2                               |     |        | or_ln30       | or     | auto     | 0       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U3                  |     |        | tmp_s         | fcmp   | auto     | 1       |
|    and_ln30_1_fu_473_p2                            |     |        | and_ln30_1    | and    | auto     | 0       |
|    and_ln30_2_fu_478_p2                            |     |        | and_ln30_2    | and    | auto     | 0       |
|    and_ln30_fu_484_p2                              |     |        | and_ln30      | and    | auto     | 0       |
|    min2_7_fu_490_p3                                |     |        | min2_7        | select | auto_sel | 0       |
|    min2_2_fu_496_p3                                |     |        | min2_2        | select | auto_sel | 0       |
|    min2_8_fu_503_p3                                |     |        | min2_8        | select | auto_sel | 0       |
|    minpos_1_fu_509_p3                              |     |        | minpos_1      | select | auto_sel | 0       |
|    min2_3_out                                      |     |        | min2_3        | select | auto_sel | 0       |
|    min1_3_out                                      |     |        | min1_3        | select | auto_sel | 0       |
|    not_icmp_ln25_fu_259_p2                         |     |        | not_icmp_ln25 | xor    | auto     | 0       |
|    minpos_2_out                                    |     |        | minpos_2      | select | auto_sel | 0       |
|    row_sign_2_fu_336_p2                            |     |        | row_sign_2    | and    | auto     | 0       |
|    row_sign_1_fu_345_p2                            |     |        | row_sign_1    | xor    | auto     | 0       |
|    add_ln21_fu_265_p2                              |     |        | add_ln21      | add    | fabric   | 0       |
|    icmp_ln21_fu_271_p2                             |     |        | icmp_ln21     | setlt  | auto     | 0       |
|    or_cond18_fu_277_p2                             |     |        | or_cond18     | and    | auto     | 0       |
|  + compute_check_to_value_Pipeline_VITIS_LOOP_36_3 | 3   |        |               |        |          |         |
|    icmp_ln36_fu_227_p2                             |     |        | icmp_ln36     | seteq  | auto     | 0       |
|    add_ln36_fu_233_p2                              |     |        | add_ln36      | add    | fabric   | 0       |
|    add_ln39_fu_255_p2                              |     |        | add_ln39      | add    | fabric   | 0       |
|    xor_ln40_fu_353_p2                              |     |        | xor_ln40      | xor    | auto     | 0       |
|    icmp_ln41_fu_358_p2                             |     |        | icmp_ln41     | seteq  | auto     | 0       |
|    final_sign_fu_363_p3                            |     |        | final_sign    | select | auto_sel | 0       |
|    icmp_ln43_fu_281_p2                             |     |        | icmp_ln43     | setne  | auto     | 0       |
|    magnitude_fu_371_p3                             |     |        | magnitude     | select | auto_sel | 0       |
|    icmp_ln54_fu_376_p2                             |     |        | icmp_ln54     | setne  | auto     | 0       |
|    icmp_ln54_1_fu_381_p2                           |     |        | icmp_ln54_1   | seteq  | auto     | 0       |
|    or_ln54_fu_386_p2                               |     |        | or_ln54       | or     | auto     | 0       |
|    and_ln54_fu_390_p2                              |     |        | and_ln54      | and    | auto     | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U12               | 3   |        | mul           | fmul   | maxdsp   | 2       |
|    select_ln54_fu_398_p3                           |     |        | select_ln54   | select | auto_sel | 0       |
+----------------------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+--------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                     | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                          |           |           |      |      |        |          |      |         | Banks            |
+--------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + compute_check_to_value |           |           | 4    | 0    |        |          |      |         |                  |
|   control_s_axi_U        | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem0_m_axi_U          | interface | m_axi     | 2    |      |        |          |      |         |                  |
|   gmem1_m_axi_U          | interface | m_axi     | 2    |      |        |          |      |         |                  |
+--------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+--------------------------------------------------------+----------------------------------------------------------------------------------+
| Type           | Options                                                | Location                                                                         |
+----------------+--------------------------------------------------------+----------------------------------------------------------------------------------+
| INTERFACE      | mode=m_axi depth=size_vnode port=syndrome bundle=gmem0 | ../hls_krnl_compute_check_to_value_msg.cpp:9 in compute_check_to_value, syndrome |
| INTERFACE      | mode=m_axi depth=20*40 port=L bundle=gmem1             | ../hls_krnl_compute_check_to_value_msg.cpp:10 in compute_check_to_value, L       |
| INTERFACE      | mode=m_axi depth=20*40 port=out bundle=gmem0           | ../hls_krnl_compute_check_to_value_msg.cpp:11 in compute_check_to_value, out     |
| LOOP_TRIPCOUNT | min = 20 max = 20                                      | ../hls_krnl_compute_check_to_value_msg.cpp:13 in compute_check_to_value          |
| LOOP_TRIPCOUNT | min = 40 max = 40                                      | ../hls_krnl_compute_check_to_value_msg.cpp:22 in compute_check_to_value          |
| LOOP_TRIPCOUNT | min = 40 max = 40                                      | ../hls_krnl_compute_check_to_value_msg.cpp:37 in compute_check_to_value          |
+----------------+--------------------------------------------------------+----------------------------------------------------------------------------------+


