Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct 25 09:19:28 2019
| Host         : travis-job-1ca3d69f-bb2d-4c22-bf4b-ba713b6282e4 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.433        0.000                      0                10883        0.024        0.000                      0                10881        0.264        0.000                       0                  3902  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.722        0.000                      0                   13        0.152        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.433        0.000                      0                10868        0.024        0.000                      0                10868        3.750        0.000                       0                  3804  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.668        0.000                      0                    1                                                                        
              sys_clk             2.390        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.534%)  route 1.303ns (64.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.715     7.338    reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299     7.637 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.224    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.534%)  route 1.303ns (64.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.715     7.338    reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299     7.637 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.224    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.534%)  route 1.303ns (64.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.715     7.338    reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299     7.637 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.224    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.534%)  route 1.303ns (64.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.715     7.338    reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299     7.637 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.224    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.419ns (30.048%)  route 0.975ns (69.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.419     6.630 r  FDPE_3/Q
                         net (fo=5, routed)           0.975     7.605    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.419ns (30.048%)  route 0.975ns (69.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.419     6.630 r  FDPE_3/Q
                         net (fo=5, routed)           0.975     7.605    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.419ns (30.048%)  route 0.975ns (69.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.419     6.630 r  FDPE_3/Q
                         net (fo=5, routed)           0.975     7.605    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.419ns (30.048%)  route 0.975ns (69.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.419     6.630 r  FDPE_3/Q
                         net (fo=5, routed)           0.975     7.605    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.580ns (30.424%)  route 1.326ns (69.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.326     7.986    reset_counter[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.110 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.110    reset_counter0[0]
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.029    11.180    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.180    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.606ns (31.360%)  route 1.326ns (68.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.326     7.986    reset_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.150     8.136 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.136    reset_counter[1]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.075    11.226    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  3.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.099     2.099    reset_counter[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.144 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.144    ic_reset_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120     1.991    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.184ns (43.283%)  route 0.241ns (56.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.241     2.240    reset_counter[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.043     2.283 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.283    reset_counter[3]_i_2_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.107     1.965    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.241     2.240    reset_counter[2]
    SLICE_X65Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.285 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.285    reset_counter[2]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.092     1.950    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.226ns (37.472%)  route 0.377ns (62.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     1.986 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.377     2.364    reset_counter[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.098     2.462 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.462    reset_counter[1]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.107     1.965    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.315%)  route 0.358ns (73.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.991 r  FDPE_3/Q
                         net (fo=5, routed)           0.358     2.350    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.315%)  route 0.358ns (73.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.991 r  FDPE_3/Q
                         net (fo=5, routed)           0.358     2.350    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.315%)  route 0.358ns (73.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.991 r  FDPE_3/Q
                         net (fo=5, routed)           0.358     2.350    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.315%)  route 0.358ns (73.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.991 r  FDPE_3/Q
                         net (fo=5, routed)           0.358     2.350    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.001%)  route 0.345ns (64.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     2.157    reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.202 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.390    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.001%)  route 0.345ns (64.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     2.157    reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.202 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.390    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.570    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y31     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y31     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 3.872ns (43.436%)  route 5.042ns (56.564%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y0          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     4.069 r  tag_mem_reg/DOPADOP[1]
                         net (fo=1, routed)           1.388     5.457    VexRiscv/IBusCachedPlugin_cache/DOPADOP[1]
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124     5.581 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.581    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.654     6.785    VexRiscv/IBusCachedPlugin_cache/basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.909 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=1, routed)           0.302     7.211    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.335 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.339     7.673    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.797 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34/O
                         net (fo=2, routed)           0.307     8.104    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=266, routed)         0.566     8.795    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_39/O
                         net (fo=16, routed)          0.703     9.622    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_39_n_0
    SLICE_X48Y5          LUT3 (Prop_lut3_I1_O)        0.124     9.746 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_4/O
                         net (fo=1, routed)           0.783    10.529    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]
    RAMB18_X1Y5          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3804, routed)        1.492    11.492    VexRiscv/clk100
    RAMB18_X1Y5          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.093    11.585    
                         clock uncertainty           -0.057    11.528    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.962    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 3.872ns (43.556%)  route 5.018ns (56.444%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y0          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     4.069 r  tag_mem_reg/DOPADOP[1]
                         net (fo=1, routed)           1.388     5.457    VexRiscv/IBusCachedPlugin_cache/DOPADOP[1]
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124     5.581 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.581    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.654     6.785    VexRiscv/IBusCachedPlugin_cache/basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.909 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=1, routed)           0.302     7.211    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.335 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.339     7.673    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.797 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34/O
                         net (fo=2, routed)           0.307     8.104    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=266, routed)         0.566     8.795    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_39/O
                         net (fo=16, routed)          0.640     9.559    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_39_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.683 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/O
                         net (fo=1, routed)           0.822    10.505    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]
    RAMB18_X1Y5          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3804, routed)        1.492    11.492    VexRiscv/clk100
    RAMB18_X1Y5          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.093    11.585    
                         clock uncertainty           -0.057    11.528    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.962    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_MulDivIterativePlugin_rs1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.457ns  (logic 5.349ns (56.563%)  route 4.108ns (43.437%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y0          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     4.069 r  tag_mem_reg/DOPADOP[1]
                         net (fo=1, routed)           1.388     5.457    VexRiscv/IBusCachedPlugin_cache/DOPADOP[1]
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124     5.581 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.581    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.654     6.785    VexRiscv/IBusCachedPlugin_cache/basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.909 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=1, routed)           0.302     7.211    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.335 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.339     7.673    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.797 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34/O
                         net (fo=2, routed)           0.307     8.104    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=266, routed)         0.733     8.962    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X41Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.086 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1[3]_i_2/O
                         net (fo=1, routed)           0.385     9.471    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1[3]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.051 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[3]_i_1_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[7]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[11]_i_1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.393    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[15]_i_1_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.507    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[19]_i_1_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.621 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.621    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[23]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.735 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.735    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[27]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.849 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.849    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[31]_i_2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.072 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.072    VexRiscv/IBusCachedPlugin_cache_n_483
    SLICE_X40Y14         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3804, routed)        1.445    11.445    VexRiscv/clk100
    SLICE_X40Y14         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs1_reg[32]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X40Y14         FDRE (Setup_fdre_C_D)        0.062    11.530    VexRiscv/memory_MulDivIterativePlugin_rs1_reg[32]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_MulDivIterativePlugin_rs1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 5.346ns (56.550%)  route 4.108ns (43.450%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y0          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     4.069 r  tag_mem_reg/DOPADOP[1]
                         net (fo=1, routed)           1.388     5.457    VexRiscv/IBusCachedPlugin_cache/DOPADOP[1]
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124     5.581 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.581    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.654     6.785    VexRiscv/IBusCachedPlugin_cache/basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.909 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=1, routed)           0.302     7.211    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.335 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.339     7.673    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.797 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34/O
                         net (fo=2, routed)           0.307     8.104    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=266, routed)         0.733     8.962    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X41Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.086 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1[3]_i_2/O
                         net (fo=1, routed)           0.385     9.471    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1[3]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.051 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[3]_i_1_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[7]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[11]_i_1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.393    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[15]_i_1_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.507    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[19]_i_1_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.621 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.621    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[23]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.735 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.735    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[27]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.069 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.069    VexRiscv/IBusCachedPlugin_cache_n_486
    SLICE_X40Y13         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3804, routed)        1.445    11.445    VexRiscv/clk100
    SLICE_X40Y13         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs1_reg[29]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X40Y13         FDRE (Setup_fdre_C_D)        0.062    11.530    VexRiscv/memory_MulDivIterativePlugin_rs1_reg[29]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_MulDivIterativePlugin_rs1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 5.325ns (56.453%)  route 4.108ns (43.547%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y0          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     4.069 r  tag_mem_reg/DOPADOP[1]
                         net (fo=1, routed)           1.388     5.457    VexRiscv/IBusCachedPlugin_cache/DOPADOP[1]
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124     5.581 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.581    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.654     6.785    VexRiscv/IBusCachedPlugin_cache/basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.909 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=1, routed)           0.302     7.211    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.335 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.339     7.673    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.797 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34/O
                         net (fo=2, routed)           0.307     8.104    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=266, routed)         0.733     8.962    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X41Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.086 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1[3]_i_2/O
                         net (fo=1, routed)           0.385     9.471    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1[3]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.051 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[3]_i_1_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[7]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[11]_i_1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.393    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[15]_i_1_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.507    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[19]_i_1_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.621 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.621    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[23]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.735 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.735    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[27]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.048 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    11.048    VexRiscv/IBusCachedPlugin_cache_n_484
    SLICE_X40Y13         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3804, routed)        1.445    11.445    VexRiscv/clk100
    SLICE_X40Y13         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs1_reg[31]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X40Y13         FDRE (Setup_fdre_C_D)        0.062    11.530    VexRiscv/memory_MulDivIterativePlugin_rs1_reg[31]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_MulDivIterativePlugin_rs2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.415ns  (logic 5.346ns (56.783%)  route 4.069ns (43.217%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y0          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     4.069 r  tag_mem_reg/DOPADOP[1]
                         net (fo=1, routed)           1.388     5.457    VexRiscv/IBusCachedPlugin_cache/DOPADOP[1]
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124     5.581 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.581    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.654     6.785    VexRiscv/IBusCachedPlugin_cache/basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.909 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=1, routed)           0.302     7.211    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.335 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.339     7.673    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.797 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34/O
                         net (fo=2, routed)           0.307     8.104    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=266, routed)         0.756     8.984    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X39Y4          LUT3 (Prop_lut3_I2_O)        0.124     9.108 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2[3]_i_2/O
                         net (fo=1, routed)           0.324     9.432    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2[3]_i_2_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.012 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.012    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[3]_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[7]_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[11]_i_1_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[15]_i_1_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[19]_i_1_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[23]_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.696    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[27]_i_1_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.030 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.030    VexRiscv/IBusCachedPlugin_cache_n_453
    SLICE_X37Y12         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3804, routed)        1.444    11.444    VexRiscv/clk100
    SLICE_X37Y12         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[29]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X37Y12         FDRE (Setup_fdre_C_D)        0.062    11.529    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[29]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_MulDivIterativePlugin_rs2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.394ns  (logic 5.325ns (56.686%)  route 4.069ns (43.314%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y0          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     4.069 r  tag_mem_reg/DOPADOP[1]
                         net (fo=1, routed)           1.388     5.457    VexRiscv/IBusCachedPlugin_cache/DOPADOP[1]
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124     5.581 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.581    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.654     6.785    VexRiscv/IBusCachedPlugin_cache/basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.909 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=1, routed)           0.302     7.211    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.335 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.339     7.673    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.797 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34/O
                         net (fo=2, routed)           0.307     8.104    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=266, routed)         0.756     8.984    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X39Y4          LUT3 (Prop_lut3_I2_O)        0.124     9.108 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2[3]_i_2/O
                         net (fo=1, routed)           0.324     9.432    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2[3]_i_2_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.012 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.012    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[3]_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[7]_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[11]_i_1_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[15]_i_1_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[19]_i_1_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[23]_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.696    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[27]_i_1_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.009 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs2_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    11.009    VexRiscv/IBusCachedPlugin_cache_n_451
    SLICE_X37Y12         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3804, routed)        1.444    11.444    VexRiscv/clk100
    SLICE_X37Y12         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[31]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X37Y12         FDRE (Setup_fdre_C_D)        0.062    11.529    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[31]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_MulDivIterativePlugin_rs1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 5.251ns (56.109%)  route 4.108ns (43.891%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y0          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     4.069 r  tag_mem_reg/DOPADOP[1]
                         net (fo=1, routed)           1.388     5.457    VexRiscv/IBusCachedPlugin_cache/DOPADOP[1]
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124     5.581 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.581    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.654     6.785    VexRiscv/IBusCachedPlugin_cache/basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.909 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=1, routed)           0.302     7.211    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.335 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.339     7.673    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.797 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34/O
                         net (fo=2, routed)           0.307     8.104    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.228 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=266, routed)         0.733     8.962    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X41Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.086 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1[3]_i_2/O
                         net (fo=1, routed)           0.385     9.471    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1[3]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.051 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[3]_i_1_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[7]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[11]_i_1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.393    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[15]_i_1_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.507    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[19]_i_1_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.621 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.621    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[23]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.735 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.735    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[27]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.974 r  VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    10.974    VexRiscv/IBusCachedPlugin_cache_n_485
    SLICE_X40Y13         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3804, routed)        1.445    11.445    VexRiscv/clk100
    SLICE_X40Y13         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs1_reg[30]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X40Y13         FDRE (Setup_fdre_C_D)        0.062    11.530    VexRiscv/memory_MulDivIterativePlugin_rs1_reg[30]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 3.872ns (44.083%)  route 4.911ns (55.917%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y0          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     4.069 r  tag_mem_reg/DOPADOP[1]
                         net (fo=1, routed)           1.388     5.457    VexRiscv/IBusCachedPlugin_cache/DOPADOP[1]
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124     5.581 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.581    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.654     6.785    VexRiscv/IBusCachedPlugin_cache/basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.909 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=1, routed)           0.302     7.211    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.335 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.339     7.673    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.797 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34/O
                         net (fo=2, routed)           0.307     8.104    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=266, routed)         0.566     8.795    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_39/O
                         net (fo=16, routed)          0.686     9.605    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_39_n_0
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.124     9.729 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_5/O
                         net (fo=1, routed)           0.670    10.398    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[0]
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3804, routed)        1.492    11.492    VexRiscv/clk100
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.093    11.585    
                         clock uncertainty           -0.057    11.528    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.962    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 3.872ns (44.087%)  route 4.911ns (55.913%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y0          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     4.069 r  tag_mem_reg/DOPADOP[1]
                         net (fo=1, routed)           1.388     5.457    VexRiscv/IBusCachedPlugin_cache/DOPADOP[1]
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124     5.581 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.581    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.654     6.785    VexRiscv/IBusCachedPlugin_cache/basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.909 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=1, routed)           0.302     7.211    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.335 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.339     7.673    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.797 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34/O
                         net (fo=2, routed)           0.307     8.104    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=266, routed)         0.566     8.795    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I2_O)        0.124     8.919 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_39/O
                         net (fo=16, routed)          0.675     9.594    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_39_n_0
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.124     9.718 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_5/O
                         net (fo=1, routed)           0.680    10.398    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]
    RAMB18_X1Y5          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3804, routed)        1.492    11.492    VexRiscv/clk100
    RAMB18_X1Y5          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.093    11.585    
                         clock uncertainty           -0.057    11.528    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.962    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_PC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.415%)  route 0.217ns (60.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.565     0.565    VexRiscv/clk100
    SLICE_X36Y6          FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VexRiscv/execute_to_memory_PC_reg[2]/Q
                         net (fo=1, routed)           0.217     0.922    VexRiscv/execute_to_memory_PC[2]
    SLICE_X33Y6          FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.834     0.834    VexRiscv/clk100
    SLICE_X33Y6          FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[2]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X33Y6          FDRE (Hold_fdre_C_D)         0.070     0.899    VexRiscv/memory_to_writeBack_PC_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mtval_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.460%)  route 0.216ns (60.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.556     0.556    VexRiscv/clk100
    SLICE_X41Y20         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25]/Q
                         net (fo=1, routed)           0.216     0.913    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[25]
    SLICE_X35Y20         FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.822     0.822    VexRiscv/clk100
    SLICE_X35Y20         FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[25]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.070     0.887    VexRiscv/CsrPlugin_mtval_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_PC_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_PC_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.296%)  route 0.209ns (59.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.565     0.565    VexRiscv/clk100
    SLICE_X37Y4          FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VexRiscv/execute_to_memory_PC_reg[13]/Q
                         net (fo=1, routed)           0.209     0.915    VexRiscv/execute_to_memory_PC[13]
    SLICE_X33Y4          FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.834     0.834    VexRiscv/clk100
    SLICE_X33Y4          FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[13]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.047     0.876    VexRiscv/memory_to_writeBack_PC_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mtval_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.631%)  route 0.234ns (62.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.566     0.566    VexRiscv/clk100
    SLICE_X36Y2          FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/Q
                         net (fo=1, routed)           0.234     0.940    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[13]
    SLICE_X32Y4          FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.834     0.834    VexRiscv/clk100
    SLICE_X32Y4          FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[13]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.066     0.895    VexRiscv/CsrPlugin_mtval_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mtval_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.524%)  route 0.222ns (57.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.558     0.558    VexRiscv/clk100
    SLICE_X38Y18         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]/Q
                         net (fo=1, routed)           0.222     0.943    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[21]
    SLICE_X32Y19         FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.824     0.824    VexRiscv/clk100
    SLICE_X32Y19         FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[21]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.070     0.889    VexRiscv/CsrPlugin_mtval_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.188%)  route 0.228ns (61.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.565     0.565    VexRiscv/clk100
    SLICE_X37Y4          FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VexRiscv/execute_to_memory_PC_reg[5]/Q
                         net (fo=1, routed)           0.228     0.934    VexRiscv/execute_to_memory_PC[5]
    SLICE_X33Y4          FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.834     0.834    VexRiscv/clk100
    SLICE_X33Y4          FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[5]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.047     0.876    VexRiscv/memory_to_writeBack_PC_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.059%)  route 0.217ns (62.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.565     0.565    VexRiscv/clk100
    SLICE_X36Y4          FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.128     0.693 r  VexRiscv/execute_to_memory_PC_reg[6]/Q
                         net (fo=1, routed)           0.217     0.910    VexRiscv/execute_to_memory_PC[6]
    SLICE_X33Y4          FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.834     0.834    VexRiscv/clk100
    SLICE_X33Y4          FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[6]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.021     0.850    VexRiscv/memory_to_writeBack_PC_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_PC_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_PC_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.315%)  route 0.258ns (64.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.564     0.564    VexRiscv/clk100
    SLICE_X36Y9          FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  VexRiscv/execute_to_memory_PC_reg[27]/Q
                         net (fo=1, routed)           0.258     0.963    VexRiscv/execute_to_memory_PC[27]
    SLICE_X33Y14         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.829     0.829    VexRiscv/clk100
    SLICE_X33Y14         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[27]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.078     0.902    VexRiscv/memory_to_writeBack_PC_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.562     0.562    sys_clk
    SLICE_X37Y37         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.247     0.950    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X38Y38         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.832     0.832    storage_1_reg_0_15_6_9/WCLK
    SLICE_X38Y38         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.562     0.562    sys_clk
    SLICE_X37Y37         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.247     0.950    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X38Y38         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3804, routed)        0.832     0.832    storage_1_reg_0_15_6_9/WCLK
    SLICE_X38Y38         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   data_mem_grain1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y37  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y37  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y37  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y37  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y37  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y37  storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y37  storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y37  storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_1_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_1_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_1_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_1_reg_0_15_6_9/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_1_reg_0_15_6_9/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_1_reg_0_15_6_9/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_1_reg_0_15_6_9/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_1_reg_0_15_6_9/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_1_reg_0_15_6_9/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_2_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_2_reg_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.668ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y31         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     3.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty           -0.125     3.739    
    SLICE_X65Y31         FDPE (Setup_fdpe_C_D)       -0.005     3.734    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.734    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.668    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.390ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y32         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3804, routed)        0.591     2.591    sys_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty           -0.129     2.461    
    SLICE_X65Y32         FDPE (Setup_fdpe_C_D)       -0.005     2.456    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.456    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.390    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |     0.363 (r) | FAST    |     1.668 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     3.500 (r) | SLOW    |    -0.834 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     4.479 (r) | SLOW    |    -1.248 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     2.885 (r) | SLOW    |    -0.407 (r) | FAST    |            |
sys_clk   | user_btn0        | FDRE           | -        |     6.858 (r) | SLOW    |    -1.806 (r) | FAST    |            |
sys_clk   | user_btn1        | FDRE           | -        |     6.659 (r) | SLOW    |    -1.880 (r) | FAST    |            |
sys_clk   | user_btn2        | FDRE           | -        |     7.130 (r) | SLOW    |    -1.860 (r) | FAST    |            |
sys_clk   | user_btn3        | FDRE           | -        |     6.922 (r) | SLOW    |    -1.934 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |     5.162 (r) | SLOW    |    -1.458 (r) | FAST    |            |
sys_clk   | user_sw1         | FDRE           | -        |     5.105 (r) | SLOW    |    -1.397 (r) | FAST    |            |
sys_clk   | user_sw2         | FDRE           | -        |     4.935 (r) | SLOW    |    -1.333 (r) | FAST    |            |
sys_clk   | user_sw3         | FDRE           | -        |     4.943 (r) | SLOW    |    -1.432 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      6.809 (r) | SLOW    |      1.686 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.284 (r) | SLOW    |      1.915 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.276 (r) | SLOW    |      1.908 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.108 (r) | SLOW    |      1.806 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      6.972 (r) | SLOW    |      1.768 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.426 (r) | SLOW    |      1.989 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      6.968 (r) | SLOW    |      1.755 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.121 (r) | SLOW    |      1.825 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.571 (r) | SLOW    |      1.599 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.885 (r) | SLOW    |      1.703 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.591 (r) | SLOW    |      1.643 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.274 (r) | SLOW    |      1.478 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.741 (r) | SLOW    |      1.695 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.732 (r) | SLOW    |      1.651 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.598 (r) | SLOW    |      1.648 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.872 (r) | SLOW    |      1.705 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.133 (r) | SLOW    |      1.830 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.447 (r) | SLOW    |      1.539 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.134 (r) | SLOW    |      1.837 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.448 (r) | SLOW    |      1.534 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     10.174 (r) | SLOW    |      3.385 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     10.295 (r) | SLOW    |      3.370 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     10.963 (r) | SLOW    |      3.304 (r) | FAST    |               |
sys_clk   | user_led0        | FDRE           | -     |      8.889 (r) | SLOW    |      2.867 (r) | FAST    |               |
sys_clk   | user_led1        | FDRE           | -     |      8.325 (r) | SLOW    |      2.627 (r) | FAST    |               |
sys_clk   | user_led2        | FDRE           | -     |      9.657 (r) | SLOW    |      3.269 (r) | FAST    |               |
sys_clk   | user_led3        | FDRE           | -     |      9.253 (r) | SLOW    |      3.005 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.278 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.567 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.152 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.809 (r) | SLOW    |   1.686 (r) | FAST    |    0.535 |
ddram_dq[1]        |   7.284 (r) | SLOW    |   1.915 (r) | FAST    |    1.010 |
ddram_dq[2]        |   7.276 (r) | SLOW    |   1.908 (r) | FAST    |    1.002 |
ddram_dq[3]        |   7.108 (r) | SLOW    |   1.806 (r) | FAST    |    0.834 |
ddram_dq[4]        |   6.972 (r) | SLOW    |   1.768 (r) | FAST    |    0.698 |
ddram_dq[5]        |   7.426 (r) | SLOW    |   1.989 (r) | FAST    |    1.152 |
ddram_dq[6]        |   6.968 (r) | SLOW    |   1.755 (r) | FAST    |    0.694 |
ddram_dq[7]        |   7.121 (r) | SLOW    |   1.825 (r) | FAST    |    0.847 |
ddram_dq[8]        |   6.571 (r) | SLOW    |   1.599 (r) | FAST    |    0.297 |
ddram_dq[9]        |   6.885 (r) | SLOW    |   1.703 (r) | FAST    |    0.611 |
ddram_dq[10]       |   6.591 (r) | SLOW    |   1.643 (r) | FAST    |    0.317 |
ddram_dq[11]       |   6.274 (r) | SLOW    |   1.478 (r) | FAST    |    0.000 |
ddram_dq[12]       |   6.741 (r) | SLOW    |   1.695 (r) | FAST    |    0.467 |
ddram_dq[13]       |   6.732 (r) | SLOW    |   1.651 (r) | FAST    |    0.458 |
ddram_dq[14]       |   6.598 (r) | SLOW    |   1.648 (r) | FAST    |    0.324 |
ddram_dq[15]       |   6.872 (r) | SLOW    |   1.705 (r) | FAST    |    0.598 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.426 (r) | SLOW    |   1.478 (r) | FAST    |    1.152 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.687 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.133 (r) | SLOW    |   1.830 (r) | FAST    |    0.686 |
ddram_dqs_n[1]     |   6.447 (r) | SLOW    |   1.539 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.134 (r) | SLOW    |   1.837 (r) | FAST    |    0.687 |
ddram_dqs_p[1]     |   6.448 (r) | SLOW    |   1.534 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.134 (r) | SLOW    |   1.534 (r) | FAST    |    0.687 |
-------------------+-------------+---------+-------------+---------+----------+




