$date
	Sun Dec  1 15:09:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module hazard_unit_tb $end
$var wire 1 ! stall_pipeline $end
$var wire 1 " pc_enable $end
$var wire 1 # if_id_enable $end
$var reg 1 $ branch_ctrl_flag $end
$var reg 1 % branch_taken_flag $end
$var reg 1 & clk $end
$var reg 5 ' dest_ex_mem [4:0] $end
$var reg 5 ( dest_mem_wb [4:0] $end
$var reg 7 ) inst_opcode [6:0] $end
$var reg 1 * rst $end
$var reg 5 + src1 [4:0] $end
$var reg 5 , src2 [4:0] $end
$scope module uut $end
$var wire 1 $ branch_ctrl_flag $end
$var wire 1 % branch_taken_flag $end
$var wire 1 & clk $end
$var wire 5 - dest_ex_mem [4:0] $end
$var wire 5 . dest_mem_wb [4:0] $end
$var wire 1 / has_data_hazard $end
$var wire 7 0 inst_opcode [6:0] $end
$var wire 1 * rst $end
$var wire 5 1 src1 [4:0] $end
$var wire 5 2 src2 [4:0] $end
$var parameter 7 3 TYPE_I $end
$var parameter 7 4 TYPE_R $end
$var parameter 7 5 TYPE_S $end
$var parameter 7 6 TYPE_SB $end
$var reg 1 # if_id_enable $end
$var reg 1 " pc_enable $end
$var reg 1 ! stall_pipeline $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100011 6
b100011 5
b110011 4
b11 3
$end
#0
$dumpvars
b0 2
b0 1
b0 0
0/
b0 .
b0 -
b0 ,
b0 +
1*
b0 )
b0 (
b0 '
0&
0%
0$
0#
0"
0!
$end
#5000
1&
#10000
1#
1"
0&
0*
#15000
1&
#20000
0&
b100 (
b100 .
b11 '
b11 -
b10 ,
b10 2
b1 +
b1 1
b110011 )
b110011 0
#25000
1&
#30000
1!
0#
0"
1/
0&
b1 '
b1 -
#35000
1&
#40000
0&
b10 (
b10 .
b0 '
b0 -
#45000
1&
#50000
0&
1$
b1100011 )
b1100011 0
#55000
1&
#60000
0&
1%
#65000
1&
#70000
0!
0&
1*
#75000
1&
#80000
0&
