// Seed: 2864655246
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd90
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire _id_2;
  inout reg id_1;
  wire [id_2 : -1  ==  -1] id_7, id_8;
  initial begin : LABEL_0
    id_1 = id_1 == -1;
    release id_7;
  end
  tri1 id_9 = id_9 - "";
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_3,
      id_8,
      id_6,
      id_7
  );
endmodule
