// license:BSD-3-Clause
// copyright-holders:Wilbert Pol
/******************************************************************************

SNK NeoGeo Pocket driver

After setting the initial console settings power cycle the unit at least once,
otherwise the settings will not be saved properly.


The NeoGeo Pocket (Color) contains one big chip which contains the following
components:
- Toshiba TLCS-900/H cpu core with 64KB ROM
- Z80 cpu core
- K1GE (mono)/K2GE (color) graphics chip + lcd controller
- SN76489A compatible sound chip
- DAC for additional sound
- RTC
- RAM


The following TLCS-900/H input sources are known:
- INT0 - Alarm/RTC irq
- INT4 - VBlank irq
- INT5 - Interrupt from Z80
- AN0 - Analog input which is used to determine the battery level
- NMI - Triggered by power button
- TIO - HBlank signal


The following TLCS-900/H output destination are known:
- TO3 - connected to Z80 INT pin


The cartridges
==============

The cartridges used flash chips produced by Toshiba, Sharp or Samsung. These
are the only 3 manufacturers supported by the NeoGeo pocket bios. The device
IDs supported appear to be SNK exclusive. Most likely because of the factory
blocked game data areas on these chip.

These manufacturer IDs are supported: 0x98, 0xec, 0xb0
These device IDs are supported: 0xab, 0x2c, 0x2f

There is support for 3 different sizes of flash roms: 4Mbit, 8Mbit 16Mbit. The
32Mbit games appear to be 2 16Mbit flash chips in 2 different memory regions (?).

The flash chips have a couple of different sized blocks. When writing to a
cartridge the neogeo pocket bios will erase the proper block and write the data
to the block.

The relation between block number and flash chip is as follows:

 # |  16Mbit (2f)  |  8Mbit (2c) |  4Mbit (ab)
---+---------------+-------------+-------------
 0 | 000000-00ffff | 00000-0ffff | 00000-0ffff
 1 | 010000-01ffff | 10000-1ffff | 10000-1ffff
 2 | 020000-02ffff | 20000-2ffff | 20000-2ffff
 3 | 030000-03ffff | 30000-3ffff | 30000-3ffff
 4 | 040000-01ffff | 40000-4ffff | 40000-4ffff
 5 | 050000-01ffff | 50000-5ffff | 50000-5ffff
 6 | 060000-01ffff | 60000-6ffff | 60000-6ffff
 7 | 070000-01ffff | 70000-7ffff | 70000-77fff
 8 | 080000-01ffff | 80000-8ffff | 78000-79fff
 9 | 090000-01ffff | 90000-9ffff | 7a000-7bfff
10 | 0a0000-01ffff | a0000-affff | 7c000-7ffff
11 | 0b0000-01ffff | b0000-bffff |
12 | 0c0000-01ffff | c0000-cffff |
13 | 0d0000-01ffff | d0000-dffff |
14 | 0e0000-01ffff | e0000-effff |
15 | 0f0000-01ffff | f0000-f7fff |
16 | 100000-10ffff | f8000-f9fff |
17 | 110000-11ffff | fa000-fbfff |
18 | 120000-12ffff | fc000-fffff |
19 | 130000-13ffff |             |
20 | 140000-14ffff |             |
21 | 150000-15ffff |             |
22 | 160000-16ffff |             |
23 | 170000-17ffff |             |
24 | 180000-18ffff |             |
25 | 190000-19ffff |             |
26 | 1a0000-1affff |             |
27 | 1b0000-1bffff |             |
28 | 1c0000-1cffff |             |
29 | 1d0000-1dffff |             |
30 | 1e0000-1effff |             |
31 | 1f0000-1f7fff |             |
32 | 1f8000-1f9fff |             |
33 | 1fa000-1fbfff |             |
34 | 1fc000-1fffff |             |

The last block is always reserved for use by the system. The Neogeo Pocket Color
bios does some tests on this last block to see if the flash functionality is
working. It does this on every boot!

The Toshiba TC58FVT004 seems to have an interface similar to what is used in
the Neogeo Pocket.


******************************************************************************/


#include "emu.h"
#include "k1ge.h"

#include "bus/generic/slot.h"
#include "bus/generic/carts.h"
#include "cpu/tlcs900/tmp95c061.h"
#include "cpu/z80/z80.h"
#include "sound/t6w28.h"
#include "sound/dac.h"

#include "dirtc.h"
#include "screen.h"
#include "softlist_dev.h"
#include "speaker.h"


namespace {

enum flash_state
{
	F_READ,                     /* xxxx F0 or 5555 AA 2AAA 55 5555 F0 */
	F_PROG1,
	F_PROG2,
	F_COMMAND,
	F_ID_READ,                  /* 5555 AA 2AAA 55 5555 90 */
	F_AUTO_PROGRAM,             /* 5555 AA 2AAA 55 5555 A0 address data */
	F_AUTO_CHIP_ERASE,          /* 5555 AA 2AAA 55 5555 80 5555 AA 2AAA 55 5555 10 */
	F_AUTO_BLOCK_ERASE,         /* 5555 AA 2AAA 55 5555 80 5555 AA 2AAA 55 block_address 30 */
	F_BLOCK_PROTECT             /* 5555 AA 2AAA 55 5555 9A 5555 AA 2AAA 55 5555 9A */
};


class ngp_state : public driver_device, public device_nvram_interface, device_rtc_interface
{
public:
	ngp_state(const machine_config &mconfig, device_type type, const char *tag) :
		driver_device(mconfig, type, tag),
		device_nvram_interface(mconfig, *this),
		device_rtc_interface(mconfig, *this),
		m_maincpu(*this, "maincpu"),
		m_screen(*this, "screen"),
		m_z80(*this, "soundcpu"),
		m_t6w28(*this, "t6w28"),
		m_ldac(*this, "ldac"),
		m_rdac(*this, "rdac"),
		m_cart(*this, "cartslot"),
		m_mainram(*this, "mainram"),
		m_k1ge(*this, "k1ge"),
		m_io_controls(*this, "Controls"),
		m_io_power(*this, "Power")
	{ }

	void ngp_common(machine_config &config);
	void ngp(machine_config &config);
	void ngpc(machine_config &config);

	DECLARE_INPUT_CHANGED_MEMBER(power_callback);

protected:
	virtual void machine_start() override ATTR_COLD;
	virtual void machine_reset() override ATTR_COLD;
	virtual void rtc_clock_updated(int year, int month, int day, int day_of_week, int hour, int minute, int second) override ATTR_COLD;

private:

	uint8_t m_io_reg[0x40] = { };
	uint8_t m_old_to3 = 0;
	emu_timer* m_seconds_timer = nullptr;

	struct {
		int       present = 0;
		uint8_t   manufacturer_id = 0;
		uint8_t   device_id = 0;
		uint8_t   *data = nullptr;
		uint8_t   org_data[16] = { };
		int       state = F_READ;
		uint8_t   command[2] = { };
	} m_flash_chip[2];

	required_device<tmp95c061_device> m_maincpu;
	required_device<screen_device> m_screen;
	required_device<cpu_device> m_z80;
	required_device<t6w28_device> m_t6w28;
	required_device<dac_byte_interface> m_ldac;
	required_device<dac_byte_interface> m_rdac;
	required_device<generic_slot_device> m_cart;
	required_shared_ptr<uint8_t> m_mainram;
	required_device<k1ge_device> m_k1ge;

	uint8_t ngp_io_r(offs_t offset);
	void ngp_io_w(offs_t offset, uint8_t data);

	template <int Which> void flash_w(offs_t offset, uint8_t data);
	void flash0_w(offs_t offset, uint8_t data);
	void flash1_w(offs_t offset, uint8_t data);

	uint8_t ngp_z80_comm_r();
	void ngp_z80_comm_w(uint8_t data);
	void ngp_z80_signal_main_w(uint8_t data);

	void ngp_z80_clear_irq(uint8_t data);

	void ngp_vblank_pin_w(int state);
	void ngp_hblank_pin_w(int state);
	void ngp_tlcs900_porta(offs_t offset, uint8_t data);
	uint32_t screen_update_ngp(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect);
	TIMER_CALLBACK_MEMBER(ngp_seconds_callback);

	DECLARE_DEVICE_IMAGE_LOAD_MEMBER(load_ngp_cart);
	DECLARE_DEVICE_IMAGE_UNLOAD_MEMBER(unload_ngp_cart);

	void ngp_mem(address_map &map) ATTR_COLD;
	void z80_io(address_map &map) ATTR_COLD;
	void z80_mem(address_map &map) ATTR_COLD;

	bool m_nvram_loaded = false;
	required_ioport m_io_controls;
	required_ioport m_io_power;

	virtual void nvram_default() override;
	virtual bool nvram_read(util::read_stream &file) override;
	virtual bool nvram_write(util::write_stream &file) override;
};


TIMER_CALLBACK_MEMBER(ngp_state::ngp_seconds_callback)
{
	advance_seconds();
}


uint8_t ngp_state::ngp_io_r(offs_t offset)
{
	uint8_t data = m_io_reg[offset];

	switch (offset)
	{
	case 0x11:  // year
		return convert_to_bcd(get_clock_register(RTC_YEAR) % 100);
	case 0x12:  // month
		return convert_to_bcd(get_clock_register(RTC_MONTH));
	case 0x13:  // day
		return convert_to_bcd(get_clock_register(RTC_DAY));
	case 0x14:  // hour
		return convert_to_bcd(get_clock_register(RTC_HOUR));
	case 0x15:  // minute
		return convert_to_bcd(get_clock_register(RTC_MINUTE));
	case 0x16:  // second
		return convert_to_bcd(get_clock_register(RTC_SECOND));
	case 0x30:  // Read controls
		return m_io_controls->read();
	case 0x31:
		data = m_io_power->read() & 0x01;
		// Sub-battery OK
		data |= 0x02;
		break;
	}
	return data;
}


void ngp_state::ngp_io_w(offs_t offset, uint8_t data)
{
	switch (offset)
	{
	case 0x11:  // year
		set_clock_register(RTC_YEAR, bcd_to_integer(data));
		break;
	case 0x12:  // month
		set_clock_register(RTC_MONTH, bcd_to_integer(data));
		break;
	case 0x13:  // day
		set_clock_register(RTC_DAY, bcd_to_integer(data));
		break;
	case 0x14:  // hour
		set_clock_register(RTC_HOUR, bcd_to_integer(data));
		break;
	case 0x15:  // minute
		set_clock_register(RTC_MINUTE, bcd_to_integer(data));
		break;
	case 0x16:  // second
		set_clock_register(RTC_SECOND, bcd_to_integer(data));
		break;
	case 0x20:  // t6w28 "right"
	case 0x21:  // t6w28 "left"
		if (m_io_reg[0x38] == 0x55 && m_io_reg[0x39] == 0xAA)
			m_t6w28->write(0, data);
		break;

	case 0x22:  // DAC right
		m_rdac->write(data);
		break;
	case 0x23:  // DAC left
		m_ldac->write(data);
		break;

	case 0x36: // 50 written when system powers down, 05 written when system starts up
	case 0x37:
		break;
	case 0x38:  // Sound enable/disable.
		switch (data)
		{
		case 0x55:  // Enabled sound
			m_t6w28->set_enable(true);
			break;
		case 0xAA:  // Disable sound
			m_t6w28->set_enable(false);
			break;
		}
		break;

	case 0x39:  // Z80 enable/disable.
		switch (data)
		{
		case 0x55:  // Enable Z80
			m_z80->resume(SUSPEND_REASON_HALT);
			m_z80->reset();
			m_z80->set_input_line(0, CLEAR_LINE);
			break;
		case 0xAA:  // Disable Z80
			m_z80->suspend(SUSPEND_REASON_HALT, 1);
			break;
		}
		break;

	case 0x3a:  // Trigger Z80 NMI
		m_z80->pulse_input_line(INPUT_LINE_NMI, attotime::zero);
		break;
	}
	m_io_reg[offset] = data;
}


template <int Which> void ngp_state::flash_w(offs_t offset, uint8_t data)
{
	if (!m_flash_chip[Which].present)
		return;

	switch (m_flash_chip[Which].state)
	{
	case F_READ:
		if (offset == 0x5555 && data == 0xaa)
			m_flash_chip[Which].state = F_PROG1;
		m_flash_chip[Which].command[0] = 0;
		break;
	case F_PROG1:
		if (offset == 0x2aaa && data == 0x55)
			m_flash_chip[Which].state = F_PROG2;
		else
			m_flash_chip[Which].state = F_READ;
		break;
	case F_PROG2:
		if (data == 0x30)
		{
			if (m_flash_chip[Which].command[0] == 0x80)
			{
				int size = 0x10000;
				uint8_t *block = m_flash_chip[Which].data;

				m_flash_chip[Which].state = F_AUTO_BLOCK_ERASE;
				switch (m_flash_chip[Which].device_id)
				{
				case 0xab:
					if (offset < 0x70000)
						block = m_flash_chip[Which].data + (offset & 0x70000);
					else
					{
						if (offset & 0x8000)
						{
							if (offset & 0x4000)
							{
								block = m_flash_chip[Which].data + (offset & 0x7c000);
								size = 0x4000;
							}
							else
							{
								block = m_flash_chip[Which].data + (offset & 0x7e000);
								size = 0x2000;
							}
						}
						else
						{
							block = m_flash_chip[Which].data + (offset & 0x78000);
							size = 0x8000;
						}
					}
					break;
				case 0x2c:
					if (offset < 0xf0000)
						block = m_flash_chip[Which].data + (offset & 0xf0000);
					else
					{
						if (offset & 0x8000)
						{
							if (offset & 0x4000)
							{
								block = m_flash_chip[Which].data + (offset & 0xfc000);
								size = 0x4000;
							}
							else
							{
								block = m_flash_chip[Which].data + (offset & 0xfe000);
								size = 0x2000;
							}
						}
						else
						{
							block = m_flash_chip[Which].data + (offset & 0xf8000);
							size = 0x8000;
						}
					}
					break;
				case 0x2f:
					if (offset < 0x1f0000)
						block = m_flash_chip[Which].data + (offset & 0x1f0000);
					else
					{
						if (offset & 0x8000)
						{
							if (offset & 0x4000)
							{
								block = m_flash_chip[Which].data + (offset & 0x1fc000);
								size = 0x4000;
							}
							else
							{
								block = m_flash_chip[Which].data + (offset & 0x1fe000);
								size = 0x2000;
							}
						}
						else
						{
							block = m_flash_chip[Which].data + (offset & 0x1f8000);
							size = 0x8000;
						}
					}
					break;
				}
				memset(block, 0xFF, size);
			}
			else
				m_flash_chip[Which].state = F_READ;
		}
		else if (offset == 0x5555)
		{
			switch (data)
			{
			case 0x80:
				m_flash_chip[Which].command[0] = 0x80;
				m_flash_chip[Which].state = F_COMMAND;
				break;
			case 0x90:
				m_flash_chip[Which].data[0x1fc000] = m_flash_chip[Which].manufacturer_id;
				m_flash_chip[Which].data[0xfc000] = m_flash_chip[Which].manufacturer_id;
				m_flash_chip[Which].data[0x7c000] = m_flash_chip[Which].manufacturer_id;
				m_flash_chip[Which].data[0] = m_flash_chip[Which].manufacturer_id;
				m_flash_chip[Which].data[0x1fc001] = m_flash_chip[Which].device_id;
				m_flash_chip[Which].data[0xfc001] = m_flash_chip[Which].device_id;
				m_flash_chip[Which].data[0x7c001] = m_flash_chip[Which].device_id;
				m_flash_chip[Which].data[1] = m_flash_chip[Which].device_id;
				m_flash_chip[Which].data[0x1fc002] = 0x02;
				m_flash_chip[Which].data[0xfc002] = 0x02;
				m_flash_chip[Which].data[0x7c002] = 0x02;
				m_flash_chip[Which].data[2] = 0x02;
				m_flash_chip[Which].data[0x1fc003] = 0x80;
				m_flash_chip[Which].data[0xfc003] = 0x80;
				m_flash_chip[Which].data[0x7c003] = 0x80;
				m_flash_chip[Which].data[3] = 0x80;
				m_flash_chip[Which].state = F_ID_READ;
				break;
			case 0x9a:
				if (m_flash_chip[Which].command[0] == 0x9a)
					m_flash_chip[Which].state = F_BLOCK_PROTECT;
				else
				{
					m_flash_chip[Which].command[0] = 0x9a;
					m_flash_chip[Which].state = F_COMMAND;
				}
				break;
			case 0xa0:
				m_flash_chip[Which].state = F_AUTO_PROGRAM;
				break;
			case 0xf0:
			default:
				m_flash_chip[Which].state = F_READ;
				break;
			}
		}
		else
			m_flash_chip[Which].state = F_READ;
		break;
	case F_COMMAND:
		if (offset == 0x5555 && data == 0xaa)
			m_flash_chip[Which].state = F_PROG1;
		else
			m_flash_chip[Which].state = F_READ;
		break;
	case F_ID_READ:
		if (offset == 0x5555 && data == 0xaa)
			m_flash_chip[Which].state = F_PROG1;
		else
			m_flash_chip[Which].state = F_READ;
		m_flash_chip[Which].command[0] = 0;
		break;
	case F_AUTO_PROGRAM:
		/* Only 1 -> 0 changes can be programmed */
		m_flash_chip[Which].data[offset] = m_flash_chip[Which].data[offset] & data;
		m_flash_chip[Which].state = F_READ;
		break;
	case F_AUTO_CHIP_ERASE:
		m_flash_chip[Which].state = F_READ;
		break;
	case F_AUTO_BLOCK_ERASE:
		m_flash_chip[Which].state = F_READ;
		break;
	case F_BLOCK_PROTECT:
		m_flash_chip[Which].state = F_READ;
		break;
	}

	if (m_flash_chip[Which].state == F_READ)
	{
		/* Exit command/back to normal operation*/
		m_flash_chip[Which].data[0] = m_flash_chip[Which].org_data[0];
		m_flash_chip[Which].data[1] = m_flash_chip[Which].org_data[1];
		m_flash_chip[Which].data[2] = m_flash_chip[Which].org_data[2];
		m_flash_chip[Which].data[3] = m_flash_chip[Which].org_data[3];
		m_flash_chip[Which].data[0x7c000] = m_flash_chip[Which].org_data[4];
		m_flash_chip[Which].data[0x7c001] = m_flash_chip[Which].org_data[5];
		m_flash_chip[Which].data[0x7c002] = m_flash_chip[Which].org_data[6];
		m_flash_chip[Which].data[0x7c003] = m_flash_chip[Which].org_data[7];
		m_flash_chip[Which].data[0xfc000] = m_flash_chip[Which].org_data[8];
		m_flash_chip[Which].data[0xfc001] = m_flash_chip[Which].org_data[9];
		m_flash_chip[Which].data[0xfc002] = m_flash_chip[Which].org_data[10];
		m_flash_chip[Which].data[0xfc003] = m_flash_chip[Which].org_data[11];
		m_flash_chip[Which].data[0x1fc000] = m_flash_chip[Which].org_data[12];
		m_flash_chip[Which].data[0x1fc001] = m_flash_chip[Which].org_data[13];
		m_flash_chip[Which].data[0x1fc002] = m_flash_chip[Which].org_data[14];
		m_flash_chip[Which].data[0x1fc003] = m_flash_chip[Which].org_data[15];
		m_flash_chip[Which].command[0] = 0;
	}
}


void ngp_state::flash0_w(offs_t offset, uint8_t data)
{
	flash_w<0>(offset, data);
}


void ngp_state::flash1_w(offs_t offset, uint8_t data)
{
	flash_w<1>(offset, data);
}


void ngp_state::ngp_mem(address_map &map)
{
	map(0x000080, 0x0000bf).rw(FUNC(ngp_state::ngp_io_r), FUNC(ngp_state::ngp_io_w));                        /* ngp/c specific i/o */
	map(0x004000, 0x006fff).ram().share("mainram");                              /* work ram */
	map(0x007000, 0x007fff).ram().share("share1");                               /* shared with sound cpu */
	map(0x008000, 0x00bfff).rw(m_k1ge, FUNC(k1ge_device::read), FUNC(k1ge_device::write));       /* video chip */
	map(0x200000, 0x3fffff).w(FUNC(ngp_state::flash0_w));   /* cart area #1 */
	map(0x800000, 0x9fffff).w(FUNC(ngp_state::flash1_w));   /* cart area #2 */
	map(0xff0000, 0xffffff).rom().region("maincpu", 0);                          /* system rom */
}


uint8_t ngp_state::ngp_z80_comm_r()
{
	return m_io_reg[0x3c];
}


void ngp_state::ngp_z80_comm_w(uint8_t data)
{
	m_io_reg[0x3c] = data;
}


void ngp_state::ngp_z80_signal_main_w(uint8_t data)
{
	m_maincpu->set_input_line(TLCS900_INT5, ASSERT_LINE);
}


void ngp_state::z80_mem(address_map &map)
{
	map(0x0000, 0x0fff).ram().share("share1");                       /* shared with tlcs900 */
	map(0x4000, 0x4001).w(m_t6w28, FUNC(t6w28_device::write));      /* sound chip (right, left) */
	map(0x8000, 0x8000).rw(FUNC(ngp_state::ngp_z80_comm_r), FUNC(ngp_state::ngp_z80_comm_w));  /* main-sound communication */
	map(0xc000, 0xc000).w(FUNC(ngp_state::ngp_z80_signal_main_w));               /* signal irq to main cpu */
}


void ngp_state::ngp_z80_clear_irq(uint8_t data)
{
	m_z80->set_input_line(0, CLEAR_LINE);

	/* I am not exactly sure what causes the maincpu INT5 signal to be cleared. This will do for now. */
	m_maincpu->set_input_line(TLCS900_INT5, CLEAR_LINE);
}


void ngp_state::z80_io(address_map &map)
{
	map(0x0000, 0xffff).w(FUNC(ngp_state::ngp_z80_clear_irq));
}


INPUT_CHANGED_MEMBER(ngp_state::power_callback)
{
	if (BIT(m_io_reg[0x33], 2))
		m_maincpu->set_input_line(TLCS900_NMI, (BIT(m_io_power->read(), 0) ? CLEAR_LINE : ASSERT_LINE));
}


static INPUT_PORTS_START(ngp)
	PORT_START("Controls")
	PORT_BIT(0x01, IP_ACTIVE_HIGH, IPT_JOYSTICK_UP) PORT_NAME("Up")
	PORT_BIT(0x02, IP_ACTIVE_HIGH, IPT_JOYSTICK_DOWN) PORT_NAME("Down")
	PORT_BIT(0x04, IP_ACTIVE_HIGH, IPT_JOYSTICK_LEFT) PORT_NAME("Left")
	PORT_BIT(0x08, IP_ACTIVE_HIGH, IPT_JOYSTICK_RIGHT) PORT_NAME("Right")
	PORT_BIT(0x10, IP_ACTIVE_HIGH, IPT_BUTTON1) PORT_NAME("Button A")
	PORT_BIT(0x20, IP_ACTIVE_HIGH, IPT_BUTTON2) PORT_NAME("Button B")
	PORT_BIT(0x40, IP_ACTIVE_HIGH, IPT_SELECT) PORT_NAME("Option")
	PORT_BIT(0x80, IP_ACTIVE_HIGH, IPT_UNUSED)

	PORT_START("Power")
	PORT_BIT(0x01, IP_ACTIVE_HIGH, IPT_POWER_ON) PORT_CHANGED_MEMBER(DEVICE_SELF, FUNC(ngp_state::power_callback), 0)
INPUT_PORTS_END


void ngp_state::ngp_vblank_pin_w(int state)
{
	m_maincpu->set_input_line(TLCS900_INT4, state ? ASSERT_LINE : CLEAR_LINE);
}


void ngp_state::ngp_hblank_pin_w(int state)
{
	m_maincpu->set_input_line(TLCS900_TIO, state ? ASSERT_LINE : CLEAR_LINE);
}


void ngp_state::ngp_tlcs900_porta(offs_t offset, uint8_t data)
{
	int to3 = BIT(data,3);

	if (to3 && !m_old_to3)
		m_z80->set_input_line(0, ASSERT_LINE);

	m_old_to3 = to3;
}


void ngp_state::machine_start()
{
	if (m_cart->exists())
	{
		std::string region_tag;
		uint8_t *cart = memregion(region_tag.assign(m_cart->tag()).append(GENERIC_ROM_REGION_TAG).c_str())->base();

		m_maincpu->space(AS_PROGRAM).install_rom(0x200000, 0x3fffff, cart);
		m_maincpu->space(AS_PROGRAM).install_rom(0x800000, 0x9fffff, cart + 0x200000);

		m_flash_chip[0].data = cart;
		m_flash_chip[0].org_data[0] = m_flash_chip[0].data[0];
		m_flash_chip[0].org_data[1] = m_flash_chip[0].data[1];
		m_flash_chip[0].org_data[2] = m_flash_chip[0].data[2];
		m_flash_chip[0].org_data[3] = m_flash_chip[0].data[3];
		m_flash_chip[0].org_data[4] = m_flash_chip[0].data[0x7c000];
		m_flash_chip[0].org_data[5] = m_flash_chip[0].data[0x7c001];
		m_flash_chip[0].org_data[6] = m_flash_chip[0].data[0x7c002];
		m_flash_chip[0].org_data[7] = m_flash_chip[0].data[0x7c003];
		m_flash_chip[0].org_data[8] = m_flash_chip[0].data[0xfc000];
		m_flash_chip[0].org_data[9] = m_flash_chip[0].data[0xfc001];
		m_flash_chip[0].org_data[10] = m_flash_chip[0].data[0xfc002];
		m_flash_chip[0].org_data[11] = m_flash_chip[0].data[0xfc003];
		m_flash_chip[0].org_data[12] = m_flash_chip[0].data[0x1fc000];
		m_flash_chip[0].org_data[13] = m_flash_chip[0].data[0x1fc001];
		m_flash_chip[0].org_data[14] = m_flash_chip[0].data[0x1fc002];
		m_flash_chip[0].org_data[15] = m_flash_chip[0].data[0x1fc003];

		m_flash_chip[1].data = cart + 0x200000;
		m_flash_chip[1].org_data[0] = m_flash_chip[1].data[0];
		m_flash_chip[1].org_data[1] = m_flash_chip[1].data[1];
		m_flash_chip[1].org_data[2] = m_flash_chip[1].data[2];
		m_flash_chip[1].org_data[3] = m_flash_chip[1].data[3];
		m_flash_chip[1].org_data[4] = m_flash_chip[1].data[0x7c000];
		m_flash_chip[1].org_data[5] = m_flash_chip[1].data[0x7c001];
		m_flash_chip[1].org_data[6] = m_flash_chip[1].data[0x7c002];
		m_flash_chip[1].org_data[7] = m_flash_chip[1].data[0x7c003];
		m_flash_chip[1].org_data[8] = m_flash_chip[1].data[0xfc000];
		m_flash_chip[1].org_data[9] = m_flash_chip[1].data[0xfc001];
		m_flash_chip[1].org_data[10] = m_flash_chip[1].data[0xfc002];
		m_flash_chip[1].org_data[11] = m_flash_chip[1].data[0xfc003];
		m_flash_chip[1].org_data[12] = m_flash_chip[1].data[0x1fc000];
		m_flash_chip[1].org_data[13] = m_flash_chip[1].data[0x1fc001];
		m_flash_chip[1].org_data[14] = m_flash_chip[1].data[0x1fc002];
		m_flash_chip[1].org_data[15] = m_flash_chip[1].data[0x1fc003];
	}
	else
	{
		m_maincpu->space(AS_PROGRAM).unmap_read(0x200000, 0x3fffff);
		m_maincpu->space(AS_PROGRAM).unmap_read(0x800000, 0x9fffff);
	}

	m_seconds_timer = timer_alloc(FUNC(ngp_state::ngp_seconds_callback), this);
	m_seconds_timer->adjust(attotime::from_seconds(1), 0, attotime::from_seconds(1));

	save_item(NAME(m_io_reg));
	save_item(NAME(m_old_to3));
	// TODO: check if these are handled correctly...
	save_item(NAME(m_flash_chip[0].present));
	save_item(NAME(m_flash_chip[0].manufacturer_id));
	save_item(NAME(m_flash_chip[0].device_id));
	save_item(NAME(m_flash_chip[0].org_data));
	save_item(NAME(m_flash_chip[0].state));
	save_item(NAME(m_flash_chip[0].command));
	save_item(NAME(m_flash_chip[1].present));
	save_item(NAME(m_flash_chip[1].manufacturer_id));
	save_item(NAME(m_flash_chip[1].device_id));
	save_item(NAME(m_flash_chip[1].org_data));
	save_item(NAME(m_flash_chip[1].state));
	save_item(NAME(m_flash_chip[1].command));
}


void ngp_state::machine_reset()
{
	m_old_to3 = 0;

	m_z80->suspend(SUSPEND_REASON_HALT, 1);
	m_z80->set_input_line(0, CLEAR_LINE);

	if (m_nvram_loaded)
	{
		m_maincpu->set_state_int(TLCS900_PC, 0xFF1800);
	}
}


uint32_t ngp_state::screen_update_ngp(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect)
{
	m_k1ge->update(bitmap, cliprect);
	return 0;
}


DEVICE_IMAGE_LOAD_MEMBER(ngp_state::load_ngp_cart)
{
	uint32_t size = m_cart->common_get_size("rom");

	if (size != 0x8000 && size != 0x8'0000 && size != 0x10'0000 && size != 0x20'0000 && size != 0x40'0000)
		return std::make_pair(image_error::INVALIDLENGTH, "Unsupported cartridge size (must be 32K, 512K, 1M, 2M or 4M)");

	// alloc 0x400000 ROM to simplify mapping in the address map
	m_cart->rom_alloc(0x400000, GENERIC_ROM8_WIDTH, ENDIANNESS_LITTLE);
	m_cart->common_load_rom(m_cart->get_rom_base(), size, "rom");

	//printf("%2x%2x - %x - %x\n", (unsigned int) memregion("cart")->u8(0x20), (unsigned int) memregion("cart")->u8(0x21),
	//        (unsigned int) memregion("cart")->u8(0x22), (unsigned int) memregion("cart")->u8(0x23));
	m_flash_chip[0].manufacturer_id = 0x98;
	m_flash_chip[0].present = 1;
	m_flash_chip[0].state = F_READ;

	switch (size)
	{
	case 0x8000:
	case 0x80000:
		m_flash_chip[0].device_id = 0xab;
		break;
	case 0x100000:
		m_flash_chip[0].device_id = 0x2c;
		break;
	case 0x200000:
	case 0x400000:
		m_flash_chip[0].device_id = 0x2f;
		break;
	}

	if (size == 0x400000)
	{
		m_flash_chip[1].manufacturer_id = 0x98;
		m_flash_chip[1].device_id = 0x2f;
		m_flash_chip[1].present = 1;
		m_flash_chip[1].state = F_READ;
	}

	return std::make_pair(std::error_condition(), std::string());
}


DEVICE_IMAGE_UNLOAD_MEMBER(ngp_state::unload_ngp_cart)
{
	m_flash_chip[0].present = 0;
	m_flash_chip[0].state = F_READ;

	m_flash_chip[1].present = 0;
	m_flash_chip[1].state = F_READ;
}


void ngp_state::nvram_default()
{
}


bool ngp_state::nvram_read(util::read_stream &file)
{
	u8 data[0x3000 + 0x20];

	auto const [err, actual] = read(file, data, 0x3000 + 0x20);
	if (!err && (actual == 0x3000 + 0x20))
	{
		for (int i = 0; i < 0x3000; i++)
			m_mainram[i] = data[i];
		for (int i = 0; i < 0x20; i++)
			m_io_reg[i] = data[0x3000 + i];

		system_time curtime;
		machine().current_datetime(curtime);
		set_current_time(curtime);

		m_nvram_loaded = true;
		return true;
	}
	return false;
}


bool ngp_state::nvram_write(util::write_stream &file)
{
	u8 data[0x3000 + 0x20];

	for (int i = 0; i < 0x3000; i++)
		data[i] = m_mainram[i];
	for (int i = 0; i < 0x20; i++)
		data[0x3000 + i] = m_io_reg[i];

	auto const [err, actual] = write(file, data, 0x3000 + 0x20);
	return !err;
}


void ngp_state::rtc_clock_updated(int year, int month, int day, int day_of_week, int hour, int minute, int second)
{
	m_io_reg[0x16] = convert_to_bcd(second);
	m_io_reg[0x15] = convert_to_bcd(minute);
	m_io_reg[0x14] = convert_to_bcd(hour);
	m_io_reg[0x13] = convert_to_bcd(day);
	m_io_reg[0x12] = convert_to_bcd(month);
	m_io_reg[0x11] = convert_to_bcd(year % 100);
}


void ngp_state::ngp_common(machine_config &config)
{
	TMP95C061(config, m_maincpu, 6.144_MHz_XTAL);
	m_maincpu->set_am8_16(1);
	m_maincpu->set_addrmap(AS_PROGRAM, &ngp_state::ngp_mem);
	m_maincpu->porta_write().set(FUNC(ngp_state::ngp_tlcs900_porta));
	m_maincpu->an_read<0>().set_constant(0x3ff); // main battery power

	z80_device &soundcpu(Z80(config, "soundcpu", 6.144_MHz_XTAL/2));
	soundcpu.set_addrmap(AS_PROGRAM, &ngp_state::z80_mem);
	soundcpu.set_addrmap(AS_IO, &ngp_state::z80_io);

	SCREEN(config, m_screen, SCREEN_TYPE_LCD);
	m_screen->set_raw(6.144_MHz_XTAL, 515, 0, 160 /*480*/, 199, 0, 152);
	m_screen->set_screen_update(FUNC(ngp_state::screen_update_ngp));

	/* sound hardware */
	SPEAKER(config, "lspeaker").front_left();
	SPEAKER(config, "rspeaker").front_right();

	T6W28(config, m_t6w28, 6.144_MHz_XTAL/2);
	m_t6w28->add_route(0, "lspeaker", 0.50);
	m_t6w28->add_route(1, "rspeaker", 0.50);

	DAC_8BIT_R2R(config, m_ldac, 0).add_route(ALL_OUTPUTS, "lspeaker", 0.25); // unknown DAC
	DAC_8BIT_R2R(config, m_rdac, 0).add_route(ALL_OUTPUTS, "rspeaker", 0.25); // unknown DAC
}


void ngp_state::ngp(machine_config &config)
{
	ngp_common(config);

	K1GE(config, m_k1ge, 6.144_MHz_XTAL, m_screen);
	m_k1ge->vblank_callback().set(FUNC(ngp_state::ngp_vblank_pin_w));
	m_k1ge->hblank_callback().set(FUNC(ngp_state::ngp_hblank_pin_w));

	m_screen->set_palette(m_k1ge);

	generic_cartslot_device &cartslot(GENERIC_CARTSLOT(config, "cartslot", generic_plain_slot, "ngp_cart", "bin,ngp,npc,ngc"));
	cartslot.set_device_load(FUNC(ngp_state::load_ngp_cart));
	cartslot.set_device_unload(FUNC(ngp_state::unload_ngp_cart));

	SOFTWARE_LIST(config, "cart_list").set_original("ngp");
	SOFTWARE_LIST(config, "ngpc_list").set_compatible("ngpc");
}


void ngp_state::ngpc(machine_config &config)
{
	ngp_common(config);
	K2GE(config, m_k1ge, 6.144_MHz_XTAL, m_screen);
	m_k1ge->vblank_callback().set(FUNC(ngp_state::ngp_vblank_pin_w));
	m_k1ge->hblank_callback().set(FUNC(ngp_state::ngp_hblank_pin_w));

	m_screen->set_palette(m_k1ge);

	generic_cartslot_device &cartslot(GENERIC_CARTSLOT(config, "cartslot", generic_plain_slot, "ngp_cart", "bin,ngp,npc,ngc"));
	cartslot.set_device_load(FUNC(ngp_state::load_ngp_cart));
	cartslot.set_device_unload(FUNC(ngp_state::unload_ngp_cart));

	SOFTWARE_LIST(config, "cart_list").set_original("ngpc");
	SOFTWARE_LIST(config, "ngp_list").set_compatible("ngp");
}


ROM_START(ngp)
	ROM_REGION(0x10000, "maincpu" , 0)
	ROM_LOAD("ngp_bios.ngp", 0x0000, 0x10000, CRC(6232df8d) SHA1(2f6429b68446536d8b03f35d02f1e98beb6460a0))
ROM_END


ROM_START(ngpc)
	ROM_REGION(0x10000, "maincpu", 0)
	ROM_LOAD("ngpcbios.rom", 0x0000, 0x10000, CRC(6eeb6f40) SHA1(edc13192054a59be49c6d55f83b70e2510968e86))
ROM_END

} // anonymous namespace


//   YEAR  NAME  PARENT  COMPAT  MACHINE  INPUT  STATE      INIT        COMPANY  FULLNAME               FLAGS
CONS(1998, ngp,  0,      0,      ngp,     ngp,   ngp_state, empty_init, "SNK",   "NeoGeo Pocket",       MACHINE_SUPPORTS_SAVE)
CONS(1999, ngpc, ngp,    0,      ngpc,    ngp,   ngp_state, empty_init, "SNK",   "NeoGeo Pocket Color", MACHINE_SUPPORTS_SAVE)
