From c770679ea040b92705e05bd2ad7eed0f4e41ac5c Mon Sep 17 00:00:00 2001
From: Shawn Lin <shawn.lin@rock-chips.com>
Date: Wed, 24 Oct 2018 14:15:10 +0800
Subject: [PATCH] phy: rockchip-inno-combphy: Add set phy mode support

Innosilicon combophy for PCIe still need different
configuration between EP and RC mode.

Change-Id: I48fb3f7bc2b73cba1adc4ba026b751dbe227a30f
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
---
 .../phy/rockchip/phy-rockchip-inno-combphy.c  | 22 +++++++++++++++++++
 1 file changed, 22 insertions(+)

diff --git a/drivers/phy/rockchip/phy-rockchip-inno-combphy.c b/drivers/phy/rockchip/phy-rockchip-inno-combphy.c
index 6b77ab4ed698..4ca7f95573e9 100644
--- a/drivers/phy/rockchip/phy-rockchip-inno-combphy.c
+++ b/drivers/phy/rockchip/phy-rockchip-inno-combphy.c
@@ -348,9 +348,31 @@ static int rockchip_combphy_u3_cp_test(struct phy *phy)
 	return ret;
 }
 
+static int rockchip_combphy_set_mode(struct phy *phy, enum phy_mode mode)
+{
+	struct rockchip_combphy_priv *priv = phy_get_drvdata(phy);
+	u32 reg;
+
+	if (priv->phy_type != PHY_TYPE_PCIE)
+		return -EINVAL;
+
+	reg = readl(priv->mmio + 0x21a8);
+
+	if (PHY_MODE_PCIE_EP == mode)
+		reg |= (0x1 << 2);
+	else if (PHY_MODE_PCIE_RC == mode)
+		reg &= ~(0x1 << 2);
+	else
+		return -EINVAL;
+
+	writel(reg, priv->mmio + 0x21a8);
+	return 0;
+}
+
 static const struct phy_ops rockchip_combphy_ops = {
 	.init		= rockchip_combphy_init,
 	.exit		= rockchip_combphy_exit,
+	.set_mode       = rockchip_combphy_set_mode,
 	.cp_test	= rockchip_combphy_u3_cp_test,
 	.owner		= THIS_MODULE,
 };
-- 
2.35.3

