Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 20 05:19:11 2020
| Host         : LAPTOP-1L9HBRU2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |              10 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------+----------------------------+------------------+----------------+
|    Clock Signal   |     Enable Signal    |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------+----------------------+----------------------------+------------------+----------------+
|  w/BspClk_reg_n_0 |                      | w/state[0]                 |                1 |              1 |
| ~clk_IBUF_BUFG    | r/samples            | r/samples[0]_i_1_n_0       |                1 |              1 |
|  r/BspClk_reg_n_0 |                      |                            |                1 |              2 |
| ~clk_IBUF_BUFG    |                      |                            |                1 |              2 |
|  w/BspClk_reg_n_0 |                      |                            |                1 |              3 |
|  w/BspClk_reg_n_0 | w/state[0]           | w/tx_byte_count[3]_i_1_n_0 |                2 |              4 |
| ~clk_IBUF_BUFG    |                      | rst_IBUF                   |                1 |              4 |
| ~clk_IBUF_BUFG    | r/bitcount_0         | rst_IBUF                   |                1 |              4 |
|  clk_IBUF_BUFG    |                      |                            |                3 |              5 |
|  w/BspClk_reg_n_0 | w/tx_data_0          |                            |                2 |             10 |
|  clk_IBUF_BUFG    |                      | w/BspClk                   |                4 |             13 |
|  clk_IBUF_BUFG    | r/read_clk_start     | r/BspClkReg[13]_i_1__0_n_0 |                4 |             13 |
| ~clk_IBUF_BUFG    | r/out_led[6]_i_1_n_0 | rst_IBUF                   |                2 |             13 |
+-------------------+----------------------+----------------------------+------------------+----------------+


