<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_pwm.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">component_pwm.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="component__pwm_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html">PwmCh_num</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> hardware registers.  <a href="struct_pwm_ch__num.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_cmp.html">PwmCmp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_pwm_cmp.html" title="PwmCmp hardware registers. ">PwmCmp</a> hardware registers.  <a href="struct_pwm_cmp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html">Pwm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gace381626974919cd4b1106113a792dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gace381626974919cd4b1106113a792dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_pwm.html">Pwm</a> hardware registers.  <a href="group___s_a_m3_x_a___p_w_m.html#gace381626974919cd4b1106113a792dd5">More...</a><br /></td></tr>
<tr class="separator:gace381626974919cd4b1106113a792dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac490ccca2dabf7952b692754e13ef7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaac490ccca2dabf7952b692754e13ef7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd838365b1e8ff1cd90d647ab9f91bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gafd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafd838365b1e8ff1cd90d647ab9f91bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c8665c750fe9e496bb150cfac30cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga89c8665c750fe9e496bb150cfac30cd6">PWM_CLK_DIVA_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_CLK_DIVA_Pos)</td></tr>
<tr class="memdesc:ga89c8665c750fe9e496bb150cfac30cd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA, CLKB Divide Factor  <a href="group___s_a_m3_x_a___p_w_m.html#ga89c8665c750fe9e496bb150cfac30cd6">More...</a><br /></td></tr>
<tr class="separator:ga89c8665c750fe9e496bb150cfac30cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16461ed8470a94e042b6b0c7b1eac316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga16461ed8470a94e042b6b0c7b1eac316">PWM_CLK_DIVA</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga89c8665c750fe9e496bb150cfac30cd6">PWM_CLK_DIVA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gafd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>)))</td></tr>
<tr class="separator:ga16461ed8470a94e042b6b0c7b1eac316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7994ea88a42a5f7e712d13777a421c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1c7994ea88a42a5f7e712d13777a421c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb35b3639a0d9d55ca300d6d3bca442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gadbb35b3639a0d9d55ca300d6d3bca442">PWM_CLK_PREA_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CLK_PREA_Pos)</td></tr>
<tr class="memdesc:gadbb35b3639a0d9d55ca300d6d3bca442"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA, CLKB Source Clock Selection  <a href="group___s_a_m3_x_a___p_w_m.html#gadbb35b3639a0d9d55ca300d6d3bca442">More...</a><br /></td></tr>
<tr class="separator:gadbb35b3639a0d9d55ca300d6d3bca442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ac408ebfd0225cef38195e24868d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad3ac408ebfd0225cef38195e24868d97">PWM_CLK_PREA</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gadbb35b3639a0d9d55ca300d6d3bca442">PWM_CLK_PREA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>)))</td></tr>
<tr class="separator:gad3ac408ebfd0225cef38195e24868d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad68719957eb425c8c4dc8c35a891b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga4ad68719957eb425c8c4dc8c35a891b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f10b800816f89c333627527117fdf61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0f10b800816f89c333627527117fdf61">PWM_CLK_DIVB_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_CLK_DIVB_Pos)</td></tr>
<tr class="memdesc:ga0f10b800816f89c333627527117fdf61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA, CLKB Divide Factor  <a href="group___s_a_m3_x_a___p_w_m.html#ga0f10b800816f89c333627527117fdf61">More...</a><br /></td></tr>
<tr class="separator:ga0f10b800816f89c333627527117fdf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78313c3c81971a4d15098efafe65705d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga78313c3c81971a4d15098efafe65705d">PWM_CLK_DIVB</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0f10b800816f89c333627527117fdf61">PWM_CLK_DIVB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>)))</td></tr>
<tr class="separator:ga78313c3c81971a4d15098efafe65705d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7eafce0edf069cbeca5d806e5b8ae8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gad7eafce0edf069cbeca5d806e5b8ae8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018cb44fee3f5be1802a35baf46b8a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga018cb44fee3f5be1802a35baf46b8a25">PWM_CLK_PREB_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CLK_PREB_Pos)</td></tr>
<tr class="memdesc:ga018cb44fee3f5be1802a35baf46b8a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA, CLKB Source Clock Selection  <a href="group___s_a_m3_x_a___p_w_m.html#ga018cb44fee3f5be1802a35baf46b8a25">More...</a><br /></td></tr>
<tr class="separator:ga018cb44fee3f5be1802a35baf46b8a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8fe1e42e8c243737138f76d097056b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9e8fe1e42e8c243737138f76d097056b">PWM_CLK_PREB</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga018cb44fee3f5be1802a35baf46b8a25">PWM_CLK_PREB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>)))</td></tr>
<tr class="separator:ga9e8fe1e42e8c243737138f76d097056b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c0afa3572c801d2b6cd0290b28aa4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga77c0afa3572c801d2b6cd0290b28aa4b">PWM_ENA_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga77c0afa3572c801d2b6cd0290b28aa4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga77c0afa3572c801d2b6cd0290b28aa4b">More...</a><br /></td></tr>
<tr class="separator:ga77c0afa3572c801d2b6cd0290b28aa4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4948f507b7d676ab5b011710d94d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0a4948f507b7d676ab5b011710d94d5a">PWM_ENA_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga0a4948f507b7d676ab5b011710d94d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga0a4948f507b7d676ab5b011710d94d5a">More...</a><br /></td></tr>
<tr class="separator:ga0a4948f507b7d676ab5b011710d94d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de33fe21d0568c5af66072ea224b374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8de33fe21d0568c5af66072ea224b374">PWM_ENA_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga8de33fe21d0568c5af66072ea224b374"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga8de33fe21d0568c5af66072ea224b374">More...</a><br /></td></tr>
<tr class="separator:ga8de33fe21d0568c5af66072ea224b374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51ecf03f17443c907a60d29f7e63ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa51ecf03f17443c907a60d29f7e63ffb">PWM_ENA_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa51ecf03f17443c907a60d29f7e63ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#gaa51ecf03f17443c907a60d29f7e63ffb">More...</a><br /></td></tr>
<tr class="separator:gaa51ecf03f17443c907a60d29f7e63ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24ecea00b01cf7a83cca9dcfa108ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae24ecea00b01cf7a83cca9dcfa108ab5">PWM_ENA_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gae24ecea00b01cf7a83cca9dcfa108ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#gae24ecea00b01cf7a83cca9dcfa108ab5">More...</a><br /></td></tr>
<tr class="separator:gae24ecea00b01cf7a83cca9dcfa108ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a9f9bbbdbd68785f3a75bb698201c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga27a9f9bbbdbd68785f3a75bb698201c2">PWM_ENA_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga27a9f9bbbdbd68785f3a75bb698201c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga27a9f9bbbdbd68785f3a75bb698201c2">More...</a><br /></td></tr>
<tr class="separator:ga27a9f9bbbdbd68785f3a75bb698201c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c7284ca22be7613042dae5eef7fbda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab9c7284ca22be7613042dae5eef7fbda">PWM_ENA_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gab9c7284ca22be7613042dae5eef7fbda"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#gab9c7284ca22be7613042dae5eef7fbda">More...</a><br /></td></tr>
<tr class="separator:gab9c7284ca22be7613042dae5eef7fbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e33e16f05bc276a3883236214a6f580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0e33e16f05bc276a3883236214a6f580">PWM_ENA_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga0e33e16f05bc276a3883236214a6f580"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga0e33e16f05bc276a3883236214a6f580">More...</a><br /></td></tr>
<tr class="separator:ga0e33e16f05bc276a3883236214a6f580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4091417cf1ab606fbb4763bb93ba4740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4091417cf1ab606fbb4763bb93ba4740">PWM_DIS_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga4091417cf1ab606fbb4763bb93ba4740"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga4091417cf1ab606fbb4763bb93ba4740">More...</a><br /></td></tr>
<tr class="separator:ga4091417cf1ab606fbb4763bb93ba4740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018c7471f812f9bbbfb758e7d1d95a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga018c7471f812f9bbbfb758e7d1d95a35">PWM_DIS_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga018c7471f812f9bbbfb758e7d1d95a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga018c7471f812f9bbbfb758e7d1d95a35">More...</a><br /></td></tr>
<tr class="separator:ga018c7471f812f9bbbfb758e7d1d95a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c86b68ac70aee9bb151eae80a19190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga74c86b68ac70aee9bb151eae80a19190">PWM_DIS_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga74c86b68ac70aee9bb151eae80a19190"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga74c86b68ac70aee9bb151eae80a19190">More...</a><br /></td></tr>
<tr class="separator:ga74c86b68ac70aee9bb151eae80a19190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga036f740d5b634027628c0f87918132d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga036f740d5b634027628c0f87918132d1">PWM_DIS_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga036f740d5b634027628c0f87918132d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga036f740d5b634027628c0f87918132d1">More...</a><br /></td></tr>
<tr class="separator:ga036f740d5b634027628c0f87918132d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b012801174274ed18278cdb4b2e194c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7b012801174274ed18278cdb4b2e194c">PWM_DIS_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga7b012801174274ed18278cdb4b2e194c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga7b012801174274ed18278cdb4b2e194c">More...</a><br /></td></tr>
<tr class="separator:ga7b012801174274ed18278cdb4b2e194c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29f5c126e69dae831235a8eb7283e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac29f5c126e69dae831235a8eb7283e58">PWM_DIS_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gac29f5c126e69dae831235a8eb7283e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#gac29f5c126e69dae831235a8eb7283e58">More...</a><br /></td></tr>
<tr class="separator:gac29f5c126e69dae831235a8eb7283e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a1c14e75e48ccc005661937d3340d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga20a1c14e75e48ccc005661937d3340d2">PWM_DIS_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga20a1c14e75e48ccc005661937d3340d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga20a1c14e75e48ccc005661937d3340d2">More...</a><br /></td></tr>
<tr class="separator:ga20a1c14e75e48ccc005661937d3340d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf6c14e27e2f2046fd63f68d0f53de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gacaf6c14e27e2f2046fd63f68d0f53de9">PWM_DIS_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gacaf6c14e27e2f2046fd63f68d0f53de9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#gacaf6c14e27e2f2046fd63f68d0f53de9">More...</a><br /></td></tr>
<tr class="separator:gacaf6c14e27e2f2046fd63f68d0f53de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a0feb323f0888fcc4eb26f8475021e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8a0feb323f0888fcc4eb26f8475021e8">PWM_SR_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga8a0feb323f0888fcc4eb26f8475021e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga8a0feb323f0888fcc4eb26f8475021e8">More...</a><br /></td></tr>
<tr class="separator:ga8a0feb323f0888fcc4eb26f8475021e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d055995397c049308dbbbc862d2b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga02d055995397c049308dbbbc862d2b3c">PWM_SR_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga02d055995397c049308dbbbc862d2b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga02d055995397c049308dbbbc862d2b3c">More...</a><br /></td></tr>
<tr class="separator:ga02d055995397c049308dbbbc862d2b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0340aa3419df5dd39b9cd56c4b98862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad0340aa3419df5dd39b9cd56c4b98862">PWM_SR_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad0340aa3419df5dd39b9cd56c4b98862"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#gad0340aa3419df5dd39b9cd56c4b98862">More...</a><br /></td></tr>
<tr class="separator:gad0340aa3419df5dd39b9cd56c4b98862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c704ff17cd4890571f8794c0ae0ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab8c704ff17cd4890571f8794c0ae0ecc">PWM_SR_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gab8c704ff17cd4890571f8794c0ae0ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#gab8c704ff17cd4890571f8794c0ae0ecc">More...</a><br /></td></tr>
<tr class="separator:gab8c704ff17cd4890571f8794c0ae0ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e083cc3d8706f42cc56a6d13c2d5666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3e083cc3d8706f42cc56a6d13c2d5666">PWM_SR_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga3e083cc3d8706f42cc56a6d13c2d5666"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga3e083cc3d8706f42cc56a6d13c2d5666">More...</a><br /></td></tr>
<tr class="separator:ga3e083cc3d8706f42cc56a6d13c2d5666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b93844d5b6acb682adda0b887bbf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab0b93844d5b6acb682adda0b887bbf7a">PWM_SR_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gab0b93844d5b6acb682adda0b887bbf7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#gab0b93844d5b6acb682adda0b887bbf7a">More...</a><br /></td></tr>
<tr class="separator:gab0b93844d5b6acb682adda0b887bbf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62dfc8a49a47e8b39fff663b0352879d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga62dfc8a49a47e8b39fff663b0352879d">PWM_SR_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga62dfc8a49a47e8b39fff663b0352879d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#ga62dfc8a49a47e8b39fff663b0352879d">More...</a><br /></td></tr>
<tr class="separator:ga62dfc8a49a47e8b39fff663b0352879d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbbbfd9e91ce75ed48b05ead3fcdc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gafcbbbfd9e91ce75ed48b05ead3fcdc9b">PWM_SR_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gafcbbbfd9e91ce75ed48b05ead3fcdc9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <a href="group___s_a_m3_x_a___p_w_m.html#gafcbbbfd9e91ce75ed48b05ead3fcdc9b">More...</a><br /></td></tr>
<tr class="separator:gafcbbbfd9e91ce75ed48b05ead3fcdc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacec10dad8055a8b5b3c7d901efc11c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gacec10dad8055a8b5b3c7d901efc11c44">PWM_IER1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gacec10dad8055a8b5b3c7d901efc11c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 0 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gacec10dad8055a8b5b3c7d901efc11c44">More...</a><br /></td></tr>
<tr class="separator:gacec10dad8055a8b5b3c7d901efc11c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1bd2e8c79a879b4137063f1c78db41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gadf1bd2e8c79a879b4137063f1c78db41">PWM_IER1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gadf1bd2e8c79a879b4137063f1c78db41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 1 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gadf1bd2e8c79a879b4137063f1c78db41">More...</a><br /></td></tr>
<tr class="separator:gadf1bd2e8c79a879b4137063f1c78db41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa396fa0bb6991b994c66401939fdabc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa396fa0bb6991b994c66401939fdabc8">PWM_IER1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaa396fa0bb6991b994c66401939fdabc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 2 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gaa396fa0bb6991b994c66401939fdabc8">More...</a><br /></td></tr>
<tr class="separator:gaa396fa0bb6991b994c66401939fdabc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7cf8ae79684535dd2b5461dd9dae96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6a7cf8ae79684535dd2b5461dd9dae96">PWM_IER1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga6a7cf8ae79684535dd2b5461dd9dae96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 3 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga6a7cf8ae79684535dd2b5461dd9dae96">More...</a><br /></td></tr>
<tr class="separator:ga6a7cf8ae79684535dd2b5461dd9dae96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f1cc13aeebf24f03d99bc16d8932eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga63f1cc13aeebf24f03d99bc16d8932eb">PWM_IER1_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga63f1cc13aeebf24f03d99bc16d8932eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 4 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga63f1cc13aeebf24f03d99bc16d8932eb">More...</a><br /></td></tr>
<tr class="separator:ga63f1cc13aeebf24f03d99bc16d8932eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b50d7ae0e6ca39474fa9857b811f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga72b50d7ae0e6ca39474fa9857b811f3e">PWM_IER1_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga72b50d7ae0e6ca39474fa9857b811f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 5 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga72b50d7ae0e6ca39474fa9857b811f3e">More...</a><br /></td></tr>
<tr class="separator:ga72b50d7ae0e6ca39474fa9857b811f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38694ac77abd6f0897b86d3ee5d2fd23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga38694ac77abd6f0897b86d3ee5d2fd23">PWM_IER1_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga38694ac77abd6f0897b86d3ee5d2fd23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 6 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga38694ac77abd6f0897b86d3ee5d2fd23">More...</a><br /></td></tr>
<tr class="separator:ga38694ac77abd6f0897b86d3ee5d2fd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999b320a6034279891c1933520a49c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga999b320a6034279891c1933520a49c6b">PWM_IER1_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga999b320a6034279891c1933520a49c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 7 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga999b320a6034279891c1933520a49c6b">More...</a><br /></td></tr>
<tr class="separator:ga999b320a6034279891c1933520a49c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddf859bc39129c1ea60d629dec93bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gadddf859bc39129c1ea60d629dec93bb4">PWM_IER1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gadddf859bc39129c1ea60d629dec93bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 0 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gadddf859bc39129c1ea60d629dec93bb4">More...</a><br /></td></tr>
<tr class="separator:gadddf859bc39129c1ea60d629dec93bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6b66691e3a876e5b8307b16f579550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaba6b66691e3a876e5b8307b16f579550">PWM_IER1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gaba6b66691e3a876e5b8307b16f579550"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 1 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gaba6b66691e3a876e5b8307b16f579550">More...</a><br /></td></tr>
<tr class="separator:gaba6b66691e3a876e5b8307b16f579550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9694d6928071c3f4655ebabbcc6dbca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9694d6928071c3f4655ebabbcc6dbca3">PWM_IER1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga9694d6928071c3f4655ebabbcc6dbca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 2 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga9694d6928071c3f4655ebabbcc6dbca3">More...</a><br /></td></tr>
<tr class="separator:ga9694d6928071c3f4655ebabbcc6dbca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b0794397320c6bed971ab0a638f6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab9b0794397320c6bed971ab0a638f6c3">PWM_IER1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gab9b0794397320c6bed971ab0a638f6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 3 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gab9b0794397320c6bed971ab0a638f6c3">More...</a><br /></td></tr>
<tr class="separator:gab9b0794397320c6bed971ab0a638f6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf8a80f4c319178832937445bace0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0bf8a80f4c319178832937445bace0d8">PWM_IER1_FCHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga0bf8a80f4c319178832937445bace0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 4 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga0bf8a80f4c319178832937445bace0d8">More...</a><br /></td></tr>
<tr class="separator:ga0bf8a80f4c319178832937445bace0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ceb8987535288ac7a726c64e052b570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0ceb8987535288ac7a726c64e052b570">PWM_IER1_FCHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga0ceb8987535288ac7a726c64e052b570"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 5 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga0ceb8987535288ac7a726c64e052b570">More...</a><br /></td></tr>
<tr class="separator:ga0ceb8987535288ac7a726c64e052b570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae624855effbfc4c4a78ce5a96de57f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae624855effbfc4c4a78ce5a96de57f3d">PWM_IER1_FCHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gae624855effbfc4c4a78ce5a96de57f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 6 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gae624855effbfc4c4a78ce5a96de57f3d">More...</a><br /></td></tr>
<tr class="separator:gae624855effbfc4c4a78ce5a96de57f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71def8695ee815cebde46257e4afe923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga71def8695ee815cebde46257e4afe923">PWM_IER1_FCHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga71def8695ee815cebde46257e4afe923"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 7 Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga71def8695ee815cebde46257e4afe923">More...</a><br /></td></tr>
<tr class="separator:ga71def8695ee815cebde46257e4afe923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac74a9e06fc4dd8a1c2e30bcaaa6dd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaac74a9e06fc4dd8a1c2e30bcaaa6dd17">PWM_IDR1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaac74a9e06fc4dd8a1c2e30bcaaa6dd17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 0 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gaac74a9e06fc4dd8a1c2e30bcaaa6dd17">More...</a><br /></td></tr>
<tr class="separator:gaac74a9e06fc4dd8a1c2e30bcaaa6dd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80cc87b54b89b298d6bf32700df8cb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga80cc87b54b89b298d6bf32700df8cb9a">PWM_IDR1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga80cc87b54b89b298d6bf32700df8cb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 1 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga80cc87b54b89b298d6bf32700df8cb9a">More...</a><br /></td></tr>
<tr class="separator:ga80cc87b54b89b298d6bf32700df8cb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668fe202fa0cdba3d8e740339740a455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga668fe202fa0cdba3d8e740339740a455">PWM_IDR1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga668fe202fa0cdba3d8e740339740a455"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 2 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga668fe202fa0cdba3d8e740339740a455">More...</a><br /></td></tr>
<tr class="separator:ga668fe202fa0cdba3d8e740339740a455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5436d6d3d46e185a265960da08b61718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5436d6d3d46e185a265960da08b61718">PWM_IDR1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga5436d6d3d46e185a265960da08b61718"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 3 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga5436d6d3d46e185a265960da08b61718">More...</a><br /></td></tr>
<tr class="separator:ga5436d6d3d46e185a265960da08b61718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5b6a4d7119b71f2441f6222e3f5ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gadb5b6a4d7119b71f2441f6222e3f5ba9">PWM_IDR1_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gadb5b6a4d7119b71f2441f6222e3f5ba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 4 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gadb5b6a4d7119b71f2441f6222e3f5ba9">More...</a><br /></td></tr>
<tr class="separator:gadb5b6a4d7119b71f2441f6222e3f5ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e8777d711ccd6767fb26770997b605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga79e8777d711ccd6767fb26770997b605">PWM_IDR1_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga79e8777d711ccd6767fb26770997b605"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 5 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga79e8777d711ccd6767fb26770997b605">More...</a><br /></td></tr>
<tr class="separator:ga79e8777d711ccd6767fb26770997b605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299051b716fde1ac1eda5a0ffa3a52bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga299051b716fde1ac1eda5a0ffa3a52bc">PWM_IDR1_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga299051b716fde1ac1eda5a0ffa3a52bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 6 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga299051b716fde1ac1eda5a0ffa3a52bc">More...</a><br /></td></tr>
<tr class="separator:ga299051b716fde1ac1eda5a0ffa3a52bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aac0a740d849a51ca0dd068eb01c41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3aac0a740d849a51ca0dd068eb01c41d">PWM_IDR1_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga3aac0a740d849a51ca0dd068eb01c41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 7 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga3aac0a740d849a51ca0dd068eb01c41d">More...</a><br /></td></tr>
<tr class="separator:ga3aac0a740d849a51ca0dd068eb01c41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0b864d7c46d711e67f258576bdb695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5d0b864d7c46d711e67f258576bdb695">PWM_IDR1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga5d0b864d7c46d711e67f258576bdb695"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 0 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga5d0b864d7c46d711e67f258576bdb695">More...</a><br /></td></tr>
<tr class="separator:ga5d0b864d7c46d711e67f258576bdb695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976e7c6018476e56eb5499fe014ecd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga976e7c6018476e56eb5499fe014ecd91">PWM_IDR1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga976e7c6018476e56eb5499fe014ecd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 1 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga976e7c6018476e56eb5499fe014ecd91">More...</a><br /></td></tr>
<tr class="separator:ga976e7c6018476e56eb5499fe014ecd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1441d80727769a23cf3938e11040fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae1441d80727769a23cf3938e11040fe2">PWM_IDR1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gae1441d80727769a23cf3938e11040fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 2 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gae1441d80727769a23cf3938e11040fe2">More...</a><br /></td></tr>
<tr class="separator:gae1441d80727769a23cf3938e11040fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba474b42f512547290bc189f1241469a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaba474b42f512547290bc189f1241469a">PWM_IDR1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gaba474b42f512547290bc189f1241469a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 3 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gaba474b42f512547290bc189f1241469a">More...</a><br /></td></tr>
<tr class="separator:gaba474b42f512547290bc189f1241469a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9016528218c059d9301f99913de5ed2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9016528218c059d9301f99913de5ed2c">PWM_IDR1_FCHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga9016528218c059d9301f99913de5ed2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 4 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga9016528218c059d9301f99913de5ed2c">More...</a><br /></td></tr>
<tr class="separator:ga9016528218c059d9301f99913de5ed2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ffecce68aa996254e2ea075786571a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5ffecce68aa996254e2ea075786571a4">PWM_IDR1_FCHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga5ffecce68aa996254e2ea075786571a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 5 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga5ffecce68aa996254e2ea075786571a4">More...</a><br /></td></tr>
<tr class="separator:ga5ffecce68aa996254e2ea075786571a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f13e4c8108bbaf039220d58c25658d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga75f13e4c8108bbaf039220d58c25658d">PWM_IDR1_FCHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga75f13e4c8108bbaf039220d58c25658d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 6 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga75f13e4c8108bbaf039220d58c25658d">More...</a><br /></td></tr>
<tr class="separator:ga75f13e4c8108bbaf039220d58c25658d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a212e3958a43bd0900606487d72255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae7a212e3958a43bd0900606487d72255">PWM_IDR1_FCHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gae7a212e3958a43bd0900606487d72255"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 7 Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gae7a212e3958a43bd0900606487d72255">More...</a><br /></td></tr>
<tr class="separator:gae7a212e3958a43bd0900606487d72255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee97f78b7948e40e46566ffbbcbe47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9ee97f78b7948e40e46566ffbbcbe47c">PWM_IMR1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9ee97f78b7948e40e46566ffbbcbe47c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 0 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga9ee97f78b7948e40e46566ffbbcbe47c">More...</a><br /></td></tr>
<tr class="separator:ga9ee97f78b7948e40e46566ffbbcbe47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828ed6030cac5bfa5316be0546d17d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga828ed6030cac5bfa5316be0546d17d94">PWM_IMR1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga828ed6030cac5bfa5316be0546d17d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 1 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga828ed6030cac5bfa5316be0546d17d94">More...</a><br /></td></tr>
<tr class="separator:ga828ed6030cac5bfa5316be0546d17d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1acc4c35ff8edd7f942f7373df293c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6f1acc4c35ff8edd7f942f7373df293c">PWM_IMR1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga6f1acc4c35ff8edd7f942f7373df293c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 2 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga6f1acc4c35ff8edd7f942f7373df293c">More...</a><br /></td></tr>
<tr class="separator:ga6f1acc4c35ff8edd7f942f7373df293c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e15587fb7becf372540aa69cb05eb80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga2e15587fb7becf372540aa69cb05eb80">PWM_IMR1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga2e15587fb7becf372540aa69cb05eb80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 3 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga2e15587fb7becf372540aa69cb05eb80">More...</a><br /></td></tr>
<tr class="separator:ga2e15587fb7becf372540aa69cb05eb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd87e93f752ff76a0fa67272ef0e301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabdd87e93f752ff76a0fa67272ef0e301">PWM_IMR1_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gabdd87e93f752ff76a0fa67272ef0e301"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 4 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#gabdd87e93f752ff76a0fa67272ef0e301">More...</a><br /></td></tr>
<tr class="separator:gabdd87e93f752ff76a0fa67272ef0e301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7721c2729a6a6ec3293dfdb0ba19f138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7721c2729a6a6ec3293dfdb0ba19f138">PWM_IMR1_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga7721c2729a6a6ec3293dfdb0ba19f138"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 5 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga7721c2729a6a6ec3293dfdb0ba19f138">More...</a><br /></td></tr>
<tr class="separator:ga7721c2729a6a6ec3293dfdb0ba19f138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0066af181fd430901456b26c8da0e77a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0066af181fd430901456b26c8da0e77a">PWM_IMR1_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga0066af181fd430901456b26c8da0e77a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 6 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga0066af181fd430901456b26c8da0e77a">More...</a><br /></td></tr>
<tr class="separator:ga0066af181fd430901456b26c8da0e77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb60d9280c8d9e4ec9a36e0e6c80ec46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabb60d9280c8d9e4ec9a36e0e6c80ec46">PWM_IMR1_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gabb60d9280c8d9e4ec9a36e0e6c80ec46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 7 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#gabb60d9280c8d9e4ec9a36e0e6c80ec46">More...</a><br /></td></tr>
<tr class="separator:gabb60d9280c8d9e4ec9a36e0e6c80ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36c2ed812ff1a0db8cdf19b99a638c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf36c2ed812ff1a0db8cdf19b99a638c5">PWM_IMR1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaf36c2ed812ff1a0db8cdf19b99a638c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 0 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#gaf36c2ed812ff1a0db8cdf19b99a638c5">More...</a><br /></td></tr>
<tr class="separator:gaf36c2ed812ff1a0db8cdf19b99a638c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b1b162661cc04e05022140e326c28de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7b1b162661cc04e05022140e326c28de">PWM_IMR1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga7b1b162661cc04e05022140e326c28de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 1 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga7b1b162661cc04e05022140e326c28de">More...</a><br /></td></tr>
<tr class="separator:ga7b1b162661cc04e05022140e326c28de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6186867169ba180d0a2d5577ffdc7ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6186867169ba180d0a2d5577ffdc7ec9">PWM_IMR1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga6186867169ba180d0a2d5577ffdc7ec9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 2 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga6186867169ba180d0a2d5577ffdc7ec9">More...</a><br /></td></tr>
<tr class="separator:ga6186867169ba180d0a2d5577ffdc7ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76de31d226d65cee7647b5528702f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac76de31d226d65cee7647b5528702f38">PWM_IMR1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gac76de31d226d65cee7647b5528702f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 3 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#gac76de31d226d65cee7647b5528702f38">More...</a><br /></td></tr>
<tr class="separator:gac76de31d226d65cee7647b5528702f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b50e5278498b9f0ba55442393ea646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga03b50e5278498b9f0ba55442393ea646">PWM_IMR1_FCHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga03b50e5278498b9f0ba55442393ea646"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 4 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga03b50e5278498b9f0ba55442393ea646">More...</a><br /></td></tr>
<tr class="separator:ga03b50e5278498b9f0ba55442393ea646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca0ce6afbbb3618fc89d9bf369a5cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8ca0ce6afbbb3618fc89d9bf369a5cfe">PWM_IMR1_FCHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga8ca0ce6afbbb3618fc89d9bf369a5cfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 5 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga8ca0ce6afbbb3618fc89d9bf369a5cfe">More...</a><br /></td></tr>
<tr class="separator:ga8ca0ce6afbbb3618fc89d9bf369a5cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88a5c93f92a736ed08feb0895863631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae88a5c93f92a736ed08feb0895863631">PWM_IMR1_FCHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gae88a5c93f92a736ed08feb0895863631"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 6 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#gae88a5c93f92a736ed08feb0895863631">More...</a><br /></td></tr>
<tr class="separator:gae88a5c93f92a736ed08feb0895863631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10c73c2660bc4630bfbe3e91d57a80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa10c73c2660bc4630bfbe3e91d57a80f">PWM_IMR1_FCHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaa10c73c2660bc4630bfbe3e91d57a80f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 7 Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#gaa10c73c2660bc4630bfbe3e91d57a80f">More...</a><br /></td></tr>
<tr class="separator:gaa10c73c2660bc4630bfbe3e91d57a80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a88a70dbfc521ccca132513e74e24df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9a88a70dbfc521ccca132513e74e24df">PWM_ISR1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9a88a70dbfc521ccca132513e74e24df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#ga9a88a70dbfc521ccca132513e74e24df">More...</a><br /></td></tr>
<tr class="separator:ga9a88a70dbfc521ccca132513e74e24df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c811d09679a3521831806584ba9e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga59c811d09679a3521831806584ba9e78">PWM_ISR1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga59c811d09679a3521831806584ba9e78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga59c811d09679a3521831806584ba9e78">More...</a><br /></td></tr>
<tr class="separator:ga59c811d09679a3521831806584ba9e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga877d53e5a7f56b6fa1a120a152504a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga877d53e5a7f56b6fa1a120a152504a75">PWM_ISR1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga877d53e5a7f56b6fa1a120a152504a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#ga877d53e5a7f56b6fa1a120a152504a75">More...</a><br /></td></tr>
<tr class="separator:ga877d53e5a7f56b6fa1a120a152504a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bfd7b941b6dd602ec557c93b048b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa9bfd7b941b6dd602ec557c93b048b7c">PWM_ISR1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa9bfd7b941b6dd602ec557c93b048b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#gaa9bfd7b941b6dd602ec557c93b048b7c">More...</a><br /></td></tr>
<tr class="separator:gaa9bfd7b941b6dd602ec557c93b048b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f857620a016b929b26bd0101657455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad4f857620a016b929b26bd0101657455">PWM_ISR1_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad4f857620a016b929b26bd0101657455"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#gad4f857620a016b929b26bd0101657455">More...</a><br /></td></tr>
<tr class="separator:gad4f857620a016b929b26bd0101657455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ce524898cbb3b7630d827296958941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga02ce524898cbb3b7630d827296958941">PWM_ISR1_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga02ce524898cbb3b7630d827296958941"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#ga02ce524898cbb3b7630d827296958941">More...</a><br /></td></tr>
<tr class="separator:ga02ce524898cbb3b7630d827296958941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a685cf86258386000d349f28a9b446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga59a685cf86258386000d349f28a9b446">PWM_ISR1_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga59a685cf86258386000d349f28a9b446"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#ga59a685cf86258386000d349f28a9b446">More...</a><br /></td></tr>
<tr class="separator:ga59a685cf86258386000d349f28a9b446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27782b1c457d2b7a735e55aa543aae0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga27782b1c457d2b7a735e55aa543aae0d">PWM_ISR1_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga27782b1c457d2b7a735e55aa543aae0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#ga27782b1c457d2b7a735e55aa543aae0d">More...</a><br /></td></tr>
<tr class="separator:ga27782b1c457d2b7a735e55aa543aae0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d6aa67fe3a37f1fa0ab36d04be164f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga57d6aa67fe3a37f1fa0ab36d04be164f">PWM_ISR1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga57d6aa67fe3a37f1fa0ab36d04be164f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#ga57d6aa67fe3a37f1fa0ab36d04be164f">More...</a><br /></td></tr>
<tr class="separator:ga57d6aa67fe3a37f1fa0ab36d04be164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440b312b3cdf88e66ac626741fbc5427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga440b312b3cdf88e66ac626741fbc5427">PWM_ISR1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga440b312b3cdf88e66ac626741fbc5427"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga440b312b3cdf88e66ac626741fbc5427">More...</a><br /></td></tr>
<tr class="separator:ga440b312b3cdf88e66ac626741fbc5427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4258f3fafae81aa9d871e8bf9d656e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaff4258f3fafae81aa9d871e8bf9d656e">PWM_ISR1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaff4258f3fafae81aa9d871e8bf9d656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#gaff4258f3fafae81aa9d871e8bf9d656e">More...</a><br /></td></tr>
<tr class="separator:gaff4258f3fafae81aa9d871e8bf9d656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44b49b584c2c3f42c4b3ca78d9e86bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad44b49b584c2c3f42c4b3ca78d9e86bf">PWM_ISR1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gad44b49b584c2c3f42c4b3ca78d9e86bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#gad44b49b584c2c3f42c4b3ca78d9e86bf">More...</a><br /></td></tr>
<tr class="separator:gad44b49b584c2c3f42c4b3ca78d9e86bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c933a88e1a8149ba4721a35b6a5afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae7c933a88e1a8149ba4721a35b6a5afb">PWM_ISR1_FCHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gae7c933a88e1a8149ba4721a35b6a5afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#gae7c933a88e1a8149ba4721a35b6a5afb">More...</a><br /></td></tr>
<tr class="separator:gae7c933a88e1a8149ba4721a35b6a5afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a588dbe8461f8e6d4fa84a5ef9e5df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga27a588dbe8461f8e6d4fa84a5ef9e5df">PWM_ISR1_FCHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga27a588dbe8461f8e6d4fa84a5ef9e5df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#ga27a588dbe8461f8e6d4fa84a5ef9e5df">More...</a><br /></td></tr>
<tr class="separator:ga27a588dbe8461f8e6d4fa84a5ef9e5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f858db98a770eae222429693d92721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa3f858db98a770eae222429693d92721">PWM_ISR1_FCHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gaa3f858db98a770eae222429693d92721"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#gaa3f858db98a770eae222429693d92721">More...</a><br /></td></tr>
<tr class="separator:gaa3f858db98a770eae222429693d92721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3018680c81176c314838329a991ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaee3018680c81176c314838329a991ff8">PWM_ISR1_FCHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaee3018680c81176c314838329a991ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#gaee3018680c81176c314838329a991ff8">More...</a><br /></td></tr>
<tr class="separator:gaee3018680c81176c314838329a991ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5a800dc0108c6efdf60e6e87946071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaba5a800dc0108c6efdf60e6e87946071">PWM_SCM_SYNC0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaba5a800dc0108c6efdf60e6e87946071"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#gaba5a800dc0108c6efdf60e6e87946071">More...</a><br /></td></tr>
<tr class="separator:gaba5a800dc0108c6efdf60e6e87946071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8238b59e1eedc70791a3c2ac21b6198c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8238b59e1eedc70791a3c2ac21b6198c">PWM_SCM_SYNC1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga8238b59e1eedc70791a3c2ac21b6198c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga8238b59e1eedc70791a3c2ac21b6198c">More...</a><br /></td></tr>
<tr class="separator:ga8238b59e1eedc70791a3c2ac21b6198c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d1db9baeea99e727a31c8968e3a5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga10d1db9baeea99e727a31c8968e3a5f7">PWM_SCM_SYNC2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga10d1db9baeea99e727a31c8968e3a5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#ga10d1db9baeea99e727a31c8968e3a5f7">More...</a><br /></td></tr>
<tr class="separator:ga10d1db9baeea99e727a31c8968e3a5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c6cd52a750aa0343f28d6fccc7e077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga58c6cd52a750aa0343f28d6fccc7e077">PWM_SCM_SYNC3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga58c6cd52a750aa0343f28d6fccc7e077"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga58c6cd52a750aa0343f28d6fccc7e077">More...</a><br /></td></tr>
<tr class="separator:ga58c6cd52a750aa0343f28d6fccc7e077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b8c8085605ec38953bf2f4d29eaa48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae1b8c8085605ec38953bf2f4d29eaa48">PWM_SCM_SYNC4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gae1b8c8085605ec38953bf2f4d29eaa48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#gae1b8c8085605ec38953bf2f4d29eaa48">More...</a><br /></td></tr>
<tr class="separator:gae1b8c8085605ec38953bf2f4d29eaa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9738019aac1a5de5c58f6afc6ad210d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9738019aac1a5de5c58f6afc6ad210d5">PWM_SCM_SYNC5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga9738019aac1a5de5c58f6afc6ad210d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#ga9738019aac1a5de5c58f6afc6ad210d5">More...</a><br /></td></tr>
<tr class="separator:ga9738019aac1a5de5c58f6afc6ad210d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a7a8154757e8d0c5e7cb9079f590e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga25a7a8154757e8d0c5e7cb9079f590e5">PWM_SCM_SYNC6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga25a7a8154757e8d0c5e7cb9079f590e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#ga25a7a8154757e8d0c5e7cb9079f590e5">More...</a><br /></td></tr>
<tr class="separator:ga25a7a8154757e8d0c5e7cb9079f590e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708690c2216aa8bcb9b67524e9aec6c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga708690c2216aa8bcb9b67524e9aec6c4">PWM_SCM_SYNC7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga708690c2216aa8bcb9b67524e9aec6c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#ga708690c2216aa8bcb9b67524e9aec6c4">More...</a><br /></td></tr>
<tr class="separator:ga708690c2216aa8bcb9b67524e9aec6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf2544fbd7ecd39ee57719c9cf3ff17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gadbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gadbf2544fbd7ecd39ee57719c9cf3ff17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3588984289a0472559bc899f4d5d6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae3588984289a0472559bc899f4d5d6c0">PWM_SCM_UPDM_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; PWM_SCM_UPDM_Pos)</td></tr>
<tr class="memdesc:gae3588984289a0472559bc899f4d5d6c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channels Update Mode  <a href="group___s_a_m3_x_a___p_w_m.html#gae3588984289a0472559bc899f4d5d6c0">More...</a><br /></td></tr>
<tr class="separator:gae3588984289a0472559bc899f4d5d6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07abbb7fd1bdf195ef742e35afb09eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga07abbb7fd1bdf195ef742e35afb09eb6">PWM_SCM_UPDM_MODE0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga07abbb7fd1bdf195ef742e35afb09eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Manual write of double buffer registers and manual update of synchronous channels  <a href="group___s_a_m3_x_a___p_w_m.html#ga07abbb7fd1bdf195ef742e35afb09eb6">More...</a><br /></td></tr>
<tr class="separator:ga07abbb7fd1bdf195ef742e35afb09eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1b5e8907d68adc1a06118c8683fe42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8d1b5e8907d68adc1a06118c8683fe42">PWM_SCM_UPDM_MODE1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga8d1b5e8907d68adc1a06118c8683fe42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Manual write of double buffer registers and automatic update of synchronous channels  <a href="group___s_a_m3_x_a___p_w_m.html#ga8d1b5e8907d68adc1a06118c8683fe42">More...</a><br /></td></tr>
<tr class="separator:ga8d1b5e8907d68adc1a06118c8683fe42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf6218250178d29f413eec64ff66ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabbf6218250178d29f413eec64ff66ef1">PWM_SCM_UPDM_MODE2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gabbf6218250178d29f413eec64ff66ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Automatic write of duty-cycle update registers by the PDC and automatic update of synchronous channels  <a href="group___s_a_m3_x_a___p_w_m.html#gabbf6218250178d29f413eec64ff66ef1">More...</a><br /></td></tr>
<tr class="separator:gabbf6218250178d29f413eec64ff66ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1264bf08a1e9bccb101711725529f141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1264bf08a1e9bccb101711725529f141">PWM_SCM_PTRM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga1264bf08a1e9bccb101711725529f141"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) PDC Transfer Request Mode  <a href="group___s_a_m3_x_a___p_w_m.html#ga1264bf08a1e9bccb101711725529f141">More...</a><br /></td></tr>
<tr class="separator:ga1264bf08a1e9bccb101711725529f141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8319d1558b11a46e1b0f77db3ef3d2a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga8319d1558b11a46e1b0f77db3ef3d2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dd366737be0232f74583c2232b8876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae9dd366737be0232f74583c2232b8876">PWM_SCM_PTRCS_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; PWM_SCM_PTRCS_Pos)</td></tr>
<tr class="memdesc:gae9dd366737be0232f74583c2232b8876"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) PDC Transfer Request Comparison Selection  <a href="group___s_a_m3_x_a___p_w_m.html#gae9dd366737be0232f74583c2232b8876">More...</a><br /></td></tr>
<tr class="separator:gae9dd366737be0232f74583c2232b8876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07be61c3ff901842ad052eaae33e4ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga07be61c3ff901842ad052eaae33e4ecd">PWM_SCM_PTRCS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae9dd366737be0232f74583c2232b8876">PWM_SCM_PTRCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>)))</td></tr>
<tr class="separator:ga07be61c3ff901842ad052eaae33e4ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad27e1647e1d8274a07c4212e6c63ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gacad27e1647e1d8274a07c4212e6c63ab">PWM_SCUC_UPDULOCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gacad27e1647e1d8274a07c4212e6c63ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUC) Synchronous Channels Update Unlock  <a href="group___s_a_m3_x_a___p_w_m.html#gacad27e1647e1d8274a07c4212e6c63ab">More...</a><br /></td></tr>
<tr class="separator:gacad27e1647e1d8274a07c4212e6c63ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecca905f6dcaa6990dfca85331fed831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaecca905f6dcaa6990dfca85331fed831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e79603be90932d4a539f0414c8c027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga42e79603be90932d4a539f0414c8c027">PWM_SCUP_UPR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_SCUP_UPR_Pos)</td></tr>
<tr class="memdesc:ga42e79603be90932d4a539f0414c8c027"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUP) Update Period  <a href="group___s_a_m3_x_a___p_w_m.html#ga42e79603be90932d4a539f0414c8c027">More...</a><br /></td></tr>
<tr class="separator:ga42e79603be90932d4a539f0414c8c027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb56fd3ffaeddc93632bc07b0c3e950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1fb56fd3ffaeddc93632bc07b0c3e950">PWM_SCUP_UPR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga42e79603be90932d4a539f0414c8c027">PWM_SCUP_UPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>)))</td></tr>
<tr class="separator:ga1fb56fd3ffaeddc93632bc07b0c3e950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6fdc1b70b29acea060b5bbd14f5f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5a6fdc1b70b29acea060b5bbd14f5f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b2ddfd6f0cceb76e954d3879e0af41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae5b2ddfd6f0cceb76e954d3879e0af41">PWM_SCUP_UPRCNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_SCUP_UPRCNT_Pos)</td></tr>
<tr class="memdesc:gae5b2ddfd6f0cceb76e954d3879e0af41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUP) Update Period Counter  <a href="group___s_a_m3_x_a___p_w_m.html#gae5b2ddfd6f0cceb76e954d3879e0af41">More...</a><br /></td></tr>
<tr class="separator:gae5b2ddfd6f0cceb76e954d3879e0af41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b418ca774b875b519254c4473544bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga05b418ca774b875b519254c4473544bf">PWM_SCUP_UPRCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae5b2ddfd6f0cceb76e954d3879e0af41">PWM_SCUP_UPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>)))</td></tr>
<tr class="separator:ga05b418ca774b875b519254c4473544bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga062cef0f8665cc8a0374a4ee3bcf7305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga062cef0f8665cc8a0374a4ee3bcf7305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccff81cd80055e4a74e218b0b5f0345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabccff81cd80055e4a74e218b0b5f0345">PWM_SCUPUPD_UPRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos)</td></tr>
<tr class="memdesc:gabccff81cd80055e4a74e218b0b5f0345"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUPUPD) Update Period Update  <a href="group___s_a_m3_x_a___p_w_m.html#gabccff81cd80055e4a74e218b0b5f0345">More...</a><br /></td></tr>
<tr class="separator:gabccff81cd80055e4a74e218b0b5f0345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e3534269b1c6a9b346fb9c941a8e980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5e3534269b1c6a9b346fb9c941a8e980">PWM_SCUPUPD_UPRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabccff81cd80055e4a74e218b0b5f0345">PWM_SCUPUPD_UPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>)))</td></tr>
<tr class="separator:ga5e3534269b1c6a9b346fb9c941a8e980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80cfa2e47a93ae5d84efefd8bef8bf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga80cfa2e47a93ae5d84efefd8bef8bf84">PWM_IER2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga80cfa2e47a93ae5d84efefd8bef8bf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Write Ready for Synchronous Channels Update Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga80cfa2e47a93ae5d84efefd8bef8bf84">More...</a><br /></td></tr>
<tr class="separator:ga80cfa2e47a93ae5d84efefd8bef8bf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8b5ca9b23c793b4e1d2108aa1c932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4f8b5ca9b23c793b4e1d2108aa1c932a">PWM_IER2_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga4f8b5ca9b23c793b4e1d2108aa1c932a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) PDC End of TX Buffer Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga4f8b5ca9b23c793b4e1d2108aa1c932a">More...</a><br /></td></tr>
<tr class="separator:ga4f8b5ca9b23c793b4e1d2108aa1c932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad552f0a929ac5c415fce8a1cb67312e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad552f0a929ac5c415fce8a1cb67312e9">PWM_IER2_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad552f0a929ac5c415fce8a1cb67312e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) PDC TX Buffer Empty Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gad552f0a929ac5c415fce8a1cb67312e9">More...</a><br /></td></tr>
<tr class="separator:gad552f0a929ac5c415fce8a1cb67312e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953a62894cdd41fbc9ce21d6017efd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga953a62894cdd41fbc9ce21d6017efd2d">PWM_IER2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga953a62894cdd41fbc9ce21d6017efd2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Synchronous Channels Update Underrun Error Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga953a62894cdd41fbc9ce21d6017efd2d">More...</a><br /></td></tr>
<tr class="separator:ga953a62894cdd41fbc9ce21d6017efd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d36911f0ab55b9c3a3c5c74cfe952d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0d36911f0ab55b9c3a3c5c74cfe952d0">PWM_IER2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga0d36911f0ab55b9c3a3c5c74cfe952d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 0 Match Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga0d36911f0ab55b9c3a3c5c74cfe952d0">More...</a><br /></td></tr>
<tr class="separator:ga0d36911f0ab55b9c3a3c5c74cfe952d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf86f969f8c5bf773eb2b16c06206b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaaf86f969f8c5bf773eb2b16c06206b4f">PWM_IER2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaaf86f969f8c5bf773eb2b16c06206b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 1 Match Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gaaf86f969f8c5bf773eb2b16c06206b4f">More...</a><br /></td></tr>
<tr class="separator:gaaf86f969f8c5bf773eb2b16c06206b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18263d30e12ee83892d12a627bd5b2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga18263d30e12ee83892d12a627bd5b2d9">PWM_IER2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga18263d30e12ee83892d12a627bd5b2d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 2 Match Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga18263d30e12ee83892d12a627bd5b2d9">More...</a><br /></td></tr>
<tr class="separator:ga18263d30e12ee83892d12a627bd5b2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76789bb910bb6be7e33f80e7ab61478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf76789bb910bb6be7e33f80e7ab61478">PWM_IER2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gaf76789bb910bb6be7e33f80e7ab61478"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 3 Match Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gaf76789bb910bb6be7e33f80e7ab61478">More...</a><br /></td></tr>
<tr class="separator:gaf76789bb910bb6be7e33f80e7ab61478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34069cf0d0a952ec93e25ab6e0393f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad34069cf0d0a952ec93e25ab6e0393f0">PWM_IER2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gad34069cf0d0a952ec93e25ab6e0393f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 4 Match Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gad34069cf0d0a952ec93e25ab6e0393f0">More...</a><br /></td></tr>
<tr class="separator:gad34069cf0d0a952ec93e25ab6e0393f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85a721c9751d05ea064ca180b45d98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac85a721c9751d05ea064ca180b45d98a">PWM_IER2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gac85a721c9751d05ea064ca180b45d98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 5 Match Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gac85a721c9751d05ea064ca180b45d98a">More...</a><br /></td></tr>
<tr class="separator:gac85a721c9751d05ea064ca180b45d98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a109538ada1094ded88aa1e09d0aca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5a109538ada1094ded88aa1e09d0aca6">PWM_IER2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga5a109538ada1094ded88aa1e09d0aca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 6 Match Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga5a109538ada1094ded88aa1e09d0aca6">More...</a><br /></td></tr>
<tr class="separator:ga5a109538ada1094ded88aa1e09d0aca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a7c0c83f409e3d87e205bc17d3c5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa9a7c0c83f409e3d87e205bc17d3c5e5">PWM_IER2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:gaa9a7c0c83f409e3d87e205bc17d3c5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 7 Match Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gaa9a7c0c83f409e3d87e205bc17d3c5e5">More...</a><br /></td></tr>
<tr class="separator:gaa9a7c0c83f409e3d87e205bc17d3c5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf396a39569076b54e9a66a796b9d293d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf396a39569076b54e9a66a796b9d293d">PWM_IER2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaf396a39569076b54e9a66a796b9d293d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 0 Update Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gaf396a39569076b54e9a66a796b9d293d">More...</a><br /></td></tr>
<tr class="separator:gaf396a39569076b54e9a66a796b9d293d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9967f725c1d96722b8fad64a5f64aa5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9967f725c1d96722b8fad64a5f64aa5f">PWM_IER2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga9967f725c1d96722b8fad64a5f64aa5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 1 Update Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga9967f725c1d96722b8fad64a5f64aa5f">More...</a><br /></td></tr>
<tr class="separator:ga9967f725c1d96722b8fad64a5f64aa5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae667128f8fa9c5f9bbd69e95e1048d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae667128f8fa9c5f9bbd69e95e1048d5b">PWM_IER2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gae667128f8fa9c5f9bbd69e95e1048d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 2 Update Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gae667128f8fa9c5f9bbd69e95e1048d5b">More...</a><br /></td></tr>
<tr class="separator:gae667128f8fa9c5f9bbd69e95e1048d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8102890a171428ceb327609ef13a6fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8102890a171428ceb327609ef13a6fbe">PWM_IER2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga8102890a171428ceb327609ef13a6fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 3 Update Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga8102890a171428ceb327609ef13a6fbe">More...</a><br /></td></tr>
<tr class="separator:ga8102890a171428ceb327609ef13a6fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f7af77460aa19da719827f6fbf8ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga58f7af77460aa19da719827f6fbf8ed8">PWM_IER2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga58f7af77460aa19da719827f6fbf8ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 4 Update Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga58f7af77460aa19da719827f6fbf8ed8">More...</a><br /></td></tr>
<tr class="separator:ga58f7af77460aa19da719827f6fbf8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffffa6f11a120f504a27311afad72182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaffffa6f11a120f504a27311afad72182">PWM_IER2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gaffffa6f11a120f504a27311afad72182"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 5 Update Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gaffffa6f11a120f504a27311afad72182">More...</a><br /></td></tr>
<tr class="separator:gaffffa6f11a120f504a27311afad72182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4540e6876cf084b0b43a3babddcb6eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4540e6876cf084b0b43a3babddcb6eeb">PWM_IER2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga4540e6876cf084b0b43a3babddcb6eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 6 Update Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga4540e6876cf084b0b43a3babddcb6eeb">More...</a><br /></td></tr>
<tr class="separator:ga4540e6876cf084b0b43a3babddcb6eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e0f7f0a72e26960e25d864347fd490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga61e0f7f0a72e26960e25d864347fd490">PWM_IER2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga61e0f7f0a72e26960e25d864347fd490"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 7 Update Interrupt Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga61e0f7f0a72e26960e25d864347fd490">More...</a><br /></td></tr>
<tr class="separator:ga61e0f7f0a72e26960e25d864347fd490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ee7de3368f975b0eea10fcefb8c2f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga98ee7de3368f975b0eea10fcefb8c2f2">PWM_IDR2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga98ee7de3368f975b0eea10fcefb8c2f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Write Ready for Synchronous Channels Update Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga98ee7de3368f975b0eea10fcefb8c2f2">More...</a><br /></td></tr>
<tr class="separator:ga98ee7de3368f975b0eea10fcefb8c2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e11b83a4bd515bd2e3e01b29103658c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0e11b83a4bd515bd2e3e01b29103658c">PWM_IDR2_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga0e11b83a4bd515bd2e3e01b29103658c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) PDC End of TX Buffer Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga0e11b83a4bd515bd2e3e01b29103658c">More...</a><br /></td></tr>
<tr class="separator:ga0e11b83a4bd515bd2e3e01b29103658c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b4dc7bb35420a3a2abc03d061e0365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae5b4dc7bb35420a3a2abc03d061e0365">PWM_IDR2_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gae5b4dc7bb35420a3a2abc03d061e0365"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) PDC TX Buffer Empty Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gae5b4dc7bb35420a3a2abc03d061e0365">More...</a><br /></td></tr>
<tr class="separator:gae5b4dc7bb35420a3a2abc03d061e0365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94428564f270df1c0e1605970f49f669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga94428564f270df1c0e1605970f49f669">PWM_IDR2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga94428564f270df1c0e1605970f49f669"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Synchronous Channels Update Underrun Error Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga94428564f270df1c0e1605970f49f669">More...</a><br /></td></tr>
<tr class="separator:ga94428564f270df1c0e1605970f49f669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45de8d48554f6be73fd3e08949cea86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab45de8d48554f6be73fd3e08949cea86">PWM_IDR2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gab45de8d48554f6be73fd3e08949cea86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 0 Match Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gab45de8d48554f6be73fd3e08949cea86">More...</a><br /></td></tr>
<tr class="separator:gab45de8d48554f6be73fd3e08949cea86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f97bd578e09de48d19582ba4d00e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac6f97bd578e09de48d19582ba4d00e96">PWM_IDR2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gac6f97bd578e09de48d19582ba4d00e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 1 Match Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gac6f97bd578e09de48d19582ba4d00e96">More...</a><br /></td></tr>
<tr class="separator:gac6f97bd578e09de48d19582ba4d00e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e538a4712ff4289a80c371e32fa69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae7e538a4712ff4289a80c371e32fa69c">PWM_IDR2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gae7e538a4712ff4289a80c371e32fa69c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 2 Match Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gae7e538a4712ff4289a80c371e32fa69c">More...</a><br /></td></tr>
<tr class="separator:gae7e538a4712ff4289a80c371e32fa69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6201a3eeb9896bdb992a8fe2abdee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5b6201a3eeb9896bdb992a8fe2abdee3">PWM_IDR2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga5b6201a3eeb9896bdb992a8fe2abdee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 3 Match Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga5b6201a3eeb9896bdb992a8fe2abdee3">More...</a><br /></td></tr>
<tr class="separator:ga5b6201a3eeb9896bdb992a8fe2abdee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26d7d76c444b2109535e143c1e18e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf26d7d76c444b2109535e143c1e18e77">PWM_IDR2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaf26d7d76c444b2109535e143c1e18e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 4 Match Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gaf26d7d76c444b2109535e143c1e18e77">More...</a><br /></td></tr>
<tr class="separator:gaf26d7d76c444b2109535e143c1e18e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeddaa7bca051fe5112906cd2c9393cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaaeddaa7bca051fe5112906cd2c9393cd">PWM_IDR2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gaaeddaa7bca051fe5112906cd2c9393cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 5 Match Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gaaeddaa7bca051fe5112906cd2c9393cd">More...</a><br /></td></tr>
<tr class="separator:gaaeddaa7bca051fe5112906cd2c9393cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd11a0634a985265b9aade0459a91e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8cd11a0634a985265b9aade0459a91e6">PWM_IDR2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga8cd11a0634a985265b9aade0459a91e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 6 Match Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga8cd11a0634a985265b9aade0459a91e6">More...</a><br /></td></tr>
<tr class="separator:ga8cd11a0634a985265b9aade0459a91e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7b93057992ff6fc2052969a73a7654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabc7b93057992ff6fc2052969a73a7654">PWM_IDR2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:gabc7b93057992ff6fc2052969a73a7654"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 7 Match Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gabc7b93057992ff6fc2052969a73a7654">More...</a><br /></td></tr>
<tr class="separator:gabc7b93057992ff6fc2052969a73a7654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127c7d3f21eebb3c2404e5295c373567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga127c7d3f21eebb3c2404e5295c373567">PWM_IDR2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga127c7d3f21eebb3c2404e5295c373567"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 0 Update Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga127c7d3f21eebb3c2404e5295c373567">More...</a><br /></td></tr>
<tr class="separator:ga127c7d3f21eebb3c2404e5295c373567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5a299736bbcce28d62a005a967fd6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5c5a299736bbcce28d62a005a967fd6d">PWM_IDR2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga5c5a299736bbcce28d62a005a967fd6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 1 Update Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga5c5a299736bbcce28d62a005a967fd6d">More...</a><br /></td></tr>
<tr class="separator:ga5c5a299736bbcce28d62a005a967fd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c4148bf2bb9caba0bcab82cd29f5019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8c4148bf2bb9caba0bcab82cd29f5019">PWM_IDR2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga8c4148bf2bb9caba0bcab82cd29f5019"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 2 Update Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga8c4148bf2bb9caba0bcab82cd29f5019">More...</a><br /></td></tr>
<tr class="separator:ga8c4148bf2bb9caba0bcab82cd29f5019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07119f650f026cfc4c411d07c1944889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga07119f650f026cfc4c411d07c1944889">PWM_IDR2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga07119f650f026cfc4c411d07c1944889"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 3 Update Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga07119f650f026cfc4c411d07c1944889">More...</a><br /></td></tr>
<tr class="separator:ga07119f650f026cfc4c411d07c1944889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3342a146f8a948c8f0af9d0c46b05a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3342a146f8a948c8f0af9d0c46b05a99">PWM_IDR2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga3342a146f8a948c8f0af9d0c46b05a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 4 Update Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga3342a146f8a948c8f0af9d0c46b05a99">More...</a><br /></td></tr>
<tr class="separator:ga3342a146f8a948c8f0af9d0c46b05a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63645d38973d3aa9467ab216d8cdf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac63645d38973d3aa9467ab216d8cdf5d">PWM_IDR2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gac63645d38973d3aa9467ab216d8cdf5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 5 Update Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gac63645d38973d3aa9467ab216d8cdf5d">More...</a><br /></td></tr>
<tr class="separator:gac63645d38973d3aa9467ab216d8cdf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad620b71a34180707bcdf2f9da09ee749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad620b71a34180707bcdf2f9da09ee749">PWM_IDR2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gad620b71a34180707bcdf2f9da09ee749"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 6 Update Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gad620b71a34180707bcdf2f9da09ee749">More...</a><br /></td></tr>
<tr class="separator:gad620b71a34180707bcdf2f9da09ee749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb08f9b69c0bb9eacf4667c27e94549b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaeb08f9b69c0bb9eacf4667c27e94549b">PWM_IDR2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaeb08f9b69c0bb9eacf4667c27e94549b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 7 Update Interrupt Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gaeb08f9b69c0bb9eacf4667c27e94549b">More...</a><br /></td></tr>
<tr class="separator:gaeb08f9b69c0bb9eacf4667c27e94549b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e160d048da79f139239f215faa2ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga81e160d048da79f139239f215faa2ac7">PWM_IMR2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga81e160d048da79f139239f215faa2ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Write Ready for Synchronous Channels Update Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga81e160d048da79f139239f215faa2ac7">More...</a><br /></td></tr>
<tr class="separator:ga81e160d048da79f139239f215faa2ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f069ff0b9922805af2523077d02a766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1f069ff0b9922805af2523077d02a766">PWM_IMR2_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga1f069ff0b9922805af2523077d02a766"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) PDC End of TX Buffer Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga1f069ff0b9922805af2523077d02a766">More...</a><br /></td></tr>
<tr class="separator:ga1f069ff0b9922805af2523077d02a766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37580230d5091796bcb9f697016e0cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga37580230d5091796bcb9f697016e0cf1">PWM_IMR2_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga37580230d5091796bcb9f697016e0cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) PDC TX Buffer Empty Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga37580230d5091796bcb9f697016e0cf1">More...</a><br /></td></tr>
<tr class="separator:ga37580230d5091796bcb9f697016e0cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e7cc43a764e203d90db792459a49c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga85e7cc43a764e203d90db792459a49c7">PWM_IMR2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga85e7cc43a764e203d90db792459a49c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Synchronous Channels Update Underrun Error Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga85e7cc43a764e203d90db792459a49c7">More...</a><br /></td></tr>
<tr class="separator:ga85e7cc43a764e203d90db792459a49c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37414bfbc6978c6fe9b00fa217792ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga37414bfbc6978c6fe9b00fa217792ca5">PWM_IMR2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga37414bfbc6978c6fe9b00fa217792ca5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 0 Match Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga37414bfbc6978c6fe9b00fa217792ca5">More...</a><br /></td></tr>
<tr class="separator:ga37414bfbc6978c6fe9b00fa217792ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea81ef42b970526d8bbd56cb4b5d423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3ea81ef42b970526d8bbd56cb4b5d423">PWM_IMR2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga3ea81ef42b970526d8bbd56cb4b5d423"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 1 Match Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga3ea81ef42b970526d8bbd56cb4b5d423">More...</a><br /></td></tr>
<tr class="separator:ga3ea81ef42b970526d8bbd56cb4b5d423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c940d51b51456920df0a6a30166023d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9c940d51b51456920df0a6a30166023d">PWM_IMR2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga9c940d51b51456920df0a6a30166023d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 2 Match Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga9c940d51b51456920df0a6a30166023d">More...</a><br /></td></tr>
<tr class="separator:ga9c940d51b51456920df0a6a30166023d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2106152052701756a91b5189fb60dcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga2106152052701756a91b5189fb60dcea">PWM_IMR2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga2106152052701756a91b5189fb60dcea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 3 Match Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga2106152052701756a91b5189fb60dcea">More...</a><br /></td></tr>
<tr class="separator:ga2106152052701756a91b5189fb60dcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa95dd3bb04cc7fdd7affa78ad408a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaaa95dd3bb04cc7fdd7affa78ad408a42">PWM_IMR2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaaa95dd3bb04cc7fdd7affa78ad408a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 4 Match Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#gaaa95dd3bb04cc7fdd7affa78ad408a42">More...</a><br /></td></tr>
<tr class="separator:gaaa95dd3bb04cc7fdd7affa78ad408a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82183a2b2704e9c4c33a9190303c6dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga82183a2b2704e9c4c33a9190303c6dbe">PWM_IMR2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga82183a2b2704e9c4c33a9190303c6dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 5 Match Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga82183a2b2704e9c4c33a9190303c6dbe">More...</a><br /></td></tr>
<tr class="separator:ga82183a2b2704e9c4c33a9190303c6dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99dda52ca8fbf33351bcd40f7613d8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga99dda52ca8fbf33351bcd40f7613d8fd">PWM_IMR2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga99dda52ca8fbf33351bcd40f7613d8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 6 Match Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga99dda52ca8fbf33351bcd40f7613d8fd">More...</a><br /></td></tr>
<tr class="separator:ga99dda52ca8fbf33351bcd40f7613d8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17da40db8d060c5b8c549373979ba5d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga17da40db8d060c5b8c549373979ba5d6">PWM_IMR2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga17da40db8d060c5b8c549373979ba5d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 7 Match Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga17da40db8d060c5b8c549373979ba5d6">More...</a><br /></td></tr>
<tr class="separator:ga17da40db8d060c5b8c549373979ba5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd9fe93ef57317fb571b13fb3f02acce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gadd9fe93ef57317fb571b13fb3f02acce">PWM_IMR2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gadd9fe93ef57317fb571b13fb3f02acce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 0 Update Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#gadd9fe93ef57317fb571b13fb3f02acce">More...</a><br /></td></tr>
<tr class="separator:gadd9fe93ef57317fb571b13fb3f02acce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85320c2964e2273799154cbb6df51f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga85320c2964e2273799154cbb6df51f85">PWM_IMR2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga85320c2964e2273799154cbb6df51f85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 1 Update Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga85320c2964e2273799154cbb6df51f85">More...</a><br /></td></tr>
<tr class="separator:ga85320c2964e2273799154cbb6df51f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabbf03b3890a7cd9119c68c26c5fbb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaabbf03b3890a7cd9119c68c26c5fbb9a">PWM_IMR2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaabbf03b3890a7cd9119c68c26c5fbb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 2 Update Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#gaabbf03b3890a7cd9119c68c26c5fbb9a">More...</a><br /></td></tr>
<tr class="separator:gaabbf03b3890a7cd9119c68c26c5fbb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572a55bdb93d2b19940818b363020729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga572a55bdb93d2b19940818b363020729">PWM_IMR2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga572a55bdb93d2b19940818b363020729"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 3 Update Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga572a55bdb93d2b19940818b363020729">More...</a><br /></td></tr>
<tr class="separator:ga572a55bdb93d2b19940818b363020729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e94e5f08d7ededb0365897d87afa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga07e94e5f08d7ededb0365897d87afa87">PWM_IMR2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga07e94e5f08d7ededb0365897d87afa87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 4 Update Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga07e94e5f08d7ededb0365897d87afa87">More...</a><br /></td></tr>
<tr class="separator:ga07e94e5f08d7ededb0365897d87afa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633f24c044b3b8358d110b14aba452f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga633f24c044b3b8358d110b14aba452f5">PWM_IMR2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga633f24c044b3b8358d110b14aba452f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 5 Update Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga633f24c044b3b8358d110b14aba452f5">More...</a><br /></td></tr>
<tr class="separator:ga633f24c044b3b8358d110b14aba452f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae09ceed0ec6e5a56c4231c5a36a0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7ae09ceed0ec6e5a56c4231c5a36a0fb">PWM_IMR2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga7ae09ceed0ec6e5a56c4231c5a36a0fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 6 Update Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#ga7ae09ceed0ec6e5a56c4231c5a36a0fb">More...</a><br /></td></tr>
<tr class="separator:ga7ae09ceed0ec6e5a56c4231c5a36a0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef112cbcbce269750a6c549c01becafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaef112cbcbce269750a6c549c01becafb">PWM_IMR2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaef112cbcbce269750a6c549c01becafb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 7 Update Interrupt Mask  <a href="group___s_a_m3_x_a___p_w_m.html#gaef112cbcbce269750a6c549c01becafb">More...</a><br /></td></tr>
<tr class="separator:gaef112cbcbce269750a6c549c01becafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d3d12903c694f9effd628984b7d198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab0d3d12903c694f9effd628984b7d198">PWM_ISR2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab0d3d12903c694f9effd628984b7d198"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Write Ready for Synchronous Channels Update  <a href="group___s_a_m3_x_a___p_w_m.html#gab0d3d12903c694f9effd628984b7d198">More...</a><br /></td></tr>
<tr class="separator:gab0d3d12903c694f9effd628984b7d198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648f693d62d92478abfa646b00f9eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga648f693d62d92478abfa646b00f9eb2c">PWM_ISR2_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga648f693d62d92478abfa646b00f9eb2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) PDC End of TX Buffer  <a href="group___s_a_m3_x_a___p_w_m.html#ga648f693d62d92478abfa646b00f9eb2c">More...</a><br /></td></tr>
<tr class="separator:ga648f693d62d92478abfa646b00f9eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16bef3d250f5ace90dc6ad075d1c7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae16bef3d250f5ace90dc6ad075d1c7d7">PWM_ISR2_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gae16bef3d250f5ace90dc6ad075d1c7d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) PDC TX Buffer Empty  <a href="group___s_a_m3_x_a___p_w_m.html#gae16bef3d250f5ace90dc6ad075d1c7d7">More...</a><br /></td></tr>
<tr class="separator:gae16bef3d250f5ace90dc6ad075d1c7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f891ac664df435c654fac36302a55e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4f891ac664df435c654fac36302a55e4">PWM_ISR2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga4f891ac664df435c654fac36302a55e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Synchronous Channels Update Underrun Error  <a href="group___s_a_m3_x_a___p_w_m.html#ga4f891ac664df435c654fac36302a55e4">More...</a><br /></td></tr>
<tr class="separator:ga4f891ac664df435c654fac36302a55e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5045773e8d5d53f330ed573b419623e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5045773e8d5d53f330ed573b419623e4">PWM_ISR2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga5045773e8d5d53f330ed573b419623e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 0 Match  <a href="group___s_a_m3_x_a___p_w_m.html#ga5045773e8d5d53f330ed573b419623e4">More...</a><br /></td></tr>
<tr class="separator:ga5045773e8d5d53f330ed573b419623e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e6a85fe528741a0a1c32a8a8bb3755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf3e6a85fe528741a0a1c32a8a8bb3755">PWM_ISR2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaf3e6a85fe528741a0a1c32a8a8bb3755"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 1 Match  <a href="group___s_a_m3_x_a___p_w_m.html#gaf3e6a85fe528741a0a1c32a8a8bb3755">More...</a><br /></td></tr>
<tr class="separator:gaf3e6a85fe528741a0a1c32a8a8bb3755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26aa7d6e543c00c9b4c5e5ba6c89a20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga26aa7d6e543c00c9b4c5e5ba6c89a20e">PWM_ISR2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga26aa7d6e543c00c9b4c5e5ba6c89a20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 2 Match  <a href="group___s_a_m3_x_a___p_w_m.html#ga26aa7d6e543c00c9b4c5e5ba6c89a20e">More...</a><br /></td></tr>
<tr class="separator:ga26aa7d6e543c00c9b4c5e5ba6c89a20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae70463799be2768ca584ccdb80f89257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae70463799be2768ca584ccdb80f89257">PWM_ISR2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gae70463799be2768ca584ccdb80f89257"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 3 Match  <a href="group___s_a_m3_x_a___p_w_m.html#gae70463799be2768ca584ccdb80f89257">More...</a><br /></td></tr>
<tr class="separator:gae70463799be2768ca584ccdb80f89257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9fd7834754a7d163c36dfecb729558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3c9fd7834754a7d163c36dfecb729558">PWM_ISR2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga3c9fd7834754a7d163c36dfecb729558"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 4 Match  <a href="group___s_a_m3_x_a___p_w_m.html#ga3c9fd7834754a7d163c36dfecb729558">More...</a><br /></td></tr>
<tr class="separator:ga3c9fd7834754a7d163c36dfecb729558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8cc637e69f50bd5682836481a62e263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac8cc637e69f50bd5682836481a62e263">PWM_ISR2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gac8cc637e69f50bd5682836481a62e263"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 5 Match  <a href="group___s_a_m3_x_a___p_w_m.html#gac8cc637e69f50bd5682836481a62e263">More...</a><br /></td></tr>
<tr class="separator:gac8cc637e69f50bd5682836481a62e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a1ca405f983245488c8d2a490ce122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga65a1ca405f983245488c8d2a490ce122">PWM_ISR2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga65a1ca405f983245488c8d2a490ce122"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 6 Match  <a href="group___s_a_m3_x_a___p_w_m.html#ga65a1ca405f983245488c8d2a490ce122">More...</a><br /></td></tr>
<tr class="separator:ga65a1ca405f983245488c8d2a490ce122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9288ab7206493566c1f4823a40906da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa9288ab7206493566c1f4823a40906da">PWM_ISR2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:gaa9288ab7206493566c1f4823a40906da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 7 Match  <a href="group___s_a_m3_x_a___p_w_m.html#gaa9288ab7206493566c1f4823a40906da">More...</a><br /></td></tr>
<tr class="separator:gaa9288ab7206493566c1f4823a40906da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f013f1f640aef78a30bedbb45bcd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga31f013f1f640aef78a30bedbb45bcd7a">PWM_ISR2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga31f013f1f640aef78a30bedbb45bcd7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 0 Update  <a href="group___s_a_m3_x_a___p_w_m.html#ga31f013f1f640aef78a30bedbb45bcd7a">More...</a><br /></td></tr>
<tr class="separator:ga31f013f1f640aef78a30bedbb45bcd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3b8371adc4fdd3c09e92b64d7f80bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0e3b8371adc4fdd3c09e92b64d7f80bf">PWM_ISR2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga0e3b8371adc4fdd3c09e92b64d7f80bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 1 Update  <a href="group___s_a_m3_x_a___p_w_m.html#ga0e3b8371adc4fdd3c09e92b64d7f80bf">More...</a><br /></td></tr>
<tr class="separator:ga0e3b8371adc4fdd3c09e92b64d7f80bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab580d9ce9fe7ad120ddb0ce37af4a032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab580d9ce9fe7ad120ddb0ce37af4a032">PWM_ISR2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gab580d9ce9fe7ad120ddb0ce37af4a032"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 2 Update  <a href="group___s_a_m3_x_a___p_w_m.html#gab580d9ce9fe7ad120ddb0ce37af4a032">More...</a><br /></td></tr>
<tr class="separator:gab580d9ce9fe7ad120ddb0ce37af4a032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36833b4a117c2855f8a1f23aa6b7c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae36833b4a117c2855f8a1f23aa6b7c21">PWM_ISR2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gae36833b4a117c2855f8a1f23aa6b7c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 3 Update  <a href="group___s_a_m3_x_a___p_w_m.html#gae36833b4a117c2855f8a1f23aa6b7c21">More...</a><br /></td></tr>
<tr class="separator:gae36833b4a117c2855f8a1f23aa6b7c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0de560e45856c32c10b0f8999d0638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaba0de560e45856c32c10b0f8999d0638">PWM_ISR2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gaba0de560e45856c32c10b0f8999d0638"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 4 Update  <a href="group___s_a_m3_x_a___p_w_m.html#gaba0de560e45856c32c10b0f8999d0638">More...</a><br /></td></tr>
<tr class="separator:gaba0de560e45856c32c10b0f8999d0638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569332e5e110b0690938fe2dc211fa3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga569332e5e110b0690938fe2dc211fa3c">PWM_ISR2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga569332e5e110b0690938fe2dc211fa3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 5 Update  <a href="group___s_a_m3_x_a___p_w_m.html#ga569332e5e110b0690938fe2dc211fa3c">More...</a><br /></td></tr>
<tr class="separator:ga569332e5e110b0690938fe2dc211fa3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62eebe660ee3605cf6488686a2aed84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga62eebe660ee3605cf6488686a2aed84c">PWM_ISR2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga62eebe660ee3605cf6488686a2aed84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 6 Update  <a href="group___s_a_m3_x_a___p_w_m.html#ga62eebe660ee3605cf6488686a2aed84c">More...</a><br /></td></tr>
<tr class="separator:ga62eebe660ee3605cf6488686a2aed84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f4a640d8df4bcf64a7be7bc7041f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga23f4a640d8df4bcf64a7be7bc7041f9d">PWM_ISR2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga23f4a640d8df4bcf64a7be7bc7041f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 7 Update  <a href="group___s_a_m3_x_a___p_w_m.html#ga23f4a640d8df4bcf64a7be7bc7041f9d">More...</a><br /></td></tr>
<tr class="separator:ga23f4a640d8df4bcf64a7be7bc7041f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ff439e0779f5f91ca132cd943648b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae6ff439e0779f5f91ca132cd943648b4">PWM_OOV_OOVH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae6ff439e0779f5f91ca132cd943648b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#gae6ff439e0779f5f91ca132cd943648b4">More...</a><br /></td></tr>
<tr class="separator:gae6ff439e0779f5f91ca132cd943648b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6776a2f64781a242093125db11b9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3e6776a2f64781a242093125db11b9dc">PWM_OOV_OOVH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga3e6776a2f64781a242093125db11b9dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga3e6776a2f64781a242093125db11b9dc">More...</a><br /></td></tr>
<tr class="separator:ga3e6776a2f64781a242093125db11b9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa354da8e120d09e39c8917d54dd0d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaaa354da8e120d09e39c8917d54dd0d31">PWM_OOV_OOVH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaaa354da8e120d09e39c8917d54dd0d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#gaaa354da8e120d09e39c8917d54dd0d31">More...</a><br /></td></tr>
<tr class="separator:gaaa354da8e120d09e39c8917d54dd0d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074772692beb617e0cda4ac7cb69e214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga074772692beb617e0cda4ac7cb69e214">PWM_OOV_OOVH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga074772692beb617e0cda4ac7cb69e214"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga074772692beb617e0cda4ac7cb69e214">More...</a><br /></td></tr>
<tr class="separator:ga074772692beb617e0cda4ac7cb69e214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e95ad818ce98885f45978a0c71e29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab9e95ad818ce98885f45978a0c71e29c">PWM_OOV_OOVH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gab9e95ad818ce98885f45978a0c71e29c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#gab9e95ad818ce98885f45978a0c71e29c">More...</a><br /></td></tr>
<tr class="separator:gab9e95ad818ce98885f45978a0c71e29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab112fc60b3cf3d21dda5d741b6fe71c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab112fc60b3cf3d21dda5d741b6fe71c9">PWM_OOV_OOVH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gab112fc60b3cf3d21dda5d741b6fe71c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#gab112fc60b3cf3d21dda5d741b6fe71c9">More...</a><br /></td></tr>
<tr class="separator:gab112fc60b3cf3d21dda5d741b6fe71c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8fda463354d05e3747c5065418ecc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf8fda463354d05e3747c5065418ecc7e">PWM_OOV_OOVH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaf8fda463354d05e3747c5065418ecc7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#gaf8fda463354d05e3747c5065418ecc7e">More...</a><br /></td></tr>
<tr class="separator:gaf8fda463354d05e3747c5065418ecc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c651f8ed17b3ed180540a028de40257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7c651f8ed17b3ed180540a028de40257">PWM_OOV_OOVH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga7c651f8ed17b3ed180540a028de40257"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#ga7c651f8ed17b3ed180540a028de40257">More...</a><br /></td></tr>
<tr class="separator:ga7c651f8ed17b3ed180540a028de40257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28d79c8662129fb9f656199e0c77ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa28d79c8662129fb9f656199e0c77ff9">PWM_OOV_OOVL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaa28d79c8662129fb9f656199e0c77ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#gaa28d79c8662129fb9f656199e0c77ff9">More...</a><br /></td></tr>
<tr class="separator:gaa28d79c8662129fb9f656199e0c77ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fde71f06f7907e95816dc62b79a48e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7fde71f06f7907e95816dc62b79a48e6">PWM_OOV_OOVL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga7fde71f06f7907e95816dc62b79a48e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga7fde71f06f7907e95816dc62b79a48e6">More...</a><br /></td></tr>
<tr class="separator:ga7fde71f06f7907e95816dc62b79a48e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae96833b545645028bb8085ee770f712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae96833b545645028bb8085ee770f712b">PWM_OOV_OOVL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gae96833b545645028bb8085ee770f712b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#gae96833b545645028bb8085ee770f712b">More...</a><br /></td></tr>
<tr class="separator:gae96833b545645028bb8085ee770f712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9f80a389f9b126dddbe088c413c859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0f9f80a389f9b126dddbe088c413c859">PWM_OOV_OOVL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga0f9f80a389f9b126dddbe088c413c859"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga0f9f80a389f9b126dddbe088c413c859">More...</a><br /></td></tr>
<tr class="separator:ga0f9f80a389f9b126dddbe088c413c859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327de6a28f8a30b31c6c6455126292c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga327de6a28f8a30b31c6c6455126292c2">PWM_OOV_OOVL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga327de6a28f8a30b31c6c6455126292c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#ga327de6a28f8a30b31c6c6455126292c2">More...</a><br /></td></tr>
<tr class="separator:ga327de6a28f8a30b31c6c6455126292c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5141b910b52cef4d082e5f0ede6ef52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae5141b910b52cef4d082e5f0ede6ef52">PWM_OOV_OOVL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gae5141b910b52cef4d082e5f0ede6ef52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#gae5141b910b52cef4d082e5f0ede6ef52">More...</a><br /></td></tr>
<tr class="separator:gae5141b910b52cef4d082e5f0ede6ef52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f3071336c0c1531da77581e5eb4ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga55f3071336c0c1531da77581e5eb4ea0">PWM_OOV_OOVL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga55f3071336c0c1531da77581e5eb4ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#ga55f3071336c0c1531da77581e5eb4ea0">More...</a><br /></td></tr>
<tr class="separator:ga55f3071336c0c1531da77581e5eb4ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad297c1e31ff6c1de338d04ff6706b808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad297c1e31ff6c1de338d04ff6706b808">PWM_OOV_OOVL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gad297c1e31ff6c1de338d04ff6706b808"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#gad297c1e31ff6c1de338d04ff6706b808">More...</a><br /></td></tr>
<tr class="separator:gad297c1e31ff6c1de338d04ff6706b808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f8b6e5987a53e6f03c4a28b00fd809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga25f8b6e5987a53e6f03c4a28b00fd809">PWM_OS_OSH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga25f8b6e5987a53e6f03c4a28b00fd809"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#ga25f8b6e5987a53e6f03c4a28b00fd809">More...</a><br /></td></tr>
<tr class="separator:ga25f8b6e5987a53e6f03c4a28b00fd809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d959066b2b74f028b75b4cef458006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf2d959066b2b74f028b75b4cef458006">PWM_OS_OSH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaf2d959066b2b74f028b75b4cef458006"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#gaf2d959066b2b74f028b75b4cef458006">More...</a><br /></td></tr>
<tr class="separator:gaf2d959066b2b74f028b75b4cef458006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1c76332c521897e0888298fa86f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6ea1c76332c521897e0888298fa86f28">PWM_OS_OSH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga6ea1c76332c521897e0888298fa86f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#ga6ea1c76332c521897e0888298fa86f28">More...</a><br /></td></tr>
<tr class="separator:ga6ea1c76332c521897e0888298fa86f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb61ef4930de967d5130142686da648a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabb61ef4930de967d5130142686da648a">PWM_OS_OSH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gabb61ef4930de967d5130142686da648a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#gabb61ef4930de967d5130142686da648a">More...</a><br /></td></tr>
<tr class="separator:gabb61ef4930de967d5130142686da648a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d395697a3f5c06b9c9cd3bcd6c5b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga58d395697a3f5c06b9c9cd3bcd6c5b23">PWM_OS_OSH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga58d395697a3f5c06b9c9cd3bcd6c5b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#ga58d395697a3f5c06b9c9cd3bcd6c5b23">More...</a><br /></td></tr>
<tr class="separator:ga58d395697a3f5c06b9c9cd3bcd6c5b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3173864fd14a5c8f7404a1724d6bdb90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3173864fd14a5c8f7404a1724d6bdb90">PWM_OS_OSH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga3173864fd14a5c8f7404a1724d6bdb90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#ga3173864fd14a5c8f7404a1724d6bdb90">More...</a><br /></td></tr>
<tr class="separator:ga3173864fd14a5c8f7404a1724d6bdb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095ab776f014b102423fff80e23da7d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga095ab776f014b102423fff80e23da7d0">PWM_OS_OSH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga095ab776f014b102423fff80e23da7d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#ga095ab776f014b102423fff80e23da7d0">More...</a><br /></td></tr>
<tr class="separator:ga095ab776f014b102423fff80e23da7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e355f8bda68ca304888ab876af2f385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1e355f8bda68ca304888ab876af2f385">PWM_OS_OSH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga1e355f8bda68ca304888ab876af2f385"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#ga1e355f8bda68ca304888ab876af2f385">More...</a><br /></td></tr>
<tr class="separator:ga1e355f8bda68ca304888ab876af2f385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e0b471cd3204dfae585a01b6a1e851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac5e0b471cd3204dfae585a01b6a1e851">PWM_OS_OSL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gac5e0b471cd3204dfae585a01b6a1e851"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#gac5e0b471cd3204dfae585a01b6a1e851">More...</a><br /></td></tr>
<tr class="separator:gac5e0b471cd3204dfae585a01b6a1e851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115f4e7c105beaee094189329a78b554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga115f4e7c105beaee094189329a78b554">PWM_OS_OSL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga115f4e7c105beaee094189329a78b554"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga115f4e7c105beaee094189329a78b554">More...</a><br /></td></tr>
<tr class="separator:ga115f4e7c105beaee094189329a78b554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga535f3886f72b58bcbf46a36a96c3c81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga535f3886f72b58bcbf46a36a96c3c81f">PWM_OS_OSL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga535f3886f72b58bcbf46a36a96c3c81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#ga535f3886f72b58bcbf46a36a96c3c81f">More...</a><br /></td></tr>
<tr class="separator:ga535f3886f72b58bcbf46a36a96c3c81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee0efb0c79c2dc5afdc67fe709ce250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5ee0efb0c79c2dc5afdc67fe709ce250">PWM_OS_OSL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga5ee0efb0c79c2dc5afdc67fe709ce250"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga5ee0efb0c79c2dc5afdc67fe709ce250">More...</a><br /></td></tr>
<tr class="separator:ga5ee0efb0c79c2dc5afdc67fe709ce250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2ae0c63356a528398746fbdb6e8a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7f2ae0c63356a528398746fbdb6e8a03">PWM_OS_OSL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga7f2ae0c63356a528398746fbdb6e8a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#ga7f2ae0c63356a528398746fbdb6e8a03">More...</a><br /></td></tr>
<tr class="separator:ga7f2ae0c63356a528398746fbdb6e8a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf8cda24498bd41a4687b0f7cf09e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaeaf8cda24498bd41a4687b0f7cf09e8c">PWM_OS_OSL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gaeaf8cda24498bd41a4687b0f7cf09e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#gaeaf8cda24498bd41a4687b0f7cf09e8c">More...</a><br /></td></tr>
<tr class="separator:gaeaf8cda24498bd41a4687b0f7cf09e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42248af5ca928602adfc8abc623a3786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga42248af5ca928602adfc8abc623a3786">PWM_OS_OSL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga42248af5ca928602adfc8abc623a3786"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#ga42248af5ca928602adfc8abc623a3786">More...</a><br /></td></tr>
<tr class="separator:ga42248af5ca928602adfc8abc623a3786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced6b262ae30a353f4161f2b1c167fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaced6b262ae30a353f4161f2b1c167fd4">PWM_OS_OSL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaced6b262ae30a353f4161f2b1c167fd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#gaced6b262ae30a353f4161f2b1c167fd4">More...</a><br /></td></tr>
<tr class="separator:gaced6b262ae30a353f4161f2b1c167fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b23c4f15ea5bb0ec47783c25aa9e237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6b23c4f15ea5bb0ec47783c25aa9e237">PWM_OSS_OSSH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga6b23c4f15ea5bb0ec47783c25aa9e237"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#ga6b23c4f15ea5bb0ec47783c25aa9e237">More...</a><br /></td></tr>
<tr class="separator:ga6b23c4f15ea5bb0ec47783c25aa9e237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dace49061f8c9618e0aa69286efaf67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8dace49061f8c9618e0aa69286efaf67">PWM_OSS_OSSH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga8dace49061f8c9618e0aa69286efaf67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga8dace49061f8c9618e0aa69286efaf67">More...</a><br /></td></tr>
<tr class="separator:ga8dace49061f8c9618e0aa69286efaf67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45be524b44aa437dd5b450c73453673e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga45be524b44aa437dd5b450c73453673e">PWM_OSS_OSSH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga45be524b44aa437dd5b450c73453673e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#ga45be524b44aa437dd5b450c73453673e">More...</a><br /></td></tr>
<tr class="separator:ga45be524b44aa437dd5b450c73453673e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3dd2a5be39e742b7fb03897a7469460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac3dd2a5be39e742b7fb03897a7469460">PWM_OSS_OSSH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gac3dd2a5be39e742b7fb03897a7469460"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#gac3dd2a5be39e742b7fb03897a7469460">More...</a><br /></td></tr>
<tr class="separator:gac3dd2a5be39e742b7fb03897a7469460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad395223d5e5071c4120b1a6736b57005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad395223d5e5071c4120b1a6736b57005">PWM_OSS_OSSH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad395223d5e5071c4120b1a6736b57005"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#gad395223d5e5071c4120b1a6736b57005">More...</a><br /></td></tr>
<tr class="separator:gad395223d5e5071c4120b1a6736b57005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3104a31644487e77bc0f68f71d1eed36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3104a31644487e77bc0f68f71d1eed36">PWM_OSS_OSSH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga3104a31644487e77bc0f68f71d1eed36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#ga3104a31644487e77bc0f68f71d1eed36">More...</a><br /></td></tr>
<tr class="separator:ga3104a31644487e77bc0f68f71d1eed36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab648eb63ee58ad993496bd799231d17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab648eb63ee58ad993496bd799231d17f">PWM_OSS_OSSH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gab648eb63ee58ad993496bd799231d17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#gab648eb63ee58ad993496bd799231d17f">More...</a><br /></td></tr>
<tr class="separator:gab648eb63ee58ad993496bd799231d17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c2ea961668cf5e0fc9424da24df509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf0c2ea961668cf5e0fc9424da24df509">PWM_OSS_OSSH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaf0c2ea961668cf5e0fc9424da24df509"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#gaf0c2ea961668cf5e0fc9424da24df509">More...</a><br /></td></tr>
<tr class="separator:gaf0c2ea961668cf5e0fc9424da24df509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf27227163d1b122a0851ec9e8ca8675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaaf27227163d1b122a0851ec9e8ca8675">PWM_OSS_OSSL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaaf27227163d1b122a0851ec9e8ca8675"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#gaaf27227163d1b122a0851ec9e8ca8675">More...</a><br /></td></tr>
<tr class="separator:gaaf27227163d1b122a0851ec9e8ca8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2aa22a2ea9308f31791f9df7d568df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7d2aa22a2ea9308f31791f9df7d568df">PWM_OSS_OSSL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga7d2aa22a2ea9308f31791f9df7d568df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga7d2aa22a2ea9308f31791f9df7d568df">More...</a><br /></td></tr>
<tr class="separator:ga7d2aa22a2ea9308f31791f9df7d568df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b4e9807df91f7e90f0137b1af1b411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga17b4e9807df91f7e90f0137b1af1b411">PWM_OSS_OSSL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga17b4e9807df91f7e90f0137b1af1b411"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#ga17b4e9807df91f7e90f0137b1af1b411">More...</a><br /></td></tr>
<tr class="separator:ga17b4e9807df91f7e90f0137b1af1b411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449887747a9e6596f5ae12b16018d485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga449887747a9e6596f5ae12b16018d485">PWM_OSS_OSSL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga449887747a9e6596f5ae12b16018d485"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga449887747a9e6596f5ae12b16018d485">More...</a><br /></td></tr>
<tr class="separator:ga449887747a9e6596f5ae12b16018d485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ba3f0b933a97968b16d4b7fd719a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac0ba3f0b933a97968b16d4b7fd719a75">PWM_OSS_OSSL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gac0ba3f0b933a97968b16d4b7fd719a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#gac0ba3f0b933a97968b16d4b7fd719a75">More...</a><br /></td></tr>
<tr class="separator:gac0ba3f0b933a97968b16d4b7fd719a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c90fed6f96ae6c70b554386f65caf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga58c90fed6f96ae6c70b554386f65caf6">PWM_OSS_OSSL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga58c90fed6f96ae6c70b554386f65caf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#ga58c90fed6f96ae6c70b554386f65caf6">More...</a><br /></td></tr>
<tr class="separator:ga58c90fed6f96ae6c70b554386f65caf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eef38e2a7ce22b2d35acd93b1f6b98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5eef38e2a7ce22b2d35acd93b1f6b98d">PWM_OSS_OSSL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga5eef38e2a7ce22b2d35acd93b1f6b98d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#ga5eef38e2a7ce22b2d35acd93b1f6b98d">More...</a><br /></td></tr>
<tr class="separator:ga5eef38e2a7ce22b2d35acd93b1f6b98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0eb096197626a4ee15c7e9f6521676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8b0eb096197626a4ee15c7e9f6521676">PWM_OSS_OSSL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga8b0eb096197626a4ee15c7e9f6521676"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#ga8b0eb096197626a4ee15c7e9f6521676">More...</a><br /></td></tr>
<tr class="separator:ga8b0eb096197626a4ee15c7e9f6521676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8bd8aaa8a760a9801f47dc4eec6303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7e8bd8aaa8a760a9801f47dc4eec6303">PWM_OSC_OSCH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga7e8bd8aaa8a760a9801f47dc4eec6303"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#ga7e8bd8aaa8a760a9801f47dc4eec6303">More...</a><br /></td></tr>
<tr class="separator:ga7e8bd8aaa8a760a9801f47dc4eec6303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bd1571e08fa6f9365471735b389044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga27bd1571e08fa6f9365471735b389044">PWM_OSC_OSCH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga27bd1571e08fa6f9365471735b389044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga27bd1571e08fa6f9365471735b389044">More...</a><br /></td></tr>
<tr class="separator:ga27bd1571e08fa6f9365471735b389044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1636c8fa741f023032b2e32029ed7348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1636c8fa741f023032b2e32029ed7348">PWM_OSC_OSCH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga1636c8fa741f023032b2e32029ed7348"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#ga1636c8fa741f023032b2e32029ed7348">More...</a><br /></td></tr>
<tr class="separator:ga1636c8fa741f023032b2e32029ed7348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1655a5d0e0ec43389976542ca2cf1e86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1655a5d0e0ec43389976542ca2cf1e86">PWM_OSC_OSCH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga1655a5d0e0ec43389976542ca2cf1e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga1655a5d0e0ec43389976542ca2cf1e86">More...</a><br /></td></tr>
<tr class="separator:ga1655a5d0e0ec43389976542ca2cf1e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfa21b0863bb183983e1c46e6bad7b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6bfa21b0863bb183983e1c46e6bad7b9">PWM_OSC_OSCH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga6bfa21b0863bb183983e1c46e6bad7b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#ga6bfa21b0863bb183983e1c46e6bad7b9">More...</a><br /></td></tr>
<tr class="separator:ga6bfa21b0863bb183983e1c46e6bad7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984a864782984efcd1c17a4d0c723c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga984a864782984efcd1c17a4d0c723c36">PWM_OSC_OSCH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga984a864782984efcd1c17a4d0c723c36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#ga984a864782984efcd1c17a4d0c723c36">More...</a><br /></td></tr>
<tr class="separator:ga984a864782984efcd1c17a4d0c723c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6948d9a15cb38d7ac43c0a61dcb5c751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6948d9a15cb38d7ac43c0a61dcb5c751">PWM_OSC_OSCH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga6948d9a15cb38d7ac43c0a61dcb5c751"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#ga6948d9a15cb38d7ac43c0a61dcb5c751">More...</a><br /></td></tr>
<tr class="separator:ga6948d9a15cb38d7ac43c0a61dcb5c751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee7c8370dec9ffeb0a19d224935f66f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabee7c8370dec9ffeb0a19d224935f66f">PWM_OSC_OSCH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gabee7c8370dec9ffeb0a19d224935f66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#gabee7c8370dec9ffeb0a19d224935f66f">More...</a><br /></td></tr>
<tr class="separator:gabee7c8370dec9ffeb0a19d224935f66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806e103e8db2498f0bde225ca98c6c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga806e103e8db2498f0bde225ca98c6c62">PWM_OSC_OSCL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga806e103e8db2498f0bde225ca98c6c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#ga806e103e8db2498f0bde225ca98c6c62">More...</a><br /></td></tr>
<tr class="separator:ga806e103e8db2498f0bde225ca98c6c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf59242655abf415765e59bc22c1e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gacdf59242655abf415765e59bc22c1e3b">PWM_OSC_OSCL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gacdf59242655abf415765e59bc22c1e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#gacdf59242655abf415765e59bc22c1e3b">More...</a><br /></td></tr>
<tr class="separator:gacdf59242655abf415765e59bc22c1e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f8a22b816cc12034d75e9ad8c36cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga24f8a22b816cc12034d75e9ad8c36cbd">PWM_OSC_OSCL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga24f8a22b816cc12034d75e9ad8c36cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#ga24f8a22b816cc12034d75e9ad8c36cbd">More...</a><br /></td></tr>
<tr class="separator:ga24f8a22b816cc12034d75e9ad8c36cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705966b35a8986fdd48a787130c95e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga705966b35a8986fdd48a787130c95e18">PWM_OSC_OSCL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga705966b35a8986fdd48a787130c95e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga705966b35a8986fdd48a787130c95e18">More...</a><br /></td></tr>
<tr class="separator:ga705966b35a8986fdd48a787130c95e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fba0d889955233babcdb4d82ae03b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae2fba0d889955233babcdb4d82ae03b2">PWM_OSC_OSCL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gae2fba0d889955233babcdb4d82ae03b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#gae2fba0d889955233babcdb4d82ae03b2">More...</a><br /></td></tr>
<tr class="separator:gae2fba0d889955233babcdb4d82ae03b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1bd0d3222599eb3d6dcfebe7a45348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gada1bd0d3222599eb3d6dcfebe7a45348">PWM_OSC_OSCL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gada1bd0d3222599eb3d6dcfebe7a45348"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#gada1bd0d3222599eb3d6dcfebe7a45348">More...</a><br /></td></tr>
<tr class="separator:gada1bd0d3222599eb3d6dcfebe7a45348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9cc4c9186b0d468fb1e982e303ec3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabf9cc4c9186b0d468fb1e982e303ec3f">PWM_OSC_OSCL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gabf9cc4c9186b0d468fb1e982e303ec3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#gabf9cc4c9186b0d468fb1e982e303ec3f">More...</a><br /></td></tr>
<tr class="separator:gabf9cc4c9186b0d468fb1e982e303ec3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cde2046e02f6d879eb3d2212a67cf5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0cde2046e02f6d879eb3d2212a67cf5f">PWM_OSC_OSCL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga0cde2046e02f6d879eb3d2212a67cf5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#ga0cde2046e02f6d879eb3d2212a67cf5f">More...</a><br /></td></tr>
<tr class="separator:ga0cde2046e02f6d879eb3d2212a67cf5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf27588b697195288e1645c01de1aa8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaaf27588b697195288e1645c01de1aa8a">PWM_OSSUPD_OSSUPH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaaf27588b697195288e1645c01de1aa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#gaaf27588b697195288e1645c01de1aa8a">More...</a><br /></td></tr>
<tr class="separator:gaaf27588b697195288e1645c01de1aa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb78ee3b72236f21a37dcf5c45f6347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga2fb78ee3b72236f21a37dcf5c45f6347">PWM_OSSUPD_OSSUPH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga2fb78ee3b72236f21a37dcf5c45f6347"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga2fb78ee3b72236f21a37dcf5c45f6347">More...</a><br /></td></tr>
<tr class="separator:ga2fb78ee3b72236f21a37dcf5c45f6347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9957d849685620c2b1386135c01bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabd9957d849685620c2b1386135c01bfe">PWM_OSSUPD_OSSUPH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gabd9957d849685620c2b1386135c01bfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#gabd9957d849685620c2b1386135c01bfe">More...</a><br /></td></tr>
<tr class="separator:gabd9957d849685620c2b1386135c01bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205af3b8a9ec5ffab21ef4cb55df79bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga205af3b8a9ec5ffab21ef4cb55df79bf">PWM_OSSUPD_OSSUPH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga205af3b8a9ec5ffab21ef4cb55df79bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga205af3b8a9ec5ffab21ef4cb55df79bf">More...</a><br /></td></tr>
<tr class="separator:ga205af3b8a9ec5ffab21ef4cb55df79bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea44a0f31de921990c9b7a865d083b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaea44a0f31de921990c9b7a865d083b2c">PWM_OSSUPD_OSSUPH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaea44a0f31de921990c9b7a865d083b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#gaea44a0f31de921990c9b7a865d083b2c">More...</a><br /></td></tr>
<tr class="separator:gaea44a0f31de921990c9b7a865d083b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed26258afad054348dfd058c72f092ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaed26258afad054348dfd058c72f092ed">PWM_OSSUPD_OSSUPH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaed26258afad054348dfd058c72f092ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#gaed26258afad054348dfd058c72f092ed">More...</a><br /></td></tr>
<tr class="separator:gaed26258afad054348dfd058c72f092ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056d20b968f3a13407d2bc0521c06b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga056d20b968f3a13407d2bc0521c06b45">PWM_OSSUPD_OSSUPH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga056d20b968f3a13407d2bc0521c06b45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#ga056d20b968f3a13407d2bc0521c06b45">More...</a><br /></td></tr>
<tr class="separator:ga056d20b968f3a13407d2bc0521c06b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3770d555fca08fd327091232777b2164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3770d555fca08fd327091232777b2164">PWM_OSSUPD_OSSUPH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga3770d555fca08fd327091232777b2164"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#ga3770d555fca08fd327091232777b2164">More...</a><br /></td></tr>
<tr class="separator:ga3770d555fca08fd327091232777b2164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35e76bcb2b7795022e5117eec690bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac35e76bcb2b7795022e5117eec690bfc">PWM_OSSUPD_OSSUPL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gac35e76bcb2b7795022e5117eec690bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#gac35e76bcb2b7795022e5117eec690bfc">More...</a><br /></td></tr>
<tr class="separator:gac35e76bcb2b7795022e5117eec690bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3326e4bb5f84da296e7ac992ac029553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3326e4bb5f84da296e7ac992ac029553">PWM_OSSUPD_OSSUPL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga3326e4bb5f84da296e7ac992ac029553"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga3326e4bb5f84da296e7ac992ac029553">More...</a><br /></td></tr>
<tr class="separator:ga3326e4bb5f84da296e7ac992ac029553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9d15e834de3bb5db7f1549d86f1a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3e9d15e834de3bb5db7f1549d86f1a57">PWM_OSSUPD_OSSUPL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga3e9d15e834de3bb5db7f1549d86f1a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#ga3e9d15e834de3bb5db7f1549d86f1a57">More...</a><br /></td></tr>
<tr class="separator:ga3e9d15e834de3bb5db7f1549d86f1a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e53b31cb8b3a9ce73db36088eb131f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga2e53b31cb8b3a9ce73db36088eb131f1">PWM_OSSUPD_OSSUPL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga2e53b31cb8b3a9ce73db36088eb131f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga2e53b31cb8b3a9ce73db36088eb131f1">More...</a><br /></td></tr>
<tr class="separator:ga2e53b31cb8b3a9ce73db36088eb131f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf279943fa51227e0d1f7e60ff75ee5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaaf279943fa51227e0d1f7e60ff75ee5f">PWM_OSSUPD_OSSUPL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gaaf279943fa51227e0d1f7e60ff75ee5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#gaaf279943fa51227e0d1f7e60ff75ee5f">More...</a><br /></td></tr>
<tr class="separator:gaaf279943fa51227e0d1f7e60ff75ee5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812a26bdb26d4f3e07558f6e77dfa6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga812a26bdb26d4f3e07558f6e77dfa6da">PWM_OSSUPD_OSSUPL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga812a26bdb26d4f3e07558f6e77dfa6da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#ga812a26bdb26d4f3e07558f6e77dfa6da">More...</a><br /></td></tr>
<tr class="separator:ga812a26bdb26d4f3e07558f6e77dfa6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga062c5f90d527844a38a67a939f0b3bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga062c5f90d527844a38a67a939f0b3bc0">PWM_OSSUPD_OSSUPL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga062c5f90d527844a38a67a939f0b3bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#ga062c5f90d527844a38a67a939f0b3bc0">More...</a><br /></td></tr>
<tr class="separator:ga062c5f90d527844a38a67a939f0b3bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e79913690029a603ddbbcc21521f394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9e79913690029a603ddbbcc21521f394">PWM_OSSUPD_OSSUPL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga9e79913690029a603ddbbcc21521f394"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#ga9e79913690029a603ddbbcc21521f394">More...</a><br /></td></tr>
<tr class="separator:ga9e79913690029a603ddbbcc21521f394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19f80cf218be24bc6d033802d46735d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf19f80cf218be24bc6d033802d46735d">PWM_OSCUPD_OSCUPH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf19f80cf218be24bc6d033802d46735d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#gaf19f80cf218be24bc6d033802d46735d">More...</a><br /></td></tr>
<tr class="separator:gaf19f80cf218be24bc6d033802d46735d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7520de992c0db573287f89908f651fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7520de992c0db573287f89908f651fa7">PWM_OSCUPD_OSCUPH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga7520de992c0db573287f89908f651fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga7520de992c0db573287f89908f651fa7">More...</a><br /></td></tr>
<tr class="separator:ga7520de992c0db573287f89908f651fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09453efb5b8e52407f7e5e822e427272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga09453efb5b8e52407f7e5e822e427272">PWM_OSCUPD_OSCUPH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga09453efb5b8e52407f7e5e822e427272"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#ga09453efb5b8e52407f7e5e822e427272">More...</a><br /></td></tr>
<tr class="separator:ga09453efb5b8e52407f7e5e822e427272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775e037072deb539a7e9f50a2b4b35b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga775e037072deb539a7e9f50a2b4b35b8">PWM_OSCUPD_OSCUPH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga775e037072deb539a7e9f50a2b4b35b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga775e037072deb539a7e9f50a2b4b35b8">More...</a><br /></td></tr>
<tr class="separator:ga775e037072deb539a7e9f50a2b4b35b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e0bbfae4cd09a74e444040c2ae8c40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf8e0bbfae4cd09a74e444040c2ae8c40">PWM_OSCUPD_OSCUPH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaf8e0bbfae4cd09a74e444040c2ae8c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#gaf8e0bbfae4cd09a74e444040c2ae8c40">More...</a><br /></td></tr>
<tr class="separator:gaf8e0bbfae4cd09a74e444040c2ae8c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac293ee61a086e239c452167bcf878bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac293ee61a086e239c452167bcf878bf9">PWM_OSCUPD_OSCUPH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gac293ee61a086e239c452167bcf878bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#gac293ee61a086e239c452167bcf878bf9">More...</a><br /></td></tr>
<tr class="separator:gac293ee61a086e239c452167bcf878bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a81207400a6e100dd65348975fd723f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga2a81207400a6e100dd65348975fd723f">PWM_OSCUPD_OSCUPH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga2a81207400a6e100dd65348975fd723f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#ga2a81207400a6e100dd65348975fd723f">More...</a><br /></td></tr>
<tr class="separator:ga2a81207400a6e100dd65348975fd723f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939377bd30f6ee14d574c9ed2d569ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga939377bd30f6ee14d574c9ed2d569ca0">PWM_OSCUPD_OSCUPH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga939377bd30f6ee14d574c9ed2d569ca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#ga939377bd30f6ee14d574c9ed2d569ca0">More...</a><br /></td></tr>
<tr class="separator:ga939377bd30f6ee14d574c9ed2d569ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4ddd7412fdfc47dfb81c44b81df30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaee4ddd7412fdfc47dfb81c44b81df30f">PWM_OSCUPD_OSCUPL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaee4ddd7412fdfc47dfb81c44b81df30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#gaee4ddd7412fdfc47dfb81c44b81df30f">More...</a><br /></td></tr>
<tr class="separator:gaee4ddd7412fdfc47dfb81c44b81df30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec215d05bca7caec5091a8d90a7e777f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaec215d05bca7caec5091a8d90a7e777f">PWM_OSCUPD_OSCUPL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gaec215d05bca7caec5091a8d90a7e777f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#gaec215d05bca7caec5091a8d90a7e777f">More...</a><br /></td></tr>
<tr class="separator:gaec215d05bca7caec5091a8d90a7e777f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193aa5a47d8158d172b4fb8a9d676a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga193aa5a47d8158d172b4fb8a9d676a7c">PWM_OSCUPD_OSCUPL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga193aa5a47d8158d172b4fb8a9d676a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#ga193aa5a47d8158d172b4fb8a9d676a7c">More...</a><br /></td></tr>
<tr class="separator:ga193aa5a47d8158d172b4fb8a9d676a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a71cf7ec9223cf781b0684f601c4643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9a71cf7ec9223cf781b0684f601c4643">PWM_OSCUPD_OSCUPL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga9a71cf7ec9223cf781b0684f601c4643"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga9a71cf7ec9223cf781b0684f601c4643">More...</a><br /></td></tr>
<tr class="separator:ga9a71cf7ec9223cf781b0684f601c4643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e90ba83aa2087e387aa21cacc82142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga10e90ba83aa2087e387aa21cacc82142">PWM_OSCUPD_OSCUPL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga10e90ba83aa2087e387aa21cacc82142"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#ga10e90ba83aa2087e387aa21cacc82142">More...</a><br /></td></tr>
<tr class="separator:ga10e90ba83aa2087e387aa21cacc82142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a7118757f2d045b85c66ca38be56ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga28a7118757f2d045b85c66ca38be56ad">PWM_OSCUPD_OSCUPL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga28a7118757f2d045b85c66ca38be56ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#ga28a7118757f2d045b85c66ca38be56ad">More...</a><br /></td></tr>
<tr class="separator:ga28a7118757f2d045b85c66ca38be56ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf327fb53911756246bdaf45cc5ec0738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf327fb53911756246bdaf45cc5ec0738">PWM_OSCUPD_OSCUPDL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gaf327fb53911756246bdaf45cc5ec0738"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD)  <a href="group___s_a_m3_x_a___p_w_m.html#gaf327fb53911756246bdaf45cc5ec0738">More...</a><br /></td></tr>
<tr class="separator:gaf327fb53911756246bdaf45cc5ec0738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c2eb1be69da60f5ce0078bc80f79ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga17c2eb1be69da60f5ce0078bc80f79ac">PWM_OSCUPD_OSCUPL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga17c2eb1be69da60f5ce0078bc80f79ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#ga17c2eb1be69da60f5ce0078bc80f79ac">More...</a><br /></td></tr>
<tr class="separator:ga17c2eb1be69da60f5ce0078bc80f79ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafda9a8aefe508ed618db6b0d7f221fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaafda9a8aefe508ed618db6b0d7f221fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e0dfb24ebce067ba3f136672da8cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga68e0dfb24ebce067ba3f136672da8cbb">PWM_FMR_FPOL_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FMR_FPOL_Pos)</td></tr>
<tr class="memdesc:ga68e0dfb24ebce067ba3f136672da8cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FMR) Fault Polarity (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#ga68e0dfb24ebce067ba3f136672da8cbb">More...</a><br /></td></tr>
<tr class="separator:ga68e0dfb24ebce067ba3f136672da8cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacddaf8401cea31513467570b92aef719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gacddaf8401cea31513467570b92aef719">PWM_FMR_FPOL</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga68e0dfb24ebce067ba3f136672da8cbb">PWM_FMR_FPOL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>)))</td></tr>
<tr class="separator:gacddaf8401cea31513467570b92aef719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6ec8c475004c1c6e08d7e5577789a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gacb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gacb6ec8c475004c1c6e08d7e5577789a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8048bcc1d303fea3232cebe782730f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8e8048bcc1d303fea3232cebe782730f">PWM_FMR_FMOD_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FMR_FMOD_Pos)</td></tr>
<tr class="memdesc:ga8e8048bcc1d303fea3232cebe782730f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FMR) Fault Activation Mode (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#ga8e8048bcc1d303fea3232cebe782730f">More...</a><br /></td></tr>
<tr class="separator:ga8e8048bcc1d303fea3232cebe782730f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e5770a33ef31d1f805ccb5c914d98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa4e5770a33ef31d1f805ccb5c914d98c">PWM_FMR_FMOD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8e8048bcc1d303fea3232cebe782730f">PWM_FMR_FMOD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gacb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>)))</td></tr>
<tr class="separator:gaa4e5770a33ef31d1f805ccb5c914d98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a6c9843313f55b7aac95c522a55f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga22a6c9843313f55b7aac95c522a55f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb9a9873718d4de4ab8016c38a4fd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3eb9a9873718d4de4ab8016c38a4fd30">PWM_FMR_FFIL_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FMR_FFIL_Pos)</td></tr>
<tr class="memdesc:ga3eb9a9873718d4de4ab8016c38a4fd30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FMR) Fault Filtering (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#ga3eb9a9873718d4de4ab8016c38a4fd30">More...</a><br /></td></tr>
<tr class="separator:ga3eb9a9873718d4de4ab8016c38a4fd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18673d610bbe3705b20be59eaebe74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad18673d610bbe3705b20be59eaebe74b">PWM_FMR_FFIL</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3eb9a9873718d4de4ab8016c38a4fd30">PWM_FMR_FFIL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>)))</td></tr>
<tr class="separator:gad18673d610bbe3705b20be59eaebe74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cab7b9a14a97987c4ce2cd79bb71d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8cab7b9a14a97987c4ce2cd79bb71d30">PWM_FSR_FIV_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8cab7b9a14a97987c4ce2cd79bb71d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90ff794843da9f1701ae359a063c0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab90ff794843da9f1701ae359a063c0e6">PWM_FSR_FIV_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FSR_FIV_Pos)</td></tr>
<tr class="memdesc:gab90ff794843da9f1701ae359a063c0e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FSR) Fault Input Value (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#gab90ff794843da9f1701ae359a063c0e6">More...</a><br /></td></tr>
<tr class="separator:gab90ff794843da9f1701ae359a063c0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20071978cef798a324e7013e10e855fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga20071978cef798a324e7013e10e855fe">PWM_FSR_FS_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga20071978cef798a324e7013e10e855fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca73a5219e79e2cef1417d2085fc37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabca73a5219e79e2cef1417d2085fc37a">PWM_FSR_FS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FSR_FS_Pos)</td></tr>
<tr class="memdesc:gabca73a5219e79e2cef1417d2085fc37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FSR) Fault Status (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#gabca73a5219e79e2cef1417d2085fc37a">More...</a><br /></td></tr>
<tr class="separator:gabca73a5219e79e2cef1417d2085fc37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9db555297dfc8e34241e67be8e91a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac9db555297dfc8e34241e67be8e91a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b106c3333dda59d174be43cfa1f1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga18b106c3333dda59d174be43cfa1f1cb">PWM_FCR_FCLR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FCR_FCLR_Pos)</td></tr>
<tr class="memdesc:ga18b106c3333dda59d174be43cfa1f1cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FCR) Fault Clear (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#ga18b106c3333dda59d174be43cfa1f1cb">More...</a><br /></td></tr>
<tr class="separator:ga18b106c3333dda59d174be43cfa1f1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1a37797e7e5cc1256b587608743d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gafd1a37797e7e5cc1256b587608743d13">PWM_FCR_FCLR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga18b106c3333dda59d174be43cfa1f1cb">PWM_FCR_FCLR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>)))</td></tr>
<tr class="separator:gafd1a37797e7e5cc1256b587608743d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ac452ce064dca4d269fef9e5c7e4e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga52ac452ce064dca4d269fef9e5c7e4e6">PWM_FPV_FPVH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga52ac452ce064dca4d269fef9e5c7e4e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#ga52ac452ce064dca4d269fef9e5c7e4e6">More...</a><br /></td></tr>
<tr class="separator:ga52ac452ce064dca4d269fef9e5c7e4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa406ca24fe7babfdb55af840881fcc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa406ca24fe7babfdb55af840881fcc1f">PWM_FPV_FPVH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaa406ca24fe7babfdb55af840881fcc1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#gaa406ca24fe7babfdb55af840881fcc1f">More...</a><br /></td></tr>
<tr class="separator:gaa406ca24fe7babfdb55af840881fcc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07f5953cf5b5fafac381f55d3ffb0a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad07f5953cf5b5fafac381f55d3ffb0a9">PWM_FPV_FPVH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad07f5953cf5b5fafac381f55d3ffb0a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#gad07f5953cf5b5fafac381f55d3ffb0a9">More...</a><br /></td></tr>
<tr class="separator:gad07f5953cf5b5fafac381f55d3ffb0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa720a27e9550c4c44ed1f6521822dcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa720a27e9550c4c44ed1f6521822dcbe">PWM_FPV_FPVH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa720a27e9550c4c44ed1f6521822dcbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#gaa720a27e9550c4c44ed1f6521822dcbe">More...</a><br /></td></tr>
<tr class="separator:gaa720a27e9550c4c44ed1f6521822dcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2cf67d253462e44eca8dd450a2c92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaee2cf67d253462e44eca8dd450a2c92f">PWM_FPV_FPVH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaee2cf67d253462e44eca8dd450a2c92f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#gaee2cf67d253462e44eca8dd450a2c92f">More...</a><br /></td></tr>
<tr class="separator:gaee2cf67d253462e44eca8dd450a2c92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3793da0c6354215643193ab8992fcd3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3793da0c6354215643193ab8992fcd3d">PWM_FPV_FPVH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga3793da0c6354215643193ab8992fcd3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#ga3793da0c6354215643193ab8992fcd3d">More...</a><br /></td></tr>
<tr class="separator:ga3793da0c6354215643193ab8992fcd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fd3d23d0844e3505d13a0374ceef9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga72fd3d23d0844e3505d13a0374ceef9d">PWM_FPV_FPVH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga72fd3d23d0844e3505d13a0374ceef9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#ga72fd3d23d0844e3505d13a0374ceef9d">More...</a><br /></td></tr>
<tr class="separator:ga72fd3d23d0844e3505d13a0374ceef9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eafbe3b06ad6dc135dc5def2abfce59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3eafbe3b06ad6dc135dc5def2abfce59">PWM_FPV_FPVH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga3eafbe3b06ad6dc135dc5def2abfce59"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#ga3eafbe3b06ad6dc135dc5def2abfce59">More...</a><br /></td></tr>
<tr class="separator:ga3eafbe3b06ad6dc135dc5def2abfce59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b449e705ccae7bf00053d0354e6fe12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1b449e705ccae7bf00053d0354e6fe12">PWM_FPV_FPVL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga1b449e705ccae7bf00053d0354e6fe12"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 0  <a href="group___s_a_m3_x_a___p_w_m.html#ga1b449e705ccae7bf00053d0354e6fe12">More...</a><br /></td></tr>
<tr class="separator:ga1b449e705ccae7bf00053d0354e6fe12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f83d9e504c1201f5931e351bf30bc5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5f83d9e504c1201f5931e351bf30bc5b">PWM_FPV_FPVL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga5f83d9e504c1201f5931e351bf30bc5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga5f83d9e504c1201f5931e351bf30bc5b">More...</a><br /></td></tr>
<tr class="separator:ga5f83d9e504c1201f5931e351bf30bc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030ea07087e4890e1e41ab6206ed16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga030ea07087e4890e1e41ab6206ed16bf">PWM_FPV_FPVL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga030ea07087e4890e1e41ab6206ed16bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 2  <a href="group___s_a_m3_x_a___p_w_m.html#ga030ea07087e4890e1e41ab6206ed16bf">More...</a><br /></td></tr>
<tr class="separator:ga030ea07087e4890e1e41ab6206ed16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67cd2978c481b43ed8107bfea17c567c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga67cd2978c481b43ed8107bfea17c567c">PWM_FPV_FPVL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga67cd2978c481b43ed8107bfea17c567c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga67cd2978c481b43ed8107bfea17c567c">More...</a><br /></td></tr>
<tr class="separator:ga67cd2978c481b43ed8107bfea17c567c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e14ec41beb13b7f76beaa50c638cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga58e14ec41beb13b7f76beaa50c638cdf">PWM_FPV_FPVL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga58e14ec41beb13b7f76beaa50c638cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 4  <a href="group___s_a_m3_x_a___p_w_m.html#ga58e14ec41beb13b7f76beaa50c638cdf">More...</a><br /></td></tr>
<tr class="separator:ga58e14ec41beb13b7f76beaa50c638cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70358c15ad3086ac9a00a497cfadbdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga70358c15ad3086ac9a00a497cfadbdea">PWM_FPV_FPVL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga70358c15ad3086ac9a00a497cfadbdea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 5  <a href="group___s_a_m3_x_a___p_w_m.html#ga70358c15ad3086ac9a00a497cfadbdea">More...</a><br /></td></tr>
<tr class="separator:ga70358c15ad3086ac9a00a497cfadbdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f57a009bdfbdbbc24b78a4a2ac5f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga46f57a009bdfbdbbc24b78a4a2ac5f4b">PWM_FPV_FPVL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga46f57a009bdfbdbbc24b78a4a2ac5f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 6  <a href="group___s_a_m3_x_a___p_w_m.html#ga46f57a009bdfbdbbc24b78a4a2ac5f4b">More...</a><br /></td></tr>
<tr class="separator:ga46f57a009bdfbdbbc24b78a4a2ac5f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282f7bf024325661130626a11c9b2462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga282f7bf024325661130626a11c9b2462">PWM_FPV_FPVL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga282f7bf024325661130626a11c9b2462"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 7  <a href="group___s_a_m3_x_a___p_w_m.html#ga282f7bf024325661130626a11c9b2462">More...</a><br /></td></tr>
<tr class="separator:ga282f7bf024325661130626a11c9b2462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c9b3a49603a364f8b11c251a6b5251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga57c9b3a49603a364f8b11c251a6b5251">PWM_FPE1_FPE0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga57c9b3a49603a364f8b11c251a6b5251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d8a8df582de7b620d44d917bd84aff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3d8a8df582de7b620d44d917bd84aff4">PWM_FPE1_FPE0_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FPE1_FPE0_Pos)</td></tr>
<tr class="memdesc:ga3d8a8df582de7b620d44d917bd84aff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE1) Fault Protection Enable for channel 0 (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#ga3d8a8df582de7b620d44d917bd84aff4">More...</a><br /></td></tr>
<tr class="separator:ga3d8a8df582de7b620d44d917bd84aff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4bae1f67788ab04757cd0bc9e3f634c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab4bae1f67788ab04757cd0bc9e3f634c">PWM_FPE1_FPE0</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3d8a8df582de7b620d44d917bd84aff4">PWM_FPE1_FPE0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga57c9b3a49603a364f8b11c251a6b5251">PWM_FPE1_FPE0_Pos</a>)))</td></tr>
<tr class="separator:gab4bae1f67788ab04757cd0bc9e3f634c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac416f96e75e505972f0d6331af170547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac416f96e75e505972f0d6331af170547">PWM_FPE1_FPE1_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac416f96e75e505972f0d6331af170547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6540f51dfbb2d11e79574c92a49d2f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6540f51dfbb2d11e79574c92a49d2f81">PWM_FPE1_FPE1_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FPE1_FPE1_Pos)</td></tr>
<tr class="memdesc:ga6540f51dfbb2d11e79574c92a49d2f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE1) Fault Protection Enable for channel 1 (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#ga6540f51dfbb2d11e79574c92a49d2f81">More...</a><br /></td></tr>
<tr class="separator:ga6540f51dfbb2d11e79574c92a49d2f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f31b55c4c4e89006c235f2d9d70a0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1f31b55c4c4e89006c235f2d9d70a0c8">PWM_FPE1_FPE1</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6540f51dfbb2d11e79574c92a49d2f81">PWM_FPE1_FPE1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac416f96e75e505972f0d6331af170547">PWM_FPE1_FPE1_Pos</a>)))</td></tr>
<tr class="separator:ga1f31b55c4c4e89006c235f2d9d70a0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59fa78a0c40fd4fea01df4facbc96ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga59fa78a0c40fd4fea01df4facbc96ca1">PWM_FPE1_FPE2_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga59fa78a0c40fd4fea01df4facbc96ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436c65e2bec3bde52fcc695d3a80d806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga436c65e2bec3bde52fcc695d3a80d806">PWM_FPE1_FPE2_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FPE1_FPE2_Pos)</td></tr>
<tr class="memdesc:ga436c65e2bec3bde52fcc695d3a80d806"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE1) Fault Protection Enable for channel 2 (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#ga436c65e2bec3bde52fcc695d3a80d806">More...</a><br /></td></tr>
<tr class="separator:ga436c65e2bec3bde52fcc695d3a80d806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8ec84da9e52037b92300f944dfbdca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaef8ec84da9e52037b92300f944dfbdca">PWM_FPE1_FPE2</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga436c65e2bec3bde52fcc695d3a80d806">PWM_FPE1_FPE2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga59fa78a0c40fd4fea01df4facbc96ca1">PWM_FPE1_FPE2_Pos</a>)))</td></tr>
<tr class="separator:gaef8ec84da9e52037b92300f944dfbdca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3be3ddb66e2495845d1d19a4c370dfda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3be3ddb66e2495845d1d19a4c370dfda">PWM_FPE1_FPE3_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga3be3ddb66e2495845d1d19a4c370dfda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cba7997995cb4786f4e0631989446ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4cba7997995cb4786f4e0631989446ad">PWM_FPE1_FPE3_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FPE1_FPE3_Pos)</td></tr>
<tr class="memdesc:ga4cba7997995cb4786f4e0631989446ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE1) Fault Protection Enable for channel 3 (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#ga4cba7997995cb4786f4e0631989446ad">More...</a><br /></td></tr>
<tr class="separator:ga4cba7997995cb4786f4e0631989446ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8e3239a5f88db0b563fe34a5f53eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8e8e3239a5f88db0b563fe34a5f53eaf">PWM_FPE1_FPE3</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4cba7997995cb4786f4e0631989446ad">PWM_FPE1_FPE3_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3be3ddb66e2495845d1d19a4c370dfda">PWM_FPE1_FPE3_Pos</a>)))</td></tr>
<tr class="separator:ga8e8e3239a5f88db0b563fe34a5f53eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7042f35328ac6991796c80fd7301ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf7042f35328ac6991796c80fd7301ac0">PWM_FPE2_FPE4_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf7042f35328ac6991796c80fd7301ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d57dd674e3e29db189e19c49d8e26a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8d57dd674e3e29db189e19c49d8e26a7">PWM_FPE2_FPE4_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FPE2_FPE4_Pos)</td></tr>
<tr class="memdesc:ga8d57dd674e3e29db189e19c49d8e26a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE2) Fault Protection Enable for channel 4 (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#ga8d57dd674e3e29db189e19c49d8e26a7">More...</a><br /></td></tr>
<tr class="separator:ga8d57dd674e3e29db189e19c49d8e26a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7fb4de4d45b355283a4f48c1864e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaed7fb4de4d45b355283a4f48c1864e26">PWM_FPE2_FPE4</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8d57dd674e3e29db189e19c49d8e26a7">PWM_FPE2_FPE4_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf7042f35328ac6991796c80fd7301ac0">PWM_FPE2_FPE4_Pos</a>)))</td></tr>
<tr class="separator:gaed7fb4de4d45b355283a4f48c1864e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf61ac907759694ec77e54f750f232cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabf61ac907759694ec77e54f750f232cd">PWM_FPE2_FPE5_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gabf61ac907759694ec77e54f750f232cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf590c43cf197d50739768faffe8816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaabf590c43cf197d50739768faffe8816">PWM_FPE2_FPE5_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FPE2_FPE5_Pos)</td></tr>
<tr class="memdesc:gaabf590c43cf197d50739768faffe8816"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE2) Fault Protection Enable for channel 5 (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#gaabf590c43cf197d50739768faffe8816">More...</a><br /></td></tr>
<tr class="separator:gaabf590c43cf197d50739768faffe8816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca68a9676f68efa295d13f2e0132ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaaca68a9676f68efa295d13f2e0132ae6">PWM_FPE2_FPE5</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaabf590c43cf197d50739768faffe8816">PWM_FPE2_FPE5_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabf61ac907759694ec77e54f750f232cd">PWM_FPE2_FPE5_Pos</a>)))</td></tr>
<tr class="separator:gaaca68a9676f68efa295d13f2e0132ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449171f2422e1e54b1aa37731cd2f610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga449171f2422e1e54b1aa37731cd2f610">PWM_FPE2_FPE6_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga449171f2422e1e54b1aa37731cd2f610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a25af6337b3ca438e345b44c99207a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7a25af6337b3ca438e345b44c99207a1">PWM_FPE2_FPE6_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FPE2_FPE6_Pos)</td></tr>
<tr class="memdesc:ga7a25af6337b3ca438e345b44c99207a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE2) Fault Protection Enable for channel 6 (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#ga7a25af6337b3ca438e345b44c99207a1">More...</a><br /></td></tr>
<tr class="separator:ga7a25af6337b3ca438e345b44c99207a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077e5262817900efc0af0e0e3ec7e826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga077e5262817900efc0af0e0e3ec7e826">PWM_FPE2_FPE6</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7a25af6337b3ca438e345b44c99207a1">PWM_FPE2_FPE6_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga449171f2422e1e54b1aa37731cd2f610">PWM_FPE2_FPE6_Pos</a>)))</td></tr>
<tr class="separator:ga077e5262817900efc0af0e0e3ec7e826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59723dac487ea155fa975817f999835d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga59723dac487ea155fa975817f999835d">PWM_FPE2_FPE7_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga59723dac487ea155fa975817f999835d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3661fd6dfb60cac2c4552096a4324ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae3661fd6dfb60cac2c4552096a4324ca">PWM_FPE2_FPE7_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; PWM_FPE2_FPE7_Pos)</td></tr>
<tr class="memdesc:gae3661fd6dfb60cac2c4552096a4324ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE2) Fault Protection Enable for channel 7 (fault input bit varies from 0 to 5)  <a href="group___s_a_m3_x_a___p_w_m.html#gae3661fd6dfb60cac2c4552096a4324ca">More...</a><br /></td></tr>
<tr class="separator:gae3661fd6dfb60cac2c4552096a4324ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d52d3a4c91f5e8b1c3addfcaee85231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5d52d3a4c91f5e8b1c3addfcaee85231">PWM_FPE2_FPE7</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae3661fd6dfb60cac2c4552096a4324ca">PWM_FPE2_FPE7_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga59723dac487ea155fa975817f999835d">PWM_FPE2_FPE7_Pos</a>)))</td></tr>
<tr class="separator:ga5d52d3a4c91f5e8b1c3addfcaee85231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga469a975b28cf04cd35f871f253b7a3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga469a975b28cf04cd35f871f253b7a3b3">PWM_ELMR_CSEL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga469a975b28cf04cd35f871f253b7a3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 0 Selection  <a href="group___s_a_m3_x_a___p_w_m.html#ga469a975b28cf04cd35f871f253b7a3b3">More...</a><br /></td></tr>
<tr class="separator:ga469a975b28cf04cd35f871f253b7a3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f6b7258c6bc91e429811ccd14a8310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga08f6b7258c6bc91e429811ccd14a8310">PWM_ELMR_CSEL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga08f6b7258c6bc91e429811ccd14a8310"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 1 Selection  <a href="group___s_a_m3_x_a___p_w_m.html#ga08f6b7258c6bc91e429811ccd14a8310">More...</a><br /></td></tr>
<tr class="separator:ga08f6b7258c6bc91e429811ccd14a8310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec0c8acd271024f3e167e644a3d2d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabec0c8acd271024f3e167e644a3d2d27">PWM_ELMR_CSEL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gabec0c8acd271024f3e167e644a3d2d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 2 Selection  <a href="group___s_a_m3_x_a___p_w_m.html#gabec0c8acd271024f3e167e644a3d2d27">More...</a><br /></td></tr>
<tr class="separator:gabec0c8acd271024f3e167e644a3d2d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f65ca00c0fbbfe5b44af28f6a73f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga02f65ca00c0fbbfe5b44af28f6a73f63">PWM_ELMR_CSEL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga02f65ca00c0fbbfe5b44af28f6a73f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 3 Selection  <a href="group___s_a_m3_x_a___p_w_m.html#ga02f65ca00c0fbbfe5b44af28f6a73f63">More...</a><br /></td></tr>
<tr class="separator:ga02f65ca00c0fbbfe5b44af28f6a73f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c0348a9525eb00101b564a982be4c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5c0348a9525eb00101b564a982be4c8d">PWM_ELMR_CSEL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga5c0348a9525eb00101b564a982be4c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 4 Selection  <a href="group___s_a_m3_x_a___p_w_m.html#ga5c0348a9525eb00101b564a982be4c8d">More...</a><br /></td></tr>
<tr class="separator:ga5c0348a9525eb00101b564a982be4c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8d31d1dfabab5ddc3c1d025f1e49a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gafa8d31d1dfabab5ddc3c1d025f1e49a1">PWM_ELMR_CSEL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gafa8d31d1dfabab5ddc3c1d025f1e49a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 5 Selection  <a href="group___s_a_m3_x_a___p_w_m.html#gafa8d31d1dfabab5ddc3c1d025f1e49a1">More...</a><br /></td></tr>
<tr class="separator:gafa8d31d1dfabab5ddc3c1d025f1e49a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f1b104829914629dce9a552a3be037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga88f1b104829914629dce9a552a3be037">PWM_ELMR_CSEL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga88f1b104829914629dce9a552a3be037"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 6 Selection  <a href="group___s_a_m3_x_a___p_w_m.html#ga88f1b104829914629dce9a552a3be037">More...</a><br /></td></tr>
<tr class="separator:ga88f1b104829914629dce9a552a3be037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049921051c31567a21f2ca271a7c56c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga049921051c31567a21f2ca271a7c56c9">PWM_ELMR_CSEL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga049921051c31567a21f2ca271a7c56c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 7 Selection  <a href="group___s_a_m3_x_a___p_w_m.html#ga049921051c31567a21f2ca271a7c56c9">More...</a><br /></td></tr>
<tr class="separator:ga049921051c31567a21f2ca271a7c56c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1518a1da5a4c1b5d32067575f8a739d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf1518a1da5a4c1b5d32067575f8a739d">PWM_SMMR_GCEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf1518a1da5a4c1b5d32067575f8a739d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable  <a href="group___s_a_m3_x_a___p_w_m.html#gaf1518a1da5a4c1b5d32067575f8a739d">More...</a><br /></td></tr>
<tr class="separator:gaf1518a1da5a4c1b5d32067575f8a739d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada70734e4809b9886a051c44ae10bdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gada70734e4809b9886a051c44ae10bdea">PWM_SMMR_GCEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gada70734e4809b9886a051c44ae10bdea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable  <a href="group___s_a_m3_x_a___p_w_m.html#gada70734e4809b9886a051c44ae10bdea">More...</a><br /></td></tr>
<tr class="separator:gada70734e4809b9886a051c44ae10bdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0261504ac7c82b86a6b96f4e871806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaaa0261504ac7c82b86a6b96f4e871806">PWM_SMMR_GCEN2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaaa0261504ac7c82b86a6b96f4e871806"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable  <a href="group___s_a_m3_x_a___p_w_m.html#gaaa0261504ac7c82b86a6b96f4e871806">More...</a><br /></td></tr>
<tr class="separator:gaaa0261504ac7c82b86a6b96f4e871806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90752ee8dc020b74e6413f78daea536d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga90752ee8dc020b74e6413f78daea536d">PWM_SMMR_GCEN3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga90752ee8dc020b74e6413f78daea536d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable  <a href="group___s_a_m3_x_a___p_w_m.html#ga90752ee8dc020b74e6413f78daea536d">More...</a><br /></td></tr>
<tr class="separator:ga90752ee8dc020b74e6413f78daea536d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761056425aa02bd82bc39edfd3c0be2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga761056425aa02bd82bc39edfd3c0be2a">PWM_SMMR_DOWN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga761056425aa02bd82bc39edfd3c0be2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) DOWN Count  <a href="group___s_a_m3_x_a___p_w_m.html#ga761056425aa02bd82bc39edfd3c0be2a">More...</a><br /></td></tr>
<tr class="separator:ga761056425aa02bd82bc39edfd3c0be2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fac8e2f4988eb9487755679b524baea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9fac8e2f4988eb9487755679b524baea">PWM_SMMR_DOWN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga9fac8e2f4988eb9487755679b524baea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) DOWN Count  <a href="group___s_a_m3_x_a___p_w_m.html#ga9fac8e2f4988eb9487755679b524baea">More...</a><br /></td></tr>
<tr class="separator:ga9fac8e2f4988eb9487755679b524baea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa322fea9ecaf5546b67cf9d9789f45e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa322fea9ecaf5546b67cf9d9789f45e5">PWM_SMMR_DOWN2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaa322fea9ecaf5546b67cf9d9789f45e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) DOWN Count  <a href="group___s_a_m3_x_a___p_w_m.html#gaa322fea9ecaf5546b67cf9d9789f45e5">More...</a><br /></td></tr>
<tr class="separator:gaa322fea9ecaf5546b67cf9d9789f45e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a71644058552a6fab433121ed7cbb81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5a71644058552a6fab433121ed7cbb81">PWM_SMMR_DOWN3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga5a71644058552a6fab433121ed7cbb81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) DOWN Count  <a href="group___s_a_m3_x_a___p_w_m.html#ga5a71644058552a6fab433121ed7cbb81">More...</a><br /></td></tr>
<tr class="separator:ga5a71644058552a6fab433121ed7cbb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c519a2fcf5e2c16257d782d075ab6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0c519a2fcf5e2c16257d782d075ab6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5808d6cf04c4e5212002b099d4005be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5808d6cf04c4e5212002b099d4005be7">PWM_WPCR_WPCMD_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; PWM_WPCR_WPCMD_Pos)</td></tr>
<tr class="memdesc:ga5808d6cf04c4e5212002b099d4005be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Command  <a href="group___s_a_m3_x_a___p_w_m.html#ga5808d6cf04c4e5212002b099d4005be7">More...</a><br /></td></tr>
<tr class="separator:ga5808d6cf04c4e5212002b099d4005be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d93360b848ae878f968ec1de4f78a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga56d93360b848ae878f968ec1de4f78a5">PWM_WPCR_WPCMD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5808d6cf04c4e5212002b099d4005be7">PWM_WPCR_WPCMD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>)))</td></tr>
<tr class="separator:ga56d93360b848ae878f968ec1de4f78a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa18dd34b9952720314eaac4d894f935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gafa18dd34b9952720314eaac4d894f935">PWM_WPCR_WPRG0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gafa18dd34b9952720314eaac4d894f935"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 0  <a href="group___s_a_m3_x_a___p_w_m.html#gafa18dd34b9952720314eaac4d894f935">More...</a><br /></td></tr>
<tr class="separator:gafa18dd34b9952720314eaac4d894f935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bbd2f5f339ce837464c918b42947e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga22bbd2f5f339ce837464c918b42947e4">PWM_WPCR_WPRG1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga22bbd2f5f339ce837464c918b42947e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 1  <a href="group___s_a_m3_x_a___p_w_m.html#ga22bbd2f5f339ce837464c918b42947e4">More...</a><br /></td></tr>
<tr class="separator:ga22bbd2f5f339ce837464c918b42947e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac162ea420e73732f2377033303f5513e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac162ea420e73732f2377033303f5513e">PWM_WPCR_WPRG2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gac162ea420e73732f2377033303f5513e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 2  <a href="group___s_a_m3_x_a___p_w_m.html#gac162ea420e73732f2377033303f5513e">More...</a><br /></td></tr>
<tr class="separator:gac162ea420e73732f2377033303f5513e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2459c32b0e27b05eacfdd943c706fad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga2459c32b0e27b05eacfdd943c706fad5">PWM_WPCR_WPRG3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga2459c32b0e27b05eacfdd943c706fad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 3  <a href="group___s_a_m3_x_a___p_w_m.html#ga2459c32b0e27b05eacfdd943c706fad5">More...</a><br /></td></tr>
<tr class="separator:ga2459c32b0e27b05eacfdd943c706fad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c582a235a049238238cde31dffd8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga76c582a235a049238238cde31dffd8ed">PWM_WPCR_WPRG4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga76c582a235a049238238cde31dffd8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 4  <a href="group___s_a_m3_x_a___p_w_m.html#ga76c582a235a049238238cde31dffd8ed">More...</a><br /></td></tr>
<tr class="separator:ga76c582a235a049238238cde31dffd8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d7f99067043f6c0384045de15cefe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa3d7f99067043f6c0384045de15cefe2">PWM_WPCR_WPRG5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaa3d7f99067043f6c0384045de15cefe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 5  <a href="group___s_a_m3_x_a___p_w_m.html#gaa3d7f99067043f6c0384045de15cefe2">More...</a><br /></td></tr>
<tr class="separator:gaa3d7f99067043f6c0384045de15cefe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ecb09b0534c3d7d743fd515061015a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga75ecb09b0534c3d7d743fd515061015a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53d9a5deef4b7978ed39cb2195ceb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac53d9a5deef4b7978ed39cb2195ceb91">PWM_WPCR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_WPCR_WPKEY_Pos)</td></tr>
<tr class="memdesc:gac53d9a5deef4b7978ed39cb2195ceb91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Key  <a href="group___s_a_m3_x_a___p_w_m.html#gac53d9a5deef4b7978ed39cb2195ceb91">More...</a><br /></td></tr>
<tr class="separator:gac53d9a5deef4b7978ed39cb2195ceb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37888e300dec55b413e04072f650e229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga37888e300dec55b413e04072f650e229">PWM_WPCR_WPKEY</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac53d9a5deef4b7978ed39cb2195ceb91">PWM_WPCR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>)))</td></tr>
<tr class="separator:ga37888e300dec55b413e04072f650e229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559d91595e9dc987ce9b85428625ec37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga559d91595e9dc987ce9b85428625ec37">PWM_WPSR_WPSWS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga559d91595e9dc987ce9b85428625ec37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <a href="group___s_a_m3_x_a___p_w_m.html#ga559d91595e9dc987ce9b85428625ec37">More...</a><br /></td></tr>
<tr class="separator:ga559d91595e9dc987ce9b85428625ec37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c2d89aefda18e6d8a2fbf9233c8002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga46c2d89aefda18e6d8a2fbf9233c8002">PWM_WPSR_WPSWS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga46c2d89aefda18e6d8a2fbf9233c8002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <a href="group___s_a_m3_x_a___p_w_m.html#ga46c2d89aefda18e6d8a2fbf9233c8002">More...</a><br /></td></tr>
<tr class="separator:ga46c2d89aefda18e6d8a2fbf9233c8002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232173f80b5d95a0dc3f3e3ed98973de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga232173f80b5d95a0dc3f3e3ed98973de">PWM_WPSR_WPSWS2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga232173f80b5d95a0dc3f3e3ed98973de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <a href="group___s_a_m3_x_a___p_w_m.html#ga232173f80b5d95a0dc3f3e3ed98973de">More...</a><br /></td></tr>
<tr class="separator:ga232173f80b5d95a0dc3f3e3ed98973de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c27c13adebee1cdd31dfe24d11d747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab2c27c13adebee1cdd31dfe24d11d747">PWM_WPSR_WPSWS3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gab2c27c13adebee1cdd31dfe24d11d747"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <a href="group___s_a_m3_x_a___p_w_m.html#gab2c27c13adebee1cdd31dfe24d11d747">More...</a><br /></td></tr>
<tr class="separator:gab2c27c13adebee1cdd31dfe24d11d747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1554655175492c6bf1cc86448650ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5d1554655175492c6bf1cc86448650ef">PWM_WPSR_WPSWS4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga5d1554655175492c6bf1cc86448650ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <a href="group___s_a_m3_x_a___p_w_m.html#ga5d1554655175492c6bf1cc86448650ef">More...</a><br /></td></tr>
<tr class="separator:ga5d1554655175492c6bf1cc86448650ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0768cfcf47672715e0123a7fb345e3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0768cfcf47672715e0123a7fb345e3c8">PWM_WPSR_WPSWS5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga0768cfcf47672715e0123a7fb345e3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <a href="group___s_a_m3_x_a___p_w_m.html#ga0768cfcf47672715e0123a7fb345e3c8">More...</a><br /></td></tr>
<tr class="separator:ga0768cfcf47672715e0123a7fb345e3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d57bf1b1bfac2bf2e2e752c5175df37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8d57bf1b1bfac2bf2e2e752c5175df37">PWM_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga8d57bf1b1bfac2bf2e2e752c5175df37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect Violation Status  <a href="group___s_a_m3_x_a___p_w_m.html#ga8d57bf1b1bfac2bf2e2e752c5175df37">More...</a><br /></td></tr>
<tr class="separator:ga8d57bf1b1bfac2bf2e2e752c5175df37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92af4f31403a7b45edfd344b249ff40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga92af4f31403a7b45edfd344b249ff40e">PWM_WPSR_WPHWS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga92af4f31403a7b45edfd344b249ff40e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <a href="group___s_a_m3_x_a___p_w_m.html#ga92af4f31403a7b45edfd344b249ff40e">More...</a><br /></td></tr>
<tr class="separator:ga92af4f31403a7b45edfd344b249ff40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0356fdd944bdf6354e5bd9ae32517b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0356fdd944bdf6354e5bd9ae32517b67">PWM_WPSR_WPHWS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga0356fdd944bdf6354e5bd9ae32517b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <a href="group___s_a_m3_x_a___p_w_m.html#ga0356fdd944bdf6354e5bd9ae32517b67">More...</a><br /></td></tr>
<tr class="separator:ga0356fdd944bdf6354e5bd9ae32517b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a12e5a417e07a06c23cba3e64b3ab6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7a12e5a417e07a06c23cba3e64b3ab6e">PWM_WPSR_WPHWS2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga7a12e5a417e07a06c23cba3e64b3ab6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <a href="group___s_a_m3_x_a___p_w_m.html#ga7a12e5a417e07a06c23cba3e64b3ab6e">More...</a><br /></td></tr>
<tr class="separator:ga7a12e5a417e07a06c23cba3e64b3ab6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30c95e1f9f0698094737ff0d0148ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae30c95e1f9f0698094737ff0d0148ae0">PWM_WPSR_WPHWS3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gae30c95e1f9f0698094737ff0d0148ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <a href="group___s_a_m3_x_a___p_w_m.html#gae30c95e1f9f0698094737ff0d0148ae0">More...</a><br /></td></tr>
<tr class="separator:gae30c95e1f9f0698094737ff0d0148ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70f5378f620fbaebd02aedb7ef54c5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga70f5378f620fbaebd02aedb7ef54c5fb">PWM_WPSR_WPHWS4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga70f5378f620fbaebd02aedb7ef54c5fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <a href="group___s_a_m3_x_a___p_w_m.html#ga70f5378f620fbaebd02aedb7ef54c5fb">More...</a><br /></td></tr>
<tr class="separator:ga70f5378f620fbaebd02aedb7ef54c5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b73f74236c8fefeb78205a385c9a895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3b73f74236c8fefeb78205a385c9a895">PWM_WPSR_WPHWS5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga3b73f74236c8fefeb78205a385c9a895"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <a href="group___s_a_m3_x_a___p_w_m.html#ga3b73f74236c8fefeb78205a385c9a895">More...</a><br /></td></tr>
<tr class="separator:ga3b73f74236c8fefeb78205a385c9a895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0094684a5f44b6b03640baa9fdc6135f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0094684a5f44b6b03640baa9fdc6135f">PWM_WPSR_WPVSRC_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga0094684a5f44b6b03640baa9fdc6135f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48a1ab59a4e311dbdd1abba533a1ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac48a1ab59a4e311dbdd1abba533a1ef2">PWM_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; PWM_WPSR_WPVSRC_Pos)</td></tr>
<tr class="memdesc:gac48a1ab59a4e311dbdd1abba533a1ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect Violation Source  <a href="group___s_a_m3_x_a___p_w_m.html#gac48a1ab59a4e311dbdd1abba533a1ef2">More...</a><br /></td></tr>
<tr class="separator:gac48a1ab59a4e311dbdd1abba533a1ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade65a19bebe6ecad423d218df6aeac83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gade65a19bebe6ecad423d218df6aeac83">PWM_TPR_TXPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gade65a19bebe6ecad423d218df6aeac83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a5a6e4249705ac950ffd63cb133bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga84a5a6e4249705ac950ffd63cb133bec">PWM_TPR_TXPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; PWM_TPR_TXPTR_Pos)</td></tr>
<tr class="memdesc:ga84a5a6e4249705ac950ffd63cb133bec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_TPR) Transmit Counter Register  <a href="group___s_a_m3_x_a___p_w_m.html#ga84a5a6e4249705ac950ffd63cb133bec">More...</a><br /></td></tr>
<tr class="separator:ga84a5a6e4249705ac950ffd63cb133bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c74dcd694d6cba1155aa99f597a1d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga2c74dcd694d6cba1155aa99f597a1d1b">PWM_TPR_TXPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga84a5a6e4249705ac950ffd63cb133bec">PWM_TPR_TXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gade65a19bebe6ecad423d218df6aeac83">PWM_TPR_TXPTR_Pos</a>)))</td></tr>
<tr class="separator:ga2c74dcd694d6cba1155aa99f597a1d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cf1e86a8519b4c8b2b6ecd12bb15c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa7cf1e86a8519b4c8b2b6ecd12bb15c6">PWM_TCR_TXCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa7cf1e86a8519b4c8b2b6ecd12bb15c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcc1ad1dbc2a00929ea7f339ad0f2e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gafcc1ad1dbc2a00929ea7f339ad0f2e48">PWM_TCR_TXCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; PWM_TCR_TXCTR_Pos)</td></tr>
<tr class="memdesc:gafcc1ad1dbc2a00929ea7f339ad0f2e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_TCR) Transmit Counter Register  <a href="group___s_a_m3_x_a___p_w_m.html#gafcc1ad1dbc2a00929ea7f339ad0f2e48">More...</a><br /></td></tr>
<tr class="separator:gafcc1ad1dbc2a00929ea7f339ad0f2e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812fd2d7d77e23ec5cebc383e67a5cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga812fd2d7d77e23ec5cebc383e67a5cb4">PWM_TCR_TXCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gafcc1ad1dbc2a00929ea7f339ad0f2e48">PWM_TCR_TXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa7cf1e86a8519b4c8b2b6ecd12bb15c6">PWM_TCR_TXCTR_Pos</a>)))</td></tr>
<tr class="separator:ga812fd2d7d77e23ec5cebc383e67a5cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5ecf3ad4bc6eed15d7a259b59043db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4c5ecf3ad4bc6eed15d7a259b59043db">PWM_TNPR_TXNPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4c5ecf3ad4bc6eed15d7a259b59043db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc6f5712ef4476f930551d388988326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gadbc6f5712ef4476f930551d388988326">PWM_TNPR_TXNPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; PWM_TNPR_TXNPTR_Pos)</td></tr>
<tr class="memdesc:gadbc6f5712ef4476f930551d388988326"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_TNPR) Transmit Next Pointer  <a href="group___s_a_m3_x_a___p_w_m.html#gadbc6f5712ef4476f930551d388988326">More...</a><br /></td></tr>
<tr class="separator:gadbc6f5712ef4476f930551d388988326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe8420f5ef4d8360e5025c3b25b4dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaffe8420f5ef4d8360e5025c3b25b4dd9">PWM_TNPR_TXNPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gadbc6f5712ef4476f930551d388988326">PWM_TNPR_TXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4c5ecf3ad4bc6eed15d7a259b59043db">PWM_TNPR_TXNPTR_Pos</a>)))</td></tr>
<tr class="separator:gaffe8420f5ef4d8360e5025c3b25b4dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b774054fcc0f9717d33fdd666c7337b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6b774054fcc0f9717d33fdd666c7337b">PWM_TNCR_TXNCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6b774054fcc0f9717d33fdd666c7337b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf396cdf840911f597fb39a4709a82e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf396cdf840911f597fb39a4709a82e91">PWM_TNCR_TXNCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; PWM_TNCR_TXNCTR_Pos)</td></tr>
<tr class="memdesc:gaf396cdf840911f597fb39a4709a82e91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_TNCR) Transmit Counter Next  <a href="group___s_a_m3_x_a___p_w_m.html#gaf396cdf840911f597fb39a4709a82e91">More...</a><br /></td></tr>
<tr class="separator:gaf396cdf840911f597fb39a4709a82e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b49c022f1e5d7cfbc67cffbcfd9d84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5b49c022f1e5d7cfbc67cffbcfd9d84c">PWM_TNCR_TXNCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf396cdf840911f597fb39a4709a82e91">PWM_TNCR_TXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6b774054fcc0f9717d33fdd666c7337b">PWM_TNCR_TXNCTR_Pos</a>)))</td></tr>
<tr class="separator:ga5b49c022f1e5d7cfbc67cffbcfd9d84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445115e0d397edff33d41e2510b450fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga445115e0d397edff33d41e2510b450fb">PWM_PTCR_RXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga445115e0d397edff33d41e2510b450fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_PTCR) Receiver Transfer Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga445115e0d397edff33d41e2510b450fb">More...</a><br /></td></tr>
<tr class="separator:ga445115e0d397edff33d41e2510b450fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf79353ee0db9ae2664265b679af8d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaaf79353ee0db9ae2664265b679af8d3b">PWM_PTCR_RXTDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaaf79353ee0db9ae2664265b679af8d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_PTCR) Receiver Transfer Disable  <a href="group___s_a_m3_x_a___p_w_m.html#gaaf79353ee0db9ae2664265b679af8d3b">More...</a><br /></td></tr>
<tr class="separator:gaaf79353ee0db9ae2664265b679af8d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad69977ee8611b0dd1307082c40e0b3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad69977ee8611b0dd1307082c40e0b3bc">PWM_PTCR_TXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gad69977ee8611b0dd1307082c40e0b3bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_PTCR) Transmitter Transfer Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gad69977ee8611b0dd1307082c40e0b3bc">More...</a><br /></td></tr>
<tr class="separator:gad69977ee8611b0dd1307082c40e0b3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70554b6ded2744f8d32269e698bb53d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga70554b6ded2744f8d32269e698bb53d9">PWM_PTCR_TXTDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga70554b6ded2744f8d32269e698bb53d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_PTCR) Transmitter Transfer Disable  <a href="group___s_a_m3_x_a___p_w_m.html#ga70554b6ded2744f8d32269e698bb53d9">More...</a><br /></td></tr>
<tr class="separator:ga70554b6ded2744f8d32269e698bb53d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddcd24c37d2d6239c3c7c2a06833c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7ddcd24c37d2d6239c3c7c2a06833c89">PWM_PTSR_RXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga7ddcd24c37d2d6239c3c7c2a06833c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_PTSR) Receiver Transfer Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga7ddcd24c37d2d6239c3c7c2a06833c89">More...</a><br /></td></tr>
<tr class="separator:ga7ddcd24c37d2d6239c3c7c2a06833c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb10fb15a8e51b25b72e730b4ccf4613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabb10fb15a8e51b25b72e730b4ccf4613">PWM_PTSR_TXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gabb10fb15a8e51b25b72e730b4ccf4613"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_PTSR) Transmitter Transfer Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gabb10fb15a8e51b25b72e730b4ccf4613">More...</a><br /></td></tr>
<tr class="separator:gabb10fb15a8e51b25b72e730b4ccf4613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4299c4528ffdef7d23c13e1e9a975bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4299c4528ffdef7d23c13e1e9a975bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f836e7af802c562b6c84db59f333e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6f836e7af802c562b6c84db59f333e93">PWM_CMPV_CV_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CMPV_CV_Pos)</td></tr>
<tr class="memdesc:ga6f836e7af802c562b6c84db59f333e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPV) Comparison x Value  <a href="group___s_a_m3_x_a___p_w_m.html#ga6f836e7af802c562b6c84db59f333e93">More...</a><br /></td></tr>
<tr class="separator:ga6f836e7af802c562b6c84db59f333e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c785b8594eae01c0c8b1c52b823f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga91c785b8594eae01c0c8b1c52b823f36">PWM_CMPV_CV</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6f836e7af802c562b6c84db59f333e93">PWM_CMPV_CV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>)))</td></tr>
<tr class="separator:ga91c785b8594eae01c0c8b1c52b823f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24cfa2d6b73b73550360250af30a5224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga24cfa2d6b73b73550360250af30a5224">PWM_CMPV_CVM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga24cfa2d6b73b73550360250af30a5224"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPV) Comparison x Value Mode  <a href="group___s_a_m3_x_a___p_w_m.html#ga24cfa2d6b73b73550360250af30a5224">More...</a><br /></td></tr>
<tr class="separator:ga24cfa2d6b73b73550360250af30a5224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d9ce6aa5ce448194cfda50721bd5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga00d9ce6aa5ce448194cfda50721bd5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814522233f8137b734c794b115c82d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga814522233f8137b734c794b115c82d08">PWM_CMPVUPD_CVUPD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CMPVUPD_CVUPD_Pos)</td></tr>
<tr class="memdesc:ga814522233f8137b734c794b115c82d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPVUPD) Comparison x Value Update  <a href="group___s_a_m3_x_a___p_w_m.html#ga814522233f8137b734c794b115c82d08">More...</a><br /></td></tr>
<tr class="separator:ga814522233f8137b734c794b115c82d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289a10af1c9e1d2817c5394ca5ab052f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga289a10af1c9e1d2817c5394ca5ab052f">PWM_CMPVUPD_CVUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga814522233f8137b734c794b115c82d08">PWM_CMPVUPD_CVUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>)))</td></tr>
<tr class="separator:ga289a10af1c9e1d2817c5394ca5ab052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588c81afa5376f6abb27ce1dbe05578f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga588c81afa5376f6abb27ce1dbe05578f">PWM_CMPVUPD_CVMUPD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga588c81afa5376f6abb27ce1dbe05578f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPVUPD) Comparison x Value Mode Update  <a href="group___s_a_m3_x_a___p_w_m.html#ga588c81afa5376f6abb27ce1dbe05578f">More...</a><br /></td></tr>
<tr class="separator:ga588c81afa5376f6abb27ce1dbe05578f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f9538f09a306acf682d98930f2a954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad3f9538f09a306acf682d98930f2a954">PWM_CMPM_CEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad3f9538f09a306acf682d98930f2a954"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Enable  <a href="group___s_a_m3_x_a___p_w_m.html#gad3f9538f09a306acf682d98930f2a954">More...</a><br /></td></tr>
<tr class="separator:gad3f9538f09a306acf682d98930f2a954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf57626ea1939e8f352300ecf93be1439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf57626ea1939e8f352300ecf93be1439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b8e7533c5db154116c6f8797e18bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga32b8e7533c5db154116c6f8797e18bdc">PWM_CMPM_CTR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPM_CTR_Pos)</td></tr>
<tr class="memdesc:ga32b8e7533c5db154116c6f8797e18bdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Trigger  <a href="group___s_a_m3_x_a___p_w_m.html#ga32b8e7533c5db154116c6f8797e18bdc">More...</a><br /></td></tr>
<tr class="separator:ga32b8e7533c5db154116c6f8797e18bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20d4465cd3dc1f875cfe5060df67630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac20d4465cd3dc1f875cfe5060df67630">PWM_CMPM_CTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga32b8e7533c5db154116c6f8797e18bdc">PWM_CMPM_CTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaf57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>)))</td></tr>
<tr class="separator:gac20d4465cd3dc1f875cfe5060df67630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081a29a209b1ea5b419265afa240cdaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga081a29a209b1ea5b419265afa240cdaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7951fd10abe22d74f4c2c6e9802a3f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7951fd10abe22d74f4c2c6e9802a3f2d">PWM_CMPM_CPR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPM_CPR_Pos)</td></tr>
<tr class="memdesc:ga7951fd10abe22d74f4c2c6e9802a3f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Period  <a href="group___s_a_m3_x_a___p_w_m.html#ga7951fd10abe22d74f4c2c6e9802a3f2d">More...</a><br /></td></tr>
<tr class="separator:ga7951fd10abe22d74f4c2c6e9802a3f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d54748d1536414c80dac1643bebbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga42d54748d1536414c80dac1643bebbf1">PWM_CMPM_CPR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga7951fd10abe22d74f4c2c6e9802a3f2d">PWM_CMPM_CPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>)))</td></tr>
<tr class="separator:ga42d54748d1536414c80dac1643bebbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga836c4e58d85e35a123223da621292f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga836c4e58d85e35a123223da621292f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2945c884ad4aab06150ae99c19542202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga2945c884ad4aab06150ae99c19542202">PWM_CMPM_CPRCNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPM_CPRCNT_Pos)</td></tr>
<tr class="memdesc:ga2945c884ad4aab06150ae99c19542202"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Period Counter  <a href="group___s_a_m3_x_a___p_w_m.html#ga2945c884ad4aab06150ae99c19542202">More...</a><br /></td></tr>
<tr class="separator:ga2945c884ad4aab06150ae99c19542202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3be5e55b87abd7e1687d9be77595a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac3be5e55b87abd7e1687d9be77595a26">PWM_CMPM_CPRCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga2945c884ad4aab06150ae99c19542202">PWM_CMPM_CPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>)))</td></tr>
<tr class="separator:gac3be5e55b87abd7e1687d9be77595a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487940e89e6d4b4a554a13b88e876c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga487940e89e6d4b4a554a13b88e876c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd54a225ed379648b3693dfbcc56a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaadd54a225ed379648b3693dfbcc56a15">PWM_CMPM_CUPR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPM_CUPR_Pos)</td></tr>
<tr class="memdesc:gaadd54a225ed379648b3693dfbcc56a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Update Period  <a href="group___s_a_m3_x_a___p_w_m.html#gaadd54a225ed379648b3693dfbcc56a15">More...</a><br /></td></tr>
<tr class="separator:gaadd54a225ed379648b3693dfbcc56a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133c06bab5d24a9d97b1c7f44c698ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga133c06bab5d24a9d97b1c7f44c698ae4">PWM_CMPM_CUPR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaadd54a225ed379648b3693dfbcc56a15">PWM_CMPM_CUPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>)))</td></tr>
<tr class="separator:ga133c06bab5d24a9d97b1c7f44c698ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046611de8ee0cc576937fed666f286ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga046611de8ee0cc576937fed666f286ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fbf78eae63da097297b020afcf6febe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga2fbf78eae63da097297b020afcf6febe">PWM_CMPM_CUPRCNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPM_CUPRCNT_Pos)</td></tr>
<tr class="memdesc:ga2fbf78eae63da097297b020afcf6febe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Update Period Counter  <a href="group___s_a_m3_x_a___p_w_m.html#ga2fbf78eae63da097297b020afcf6febe">More...</a><br /></td></tr>
<tr class="separator:ga2fbf78eae63da097297b020afcf6febe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1103977edb4f7f53e3050ded3900262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae1103977edb4f7f53e3050ded3900262">PWM_CMPM_CUPRCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga2fbf78eae63da097297b020afcf6febe">PWM_CMPM_CUPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>)))</td></tr>
<tr class="separator:gae1103977edb4f7f53e3050ded3900262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63120711aff24e164abacbf8283ad2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga63120711aff24e164abacbf8283ad2f0">PWM_CMPMUPD_CENUPD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga63120711aff24e164abacbf8283ad2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Enable Update  <a href="group___s_a_m3_x_a___p_w_m.html#ga63120711aff24e164abacbf8283ad2f0">More...</a><br /></td></tr>
<tr class="separator:ga63120711aff24e164abacbf8283ad2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51d75e45c3eb87cf7a0c94d36919e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaa51d75e45c3eb87cf7a0c94d36919e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4963293459d57314102b2a14c2d9c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae4963293459d57314102b2a14c2d9c89">PWM_CMPMUPD_CTRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPMUPD_CTRUPD_Pos)</td></tr>
<tr class="memdesc:gae4963293459d57314102b2a14c2d9c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Trigger Update  <a href="group___s_a_m3_x_a___p_w_m.html#gae4963293459d57314102b2a14c2d9c89">More...</a><br /></td></tr>
<tr class="separator:gae4963293459d57314102b2a14c2d9c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7fb8523c1acf3002ed4e7e9097af440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa7fb8523c1acf3002ed4e7e9097af440">PWM_CMPMUPD_CTRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae4963293459d57314102b2a14c2d9c89">PWM_CMPMUPD_CTRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>)))</td></tr>
<tr class="separator:gaa7fb8523c1acf3002ed4e7e9097af440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172bcf93f25ed51f493dff85c9ab569a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga172bcf93f25ed51f493dff85c9ab569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a42f6b4ac753fe27df637c3cfba9ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9a42f6b4ac753fe27df637c3cfba9ec7">PWM_CMPMUPD_CPRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPMUPD_CPRUPD_Pos)</td></tr>
<tr class="memdesc:ga9a42f6b4ac753fe27df637c3cfba9ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Period Update  <a href="group___s_a_m3_x_a___p_w_m.html#ga9a42f6b4ac753fe27df637c3cfba9ec7">More...</a><br /></td></tr>
<tr class="separator:ga9a42f6b4ac753fe27df637c3cfba9ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55aea1151db2640b6a1fafb9a7cc023e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga55aea1151db2640b6a1fafb9a7cc023e">PWM_CMPMUPD_CPRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9a42f6b4ac753fe27df637c3cfba9ec7">PWM_CMPMUPD_CPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>)))</td></tr>
<tr class="separator:ga55aea1151db2640b6a1fafb9a7cc023e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215cfa6f967c8c69cb03500156c783e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga215cfa6f967c8c69cb03500156c783e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54677fe388d0a3e54a38a078f36137bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga54677fe388d0a3e54a38a078f36137bf">PWM_CMPMUPD_CUPRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMPMUPD_CUPRUPD_Pos)</td></tr>
<tr class="memdesc:ga54677fe388d0a3e54a38a078f36137bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Update Period Update  <a href="group___s_a_m3_x_a___p_w_m.html#ga54677fe388d0a3e54a38a078f36137bf">More...</a><br /></td></tr>
<tr class="separator:ga54677fe388d0a3e54a38a078f36137bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62488dad3ad02edd4b9f10186f329f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga62488dad3ad02edd4b9f10186f329f91">PWM_CMPMUPD_CUPRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga54677fe388d0a3e54a38a078f36137bf">PWM_CMPMUPD_CUPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>)))</td></tr>
<tr class="separator:ga62488dad3ad02edd4b9f10186f329f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5badf58a9dad60e51cc93b3bd3b50857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5badf58a9dad60e51cc93b3bd3b50857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cd448e4b8d4338768b6d3c01087a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa7cd448e4b8d4338768b6d3c01087a35">PWM_CMR_CPRE_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; PWM_CMR_CPRE_Pos)</td></tr>
<tr class="memdesc:gaa7cd448e4b8d4338768b6d3c01087a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Channel Pre-scaler  <a href="group___s_a_m3_x_a___p_w_m.html#gaa7cd448e4b8d4338768b6d3c01087a35">More...</a><br /></td></tr>
<tr class="separator:gaa7cd448e4b8d4338768b6d3c01087a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3f3920d928ba2aa52de186a445d0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga5d3f3920d928ba2aa52de186a445d0f4">PWM_CMR_CPRE_MCK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga5d3f3920d928ba2aa52de186a445d0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock  <a href="group___s_a_m3_x_a___p_w_m.html#ga5d3f3920d928ba2aa52de186a445d0f4">More...</a><br /></td></tr>
<tr class="separator:ga5d3f3920d928ba2aa52de186a445d0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ce0b9a18a244345e0bfa53ca090dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga37ce0b9a18a244345e0bfa53ca090dae">PWM_CMR_CPRE_MCK_DIV_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga37ce0b9a18a244345e0bfa53ca090dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/2  <a href="group___s_a_m3_x_a___p_w_m.html#ga37ce0b9a18a244345e0bfa53ca090dae">More...</a><br /></td></tr>
<tr class="separator:ga37ce0b9a18a244345e0bfa53ca090dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64626b14684edb5448046b2ba3ddcdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa64626b14684edb5448046b2ba3ddcdf">PWM_CMR_CPRE_MCK_DIV_4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa64626b14684edb5448046b2ba3ddcdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/4  <a href="group___s_a_m3_x_a___p_w_m.html#gaa64626b14684edb5448046b2ba3ddcdf">More...</a><br /></td></tr>
<tr class="separator:gaa64626b14684edb5448046b2ba3ddcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7938e69e6d1c6f171c8f0cc14c18f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae7938e69e6d1c6f171c8f0cc14c18f61">PWM_CMR_CPRE_MCK_DIV_8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae7938e69e6d1c6f171c8f0cc14c18f61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/8  <a href="group___s_a_m3_x_a___p_w_m.html#gae7938e69e6d1c6f171c8f0cc14c18f61">More...</a><br /></td></tr>
<tr class="separator:gae7938e69e6d1c6f171c8f0cc14c18f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891db67f708bac4e03b331dbe2b9b736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga891db67f708bac4e03b331dbe2b9b736">PWM_CMR_CPRE_MCK_DIV_16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga891db67f708bac4e03b331dbe2b9b736"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/16  <a href="group___s_a_m3_x_a___p_w_m.html#ga891db67f708bac4e03b331dbe2b9b736">More...</a><br /></td></tr>
<tr class="separator:ga891db67f708bac4e03b331dbe2b9b736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46686466d77516d464299debf2704d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab46686466d77516d464299debf2704d1">PWM_CMR_CPRE_MCK_DIV_32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab46686466d77516d464299debf2704d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/32  <a href="group___s_a_m3_x_a___p_w_m.html#gab46686466d77516d464299debf2704d1">More...</a><br /></td></tr>
<tr class="separator:gab46686466d77516d464299debf2704d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf069ffac1c8b10527ca0aa9172007f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gabf069ffac1c8b10527ca0aa9172007f7">PWM_CMR_CPRE_MCK_DIV_64</a>&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gabf069ffac1c8b10527ca0aa9172007f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/64  <a href="group___s_a_m3_x_a___p_w_m.html#gabf069ffac1c8b10527ca0aa9172007f7">More...</a><br /></td></tr>
<tr class="separator:gabf069ffac1c8b10527ca0aa9172007f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a10a7bb26e066c5898b0e543488c024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga6a10a7bb26e066c5898b0e543488c024">PWM_CMR_CPRE_MCK_DIV_128</a>&#160;&#160;&#160;(0x7u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga6a10a7bb26e066c5898b0e543488c024"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/128  <a href="group___s_a_m3_x_a___p_w_m.html#ga6a10a7bb26e066c5898b0e543488c024">More...</a><br /></td></tr>
<tr class="separator:ga6a10a7bb26e066c5898b0e543488c024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9225f1847a5fd90ee574dcb2621d1837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga9225f1847a5fd90ee574dcb2621d1837">PWM_CMR_CPRE_MCK_DIV_256</a>&#160;&#160;&#160;(0x8u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9225f1847a5fd90ee574dcb2621d1837"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/256  <a href="group___s_a_m3_x_a___p_w_m.html#ga9225f1847a5fd90ee574dcb2621d1837">More...</a><br /></td></tr>
<tr class="separator:ga9225f1847a5fd90ee574dcb2621d1837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f378d7d346306ac6c6db37fcbf3a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gab1f378d7d346306ac6c6db37fcbf3a4e">PWM_CMR_CPRE_MCK_DIV_512</a>&#160;&#160;&#160;(0x9u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab1f378d7d346306ac6c6db37fcbf3a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/512  <a href="group___s_a_m3_x_a___p_w_m.html#gab1f378d7d346306ac6c6db37fcbf3a4e">More...</a><br /></td></tr>
<tr class="separator:gab1f378d7d346306ac6c6db37fcbf3a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaead3bc15fbccd0c23d23c9f357c33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gafaead3bc15fbccd0c23d23c9f357c33e">PWM_CMR_CPRE_MCK_DIV_1024</a>&#160;&#160;&#160;(0xAu &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafaead3bc15fbccd0c23d23c9f357c33e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/1024  <a href="group___s_a_m3_x_a___p_w_m.html#gafaead3bc15fbccd0c23d23c9f357c33e">More...</a><br /></td></tr>
<tr class="separator:gafaead3bc15fbccd0c23d23c9f357c33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc71e46b25f8e3523370fac72f5d033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga8bc71e46b25f8e3523370fac72f5d033">PWM_CMR_CPRE_CLKA</a>&#160;&#160;&#160;(0xBu &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga8bc71e46b25f8e3523370fac72f5d033"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Clock A  <a href="group___s_a_m3_x_a___p_w_m.html#ga8bc71e46b25f8e3523370fac72f5d033">More...</a><br /></td></tr>
<tr class="separator:ga8bc71e46b25f8e3523370fac72f5d033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f75d57082c66e697b6e9a0d1c7a871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga61f75d57082c66e697b6e9a0d1c7a871">PWM_CMR_CPRE_CLKB</a>&#160;&#160;&#160;(0xCu &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga61f75d57082c66e697b6e9a0d1c7a871"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Clock B  <a href="group___s_a_m3_x_a___p_w_m.html#ga61f75d57082c66e697b6e9a0d1c7a871">More...</a><br /></td></tr>
<tr class="separator:ga61f75d57082c66e697b6e9a0d1c7a871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389acb2fd3cb962a815dc9bebf0d8c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga389acb2fd3cb962a815dc9bebf0d8c3b">PWM_CMR_CALG</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga389acb2fd3cb962a815dc9bebf0d8c3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Channel Alignment  <a href="group___s_a_m3_x_a___p_w_m.html#ga389acb2fd3cb962a815dc9bebf0d8c3b">More...</a><br /></td></tr>
<tr class="separator:ga389acb2fd3cb962a815dc9bebf0d8c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf63b55ca5a5fca06ef63e14542b6d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaaf63b55ca5a5fca06ef63e14542b6d80">PWM_CMR_CPOL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaaf63b55ca5a5fca06ef63e14542b6d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Channel Polarity  <a href="group___s_a_m3_x_a___p_w_m.html#gaaf63b55ca5a5fca06ef63e14542b6d80">More...</a><br /></td></tr>
<tr class="separator:gaaf63b55ca5a5fca06ef63e14542b6d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb07f5754d14efb326e0a4a6d0d275c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga0bb07f5754d14efb326e0a4a6d0d275c">PWM_CMR_CES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga0bb07f5754d14efb326e0a4a6d0d275c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Counter Event Selection  <a href="group___s_a_m3_x_a___p_w_m.html#ga0bb07f5754d14efb326e0a4a6d0d275c">More...</a><br /></td></tr>
<tr class="separator:ga0bb07f5754d14efb326e0a4a6d0d275c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f3a5ee3f69d0a8a1c74b8d439b0383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga10f3a5ee3f69d0a8a1c74b8d439b0383">PWM_CMR_DTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga10f3a5ee3f69d0a8a1c74b8d439b0383"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Dead-Time Generator Enable  <a href="group___s_a_m3_x_a___p_w_m.html#ga10f3a5ee3f69d0a8a1c74b8d439b0383">More...</a><br /></td></tr>
<tr class="separator:ga10f3a5ee3f69d0a8a1c74b8d439b0383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab717ec6a8d10c26426079bd5f86e9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaab717ec6a8d10c26426079bd5f86e9b2">PWM_CMR_DTHI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gaab717ec6a8d10c26426079bd5f86e9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Dead-Time PWMHx Output Inverted  <a href="group___s_a_m3_x_a___p_w_m.html#gaab717ec6a8d10c26426079bd5f86e9b2">More...</a><br /></td></tr>
<tr class="separator:gaab717ec6a8d10c26426079bd5f86e9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa403af8b6427a80c569435793bc32a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa403af8b6427a80c569435793bc32a30">PWM_CMR_DTLI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaa403af8b6427a80c569435793bc32a30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Dead-Time PWMLx Output Inverted  <a href="group___s_a_m3_x_a___p_w_m.html#gaa403af8b6427a80c569435793bc32a30">More...</a><br /></td></tr>
<tr class="separator:gaa403af8b6427a80c569435793bc32a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c53da07d308aaa980f5d3e997be72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad9c53da07d308aaa980f5d3e997be72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed15d16af3f59ccddcf4f629ea3c5852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaed15d16af3f59ccddcf4f629ea3c5852">PWM_CDTY_CDTY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CDTY_CDTY_Pos)</td></tr>
<tr class="memdesc:gaed15d16af3f59ccddcf4f629ea3c5852"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CDTY) Channel Duty-Cycle  <a href="group___s_a_m3_x_a___p_w_m.html#gaed15d16af3f59ccddcf4f629ea3c5852">More...</a><br /></td></tr>
<tr class="separator:gaed15d16af3f59ccddcf4f629ea3c5852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fa252ae7e9c1afb1ed033146edabff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga41fa252ae7e9c1afb1ed033146edabff">PWM_CDTY_CDTY</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaed15d16af3f59ccddcf4f629ea3c5852">PWM_CDTY_CDTY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>)))</td></tr>
<tr class="separator:ga41fa252ae7e9c1afb1ed033146edabff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ebfb063219cd157b8360721811c4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac8ebfb063219cd157b8360721811c4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4744918a2d9e85d39bfc066b0d9a6e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4744918a2d9e85d39bfc066b0d9a6e3c">PWM_CDTYUPD_CDTYUPD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos)</td></tr>
<tr class="memdesc:ga4744918a2d9e85d39bfc066b0d9a6e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CDTYUPD) Channel Duty-Cycle Update  <a href="group___s_a_m3_x_a___p_w_m.html#ga4744918a2d9e85d39bfc066b0d9a6e3c">More...</a><br /></td></tr>
<tr class="separator:ga4744918a2d9e85d39bfc066b0d9a6e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69460f40bbe07d9e2d8112525c0f6eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga69460f40bbe07d9e2d8112525c0f6eb5">PWM_CDTYUPD_CDTYUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4744918a2d9e85d39bfc066b0d9a6e3c">PWM_CDTYUPD_CDTYUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>)))</td></tr>
<tr class="separator:ga69460f40bbe07d9e2d8112525c0f6eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e63c47355a0e697cf879301bdcfe97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga15e63c47355a0e697cf879301bdcfe97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5af6b617a5d5e4da51ade21024e340d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae5af6b617a5d5e4da51ade21024e340d">PWM_CPRD_CPRD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CPRD_CPRD_Pos)</td></tr>
<tr class="memdesc:gae5af6b617a5d5e4da51ade21024e340d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CPRD) Channel Period  <a href="group___s_a_m3_x_a___p_w_m.html#gae5af6b617a5d5e4da51ade21024e340d">More...</a><br /></td></tr>
<tr class="separator:gae5af6b617a5d5e4da51ade21024e340d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436c7760905f428657aa5b449947a798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga436c7760905f428657aa5b449947a798">PWM_CPRD_CPRD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gae5af6b617a5d5e4da51ade21024e340d">PWM_CPRD_CPRD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>)))</td></tr>
<tr class="separator:ga436c7760905f428657aa5b449947a798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e884e8c0a0aafbd3a6af1ceea985d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga87e884e8c0a0aafbd3a6af1ceea985d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fdc0c18ef2194e73b094365eb792fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1fdc0c18ef2194e73b094365eb792fd2">PWM_CPRDUPD_CPRDUPD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos)</td></tr>
<tr class="memdesc:ga1fdc0c18ef2194e73b094365eb792fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CPRDUPD) Channel Period Update  <a href="group___s_a_m3_x_a___p_w_m.html#ga1fdc0c18ef2194e73b094365eb792fd2">More...</a><br /></td></tr>
<tr class="separator:ga1fdc0c18ef2194e73b094365eb792fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3793ebbd314a96f51223948b4e525a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3793ebbd314a96f51223948b4e525a12">PWM_CPRDUPD_CPRDUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1fdc0c18ef2194e73b094365eb792fd2">PWM_CPRDUPD_CPRDUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>)))</td></tr>
<tr class="separator:ga3793ebbd314a96f51223948b4e525a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf83288cd3d60a64c5f5ca649d90787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaacf83288cd3d60a64c5f5ca649d90787">PWM_CCNT_CNT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaacf83288cd3d60a64c5f5ca649d90787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ad77e55d2813cbaa887a2c3c3dac77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga50ad77e55d2813cbaa887a2c3c3dac77">PWM_CCNT_CNT_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; PWM_CCNT_CNT_Pos)</td></tr>
<tr class="memdesc:ga50ad77e55d2813cbaa887a2c3c3dac77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CCNT) Channel Counter Register  <a href="group___s_a_m3_x_a___p_w_m.html#ga50ad77e55d2813cbaa887a2c3c3dac77">More...</a><br /></td></tr>
<tr class="separator:ga50ad77e55d2813cbaa887a2c3c3dac77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6342d6ab56ac200cdc15b607e006f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gacd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacd6342d6ab56ac200cdc15b607e006f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d5f3ed5aa973fb64575d526a76d299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa2d5f3ed5aa973fb64575d526a76d299">PWM_DT_DTH_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; PWM_DT_DTH_Pos)</td></tr>
<tr class="memdesc:gaa2d5f3ed5aa973fb64575d526a76d299"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DT) Dead-Time Value for PWMHx Output  <a href="group___s_a_m3_x_a___p_w_m.html#gaa2d5f3ed5aa973fb64575d526a76d299">More...</a><br /></td></tr>
<tr class="separator:gaa2d5f3ed5aa973fb64575d526a76d299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4541374ddf744a071541a6e30503c469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4541374ddf744a071541a6e30503c469">PWM_DT_DTH</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaa2d5f3ed5aa973fb64575d526a76d299">PWM_DT_DTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#gacd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>)))</td></tr>
<tr class="separator:ga4541374ddf744a071541a6e30503c469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga023ec46a8230cb758371e0f3e0358a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga023ec46a8230cb758371e0f3e0358a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a24dbb50ac3be38a85033a53f91b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga94a24dbb50ac3be38a85033a53f91b65">PWM_DT_DTL_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; PWM_DT_DTL_Pos)</td></tr>
<tr class="memdesc:ga94a24dbb50ac3be38a85033a53f91b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DT) Dead-Time Value for PWMLx Output  <a href="group___s_a_m3_x_a___p_w_m.html#ga94a24dbb50ac3be38a85033a53f91b65">More...</a><br /></td></tr>
<tr class="separator:ga94a24dbb50ac3be38a85033a53f91b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235770b0d3489660b457979691bc4ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga235770b0d3489660b457979691bc4ffc">PWM_DT_DTL</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga94a24dbb50ac3be38a85033a53f91b65">PWM_DT_DTL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>)))</td></tr>
<tr class="separator:ga235770b0d3489660b457979691bc4ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d565acd6fcde451487298836d3cd63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga57d565acd6fcde451487298836d3cd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ae02641d423c938151d286815103df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga57ae02641d423c938151d286815103df">PWM_DTUPD_DTHUPD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; PWM_DTUPD_DTHUPD_Pos)</td></tr>
<tr class="memdesc:ga57ae02641d423c938151d286815103df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DTUPD) Dead-Time Value Update for PWMHx Output  <a href="group___s_a_m3_x_a___p_w_m.html#ga57ae02641d423c938151d286815103df">More...</a><br /></td></tr>
<tr class="separator:ga57ae02641d423c938151d286815103df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe8d0acfd4ae28378e6a670c7da8609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga3fe8d0acfd4ae28378e6a670c7da8609">PWM_DTUPD_DTHUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga57ae02641d423c938151d286815103df">PWM_DTUPD_DTHUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>)))</td></tr>
<tr class="separator:ga3fe8d0acfd4ae28378e6a670c7da8609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e46448671db77abc6a8c3b5e9fc07c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga4e46448671db77abc6a8c3b5e9fc07c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745c5dc8738555fd8ccbdf9340af5af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga745c5dc8738555fd8ccbdf9340af5af9">PWM_DTUPD_DTLUPD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; PWM_DTUPD_DTLUPD_Pos)</td></tr>
<tr class="memdesc:ga745c5dc8738555fd8ccbdf9340af5af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DTUPD) Dead-Time Value Update for PWMLx Output  <a href="group___s_a_m3_x_a___p_w_m.html#ga745c5dc8738555fd8ccbdf9340af5af9">More...</a><br /></td></tr>
<tr class="separator:ga745c5dc8738555fd8ccbdf9340af5af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca97073704403153057db53eb67395d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga1ca97073704403153057db53eb67395d">PWM_DTUPD_DTLUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga745c5dc8738555fd8ccbdf9340af5af9">PWM_DTUPD_DTLUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___p_w_m.html#ga4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>)))</td></tr>
<tr class="separator:ga1ca97073704403153057db53eb67395d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:27 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
