#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 03:43:11 2025
# Process ID: 7425
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.148 ; gain = 114.992 ; free physical = 352635 ; free virtual = 412555
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7437
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.605 ; gain = 393.590 ; free physical = 351924 ; free virtual = 411839
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3193.668 ; gain = 761.652 ; free physical = 351492 ; free virtual = 411404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3193.668 ; gain = 761.652 ; free physical = 351440 ; free virtual = 411351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3201.672 ; gain = 769.656 ; free physical = 351415 ; free virtual = 411326
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 4013.734 ; gain = 1581.719 ; free physical = 350597 ; free virtual = 410507
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               12 Bit    Registers := 270   
	               10 Bit    Registers := 1330  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 51    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1916  
	   2 Input   10 Bit        Muxes := 1475  
	   2 Input    9 Bit        Muxes := 1494  
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 76    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i_i1016_i_1_reg_59159_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i_i_i_i1016_i_1_reg_59159_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i1136_i_1_reg_59099_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i_i1136_i_1_reg_59099_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i1170_i_1_reg_59079_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i_i1170_i_1_reg_59079_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i259_i_i_1_reg_58889_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i_i1016_i_1_reg_59159_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i1136_i_1_reg_59099_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i_i1136_i_1_reg_59099_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i1170_i_1_reg_59079_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i259_i_i_1_reg_58889_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i259_i_i_1_reg_58889_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i_i1016_i_1_reg_59159_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i_i_i_i1016_i_1_reg_59159_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i1136_i_1_reg_59099_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i_i1136_i_1_reg_59099_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i1170_i_1_reg_59079_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i_i1170_i_1_reg_59079_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i259_i_i_1_reg_58889_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i_i1016_i_1_reg_59159_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i_i_i_i1016_i_1_reg_59159_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i1136_i_1_reg_59099_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i1170_i_1_reg_59079_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i259_i_i_1_reg_58889_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i_i1016_i_1_reg_59159_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i1136_i_1_reg_59099_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i1170_i_1_reg_59079_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i259_i_i_1_reg_58889_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i259_i_i_1_reg_58889_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i_i1016_i_1_reg_59159_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i1136_i_1_reg_59099_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i1170_i_1_reg_59079_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i259_i_i_1_reg_58889_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i259_i_i_1_reg_58889_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i_i1016_i_1_reg_59159_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i1136_i_1_reg_59099_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i1170_i_1_reg_59079_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i259_i_i_1_reg_58889_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i_i1016_i_reg_59154_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i1136_i_reg_59094_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i1170_i_reg_59074_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i259_i_i_reg_58884_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_i_reg_58224_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i_i_reg_58194_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58184_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_i_reg_58174_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i_i_reg_58164_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i_i_reg_58134_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i_i_reg_58124_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i_i314_i_i_reg_60374_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i628_i_i_reg_60364_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i_reg_58064_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i_i_reg_58054_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i_i628_i_reg_60334_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i_i_i_reg_58024_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i_i946_i_reg_60314_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i_reg_58004_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_21530_reg[9]' (FDE) to 'reg_21566_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i_reg_57994_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i1260_i_reg_60304_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i_i_reg_57984_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i_i_reg_58044_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i312_i_reg_60344_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i313_i_i_reg_60294_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i_reg_57974_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_21518_reg[9]' (FDE) to 'reg_21566_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_reg_57964_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i627_i_i_reg_60284_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_i_reg_57954_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_21506_reg[9]' (FDE) to 'reg_21566_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i_reg_57944_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i945_i_i_reg_60264_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i_reg_57934_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i1261_i_i_reg_60254_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i_i_reg_57924_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i_i_i_reg_60244_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_reg_57904_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i_i_reg_60234_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_21482_reg[9]' (FDE) to 'reg_21566_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i_reg_57894_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i625_i_i_i_reg_60224_reg[9]' (FDE) to 'agg_tmp3_i160_i_i_i_i_reg_60404_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i_reg_57884_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i_reg_57874_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i_i_reg_57864_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i_i_reg_57854_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i_reg_57844_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_reg_58304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59629_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i422_i_i_1_reg_59779_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i422_i_i_1_reg_59779_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59629_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i422_i_i_1_reg_59779_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i422_i_i_1_reg_59779_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59629_reg[4]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59629_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i422_i_i_1_reg_59779_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59629_reg[5]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59629_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i422_i_i_1_reg_59779_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i422_i_i_1_reg_59779_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59629_reg[6]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59629_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i422_i_i_1_reg_59779_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59629_reg[7]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59629_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i422_i_i_1_reg_59779_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59629_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i422_i_i_1_reg_59779_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i422_i_i_1_reg_59779_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59629_reg[10]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[10]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i422_i_i_1_reg_59779_reg[10]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59619_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i160_i_i_i_i_reg_60404_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21468_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21590_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i_i_reg_58624_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21566_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i_i_i_reg_58364_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i_i948_i_reg_60324_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21542_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i381_i_i_i_reg_58234_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i455_i455_i_i_reg_58794_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i_i347_i347_i_i_1_reg_58859_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i_i1208_i_1_reg_59049_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i_i_i_reg_58324_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i381_i381_i_i_1_reg_58839_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i106_i_i_i_i_1_reg_60169_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i106_i_i_i_reg_60084_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 4100.441 ; gain = 1668.426 ; free physical = 352606 ; free virtual = 412708
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:36 . Memory (MB): peak = 4100.441 ; gain = 1668.426 ; free physical = 352398 ; free virtual = 412545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_15_4_U0/reg_21536_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_15_4_U0/agg_tmp3_i160_i_i_i_i_1_reg_60409_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_15_4_U0/agg_tmp_i31_i_i105_i_i_i1053_i_i_1_reg_58489_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_15_4_U0/agg_tmp3_i_i_i_i_i_i1243_i_i_1_reg_58409_reg[6] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:41 . Memory (MB): peak = 4108.445 ; gain = 1676.430 ; free physical = 352036 ; free virtual = 412191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:52 . Memory (MB): peak = 4112.531 ; gain = 1680.516 ; free physical = 351770 ; free virtual = 411990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:52 . Memory (MB): peak = 4112.531 ; gain = 1680.516 ; free physical = 351769 ; free virtual = 411989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:54 . Memory (MB): peak = 4112.531 ; gain = 1680.516 ; free physical = 351666 ; free virtual = 411987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:54 . Memory (MB): peak = 4112.531 ; gain = 1680.516 ; free physical = 351657 ; free virtual = 411987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:02:14 . Memory (MB): peak = 4112.531 ; gain = 1680.516 ; free physical = 351356 ; free virtual = 411745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:02:14 . Memory (MB): peak = 4112.531 ; gain = 1680.516 ; free physical = 351355 ; free virtual = 411745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    17|
|3     |LUT2  |   812|
|4     |LUT3  |   827|
|5     |LUT4  |  4702|
|6     |LUT5  | 12397|
|7     |LUT6  | 10583|
|8     |MUXF7 |    87|
|9     |FDRE  | 14349|
|10    |FDSE  |    46|
|11    |IBUF  | 10004|
|12    |OBUF  |   168|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                    |Cells |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                          | 53993|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |   135|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |    46|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_27                                       |    37|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |    46|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_26                                       |    37|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |    46|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_25                                       |    37|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |    48|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_24                                       |    37|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |    47|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_23                                       |    37|
|13    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_4                                                 |    46|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_22                                       |    37|
|15    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_5                                                 |    45|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_21                                       |    37|
|17    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_6                                                 |    45|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_20                                       |    37|
|19    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_7                                                 |    62|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_19                                       |    37|
|21    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_8                                                 |    50|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_18                                       |    37|
|23    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |    46|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_17                                       |    37|
|25    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_10                                                |    48|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_16                                       |    37|
|27    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_11                                                |    46|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_15                                       |    37|
|29    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_12                                                |    45|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_14                                       |    37|
|31    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_13                                                |    46|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |    37|
|33    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_15_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_15_4 | 42957|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:02:14 . Memory (MB): peak = 4112.531 ; gain = 1680.516 ; free physical = 351634 ; free virtual = 411745
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:37 ; elapsed = 00:02:17 . Memory (MB): peak = 4116.441 ; gain = 1684.426 ; free physical = 364961 ; free virtual = 425055
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:02:17 . Memory (MB): peak = 4116.441 ; gain = 1684.426 ; free physical = 364969 ; free virtual = 425052
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4124.500 ; gain = 0.000 ; free physical = 364975 ; free virtual = 425056
INFO: [Netlist 29-17] Analyzing 10092 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4302.773 ; gain = 0.000 ; free physical = 372469 ; free virtual = 431979
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 10004 instances

Synth Design complete | Checksum: a73e7a7
INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:31 . Memory (MB): peak = 4302.773 ; gain = 1894.625 ; free physical = 372442 ; free virtual = 431952
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16792.103; main = 3580.184; forked = 13577.813
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21885.113; main = 4302.777; forked = 17772.578
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4366.805 ; gain = 64.031 ; free physical = 372389 ; free virtual = 431898

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 5a289653

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4437.195 ; gain = 70.391 ; free physical = 370940 ; free virtual = 430451

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11ca94921

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4626.133 ; gain = 0.000 ; free physical = 370471 ; free virtual = 429984
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1687d59f2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4626.133 ; gain = 0.000 ; free physical = 370652 ; free virtual = 430164
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1984a9140

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4626.133 ; gain = 0.000 ; free physical = 370471 ; free virtual = 429988
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 10d2d6a9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4626.133 ; gain = 0.000 ; free physical = 370580 ; free virtual = 430097
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 10f0cb4a5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4626.133 ; gain = 0.000 ; free physical = 370647 ; free virtual = 430164
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |               6  |                                              0  |
|  Constant propagation         |               3  |               6  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e459800b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4626.133 ; gain = 0.000 ; free physical = 370640 ; free virtual = 430157

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e459800b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4626.133 ; gain = 0.000 ; free physical = 370682 ; free virtual = 430199

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e459800b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4626.133 ; gain = 0.000 ; free physical = 370682 ; free virtual = 430199

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4626.133 ; gain = 0.000 ; free physical = 370682 ; free virtual = 430198
Ending Netlist Obfuscation Task | Checksum: 1e459800b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4626.133 ; gain = 0.000 ; free physical = 370682 ; free virtual = 430198
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 4626.133 ; gain = 323.359 ; free physical = 370682 ; free virtual = 430198
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 03:46:11 2025...
