Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Jun 12 18:23:53 2021
| Host         : koutarou-ws running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file xxv_ethernet_0_exdes_control_sets_placed.rpt
| Design       : xxv_ethernet_0_exdes
| Device       : xczu19eg
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   980 |
|    Minimum number of control sets                        |   701 |
|    Addition due to synthesis replication                 |   279 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1405 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   980 |
| >= 0 to < 4        |   383 |
| >= 4 to < 6        |    68 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |   285 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     3 |
| >= 16              |   192 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2168 |          678 |
| No           | No                    | Yes                    |              89 |           26 |
| No           | Yes                   | No                     |             931 |          441 |
| Yes          | No                    | No                     |           13837 |         1927 |
| Yes          | No                    | Yes                    |               5 |            1 |
| Yes          | Yes                   | No                     |            5609 |         1549 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                                        Clock Signal                                                                                                        |                                                                                                                 Enable Signal                                                                                                                 |                                                                                                                     Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[1]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__0_0                                                                                                                       |                1 |              1 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__83_0[1]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__83_0[0]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[5]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[4]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[3]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[2]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__2_0                                                                                                                       |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[0]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[8]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[7]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[9]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[6]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[5]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[4]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[3]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[2]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[3]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[2]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__16_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__16_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[4]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[3]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[2]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[1]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SS[1]                                                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SS[0]                                                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[2]                                                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[1]                                                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[0]                                                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__7_0                                                                                                                       |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__3_0                                                                                                                       |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[26]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[35]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[34]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[33]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[32]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[31]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[30]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[29]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[28]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[27]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[36]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[25]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[24]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[23]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[22]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[21]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[19]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[18]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[17]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[16]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[45]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[0]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[53]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[52]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[51]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[50]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[49]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[48]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[47]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[46]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[4]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[44]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[43]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[42]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[41]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[40]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[39]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[38]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[37]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[2]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                              | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__1_0                                                                                                                 |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                              | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__0_0                                                                                                                 |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                              | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep_0                                                                                                                    |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                              | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out                                                                                                                              |                1 |              1 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__9_0[1]                                                                                                                    |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__9_0[0]                                                                                                                    |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[4]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[3]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                              | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__6_0                                                                                                                 |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__77_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__77_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[4]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[3]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[2]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[0]                                                                                                                   |                1 |              1 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1133]_i_1_n_0                                                                                                             |                1 |              1 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                          |                                                                                                                                                                                                                                                         |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/SR                                                                                                                                                     |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep_0                                                                                                                               |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__0_0                                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[0]                                                                                                                         |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[1]                                                                                                                         |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[2]                                                                                                                         |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[3]                                                                                                                         |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_core_gtwiz_userclk_tx_inst_0/core_gtwiz_userclk_tx_reset_in_0                                                                                                                                                                                |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__70_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__2_0[0]                                                                                                                         |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__2_0[1]                                                                                                                         |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__2_0[2]                                                                                                                         |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                  | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[2]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                  | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[1]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                  | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[0]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                              | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__8_0                                                                                                                 |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                              | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__7_0                                                                                                                 |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__30_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__47_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__39_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__39_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[4]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[3]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[2]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__30_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[4]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[3]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[2]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__23_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__23_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[3]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__70_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[4]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[3]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[2]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__63_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__63_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[4]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[20]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[2]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__56_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__56_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__54_0[1]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__54_0[0]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[2]                                                                                                                   |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[4]                                                                                                                                        |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[3]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[2]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[1]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[0]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[8]                                                                                                                                        |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[7]                                                                                                                                        |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[9]                                                                                                                                        |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[6]                                                                                                                                        |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[5]                                                                                                                                        |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[4]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[3]                                                                                                                                        |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[2]                                                                                                                                        |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[1]                                                                                                                                        |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[0]                                                                                                                                        |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__9_0                                                                                                                  |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__8_0                                                                                                                  |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__7_0                                                                                                                  |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__6_0                                                                                                                  |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[13]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[22]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[21]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[20]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[19]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[18]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[17]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[16]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[15]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[14]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__5_0                                                                                                                  |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[12]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[11]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[10]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[8]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[7]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[9]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[6]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[5]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[2]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[1]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[0]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[4]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[3]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[2]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[1]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[0]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[4]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[3]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[2]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[1]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[0]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[2]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[1]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[0]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__9_0                                                                                                                 |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__5_0                                                                                                                 |                1 |              1 |
|  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int               |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__44_0                                                                                                                      |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__1_0                                                                                                                  |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__10_0                                                                                                                 |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__0_0                                                                                                                  |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__11_0                                                                                                                 |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep_0                                                                                                                     |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out                                                                                                                               |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__4_0                                                                                                                       |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__46_0                                                                                                                      |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__45_0                                                                                                                      |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[14]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__43_0                                                                                                                      |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__42_0                                                                                                                      |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__40_0                                                                                                                      |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__41_0                                                                                                                      |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__1_0                                                                                                                       |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out                                                                                                                                    |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[4]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[3]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[0]                                                                                                             |                1 |              1 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/m_payload_i[2]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_core_gtwiz_userclk_rx_inst_0/core_gtwiz_userclk_rx_reset_in_0                                                                                                                                                                                |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[5]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[4]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[3]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[2]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[1]                                                                                                             |                1 |              1 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__169_0[1]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__169_0[0]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[2]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[1]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[0]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[53]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[52]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[24]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[0]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[1]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[2]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[3]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[4]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[5]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[6]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[9]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[7]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[8]                                                                                                              |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[10]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[11]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[12]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[13]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                       | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[15]                                                                                                             |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[51]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[30]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[31]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[32]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[33]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[34]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[35]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[36]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[29]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[28]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[27]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[37]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[26]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[25]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[38]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[50]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[49]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[48]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[47]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[46]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[23]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[39]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[40]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[45]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[44]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[41]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[42]                                                                                                            |                1 |              1 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[43]                                                                                                            |                1 |              1 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/grant_valid_reg_i_1_n_0                                                                                                                                                             | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/query_response_error_reg_reg_2                                                                                                                                   | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/ptr_reg[1]_i_2_n_0                                                                                                                                              | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/ptr_reg[1]_i_1_n_0                                                                                                                                                        |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                            | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/shift_ip_payload_extra_cycle_reg                                                                                                                               | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                2 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/shift_eth_payload_extra_cycle_reg                                                                                                                              | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/s_select_udp_reg0                                                                                                                                              | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/s_select_ip_reg                                                                                                                                                          |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/hdr_ptr_reg[5]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[181]_i_1__1_n_0                                                                                                           |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_tx_inst/ptr_reg[1]_i_1__0_n_0                                                                                                                                           | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                2 |              2 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/deficit_idle_count_reg[1]_i_1_n_0                                                                                                                                    | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1039]_i_1__0_n_0                                                                                                                           | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                        |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                2 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                  | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                             |                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                             | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_areset_r_reg[0]                                                                       |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/match_cond_reg0                                                                                                                                                                                                                | sync_reset_156_inst/sync_reg_reg[1]_0                                                                                                                                                                                                                   |                2 |              2 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[23]_0[0]                                                                                                                                        |                2 |              2 |
|  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                             | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                  |                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_wsplitter.accum_bresp                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/SR[0]                                                                                             |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                          |                                                                                                                                                                                                                                                         |                1 |              2 |
|  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1_n_0                                                |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.r_last_offset_0                                                                                                                    |                                                                                                                                                                                                                                                         |                2 |              2 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[19]_0[0]                                                                                                                                        |                2 |              2 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                |                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                            | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                 | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                  | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                              | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                  | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_1[0]                                                                        | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_rst_sync1_reg_i_1_n_0                                                                                                                                                                                           |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                 | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                   | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                   | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                         | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                        | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/hdr_ptr_next                                                                                                                                                   |                                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                        | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                 | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/s_select_ip_reg0                                                                                                                                                | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/s_select_none_reg                                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                            | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                2 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                   | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                                                     | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                                                         | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/state                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                                                             | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                   |                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                           |                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                                              | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                3 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/state                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                            | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                 | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                   | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                    | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                2 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                  | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]   | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                  | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_rst_sync1_reg_i_1_n_0                                                                                                                                                                                           |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0] | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                   | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                  | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_n_0                              | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_n_0                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_i_1__0_n_0                                                                                                                                                                       |                1 |              3 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4                                                                                                                                                                                      |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_rst_sync1_reg_i_1_n_0                                                                                                                                                                                           |                1 |              3 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_i_1_n_0                                                                                                                                                                          |                1 |              3 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_i_1__0_n_0                                                                                                                                                                       |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_i_1_n_0                                                                                                                                                                          |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_rst_sync1_reg_i_1_n_0                                                                                                                                                                                           |                1 |              3 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                    |                1 |              3 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/rx_serdes_reset                                                                                                                                                                        |                1 |              3 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                2 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                              | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__6_n_0                                                                  | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                    |                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                     | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                3 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__4_n_0                                                                           | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              4 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_1_n_0                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__1_n_0                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                        |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]_0                                                                                                |                4 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__3_n_0                                                                                      | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                2 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                3 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_0                                                                                                |                4 |              4 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_next                                                                                                                                                |                                                                                                                                                                                                                                                         |                3 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                                          | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/transfer_in_save                                                                                                                                                                                              | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_2_n_0                                                                                                                                            | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/sync_reg_reg[1]                                                                                                                                                            |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                3 |              4 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                           | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push122_out                                                                                          | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                    |                2 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                            | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                2 |              4 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_invalid_cnt                                                                                                                                         | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_invalid_cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/store_axis_int_to_temp                                                                                                                                                  | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/temp_m_eth_payload_axis_tkeep_reg[7]_i_1_n_0                                                                                                                                      |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/m_ip_dscp_reg[5]_i_1_n_0                                                                                                                                                | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/header_fifo_wr_ptr_next                                                                                                                                                 | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1_n_0                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                        |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                      | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                    | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1132]_i_1_n_0                                                                                              |                1 |              4 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[7]_i_2_n_0                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[7]_i_1_n_0                                                                                                                                                         |                1 |              4 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[55]                                                                                                                                       |                2 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__2_n_0                                                                   | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                        |                2 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                           | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/E[0]                                                                              | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                        |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                 |                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                                           |                                                                                                                                                                                                                                                         |                2 |              4 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_2                                                                                                                                                                  |                2 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/grant_valid_reg_i_1__0_n_0                                                                                                                                     | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                 | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1132]_i_1__0_n_0                                                                                           |                2 |              4 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[7]_i_2_n_0                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[3][0]                                                                    | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              4 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1__1_n_0                                                                                                           |                3 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                   | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                2 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                  |                2 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/rst_in0                                   |                1 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/E[0]                                                                                                                        | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                  |                2 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                             | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                2 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/E[0]                                                                                                                        | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              5 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ena_reg_n_0                                                                                                                                          | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_sync_d1                                                                                                                          |                2 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                  | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                                   |                2 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_core_cdc_sync_watchdog_barking_sync_0/gtwiz_reset_all_in[0]                                                                                                                                                                   |                1 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_qual                                                                                           |                                                                                                                                                                                                                                                         |                1 |              5 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_READY_RD_SYNC/E[0]                                                                                                          | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SR[0]                                                                                                                                        |                1 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                    |                                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/framing_error_cnt[4]_i_2_n_0                                                                                                                | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/SR[0]                                                                                                                                                            |                1 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg_n_0                                |                1 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                  | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              5 |
|  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int               |                1 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                     | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              5 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1__0_n_0                                                  |                                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tdata_reg[63]_i_1_n_0                                                                                                                                                                 | fpga_core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tkeep_reg[7]_i_1_n_0                                                                                                                                                                            |                3 |              6 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SR[0]                                                                                                                                        |                1 |              6 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_1_wrapper/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                         |                2 |              6 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg0                                                                                                                                                                                  | fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                                   |                3 |              6 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                      |                                                                                                                                                                                                                                                         |                2 |              6 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/p_2_in                                                                                                                             |                                                                                                                                                                                                                                                         |                5 |              6 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2_n_0                                                                                                                                      | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_LANE/i_RESET_FLOP_WORD_ALIGNER/SR[0]                                                                                                                                                |                1 |              6 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                 |                3 |              6 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_tx_inst/store_axis_int_to_temp                                                                                                                                                                                        | fpga_core_inst/eth_axis_tx_inst/temp_m_axis_tkeep_reg[5]_i_1_n_0                                                                                                                                                                                        |                3 |              6 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                | design_1_wrapper/design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                             |                2 |              6 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[6].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                      |                                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/fifo_tx_mqtt/fifo_inst/p_0_in1_out                                                                                                                                                                                             | fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                                   |                2 |              7 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg[5]_i_1_n_0                                                                                                                                                                         | fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                                   |                5 |              7 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[56]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[53]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[54]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[55]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[52]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[57]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[58]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][151]_i_1_n_0                                                                                                                                                            |                5 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][103]_i_1_n_0                                                                                                                                                            |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[47]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][119]_i_1_n_0                                                                                                                                                            |                5 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[51]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[50]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[49]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[48]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[46]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[84]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[76]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[77]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[78]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[79]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[80]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                           | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[81]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[82]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[83]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[75]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                           | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                5 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[85]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[86]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[87]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                      | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[88]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[89]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[90]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[91]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                             |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[60]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[61]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[62]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[63]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[64]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[65]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[66]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[67]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][11][userdata][7]_i_1_n_0                                                             |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[59]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][7][userdata][7]_i_1_n_0                                                              |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[68]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[69]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[70]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[71]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[72]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[73]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[74]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][63]_i_1_n_0                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                5 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][223]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][231]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][239]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][247]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][255]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][39]_i_1_n_0                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][47]_i_1_n_0                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                6 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][55]_i_1_n_0                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][215]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                5 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][71]_i_1_n_0                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][79]_i_1_n_0                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][87]_i_1_n_0                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                5 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][95]_i_1_n_0                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[1]                                                                                                                                                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[2]                                                                                                                                                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[3]                                                                                                                                                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][143]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/i___9_n_0                                                                                                                                                                            | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                5 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][103]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                5 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[42]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][111]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][119]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][127]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][135]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[41]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[4]                                                                                                                                                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][167]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][175]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][183]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[40]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][191]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[39]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tdata[topic][199]_i_1_n_0                                                                                                                                              | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[28]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[37]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[21]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[22]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[23]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[24]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[25]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[26]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[27]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[20]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[29]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[30]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[31]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[32]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[33]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[34]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[35]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[13]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[5]                                                                                                                                                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                5 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[6]                                                                                                                                                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[9]                                                                                                                                                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                5 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[7]                                                                                                                                                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                6 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[8]                                                                                                                                                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[10]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[11]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[12]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/i___49_n_0                                                                                                                                                                           | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[14]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[15]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[16]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[38]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[17]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[18]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                5 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[19]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][79]_i_1_n_0                                                                                                                                                             |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][247]_i_1_n_0                                                                                                                                                            |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][255]_i_1_n_0                                                                                                                                                            |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][31]_i_1_n_0                                                                                                                                                             |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][39]_i_1_n_0                                                                                                                                                             |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][47]_i_1_n_0                                                                                                                                                             |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][55]_i_1_n_0                                                                                                                                                             |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][63]_i_1_n_0                                                                                                                                                             |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][71]_i_1_n_0                                                                                                                                                             |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][23]_i_1_n_0                                                                                                                                                             |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][7]_i_1_n_0                                                                                                                                                              |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][87]_i_1_n_0                                                                                                                                                             |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][95]_i_1_n_0                                                                                                                                                             |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][103]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][111]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][119]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][127]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][183]_i_1_n_0                                                                                                                                                            |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][127]_i_1_n_0                                                                                                                                                            |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][135]_i_1_n_0                                                                                                                                                            |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][143]_i_1_n_0                                                                                                                                                            |                2 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[36]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][159]_i_1_n_0                                                                                                                                                            |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][15]_i_1_n_0                                                                                                                                                             |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][167]_i_1_n_0                                                                                                                                                            |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][175]_i_1_n_0                                                                                                                                                            |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][135]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][191]_i_1_n_0                                                                                                                                                            |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][199]_i_1_n_0                                                                                                                                                            |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][207]_i_1_n_0                                                                                                                                                            |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][215]_i_1_n_0                                                                                                                                                            |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][223]_i_1_n_0                                                                                                                                                            |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][231]_i_1_n_0                                                                                                                                                            |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][239]_i_1_n_0                                                                                                                                                            |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][7]_i_1_n_0                                                                                                                                                          |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][31]_i_1_n_0                                                                                                                                                         |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][39]_i_1_n_0                                                                                                                                                         |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][47]_i_1_n_0                                                                                                                                                         |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][55]_i_1_n_0                                                                                                                                                         |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][63]_i_1_n_0                                                                                                                                                         |                8 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[45]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][71]_i_1_n_0                                                                                                                                                         |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][79]_i_1_n_0                                                                                                                                                         |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][255]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][87]_i_1_n_0                                                                                                                                                         |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][95]_i_1_n_0                                                                                                                                                         |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/i___34_n_0                                                                                                                                                                           | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                5 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/i___35_n_0                                                                                                                                                                           | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/i___48_n_0                                                                                                                                                                           | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                6 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[44]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/E[43]                                                                                                                                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][199]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][143]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][151]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][159]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][15]_i_1_n_0                                                                                                                                                         |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][167]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][175]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][183]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][191]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata[topic][111]_i_1_n_0                                                                                                                                                            |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][207]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][215]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][223]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][231]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][239]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][23]_i_1_n_0                                                                                                                                                         |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][247]_i_1_n_0                                                                                                                                                        |                8 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_dest_mac_reg[39]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[7]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[47]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[39]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[15]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[7]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_dest_mac_reg[7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_dest_mac_reg[47]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_type_reg[15]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_dest_mac_reg[23]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_dest_mac_reg[15]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_dest_mac_reg[31]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                2 |              8 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[7]_i_2_n_0                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[55]_i_1_n_0                                                                                                                                                        |                1 |              8 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[7]_i_2_n_0                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[63]_i_1_n_0                                                                                                                                                        |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                         |                6 |              8 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[7]_i_2_n_0                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_511_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                                   |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                6 |              8 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter                                                                                                                                        | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter[7]_i_1_n_0                                                                                                                                       |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[15]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                         |                2 |              8 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg[7]_i_1_n_0                                                                                                                                             | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                5 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[7]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                         |                1 |              8 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[7]_i_2_n_0                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[15]_i_1_n_0                                                                                                                                                        |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[23]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                4 |              8 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[7]_i_2_n_0                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[23]_i_1_n_0                                                                                                                                                        |                1 |              8 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[7]_i_2_n_0                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[31]_i_1_n_0                                                                                                                                                        |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_255_0_0_i_2_n_0                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              8 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[7]_i_2_n_0                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[39]_i_1_n_0                                                                                                                                                        |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                2 |              8 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[7]_i_2_n_0                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[47]_i_1_n_0                                                                                                                                                        |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[15]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_type_reg[7]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[23]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[31]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[7]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[7]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[31]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[23]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[23]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[7]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[47]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/axi32regs_0/inst/S_AXI_awready0                                                                                                                                                                                   | design_1_wrapper/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[39]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[31]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[23]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                      |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[31]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/axi32regs_0/inst/S_AXI_arready0                                                                                                                                                                                   | design_1_wrapper/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                 |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[39]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[s_ready_i]_0[0]                                                                 |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[47]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[7]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[6]                                                                                    |                                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                          | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                        |                2 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                9 |              9 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_sync_d1                                                                                                                          |                3 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/wr_ptr_reg[8]_i_2_n_0                                                                                                                                            | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                        |                5 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[0]                                                                                    |                                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[1]                                                                                    |                                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_2[0]                                                                         | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                               |                4 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                 | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                4 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[2]                                                                                    |                                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[3]                                                                                    |                                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rd_ptr_reg[8]_i_1__0_n_0                                                                                                                                   | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/p_0_in_0                                                                                                                                                   | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                              | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                4 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[4]                                                                                    |                                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[13]                                                                                   |                                                                                                                                                                                                                                                         |                5 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[5]                                                                                    |                                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[9]                                                                                    |                                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[7]                                                                                    |                                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[8]                                                                                    |                                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[10]                                                                                   |                                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[11]                                                                                   |                                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[12]                                                                                   |                                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat                                                                         |                                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[14]                                                                                   |                                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_tx_mqtt/adapter_inst/CEB2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                1 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_push                                                                             |                                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                            | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/SR[0]                                                                                       |                4 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_1[0]                                                                             | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                3 |              9 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                      | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                3 |             10 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                                   |                4 |             10 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg_1[0]                                                                                                                                            | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                            |                4 |             10 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_0                                                                                                                                                                      | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                  |                6 |             10 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg[9]_i_1__0_n_0                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                  |                7 |             10 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                        |                2 |             10 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tvalid_reg_reg_1[0]                                                                                                                                           | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                            |                6 |             10 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                     | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                2 |             10 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg0                                                                                                                                                                 | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                  |                3 |             10 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg0                                                                                                                                                                 | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                  |                2 |             10 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                                   | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                4 |             10 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[9]_i_1__0_n_0                                                                                                                                                     | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                            |                6 |             11 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/itr_recnum[11]                                                                                                                                                                             | fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/itr_recnum[11]_i_1_n_0                                                                                                                                                                               |                2 |             11 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[9]_i_1_n_0                                                                                                                                                        | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                  |                7 |             11 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_reg                                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                                   |                3 |             11 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_reg                                                                                                                                                                                              | fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                                   |                3 |             11 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_reg                                                                                                                                                                                              | fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                                   |                3 |             11 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                     | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                4 |             12 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                     | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                4 |             12 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                      | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/rd_ptr_reg[11]_i_1_n_0                                                                                                                                                                 | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                3 |             12 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/p_0_in_0                                                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                3 |             12 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/itr_max                                                                                                                                                                                    | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                3 |             12 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                              |                                                                                                                                                                                                                                                         |                6 |             12 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                     |                                                                                                                                                                                                                                                         |                3 |             12 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                            | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                              | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                                                                         |                2 |             12 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[31]_i_1_n_0                                                                                                                                                           |                8 |             13 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/start_count_5K_0_reg_n_0                                                                                                                                                                                                             | DUT/inst/i_xxv_ethernet_0_top_0/SR[0]                                                                                                                                                                                                                   |                3 |             13 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                3 |             13 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                             | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                3 |             13 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/query_response_error_reg_reg_4                                                                                                                                   | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |                5 |             13 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                                   |                4 |             14 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/checksum_temp2_next                                                                                                                                        | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/state_reg_reg[1]                                                                                                                                                     |                2 |             15 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |               12 |             15 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                   | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                4 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                      | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                4 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next136_out                                                                                                                                     |                                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                        |                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[15]_i_1__0_n_0                             |                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                        |                                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[15]_i_1_n_0                                |                                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/word_count_reg[15]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/word_count_next                                                                                                                                                |                                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/word_count_reg[15]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/word_count_reg[15]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1039]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                                                                         |                1 |             16 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg[15]_i_1_n_0                                                                                                                                            | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |                5 |             16 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i[33]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                             |                                                                                                                                                                                                                                                         |                7 |             18 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_reg                                                                                                                                                                             | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                  |                4 |             19 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1131]_1[0]                                                                                    |                                                                                                                                                                                                                                                         |                8 |             19 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/m_payload_i[227]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                         |                6 |             19 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg                                                                                                                                                                             | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                  |                3 |             19 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/transfer_in_save                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                7 |             19 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                                                                         |                4 |             20 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/E[0]                                                                                                                                                                 | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                            |                9 |             20 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_cur_reg[9]_i_1_n_0                                                                                                                                                              | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                  |                8 |             20 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/hdr_sum_reg[19]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                         |                5 |             20 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                                                                         |                3 |             20 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/E[0]                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/rx_serdes_reset                                                                                                                                                                        |                5 |             20 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_reg                                                                                                                                                                                              | fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                                   |                4 |             20 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                  |                5 |             22 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                            |                7 |             22 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                5 |             23 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_request_operation_reg                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/sync_reg_reg[1]                                                                                                                                                            |                5 |             23 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                                                                                                                                         |                9 |             23 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                             |                                                                                                                                                                                                                                                         |                3 |             23 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                              |                                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                              |                                                                                                                                                                                                                                                         |                8 |             24 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                             |                                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/store_hdr_word_0                                                                                                                                               |                                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                6 |             25 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                        | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |               23 |             26 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/master_watchdog_00                                                                                                                                                                                                      |                4 |             29 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1131]_1[0]                                                                                    |                                                                                                                                                                                                                                                         |               13 |             29 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |               26 |             30 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push122_out                                                                                          |                                                                                                                                                                                                                                                         |               13 |             31 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                              |                                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_2_n_0                                                                                                                               | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                         |               11 |             32 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                         |               13 |             32 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_request_ip_reg[31]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg_reg[1]_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/axi32regs_0/inst/slv_reg_rden__0                                                                                                                                                                                  | design_1_wrapper/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                 |                6 |             32 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/update_crc                                                                                                                                                           | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[31]_i_1__0_n_0                                                                                                                                                       |               18 |             32 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1_n_0                                                                                                                                                          |               14 |             32 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/state_reg_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/axi32regs_0/inst/reg_scratchpad_0                                                                                                                                                                                 | design_1_wrapper/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                 |               10 |             32 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/store_hdr_word_0                                                                                                                                                               |                                                                                                                                                                                                                                                         |               14 |             32 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                              |                                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                              |                                                                                                                                                                                                                                                         |               12 |             32 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/ip_rx_eth_payload_axis_tvalid                                                                                                                                  |                                                                                                                                                                                                                                                         |                6 |             34 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/checksum_temp2_next                                                                                                                                        |                                                                                                                                                                                                                                                         |                7 |             34 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                |                                                                                                                                                                                                                                                         |               12 |             35 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                  |                                                                                                                                                                                                                                                         |               11 |             35 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/transfer_in_save                                                                                                                                               |                                                                                                                                                                                                                                                         |               16 |             36 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                         |               14 |             36 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/transfer_in_save                                                                                                                                               |                                                                                                                                                                                                                                                         |               20 |             37 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/sel                                                                                      |                                                                                                                                                                                                                                                         |                3 |             37 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i[35]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                         |                4 |             39 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                   |                                                                                                                                                                                                                                                         |               14 |             40 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/store_hdr_word_1                                                                                                                                               |                                                                                                                                                                                                                                                         |               14 |             40 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                |                                                                                                                                                                                                                                                         |               12 |             41 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |               19 |             44 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                 |                                                                                                                                                                                                                                                         |               16 |             47 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_response_valid_reg_reg_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                         |               12 |             48 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_tx_mqtt/adapter_inst/temp_tuser_reg[47]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               24 |             48 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       |                                                                                                                                                                                                                                               | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_response_mac_reg[47]_i_1_n_0                                                                                                                                                          |               10 |             48 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/store_eth_hdr                                                                                                                                                  |                                                                                                                                                                                                                                                         |               14 |             48 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                  |                                                                                                                                                                                                                                                         |               15 |             49 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/store_eth_hdr                                                                                                                                                   |                                                                                                                                                                                                                                                         |               17 |             49 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                   |                                                                                                                                                                                                                                                         |               17 |             51 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/res_valid00_out                                                                                                                                                                            | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |               14 |             52 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_tx_inst/shift_eth_payload_axis_extra_cycle_reg                                                                                                                                                                        |                                                                                                                                                                                                                                                         |               30 |             57 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_rx_2bit_retiming_sync_serdes_data_valid0_0/rx_serdes_datavalid0                                                                                                                                                     |                                                                                                                                                                                                                                                         |               12 |             58 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/encod2scrambler_ena                                                                                                                                  | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/tx_serdes_sreset                                                                                                                                                       |               10 |             58 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                       |                                                                                                                                                                                                                                                         |               13 |             58 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                                         |               13 |             58 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/query_request_ready_reg_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                                                         |                9 |             59 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__9_0                                                                                                                            |               30 |             60 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                       |                                                                                                                                                                                                                                                         |               13 |             64 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                                                                                         |                4 |             64 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   |                                                                                                                                                                                                                                                         |               40 |             64 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0                                                                                                                                                   |               11 |             64 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                         |               13 |             64 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/encod2scrambler_ena                                                                                                                                  |                                                                                                                                                                                                                                                         |               24 |             65 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/duplicator_inst/m_axis_le_req_tvalid03_out                                                                                                                                                           | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |               24 |             66 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                         |               15 |             67 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tready_int_reg_reg_0[0]                                                                                                                     |                                                                                                                                                                                                                                                         |               15 |             67 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/store_udp_hdr                                                                                                                                                           |                                                                                                                                                                                                                                                         |               25 |             67 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_tx_inst/store_axis_int_to_temp                                                                                                                                                                                        |                                                                                                                                                                                                                                                         |               31 |             68 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tdata_reg[63]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                         |               22 |             68 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/store_axis_int_to_temp                                                                                                                                                  |                                                                                                                                                                                                                                                         |               17 |             70 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/p_0_in[1023]                                                                                                                                                                                         | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[1023]_i_1_n_0                                                                                                                                                                                   |               37 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/p_0_in[607]                                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[639]_i_1_n_0                                                                                                                                                                                    |               25 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/p_0_in[511]                                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[511]_i_1_n_0                                                                                                                                                                                    |               39 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/p_0_in[535]                                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[575]_i_1_n_0                                                                                                                                                                                    |               24 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[383]_i_2_n_0                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[383]_i_1_n_0                                                                                                                                                                                    |               24 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/p_0_in[959]                                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[959]_i_1_n_0                                                                                                                                                                                    |               32 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[255]_i_2_n_0                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[255]_i_1_n_0                                                                                                                                                                                    |               32 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[191]_i_2_n_0                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[191]_i_1_n_0                                                                                                                                                                                    |               29 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[63]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               44 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[127]_i_2_n_0                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[127]_i_1_n_0                                                                                                                                                                                    |               29 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[319]_i_2_n_0                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[319]_i_1_n_0                                                                                                                                                                                    |               22 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[447]_i_2_n_0                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[447]_i_1_n_0                                                                                                                                                                                    |               39 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/p_0_in[823]                                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[831]_i_1_n_0                                                                                                                                                                                    |               24 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/p_0_in[679]                                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[703]_i_1_n_0                                                                                                                                                                                    |               30 |             72 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo[63]_i_1_n_0                                                                                                                                | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__36_0[0]                                                                                                             |               20 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/p_0_in[751]                                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[767]_i_1_n_0                                                                                                                                                                                    |               34 |             72 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                   | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[7]_i_1_n_0                                                                                                                                              |               51 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/store_last_word                                                                                                                                                                |                                                                                                                                                                                                                                                         |               31 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/store_last_word                                                                                                                                                                |                                                                                                                                                                                                                                                         |               32 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/store_last_word                                                                                                                                                |                                                                                                                                                                                                                                                         |               50 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/state_reg_reg[2]_0                                                                                                                                             |                                                                                                                                                                                                                                                         |               32 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/p_0_in[895]                                                                                                                                                                                          | fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[895]_i_1_n_0                                                                                                                                                                                    |               26 |             72 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/temp_m_udp_payload_axis_tdata_reg[63]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                         |               33 |             73 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_payload_axis_tkeep_reg                                                                                                                                                   |                                                                                                                                                                                                                                                         |               33 |             73 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/store_ip_payload_int_to_temp                                                                                                                                   |                                                                                                                                                                                                                                                         |               30 |             73 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/m_ip_payload_axis_tkeep_reg                                                                                                                                    |                                                                                                                                                                                                                                                         |               33 |             73 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__179_0[0]                                                                                                             |               41 |             74 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_rx_inst/m_eth_payload_axis_tkeep_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               24 |             74 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_arb_mux_inst/m_ip_payload_axis_tuser_reg                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               17 |             74 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_tx_inst/m_axis_tkeep_reg                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |               33 |             74 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                         |               46 |             74 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tready_int_reg_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                         |               52 |             74 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_arb_mux_inst/store_axis_int_to_temp                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               16 |             74 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/m_ip_payload_axis_tready_int_reg_reg_1[0]                                                                                                                                           |                                                                                                                                                                                                                                                         |               22 |             74 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                         |               20 |             74 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/m_eth_payload_axis_tkeep_reg                                                                                                                                            |                                                                                                                                                                                                                                                         |               23 |             74 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/frame_reg_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                         |               23 |             75 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/eth_axis_tx_inst/store_eth_hdr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |               29 |             76 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |               31 |             77 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                          |                                                                                                                                                                                                                                                         |               15 |             79 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                            |                                                                                                                                                                                                                                                         |               15 |             79 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/store_write                                                                                                                                                      |                                                                                                                                                                                                                                                         |               21 |             80 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                         |               20 |             80 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/E[0]                                                                                                                                                                                       | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |               30 |             83 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                            |                                                                                                                                                                                                                                                         |               16 |             85 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                          |                                                                                                                                                                                                                                                         |               16 |             85 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/mqtt_ops_reg[1]_i_1_n_0                                                                                                                                                                    | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |               40 |             95 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ena_reg_n_0                                                                                                                                          |                                                                                                                                                                                                                                                         |                6 |             96 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/frame_reg0                                                                                                                                                                          |                                                                                                                                                                                                                                                         |               32 |             98 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg_reg[1]_0[0]                                                                                                                                      | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next                                                                                                                                                      |               29 |             99 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/store_ip_hdr                                                                                                                                                                   |                                                                                                                                                                                                                                                         |               49 |            112 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       |                                                                                                                                                                                                                                               | sync_reset_156_inst/Q[0]                                                                                                                                                                                                                                |               49 |            114 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_tx_mqtt/adapter_inst/store_axis_int_to_temp                                                                                                                                                                               |                                                                                                                                                                                                                                                         |               44 |            121 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_tx_mqtt/adapter_inst/m_axis_tuser_reg                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               45 |            121 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                   |                                                                                                                                                                                                                                                         |               53 |            130 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                              | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1184]_i_1_n_0                                                                                                                                        |               52 |            130 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                  |                                                                                                                                                                                                                                                         |               24 |            130 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/s_ready_i_reg                                                       |                                                                                                                                                                                                                                                         |               24 |            130 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                |                                                                                                                                                                                                                                                         |               37 |            135 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               13 |            137 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/m_ip_dscp_reg[5]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                         |               17 |            144 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/w_payld_push_d_reg                                                                     |                                                                                                                                                                                                                                                         |               20 |            144 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                        |                                                                                                                                                                                                                                                         |               20 |            144 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                             |                                                                                                                                                                                                                                                         |               35 |            145 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                         |               40 |            145 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                             |                                                                                                                                                                                                                                                         |               58 |            147 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/CEB2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |               66 |            155 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               12 |            155 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/store_udp_hdr                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               53 |            160 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                                                                         |               10 |            160 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_tx_inst/store_frame                                                                                                                                                     |                                                                                                                                                                                                                                                         |               50 |            167 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/le_inst/le_execute/res_valid_reg_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               27 |            176 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                                                                         |               11 |            176 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |               80 |            190 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/store_ip_hdr                                                                                                                                                   |                                                                                                                                                                                                                                                         |               74 |            192 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata                                                                                                                                                                      |                                                                                                                                                                                                                                                         |               44 |            194 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/header_fifo_wr_ptr_next                                                                                                                                                 |                                                                                                                                                                                                                                                         |               17 |            260 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/enaout                                                                                                                                                | DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__36_0[0]                                                                                                             |               59 |            288 |
|  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |               96 |            323 |
|  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |              264 |            895 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/mqtt_top_inst/le_inst/le_execute/E[0]                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp                                                                                                                                                                                           |              239 |           1024 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_tx_mqtt/adapter_inst/temp_tkeep_reg[127]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                         |              323 |           1153 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg[0][1200]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                         |              393 |           1201 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_tx_mqtt/adapter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |              360 |           1201 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/store_axis_int_to_temp                                                                                                                                                                               |                                                                                                                                                                                                                                                         |              374 |           1297 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                       | fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                         |              366 |           1297 |
|  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                       | fpga_core_inst/fifo_tx_mqtt/fifo_inst/p_0_in1_out                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               86 |           1376 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


