{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667731430306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667731430306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 17:43:50 2022 " "Processing started: Sun Nov 06 17:43:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667731430306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667731430306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667731430306 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1667731430921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/src/singlecycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/src/singlecycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "../src/singlecycle.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/src/singlecycle.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/mypkg.svh 1 0 " "Found 1 design units, including 0 entities, in source file /downloads/lab_comparch/singlecycle-test/include/mypkg.svh" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mypkg (SystemVerilog) " "Found design unit 1: mypkg (SystemVerilog)" {  } { { "../include/mypkg.svh" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/mypkg.svh" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/mux4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/mux4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../include/mux4to1.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/mux4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../include/mux2to1.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "../include/immgen.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/immgen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/compare_32bit_u.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/compare_32bit_u.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_32bit_u " "Found entity 1: compare_32bit_u" {  } { { "../include/compare_32bit_u.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/compare_32bit_u.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/compare_32bit_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/compare_32bit_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_32bit_s " "Found entity 1: compare_32bit_s" {  } { { "../include/compare_32bit_s.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/compare_32bit_s.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/compare_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/compare_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_16bit " "Found entity 1: compare_16bit" {  } { { "../include/compare_16bit.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/compare_16bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/compare_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/compare_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_8bit " "Found entity 1: compare_8bit" {  } { { "../include/compare_8bit.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/compare_8bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/compare_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/compare_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_4bit " "Found entity 1: compare_4bit" {  } { { "../include/compare_4bit.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/compare_4bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/compare_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/compare_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_1bit " "Found entity 1: compare_1bit" {  } { { "../include/compare_1bit.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/compare_1bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/brcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/brcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brcomp " "Found entity 1: brcomp" {  } { { "../include/brcomp.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/brcomp.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../include/alu.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/alu.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../include/PC.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/PC.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "../include/ctrl_unit.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/ctrl_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../include/lsu.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/lsu.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/inst_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/inst_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_memory " "Found entity 1: inst_memory" {  } { { "../include/inst_memory.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/inst_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../include/data_memory.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/lab_comparch/singlecycle-test/include/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/lab_comparch/singlecycle-test/include/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../include/regfile.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/regfile.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/quartus/wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731430970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731430970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1667731431002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlecycle singlecycle:singleCycle " "Elaborating entity \"singlecycle\" for hierarchy \"singlecycle:singleCycle\"" {  } { { "wrapper.sv" "singleCycle" { Text "D:/Downloads/lab_comparch/singlecycle-test/quartus/wrapper.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit singlecycle:singleCycle\|ctrl_unit:ctr_unit_block " "Elaborating entity \"ctrl_unit\" for hierarchy \"singlecycle:singleCycle\|ctrl_unit:ctr_unit_block\"" {  } { { "../src/singlecycle.sv" "ctr_unit_block" { Text "D:/Downloads/lab_comparch/singlecycle-test/src/singlecycle.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC singlecycle:singleCycle\|PC:PC_block " "Elaborating entity \"PC\" for hierarchy \"singlecycle:singleCycle\|PC:PC_block\"" {  } { { "../src/singlecycle.sv" "PC_block" { Text "D:/Downloads/lab_comparch/singlecycle-test/src/singlecycle.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_memory singlecycle:singleCycle\|inst_memory:imem_block " "Elaborating entity \"inst_memory\" for hierarchy \"singlecycle:singleCycle\|inst_memory:imem_block\"" {  } { { "../src/singlecycle.sv" "imem_block" { Text "D:/Downloads/lab_comparch/singlecycle-test/src/singlecycle.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431014 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused inst_memory.sv(14) " "Verilog HDL or VHDL warning at inst_memory.sv(14): object \"unused\" assigned a value but never read" {  } { { "../include/inst_memory.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/inst_memory.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1667731431015 "|wrapper|singlecycle:singleCycle|inst_memory:imem_block"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1435 0 4095 inst_memory.sv(23) " "Verilog HDL warning at inst_memory.sv(23): number of words (1435) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../include/inst_memory.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/inst_memory.sv" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1667731431015 "|wrapper|singlecycle:singleCycle|inst_memory:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 inst_memory.sv(19) " "Net \"imem.data_a\" at inst_memory.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "../include/inst_memory.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/inst_memory.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1667731431015 "|wrapper|singlecycle:singleCycle|inst_memory:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 inst_memory.sv(19) " "Net \"imem.waddr_a\" at inst_memory.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "../include/inst_memory.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/inst_memory.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1667731431015 "|wrapper|singlecycle:singleCycle|inst_memory:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 inst_memory.sv(19) " "Net \"imem.we_a\" at inst_memory.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "../include/inst_memory.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/inst_memory.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1667731431015 "|wrapper|singlecycle:singleCycle|inst_memory:imem_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile singlecycle:singleCycle\|regfile:regfile_block " "Elaborating entity \"regfile\" for hierarchy \"singlecycle:singleCycle\|regfile:regfile_block\"" {  } { { "../src/singlecycle.sv" "regfile_block" { Text "D:/Downloads/lab_comparch/singlecycle-test/src/singlecycle.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen singlecycle:singleCycle\|immgen:immgen_block " "Elaborating entity \"immgen\" for hierarchy \"singlecycle:singleCycle\|immgen:immgen_block\"" {  } { { "../src/singlecycle.sv" "immgen_block" { Text "D:/Downloads/lab_comparch/singlecycle-test/src/singlecycle.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brcomp singlecycle:singleCycle\|brcomp:BRC_block " "Elaborating entity \"brcomp\" for hierarchy \"singlecycle:singleCycle\|brcomp:BRC_block\"" {  } { { "../src/singlecycle.sv" "BRC_block" { Text "D:/Downloads/lab_comparch/singlecycle-test/src/singlecycle.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_32bit_u singlecycle:singleCycle\|brcomp:BRC_block\|compare_32bit_u:compare32_u " "Elaborating entity \"compare_32bit_u\" for hierarchy \"singlecycle:singleCycle\|brcomp:BRC_block\|compare_32bit_u:compare32_u\"" {  } { { "../include/brcomp.sv" "compare32_u" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/brcomp.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_16bit singlecycle:singleCycle\|brcomp:BRC_block\|compare_32bit_u:compare32_u\|compare_16bit:compare160 " "Elaborating entity \"compare_16bit\" for hierarchy \"singlecycle:singleCycle\|brcomp:BRC_block\|compare_32bit_u:compare32_u\|compare_16bit:compare160\"" {  } { { "../include/compare_32bit_u.sv" "compare160" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/compare_32bit_u.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_4bit singlecycle:singleCycle\|brcomp:BRC_block\|compare_32bit_u:compare32_u\|compare_16bit:compare160\|compare_4bit:compare10 " "Elaborating entity \"compare_4bit\" for hierarchy \"singlecycle:singleCycle\|brcomp:BRC_block\|compare_32bit_u:compare32_u\|compare_16bit:compare160\|compare_4bit:compare10\"" {  } { { "../include/compare_16bit.sv" "compare10" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/compare_16bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_1bit singlecycle:singleCycle\|brcomp:BRC_block\|compare_32bit_u:compare32_u\|compare_16bit:compare160\|compare_4bit:compare10\|compare_1bit:compare10 " "Elaborating entity \"compare_1bit\" for hierarchy \"singlecycle:singleCycle\|brcomp:BRC_block\|compare_32bit_u:compare32_u\|compare_16bit:compare160\|compare_4bit:compare10\|compare_1bit:compare10\"" {  } { { "../include/compare_4bit.sv" "compare10" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/compare_4bit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_32bit_s singlecycle:singleCycle\|brcomp:BRC_block\|compare_32bit_s:compare32_s " "Elaborating entity \"compare_32bit_s\" for hierarchy \"singlecycle:singleCycle\|brcomp:BRC_block\|compare_32bit_s:compare32_s\"" {  } { { "../include/brcomp.sv" "compare32_s" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/brcomp.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 singlecycle:singleCycle\|mux2to1:mux_operand_a " "Elaborating entity \"mux2to1\" for hierarchy \"singlecycle:singleCycle\|mux2to1:mux_operand_a\"" {  } { { "../src/singlecycle.sv" "mux_operand_a" { Text "D:/Downloads/lab_comparch/singlecycle-test/src/singlecycle.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu singlecycle:singleCycle\|alu:alu_block " "Elaborating entity \"alu\" for hierarchy \"singlecycle:singleCycle\|alu:alu_block\"" {  } { { "../src/singlecycle.sv" "alu_block" { Text "D:/Downloads/lab_comparch/singlecycle-test/src/singlecycle.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu singlecycle:singleCycle\|lsu:lsu_block " "Elaborating entity \"lsu\" for hierarchy \"singlecycle:singleCycle\|lsu:lsu_block\"" {  } { { "../src/singlecycle.sv" "lsu_block" { Text "D:/Downloads/lab_comparch/singlecycle-test/src/singlecycle.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory singlecycle:singleCycle\|lsu:lsu_block\|data_memory:data_memory_inst " "Elaborating entity \"data_memory\" for hierarchy \"singlecycle:singleCycle\|lsu:lsu_block\|data_memory:data_memory_inst\"" {  } { { "../include/lsu.sv" "data_memory_inst" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/lsu.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431349 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused data_memory.sv(21) " "Verilog HDL or VHDL warning at data_memory.sv(21): object \"unused\" assigned a value but never read" {  } { { "../include/data_memory.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/data_memory.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1667731431350 "|wrapper|singlecycle:singleCycle|lsu:lsu_block|data_memory:data_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 singlecycle:singleCycle\|mux4to1:wb_sel_block " "Elaborating entity \"mux4to1\" for hierarchy \"singlecycle:singleCycle\|mux4to1:wb_sel_block\"" {  } { { "../src/singlecycle.sv" "wb_sel_block" { Text "D:/Downloads/lab_comparch/singlecycle-test/src/singlecycle.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667731431375 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "singlecycle:singleCycle\|regfile:regfile_block\|mem " "RAM logic \"singlecycle:singleCycle\|regfile:regfile_block\|mem\" is uninferred due to asynchronous read logic" {  } { { "../include/regfile.sv" "mem" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/regfile.sv" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1667731432043 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "singlecycle:singleCycle\|lsu:lsu_block\|data_memory:data_memory_inst\|dmem " "RAM logic \"singlecycle:singleCycle\|lsu:lsu_block\|data_memory:data_memory_inst\|dmem\" is uninferred due to asynchronous read logic" {  } { { "../include/data_memory.sv" "dmem" { Text "D:/Downloads/lab_comparch/singlecycle-test/include/data_memory.sv" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1667731432043 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1667731432043 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Downloads/lab_comparch/singlecycle-test/quartus/db/wrapper.ram0_inst_memory_38b34dae.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Downloads/lab_comparch/singlecycle-test/quartus/db/wrapper.ram0_inst_memory_38b34dae.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1667731432158 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1667731533132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] VCC " "Pin \"LEDR\[17\]\" is stuck at VCC" {  } { { "wrapper.sv" "" { Text "D:/Downloads/lab_comparch/singlecycle-test/quartus/wrapper.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667731644760 "|wrapper|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1667731644760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1667731681849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667731681849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21925 " "Implemented 21925 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1667731683182 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1667731683182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21811 " "Implemented 21811 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1667731683182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1667731683182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667731683229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 17:48:03 2022 " "Processing ended: Sun Nov 06 17:48:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667731683229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:13 " "Elapsed time: 00:04:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667731683229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:05 " "Total CPU time (on all processors): 00:04:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667731683229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667731683228 ""}
