{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@131.215.138.126 " "Can't contact license server \"27000@131.215.138.126\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1528240661557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528240661559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528240661575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 16:17:41 2018 " "Processing started: Tue Jun 05 16:17:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528240661575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528240661575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528240661575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528240662702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528240662702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_disp_buf " "Found design unit 1: vga_disp_buf" {  } { { "vga.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/vga.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528240673968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528240673968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file snake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snake-snake " "Found design unit 1: snake-snake" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528240673983 ""} { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528240673983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528240673983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528240674030 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssd0 snake.vhd(25) " "VHDL Signal Declaration warning at snake.vhd(25): used implicit default value for signal \"ssd0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528240674030 "|snake"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssd1 snake.vhd(26) " "VHDL Signal Declaration warning at snake.vhd(26): used implicit default value for signal \"ssd1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528240674030 "|snake"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "apple snake.vhd(48) " "VHDL Signal Declaration warning at snake.vhd(48): used explicit default value for signal \"apple\" because signal was never assigned a value" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528240674030 "|snake"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_apple snake.vhd(53) " "Verilog HDL or VHDL warning at snake.vhd(53): object \"new_apple\" assigned a value but never read" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528240674030 "|snake"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "snake_body " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"snake_body\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528240674296 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528240674296 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[16\]\[0\] display_buffer\[0\]\[16\]\[0\]~_emulated display_buffer\[0\]\[16\]\[0\]~1 " "Register \"display_buffer\[0\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[17\]\[0\] display_buffer\[0\]\[17\]\[0\]~_emulated display_buffer\[0\]\[17\]\[0\]~1 " "Register \"display_buffer\[0\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[18\]\[0\] display_buffer\[0\]\[18\]\[0\]~_emulated display_buffer\[0\]\[18\]\[0\]~1 " "Register \"display_buffer\[0\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[19\]\[0\] display_buffer\[0\]\[19\]\[0\]~_emulated display_buffer\[0\]\[19\]\[0\]~1 " "Register \"display_buffer\[0\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[16\]\[0\] display_buffer\[1\]\[16\]\[0\]~_emulated display_buffer\[1\]\[16\]\[0\]~1 " "Register \"display_buffer\[1\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[17\]\[0\] display_buffer\[1\]\[17\]\[0\]~_emulated display_buffer\[1\]\[17\]\[0\]~1 " "Register \"display_buffer\[1\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[18\]\[0\] display_buffer\[1\]\[18\]\[0\]~_emulated display_buffer\[1\]\[18\]\[0\]~1 " "Register \"display_buffer\[1\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[19\]\[0\] display_buffer\[1\]\[19\]\[0\]~_emulated display_buffer\[1\]\[19\]\[0\]~1 " "Register \"display_buffer\[1\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[16\]\[0\] display_buffer\[2\]\[16\]\[0\]~_emulated display_buffer\[2\]\[16\]\[0\]~1 " "Register \"display_buffer\[2\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[17\]\[0\] display_buffer\[2\]\[17\]\[0\]~_emulated display_buffer\[2\]\[17\]\[0\]~1 " "Register \"display_buffer\[2\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[18\]\[0\] display_buffer\[2\]\[18\]\[0\]~_emulated display_buffer\[2\]\[18\]\[0\]~1 " "Register \"display_buffer\[2\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[19\]\[0\] display_buffer\[2\]\[19\]\[0\]~_emulated display_buffer\[2\]\[19\]\[0\]~1 " "Register \"display_buffer\[2\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[16\]\[0\] display_buffer\[3\]\[16\]\[0\]~_emulated display_buffer\[3\]\[16\]\[0\]~1 " "Register \"display_buffer\[3\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[17\]\[0\] display_buffer\[3\]\[17\]\[0\]~_emulated display_buffer\[3\]\[17\]\[0\]~1 " "Register \"display_buffer\[3\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[18\]\[0\] display_buffer\[3\]\[18\]\[0\]~_emulated display_buffer\[3\]\[18\]\[0\]~1 " "Register \"display_buffer\[3\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[19\]\[0\] display_buffer\[3\]\[19\]\[0\]~_emulated display_buffer\[3\]\[19\]\[0\]~1 " "Register \"display_buffer\[3\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[16\]\[0\] display_buffer\[4\]\[16\]\[0\]~_emulated display_buffer\[4\]\[16\]\[0\]~1 " "Register \"display_buffer\[4\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[17\]\[0\] display_buffer\[4\]\[17\]\[0\]~_emulated display_buffer\[4\]\[17\]\[0\]~1 " "Register \"display_buffer\[4\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[18\]\[0\] display_buffer\[4\]\[18\]\[0\]~_emulated display_buffer\[4\]\[18\]\[0\]~1 " "Register \"display_buffer\[4\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[19\]\[0\] display_buffer\[4\]\[19\]\[0\]~_emulated display_buffer\[4\]\[19\]\[0\]~1 " "Register \"display_buffer\[4\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[16\]\[0\] display_buffer\[5\]\[16\]\[0\]~_emulated display_buffer\[5\]\[16\]\[0\]~1 " "Register \"display_buffer\[5\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[17\]\[0\] display_buffer\[5\]\[17\]\[0\]~_emulated display_buffer\[5\]\[17\]\[0\]~1 " "Register \"display_buffer\[5\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[18\]\[0\] display_buffer\[5\]\[18\]\[0\]~_emulated display_buffer\[5\]\[18\]\[0\]~1 " "Register \"display_buffer\[5\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[19\]\[0\] display_buffer\[5\]\[19\]\[0\]~_emulated display_buffer\[5\]\[19\]\[0\]~1 " "Register \"display_buffer\[5\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[16\]\[0\] display_buffer\[6\]\[16\]\[0\]~_emulated display_buffer\[6\]\[16\]\[0\]~1 " "Register \"display_buffer\[6\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[17\]\[0\] display_buffer\[6\]\[17\]\[0\]~_emulated display_buffer\[6\]\[17\]\[0\]~1 " "Register \"display_buffer\[6\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[18\]\[0\] display_buffer\[6\]\[18\]\[0\]~_emulated display_buffer\[6\]\[18\]\[0\]~1 " "Register \"display_buffer\[6\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[19\]\[0\] display_buffer\[6\]\[19\]\[0\]~_emulated display_buffer\[6\]\[19\]\[0\]~1 " "Register \"display_buffer\[6\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[16\]\[0\] display_buffer\[7\]\[16\]\[0\]~_emulated display_buffer\[7\]\[16\]\[0\]~1 " "Register \"display_buffer\[7\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[17\]\[0\] display_buffer\[7\]\[17\]\[0\]~_emulated display_buffer\[7\]\[17\]\[0\]~1 " "Register \"display_buffer\[7\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[18\]\[0\] display_buffer\[7\]\[18\]\[0\]~_emulated display_buffer\[7\]\[18\]\[0\]~1 " "Register \"display_buffer\[7\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[19\]\[0\] display_buffer\[7\]\[19\]\[0\]~_emulated display_buffer\[7\]\[19\]\[0\]~1 " "Register \"display_buffer\[7\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[16\]\[0\] display_buffer\[8\]\[16\]\[0\]~_emulated display_buffer\[8\]\[16\]\[0\]~1 " "Register \"display_buffer\[8\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[17\]\[0\] display_buffer\[8\]\[17\]\[0\]~_emulated display_buffer\[8\]\[17\]\[0\]~1 " "Register \"display_buffer\[8\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[18\]\[0\] display_buffer\[8\]\[18\]\[0\]~_emulated display_buffer\[8\]\[18\]\[0\]~1 " "Register \"display_buffer\[8\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[19\]\[0\] display_buffer\[8\]\[19\]\[0\]~_emulated display_buffer\[8\]\[19\]\[0\]~1 " "Register \"display_buffer\[8\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[16\]\[0\] display_buffer\[9\]\[16\]\[0\]~_emulated display_buffer\[9\]\[16\]\[0\]~1 " "Register \"display_buffer\[9\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[17\]\[0\] display_buffer\[9\]\[17\]\[0\]~_emulated display_buffer\[9\]\[17\]\[0\]~1 " "Register \"display_buffer\[9\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[18\]\[0\] display_buffer\[9\]\[18\]\[0\]~_emulated display_buffer\[9\]\[18\]\[0\]~1 " "Register \"display_buffer\[9\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[19\]\[0\] display_buffer\[9\]\[19\]\[0\]~_emulated display_buffer\[9\]\[19\]\[0\]~1 " "Register \"display_buffer\[9\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[16\]\[0\] display_buffer\[10\]\[16\]\[0\]~_emulated display_buffer\[10\]\[16\]\[0\]~1 " "Register \"display_buffer\[10\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[17\]\[0\] display_buffer\[10\]\[17\]\[0\]~_emulated display_buffer\[10\]\[17\]\[0\]~1 " "Register \"display_buffer\[10\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[18\]\[0\] display_buffer\[10\]\[18\]\[0\]~_emulated display_buffer\[10\]\[18\]\[0\]~1 " "Register \"display_buffer\[10\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[19\]\[0\] display_buffer\[10\]\[19\]\[0\]~_emulated display_buffer\[10\]\[19\]\[0\]~1 " "Register \"display_buffer\[10\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[16\]\[0\] display_buffer\[11\]\[16\]\[0\]~_emulated display_buffer\[11\]\[16\]\[0\]~1 " "Register \"display_buffer\[11\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[17\]\[0\] display_buffer\[11\]\[17\]\[0\]~_emulated display_buffer\[11\]\[17\]\[0\]~1 " "Register \"display_buffer\[11\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[18\]\[0\] display_buffer\[11\]\[18\]\[0\]~_emulated display_buffer\[11\]\[18\]\[0\]~1 " "Register \"display_buffer\[11\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[19\]\[0\] display_buffer\[11\]\[19\]\[0\]~_emulated display_buffer\[11\]\[19\]\[0\]~1 " "Register \"display_buffer\[11\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[16\]\[0\] display_buffer\[12\]\[16\]\[0\]~_emulated display_buffer\[12\]\[16\]\[0\]~1 " "Register \"display_buffer\[12\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[17\]\[0\] display_buffer\[12\]\[17\]\[0\]~_emulated display_buffer\[12\]\[17\]\[0\]~1 " "Register \"display_buffer\[12\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[18\]\[0\] display_buffer\[12\]\[18\]\[0\]~_emulated display_buffer\[12\]\[18\]\[0\]~1 " "Register \"display_buffer\[12\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[19\]\[0\] display_buffer\[12\]\[19\]\[0\]~_emulated display_buffer\[12\]\[19\]\[0\]~1 " "Register \"display_buffer\[12\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[16\]\[0\] display_buffer\[13\]\[16\]\[0\]~_emulated display_buffer\[13\]\[16\]\[0\]~1 " "Register \"display_buffer\[13\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[17\]\[0\] display_buffer\[13\]\[17\]\[0\]~_emulated display_buffer\[13\]\[17\]\[0\]~1 " "Register \"display_buffer\[13\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[18\]\[0\] display_buffer\[13\]\[18\]\[0\]~_emulated display_buffer\[13\]\[18\]\[0\]~1 " "Register \"display_buffer\[13\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[19\]\[0\] display_buffer\[13\]\[19\]\[0\]~_emulated display_buffer\[13\]\[19\]\[0\]~1 " "Register \"display_buffer\[13\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[16\]\[0\] display_buffer\[14\]\[16\]\[0\]~_emulated display_buffer\[14\]\[16\]\[0\]~1 " "Register \"display_buffer\[14\]\[16\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[16\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[16\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[17\]\[0\] display_buffer\[14\]\[17\]\[0\]~_emulated display_buffer\[14\]\[17\]\[0\]~1 " "Register \"display_buffer\[14\]\[17\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[17\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[17\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[18\]\[0\] display_buffer\[14\]\[18\]\[0\]~_emulated display_buffer\[14\]\[18\]\[0\]~1 " "Register \"display_buffer\[14\]\[18\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[18\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[18\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[19\]\[0\] display_buffer\[14\]\[19\]\[0\]~_emulated display_buffer\[14\]\[19\]\[0\]~1 " "Register \"display_buffer\[14\]\[19\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[19\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[19\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[5\]\[0\] display_buffer\[0\]\[5\]\[0\]~_emulated display_buffer\[0\]\[5\]\[0\]~1 " "Register \"display_buffer\[0\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[7\]\[0\] display_buffer\[0\]\[7\]\[0\]~_emulated display_buffer\[0\]\[7\]\[0\]~1 " "Register \"display_buffer\[0\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[4\]\[0\] display_buffer\[0\]\[4\]\[0\]~_emulated display_buffer\[0\]\[4\]\[0\]~1 " "Register \"display_buffer\[0\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[6\]\[0\] display_buffer\[0\]\[6\]\[0\]~_emulated display_buffer\[0\]\[6\]\[0\]~1 " "Register \"display_buffer\[0\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[13\]\[0\] display_buffer\[0\]\[13\]\[0\]~_emulated display_buffer\[0\]\[13\]\[0\]~1 " "Register \"display_buffer\[0\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[15\]\[0\] display_buffer\[0\]\[15\]\[0\]~_emulated display_buffer\[0\]\[15\]\[0\]~1 " "Register \"display_buffer\[0\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[12\]\[0\] display_buffer\[0\]\[12\]\[0\]~_emulated display_buffer\[0\]\[12\]\[0\]~1 " "Register \"display_buffer\[0\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[14\]\[0\] display_buffer\[0\]\[14\]\[0\]~_emulated display_buffer\[0\]\[14\]\[0\]~1 " "Register \"display_buffer\[0\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[5\]\[0\] display_buffer\[1\]\[5\]\[0\]~_emulated display_buffer\[1\]\[5\]\[0\]~1 " "Register \"display_buffer\[1\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[7\]\[0\] display_buffer\[1\]\[7\]\[0\]~_emulated display_buffer\[1\]\[7\]\[0\]~1 " "Register \"display_buffer\[1\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[4\]\[0\] display_buffer\[1\]\[4\]\[0\]~_emulated display_buffer\[1\]\[4\]\[0\]~1 " "Register \"display_buffer\[1\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[6\]\[0\] display_buffer\[1\]\[6\]\[0\]~_emulated display_buffer\[1\]\[6\]\[0\]~1 " "Register \"display_buffer\[1\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[13\]\[0\] display_buffer\[1\]\[13\]\[0\]~_emulated display_buffer\[1\]\[13\]\[0\]~1 " "Register \"display_buffer\[1\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[15\]\[0\] display_buffer\[1\]\[15\]\[0\]~_emulated display_buffer\[1\]\[15\]\[0\]~1 " "Register \"display_buffer\[1\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[12\]\[0\] display_buffer\[1\]\[12\]\[0\]~_emulated display_buffer\[1\]\[12\]\[0\]~1 " "Register \"display_buffer\[1\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[14\]\[0\] display_buffer\[1\]\[14\]\[0\]~_emulated display_buffer\[1\]\[14\]\[0\]~1 " "Register \"display_buffer\[1\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[5\]\[0\] display_buffer\[2\]\[5\]\[0\]~_emulated display_buffer\[2\]\[5\]\[0\]~1 " "Register \"display_buffer\[2\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[7\]\[0\] display_buffer\[2\]\[7\]\[0\]~_emulated display_buffer\[2\]\[7\]\[0\]~1 " "Register \"display_buffer\[2\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[4\]\[0\] display_buffer\[2\]\[4\]\[0\]~_emulated display_buffer\[2\]\[4\]\[0\]~1 " "Register \"display_buffer\[2\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[6\]\[0\] display_buffer\[2\]\[6\]\[0\]~_emulated display_buffer\[2\]\[6\]\[0\]~1 " "Register \"display_buffer\[2\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[13\]\[0\] display_buffer\[2\]\[13\]\[0\]~_emulated display_buffer\[2\]\[13\]\[0\]~1 " "Register \"display_buffer\[2\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[15\]\[0\] display_buffer\[2\]\[15\]\[0\]~_emulated display_buffer\[2\]\[15\]\[0\]~1 " "Register \"display_buffer\[2\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[12\]\[0\] display_buffer\[2\]\[12\]\[0\]~_emulated display_buffer\[2\]\[12\]\[0\]~1 " "Register \"display_buffer\[2\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[14\]\[0\] display_buffer\[2\]\[14\]\[0\]~_emulated display_buffer\[2\]\[14\]\[0\]~1 " "Register \"display_buffer\[2\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[5\]\[0\] display_buffer\[3\]\[5\]\[0\]~_emulated display_buffer\[3\]\[5\]\[0\]~1 " "Register \"display_buffer\[3\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[7\]\[0\] display_buffer\[3\]\[7\]\[0\]~_emulated display_buffer\[3\]\[7\]\[0\]~1 " "Register \"display_buffer\[3\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[4\]\[0\] display_buffer\[3\]\[4\]\[0\]~_emulated display_buffer\[3\]\[4\]\[0\]~1 " "Register \"display_buffer\[3\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[6\]\[0\] display_buffer\[3\]\[6\]\[0\]~_emulated display_buffer\[3\]\[6\]\[0\]~1 " "Register \"display_buffer\[3\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[13\]\[0\] display_buffer\[3\]\[13\]\[0\]~_emulated display_buffer\[3\]\[13\]\[0\]~1 " "Register \"display_buffer\[3\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[15\]\[0\] display_buffer\[3\]\[15\]\[0\]~_emulated display_buffer\[3\]\[15\]\[0\]~1 " "Register \"display_buffer\[3\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[12\]\[0\] display_buffer\[3\]\[12\]\[0\]~_emulated display_buffer\[3\]\[12\]\[0\]~1 " "Register \"display_buffer\[3\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[14\]\[0\] display_buffer\[3\]\[14\]\[0\]~_emulated display_buffer\[3\]\[14\]\[0\]~1 " "Register \"display_buffer\[3\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[5\]\[0\] display_buffer\[4\]\[5\]\[0\]~_emulated display_buffer\[4\]\[5\]\[0\]~1 " "Register \"display_buffer\[4\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[7\]\[0\] display_buffer\[4\]\[7\]\[0\]~_emulated display_buffer\[4\]\[7\]\[0\]~1 " "Register \"display_buffer\[4\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[4\]\[0\] display_buffer\[4\]\[4\]\[0\]~_emulated display_buffer\[4\]\[4\]\[0\]~1 " "Register \"display_buffer\[4\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[6\]\[0\] display_buffer\[4\]\[6\]\[0\]~_emulated display_buffer\[4\]\[6\]\[0\]~1 " "Register \"display_buffer\[4\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[13\]\[0\] display_buffer\[4\]\[13\]\[0\]~_emulated display_buffer\[4\]\[13\]\[0\]~1 " "Register \"display_buffer\[4\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[15\]\[0\] display_buffer\[4\]\[15\]\[0\]~_emulated display_buffer\[4\]\[15\]\[0\]~1 " "Register \"display_buffer\[4\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[12\]\[0\] display_buffer\[4\]\[12\]\[0\]~_emulated display_buffer\[4\]\[12\]\[0\]~1 " "Register \"display_buffer\[4\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[14\]\[0\] display_buffer\[4\]\[14\]\[0\]~_emulated display_buffer\[4\]\[14\]\[0\]~1 " "Register \"display_buffer\[4\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[5\]\[0\] display_buffer\[5\]\[5\]\[0\]~_emulated display_buffer\[5\]\[5\]\[0\]~1 " "Register \"display_buffer\[5\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[7\]\[0\] display_buffer\[5\]\[7\]\[0\]~_emulated display_buffer\[5\]\[7\]\[0\]~1 " "Register \"display_buffer\[5\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[4\]\[0\] display_buffer\[5\]\[4\]\[0\]~_emulated display_buffer\[5\]\[4\]\[0\]~1 " "Register \"display_buffer\[5\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[6\]\[0\] display_buffer\[5\]\[6\]\[0\]~_emulated display_buffer\[5\]\[6\]\[0\]~1 " "Register \"display_buffer\[5\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[13\]\[0\] display_buffer\[5\]\[13\]\[0\]~_emulated display_buffer\[5\]\[13\]\[0\]~1 " "Register \"display_buffer\[5\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[15\]\[0\] display_buffer\[5\]\[15\]\[0\]~_emulated display_buffer\[5\]\[15\]\[0\]~1 " "Register \"display_buffer\[5\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[12\]\[0\] display_buffer\[5\]\[12\]\[0\]~_emulated display_buffer\[5\]\[12\]\[0\]~1 " "Register \"display_buffer\[5\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[14\]\[0\] display_buffer\[5\]\[14\]\[0\]~_emulated display_buffer\[5\]\[14\]\[0\]~1 " "Register \"display_buffer\[5\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[5\]\[0\] display_buffer\[6\]\[5\]\[0\]~_emulated display_buffer\[6\]\[5\]\[0\]~1 " "Register \"display_buffer\[6\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[7\]\[0\] display_buffer\[6\]\[7\]\[0\]~_emulated display_buffer\[6\]\[7\]\[0\]~1 " "Register \"display_buffer\[6\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[4\]\[0\] display_buffer\[6\]\[4\]\[0\]~_emulated display_buffer\[6\]\[4\]\[0\]~1 " "Register \"display_buffer\[6\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[6\]\[0\] display_buffer\[6\]\[6\]\[0\]~_emulated display_buffer\[6\]\[6\]\[0\]~1 " "Register \"display_buffer\[6\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[13\]\[0\] display_buffer\[6\]\[13\]\[0\]~_emulated display_buffer\[6\]\[13\]\[0\]~1 " "Register \"display_buffer\[6\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[15\]\[0\] display_buffer\[6\]\[15\]\[0\]~_emulated display_buffer\[6\]\[15\]\[0\]~1 " "Register \"display_buffer\[6\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[12\]\[0\] display_buffer\[6\]\[12\]\[0\]~_emulated display_buffer\[6\]\[12\]\[0\]~1 " "Register \"display_buffer\[6\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[14\]\[0\] display_buffer\[6\]\[14\]\[0\]~_emulated display_buffer\[6\]\[14\]\[0\]~1 " "Register \"display_buffer\[6\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[5\]\[0\] display_buffer\[7\]\[5\]\[0\]~_emulated display_buffer\[7\]\[5\]\[0\]~1 " "Register \"display_buffer\[7\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[7\]\[0\] display_buffer\[7\]\[7\]\[0\]~_emulated display_buffer\[7\]\[7\]\[0\]~1 " "Register \"display_buffer\[7\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[4\]\[0\] display_buffer\[7\]\[4\]\[0\]~_emulated display_buffer\[7\]\[4\]\[0\]~1 " "Register \"display_buffer\[7\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[6\]\[0\] display_buffer\[7\]\[6\]\[0\]~_emulated display_buffer\[7\]\[6\]\[0\]~1 " "Register \"display_buffer\[7\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[13\]\[0\] display_buffer\[7\]\[13\]\[0\]~_emulated display_buffer\[7\]\[13\]\[0\]~1 " "Register \"display_buffer\[7\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[15\]\[0\] display_buffer\[7\]\[15\]\[0\]~_emulated display_buffer\[7\]\[15\]\[0\]~1 " "Register \"display_buffer\[7\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[12\]\[0\] display_buffer\[7\]\[12\]\[0\]~_emulated display_buffer\[7\]\[12\]\[0\]~1 " "Register \"display_buffer\[7\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[14\]\[0\] display_buffer\[7\]\[14\]\[0\]~_emulated display_buffer\[7\]\[14\]\[0\]~1 " "Register \"display_buffer\[7\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[5\]\[0\] display_buffer\[8\]\[5\]\[0\]~_emulated display_buffer\[8\]\[5\]\[0\]~1 " "Register \"display_buffer\[8\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[7\]\[0\] display_buffer\[8\]\[7\]\[0\]~_emulated display_buffer\[8\]\[7\]\[0\]~1 " "Register \"display_buffer\[8\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[4\]\[0\] display_buffer\[8\]\[4\]\[0\]~_emulated display_buffer\[8\]\[4\]\[0\]~1 " "Register \"display_buffer\[8\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[6\]\[0\] display_buffer\[8\]\[6\]\[0\]~_emulated display_buffer\[8\]\[6\]\[0\]~1 " "Register \"display_buffer\[8\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[13\]\[0\] display_buffer\[8\]\[13\]\[0\]~_emulated display_buffer\[8\]\[13\]\[0\]~1 " "Register \"display_buffer\[8\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[15\]\[0\] display_buffer\[8\]\[15\]\[0\]~_emulated display_buffer\[8\]\[15\]\[0\]~1 " "Register \"display_buffer\[8\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[12\]\[0\] display_buffer\[8\]\[12\]\[0\]~_emulated display_buffer\[8\]\[12\]\[0\]~1 " "Register \"display_buffer\[8\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[14\]\[0\] display_buffer\[8\]\[14\]\[0\]~_emulated display_buffer\[8\]\[14\]\[0\]~1 " "Register \"display_buffer\[8\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[5\]\[0\] display_buffer\[9\]\[5\]\[0\]~_emulated display_buffer\[9\]\[5\]\[0\]~1 " "Register \"display_buffer\[9\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[7\]\[0\] display_buffer\[9\]\[7\]\[0\]~_emulated display_buffer\[9\]\[7\]\[0\]~1 " "Register \"display_buffer\[9\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[4\]\[0\] display_buffer\[9\]\[4\]\[0\]~_emulated display_buffer\[9\]\[4\]\[0\]~1 " "Register \"display_buffer\[9\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[6\]\[0\] display_buffer\[9\]\[6\]\[0\]~_emulated display_buffer\[9\]\[6\]\[0\]~1 " "Register \"display_buffer\[9\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[13\]\[0\] display_buffer\[9\]\[13\]\[0\]~_emulated display_buffer\[9\]\[13\]\[0\]~1 " "Register \"display_buffer\[9\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[15\]\[0\] display_buffer\[9\]\[15\]\[0\]~_emulated display_buffer\[9\]\[15\]\[0\]~1 " "Register \"display_buffer\[9\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[12\]\[0\] display_buffer\[9\]\[12\]\[0\]~_emulated display_buffer\[9\]\[12\]\[0\]~1 " "Register \"display_buffer\[9\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[14\]\[0\] display_buffer\[9\]\[14\]\[0\]~_emulated display_buffer\[9\]\[14\]\[0\]~1 " "Register \"display_buffer\[9\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[5\]\[0\] display_buffer\[10\]\[5\]\[0\]~_emulated display_buffer\[10\]\[5\]\[0\]~1 " "Register \"display_buffer\[10\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[7\]\[0\] display_buffer\[10\]\[7\]\[0\]~_emulated display_buffer\[10\]\[7\]\[0\]~1 " "Register \"display_buffer\[10\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[4\]\[0\] display_buffer\[10\]\[4\]\[0\]~_emulated display_buffer\[10\]\[4\]\[0\]~1 " "Register \"display_buffer\[10\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[6\]\[0\] display_buffer\[10\]\[6\]\[0\]~_emulated display_buffer\[10\]\[6\]\[0\]~1 " "Register \"display_buffer\[10\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[13\]\[0\] display_buffer\[10\]\[13\]\[0\]~_emulated display_buffer\[10\]\[13\]\[0\]~1 " "Register \"display_buffer\[10\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[15\]\[0\] display_buffer\[10\]\[15\]\[0\]~_emulated display_buffer\[10\]\[15\]\[0\]~1 " "Register \"display_buffer\[10\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[12\]\[0\] display_buffer\[10\]\[12\]\[0\]~_emulated display_buffer\[10\]\[12\]\[0\]~1 " "Register \"display_buffer\[10\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[14\]\[0\] display_buffer\[10\]\[14\]\[0\]~_emulated display_buffer\[10\]\[14\]\[0\]~1 " "Register \"display_buffer\[10\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[5\]\[0\] display_buffer\[11\]\[5\]\[0\]~_emulated display_buffer\[11\]\[5\]\[0\]~1 " "Register \"display_buffer\[11\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[7\]\[0\] display_buffer\[11\]\[7\]\[0\]~_emulated display_buffer\[11\]\[7\]\[0\]~1 " "Register \"display_buffer\[11\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[4\]\[0\] display_buffer\[11\]\[4\]\[0\]~_emulated display_buffer\[11\]\[4\]\[0\]~1 " "Register \"display_buffer\[11\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[6\]\[0\] display_buffer\[11\]\[6\]\[0\]~_emulated display_buffer\[11\]\[6\]\[0\]~1 " "Register \"display_buffer\[11\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[13\]\[0\] display_buffer\[11\]\[13\]\[0\]~_emulated display_buffer\[11\]\[13\]\[0\]~1 " "Register \"display_buffer\[11\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[15\]\[0\] display_buffer\[11\]\[15\]\[0\]~_emulated display_buffer\[11\]\[15\]\[0\]~1 " "Register \"display_buffer\[11\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[12\]\[0\] display_buffer\[11\]\[12\]\[0\]~_emulated display_buffer\[11\]\[12\]\[0\]~1 " "Register \"display_buffer\[11\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[14\]\[0\] display_buffer\[11\]\[14\]\[0\]~_emulated display_buffer\[11\]\[14\]\[0\]~1 " "Register \"display_buffer\[11\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[5\]\[0\] display_buffer\[12\]\[5\]\[0\]~_emulated display_buffer\[12\]\[5\]\[0\]~1 " "Register \"display_buffer\[12\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[7\]\[0\] display_buffer\[12\]\[7\]\[0\]~_emulated display_buffer\[12\]\[7\]\[0\]~1 " "Register \"display_buffer\[12\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[4\]\[0\] display_buffer\[12\]\[4\]\[0\]~_emulated display_buffer\[12\]\[4\]\[0\]~1 " "Register \"display_buffer\[12\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[6\]\[0\] display_buffer\[12\]\[6\]\[0\]~_emulated display_buffer\[12\]\[6\]\[0\]~1 " "Register \"display_buffer\[12\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[13\]\[0\] display_buffer\[12\]\[13\]\[0\]~_emulated display_buffer\[12\]\[13\]\[0\]~1 " "Register \"display_buffer\[12\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[15\]\[0\] display_buffer\[12\]\[15\]\[0\]~_emulated display_buffer\[12\]\[15\]\[0\]~1 " "Register \"display_buffer\[12\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[12\]\[0\] display_buffer\[12\]\[12\]\[0\]~_emulated display_buffer\[12\]\[12\]\[0\]~1 " "Register \"display_buffer\[12\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[14\]\[0\] display_buffer\[12\]\[14\]\[0\]~_emulated display_buffer\[12\]\[14\]\[0\]~1 " "Register \"display_buffer\[12\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[5\]\[0\] display_buffer\[13\]\[5\]\[0\]~_emulated display_buffer\[13\]\[5\]\[0\]~1 " "Register \"display_buffer\[13\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[7\]\[0\] display_buffer\[13\]\[7\]\[0\]~_emulated display_buffer\[13\]\[7\]\[0\]~1 " "Register \"display_buffer\[13\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[4\]\[0\] display_buffer\[13\]\[4\]\[0\]~_emulated display_buffer\[13\]\[4\]\[0\]~1 " "Register \"display_buffer\[13\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[6\]\[0\] display_buffer\[13\]\[6\]\[0\]~_emulated display_buffer\[13\]\[6\]\[0\]~1 " "Register \"display_buffer\[13\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[13\]\[0\] display_buffer\[13\]\[13\]\[0\]~_emulated display_buffer\[13\]\[13\]\[0\]~1 " "Register \"display_buffer\[13\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[15\]\[0\] display_buffer\[13\]\[15\]\[0\]~_emulated display_buffer\[13\]\[15\]\[0\]~1 " "Register \"display_buffer\[13\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[12\]\[0\] display_buffer\[13\]\[12\]\[0\]~_emulated display_buffer\[13\]\[12\]\[0\]~1 " "Register \"display_buffer\[13\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[14\]\[0\] display_buffer\[13\]\[14\]\[0\]~_emulated display_buffer\[13\]\[14\]\[0\]~1 " "Register \"display_buffer\[13\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[5\]\[0\] display_buffer\[14\]\[5\]\[0\]~_emulated display_buffer\[14\]\[5\]\[0\]~1 " "Register \"display_buffer\[14\]\[5\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[5\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[5\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[7\]\[0\] display_buffer\[14\]\[7\]\[0\]~_emulated display_buffer\[14\]\[7\]\[0\]~1 " "Register \"display_buffer\[14\]\[7\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[7\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[7\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[4\]\[0\] display_buffer\[14\]\[4\]\[0\]~_emulated display_buffer\[14\]\[4\]\[0\]~1 " "Register \"display_buffer\[14\]\[4\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[4\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[4\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[6\]\[0\] display_buffer\[14\]\[6\]\[0\]~_emulated display_buffer\[14\]\[6\]\[0\]~1 " "Register \"display_buffer\[14\]\[6\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[6\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[6\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[13\]\[0\] display_buffer\[14\]\[13\]\[0\]~_emulated display_buffer\[14\]\[13\]\[0\]~1 " "Register \"display_buffer\[14\]\[13\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[13\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[13\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[15\]\[0\] display_buffer\[14\]\[15\]\[0\]~_emulated display_buffer\[14\]\[15\]\[0\]~1 " "Register \"display_buffer\[14\]\[15\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[15\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[15\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[12\]\[0\] display_buffer\[14\]\[12\]\[0\]~_emulated display_buffer\[14\]\[12\]\[0\]~1 " "Register \"display_buffer\[14\]\[12\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[12\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[12\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[14\]\[0\] display_buffer\[14\]\[14\]\[0\]~_emulated display_buffer\[14\]\[14\]\[0\]~1 " "Register \"display_buffer\[14\]\[14\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[14\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[14\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[1\]\[0\] display_buffer\[0\]\[1\]\[0\]~_emulated display_buffer\[0\]\[1\]\[0\]~1 " "Register \"display_buffer\[0\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[3\]\[0\] display_buffer\[0\]\[3\]\[0\]~_emulated display_buffer\[0\]\[3\]\[0\]~1 " "Register \"display_buffer\[0\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[0\]\[0\] display_buffer\[0\]\[0\]\[0\]~_emulated display_buffer\[0\]\[0\]\[0\]~1 " "Register \"display_buffer\[0\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[2\]\[0\] display_buffer\[0\]\[2\]\[0\]~_emulated display_buffer\[0\]\[2\]\[0\]~1 " "Register \"display_buffer\[0\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[9\]\[0\] display_buffer\[0\]\[9\]\[0\]~_emulated display_buffer\[0\]\[9\]\[0\]~1 " "Register \"display_buffer\[0\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[11\]\[0\] display_buffer\[0\]\[11\]\[0\]~_emulated display_buffer\[0\]\[11\]\[0\]~1 " "Register \"display_buffer\[0\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[8\]\[0\] display_buffer\[0\]\[8\]\[0\]~_emulated display_buffer\[0\]\[8\]\[0\]~1 " "Register \"display_buffer\[0\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[0\]\[10\]\[0\] display_buffer\[0\]\[10\]\[0\]~_emulated display_buffer\[0\]\[10\]\[0\]~1 " "Register \"display_buffer\[0\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[0\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[0\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[0][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[1\]\[0\] display_buffer\[1\]\[1\]\[0\]~_emulated display_buffer\[1\]\[1\]\[0\]~1 " "Register \"display_buffer\[1\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[3\]\[0\] display_buffer\[1\]\[3\]\[0\]~_emulated display_buffer\[1\]\[3\]\[0\]~1 " "Register \"display_buffer\[1\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[0\]\[0\] display_buffer\[1\]\[0\]\[0\]~_emulated display_buffer\[1\]\[0\]\[0\]~1 " "Register \"display_buffer\[1\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[2\]\[0\] display_buffer\[1\]\[2\]\[0\]~_emulated display_buffer\[1\]\[2\]\[0\]~1 " "Register \"display_buffer\[1\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[9\]\[0\] display_buffer\[1\]\[9\]\[0\]~_emulated display_buffer\[1\]\[9\]\[0\]~1 " "Register \"display_buffer\[1\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[11\]\[0\] display_buffer\[1\]\[11\]\[0\]~_emulated display_buffer\[1\]\[11\]\[0\]~1 " "Register \"display_buffer\[1\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[8\]\[0\] display_buffer\[1\]\[8\]\[0\]~_emulated display_buffer\[1\]\[8\]\[0\]~1 " "Register \"display_buffer\[1\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[1\]\[10\]\[0\] display_buffer\[1\]\[10\]\[0\]~_emulated display_buffer\[1\]\[10\]\[0\]~1 " "Register \"display_buffer\[1\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[1\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[1\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[1][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[1\]\[0\] display_buffer\[2\]\[1\]\[0\]~_emulated display_buffer\[2\]\[1\]\[0\]~1 " "Register \"display_buffer\[2\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[3\]\[0\] display_buffer\[2\]\[3\]\[0\]~_emulated display_buffer\[2\]\[3\]\[0\]~1 " "Register \"display_buffer\[2\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[0\]\[0\] display_buffer\[2\]\[0\]\[0\]~_emulated display_buffer\[2\]\[0\]\[0\]~1 " "Register \"display_buffer\[2\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[2\]\[0\] display_buffer\[2\]\[2\]\[0\]~_emulated display_buffer\[2\]\[2\]\[0\]~1 " "Register \"display_buffer\[2\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[9\]\[0\] display_buffer\[2\]\[9\]\[0\]~_emulated display_buffer\[2\]\[9\]\[0\]~1 " "Register \"display_buffer\[2\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[11\]\[0\] display_buffer\[2\]\[11\]\[0\]~_emulated display_buffer\[2\]\[11\]\[0\]~1 " "Register \"display_buffer\[2\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[8\]\[0\] display_buffer\[2\]\[8\]\[0\]~_emulated display_buffer\[2\]\[8\]\[0\]~1 " "Register \"display_buffer\[2\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[2\]\[10\]\[0\] display_buffer\[2\]\[10\]\[0\]~_emulated display_buffer\[2\]\[10\]\[0\]~1 " "Register \"display_buffer\[2\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[2\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[2\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[2][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[1\]\[0\] display_buffer\[3\]\[1\]\[0\]~_emulated display_buffer\[3\]\[1\]\[0\]~1 " "Register \"display_buffer\[3\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[3\]\[0\] display_buffer\[3\]\[3\]\[0\]~_emulated display_buffer\[3\]\[3\]\[0\]~1 " "Register \"display_buffer\[3\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[0\]\[0\] display_buffer\[3\]\[0\]\[0\]~_emulated display_buffer\[3\]\[0\]\[0\]~1 " "Register \"display_buffer\[3\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[2\]\[0\] display_buffer\[3\]\[2\]\[0\]~_emulated display_buffer\[3\]\[2\]\[0\]~1 " "Register \"display_buffer\[3\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[9\]\[0\] display_buffer\[3\]\[9\]\[0\]~_emulated display_buffer\[3\]\[9\]\[0\]~1 " "Register \"display_buffer\[3\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[11\]\[0\] display_buffer\[3\]\[11\]\[0\]~_emulated display_buffer\[3\]\[11\]\[0\]~1 " "Register \"display_buffer\[3\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[8\]\[0\] display_buffer\[3\]\[8\]\[0\]~_emulated display_buffer\[3\]\[8\]\[0\]~1 " "Register \"display_buffer\[3\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[3\]\[10\]\[0\] display_buffer\[3\]\[10\]\[0\]~_emulated display_buffer\[3\]\[10\]\[0\]~1 " "Register \"display_buffer\[3\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[3\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[3\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[3][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[1\]\[0\] display_buffer\[4\]\[1\]\[0\]~_emulated display_buffer\[4\]\[1\]\[0\]~1 " "Register \"display_buffer\[4\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[3\]\[0\] display_buffer\[4\]\[3\]\[0\]~_emulated display_buffer\[4\]\[3\]\[0\]~1 " "Register \"display_buffer\[4\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[0\]\[0\] display_buffer\[4\]\[0\]\[0\]~_emulated display_buffer\[4\]\[0\]\[0\]~1 " "Register \"display_buffer\[4\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[2\]\[0\] display_buffer\[4\]\[2\]\[0\]~_emulated display_buffer\[4\]\[2\]\[0\]~1 " "Register \"display_buffer\[4\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[9\]\[0\] display_buffer\[4\]\[9\]\[0\]~_emulated display_buffer\[4\]\[9\]\[0\]~1 " "Register \"display_buffer\[4\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[11\]\[0\] display_buffer\[4\]\[11\]\[0\]~_emulated display_buffer\[4\]\[11\]\[0\]~1 " "Register \"display_buffer\[4\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[8\]\[0\] display_buffer\[4\]\[8\]\[0\]~_emulated display_buffer\[4\]\[8\]\[0\]~1 " "Register \"display_buffer\[4\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[4\]\[10\]\[0\] display_buffer\[4\]\[10\]\[0\]~_emulated display_buffer\[4\]\[10\]\[0\]~1 " "Register \"display_buffer\[4\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[4\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[4\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[4][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[1\]\[0\] display_buffer\[5\]\[1\]\[0\]~_emulated display_buffer\[5\]\[1\]\[0\]~1 " "Register \"display_buffer\[5\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[3\]\[0\] display_buffer\[5\]\[3\]\[0\]~_emulated display_buffer\[5\]\[3\]\[0\]~1 " "Register \"display_buffer\[5\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[0\]\[0\] display_buffer\[5\]\[0\]\[0\]~_emulated display_buffer\[5\]\[0\]\[0\]~1 " "Register \"display_buffer\[5\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[2\]\[0\] display_buffer\[5\]\[2\]\[0\]~_emulated display_buffer\[5\]\[2\]\[0\]~1 " "Register \"display_buffer\[5\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[9\]\[0\] display_buffer\[5\]\[9\]\[0\]~_emulated display_buffer\[5\]\[9\]\[0\]~1 " "Register \"display_buffer\[5\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[11\]\[0\] display_buffer\[5\]\[11\]\[0\]~_emulated display_buffer\[5\]\[11\]\[0\]~1 " "Register \"display_buffer\[5\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[8\]\[0\] display_buffer\[5\]\[8\]\[0\]~_emulated display_buffer\[5\]\[8\]\[0\]~1 " "Register \"display_buffer\[5\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[5\]\[10\]\[0\] display_buffer\[5\]\[10\]\[0\]~_emulated display_buffer\[5\]\[10\]\[0\]~1 " "Register \"display_buffer\[5\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[5\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[5\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[5][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[1\]\[0\] display_buffer\[6\]\[1\]\[0\]~_emulated display_buffer\[6\]\[1\]\[0\]~1 " "Register \"display_buffer\[6\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[3\]\[0\] display_buffer\[6\]\[3\]\[0\]~_emulated display_buffer\[6\]\[3\]\[0\]~1 " "Register \"display_buffer\[6\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[0\]\[0\] display_buffer\[6\]\[0\]\[0\]~_emulated display_buffer\[6\]\[0\]\[0\]~1 " "Register \"display_buffer\[6\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[2\]\[0\] display_buffer\[6\]\[2\]\[0\]~_emulated display_buffer\[6\]\[2\]\[0\]~1 " "Register \"display_buffer\[6\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[9\]\[0\] display_buffer\[6\]\[9\]\[0\]~_emulated display_buffer\[6\]\[9\]\[0\]~1 " "Register \"display_buffer\[6\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[11\]\[0\] display_buffer\[6\]\[11\]\[0\]~_emulated display_buffer\[6\]\[11\]\[0\]~1 " "Register \"display_buffer\[6\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[8\]\[0\] display_buffer\[6\]\[8\]\[0\]~_emulated display_buffer\[6\]\[8\]\[0\]~1 " "Register \"display_buffer\[6\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[6\]\[10\]\[0\] display_buffer\[6\]\[10\]\[0\]~_emulated display_buffer\[6\]\[10\]\[0\]~1 " "Register \"display_buffer\[6\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[6\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[6\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[6][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[1\]\[0\] display_buffer\[7\]\[1\]\[0\]~_emulated display_buffer\[7\]\[1\]\[0\]~1 " "Register \"display_buffer\[7\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[3\]\[0\] display_buffer\[7\]\[3\]\[0\]~_emulated display_buffer\[7\]\[3\]\[0\]~1 " "Register \"display_buffer\[7\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[0\]\[0\] display_buffer\[7\]\[0\]\[0\]~_emulated display_buffer\[7\]\[0\]\[0\]~1 " "Register \"display_buffer\[7\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[2\]\[0\] display_buffer\[7\]\[2\]\[0\]~_emulated display_buffer\[7\]\[2\]\[0\]~1 " "Register \"display_buffer\[7\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[9\]\[0\] display_buffer\[7\]\[9\]\[0\]~_emulated display_buffer\[7\]\[9\]\[0\]~1 " "Register \"display_buffer\[7\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[11\]\[0\] display_buffer\[7\]\[11\]\[0\]~_emulated display_buffer\[7\]\[11\]\[0\]~1 " "Register \"display_buffer\[7\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[8\]\[0\] display_buffer\[7\]\[8\]\[0\]~_emulated display_buffer\[7\]\[8\]\[0\]~1 " "Register \"display_buffer\[7\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[7\]\[10\]\[0\] display_buffer\[7\]\[10\]\[0\]~_emulated display_buffer\[7\]\[10\]\[0\]~1 " "Register \"display_buffer\[7\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[7\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[7\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[7][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[1\]\[0\] display_buffer\[8\]\[1\]\[0\]~_emulated display_buffer\[8\]\[1\]\[0\]~1 " "Register \"display_buffer\[8\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[3\]\[0\] display_buffer\[8\]\[3\]\[0\]~_emulated display_buffer\[8\]\[3\]\[0\]~1 " "Register \"display_buffer\[8\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[0\]\[0\] display_buffer\[8\]\[0\]\[0\]~_emulated display_buffer\[8\]\[0\]\[0\]~1 " "Register \"display_buffer\[8\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[2\]\[0\] display_buffer\[8\]\[2\]\[0\]~_emulated display_buffer\[8\]\[2\]\[0\]~1 " "Register \"display_buffer\[8\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[9\]\[0\] display_buffer\[8\]\[9\]\[0\]~_emulated display_buffer\[8\]\[9\]\[0\]~1 " "Register \"display_buffer\[8\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[11\]\[0\] display_buffer\[8\]\[11\]\[0\]~_emulated display_buffer\[8\]\[11\]\[0\]~1 " "Register \"display_buffer\[8\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[8\]\[0\] display_buffer\[8\]\[8\]\[0\]~_emulated display_buffer\[8\]\[8\]\[0\]~1 " "Register \"display_buffer\[8\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[8\]\[10\]\[0\] display_buffer\[8\]\[10\]\[0\]~_emulated display_buffer\[8\]\[10\]\[0\]~1 " "Register \"display_buffer\[8\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[8\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[8\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[8][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[1\]\[0\] display_buffer\[9\]\[1\]\[0\]~_emulated display_buffer\[9\]\[1\]\[0\]~1 " "Register \"display_buffer\[9\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[3\]\[0\] display_buffer\[9\]\[3\]\[0\]~_emulated display_buffer\[9\]\[3\]\[0\]~1 " "Register \"display_buffer\[9\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[0\]\[0\] display_buffer\[9\]\[0\]\[0\]~_emulated display_buffer\[9\]\[0\]\[0\]~1 " "Register \"display_buffer\[9\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[2\]\[0\] display_buffer\[9\]\[2\]\[0\]~_emulated display_buffer\[9\]\[2\]\[0\]~1 " "Register \"display_buffer\[9\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[9\]\[0\] display_buffer\[9\]\[9\]\[0\]~_emulated display_buffer\[9\]\[9\]\[0\]~1 " "Register \"display_buffer\[9\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[11\]\[0\] display_buffer\[9\]\[11\]\[0\]~_emulated display_buffer\[9\]\[11\]\[0\]~1 " "Register \"display_buffer\[9\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[8\]\[0\] display_buffer\[9\]\[8\]\[0\]~_emulated display_buffer\[9\]\[8\]\[0\]~1 " "Register \"display_buffer\[9\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[9\]\[10\]\[0\] display_buffer\[9\]\[10\]\[0\]~_emulated display_buffer\[9\]\[10\]\[0\]~1 " "Register \"display_buffer\[9\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[9\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[9\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[9][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[1\]\[0\] display_buffer\[10\]\[1\]\[0\]~_emulated display_buffer\[10\]\[1\]\[0\]~1 " "Register \"display_buffer\[10\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[3\]\[0\] display_buffer\[10\]\[3\]\[0\]~_emulated display_buffer\[10\]\[3\]\[0\]~1 " "Register \"display_buffer\[10\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[0\]\[0\] display_buffer\[10\]\[0\]\[0\]~_emulated display_buffer\[10\]\[0\]\[0\]~1 " "Register \"display_buffer\[10\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[2\]\[0\] display_buffer\[10\]\[2\]\[0\]~_emulated display_buffer\[10\]\[2\]\[0\]~1 " "Register \"display_buffer\[10\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[9\]\[0\] display_buffer\[10\]\[9\]\[0\]~_emulated display_buffer\[10\]\[9\]\[0\]~1 " "Register \"display_buffer\[10\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[11\]\[0\] display_buffer\[10\]\[11\]\[0\]~_emulated display_buffer\[10\]\[11\]\[0\]~1 " "Register \"display_buffer\[10\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[8\]\[0\] display_buffer\[10\]\[8\]\[0\]~_emulated display_buffer\[10\]\[8\]\[0\]~1 " "Register \"display_buffer\[10\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[10\]\[10\]\[0\] display_buffer\[10\]\[10\]\[0\]~_emulated display_buffer\[10\]\[10\]\[0\]~1 " "Register \"display_buffer\[10\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[10\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[10\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[10][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[1\]\[0\] display_buffer\[11\]\[1\]\[0\]~_emulated display_buffer\[11\]\[1\]\[0\]~1 " "Register \"display_buffer\[11\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[3\]\[0\] display_buffer\[11\]\[3\]\[0\]~_emulated display_buffer\[11\]\[3\]\[0\]~1 " "Register \"display_buffer\[11\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[0\]\[0\] display_buffer\[11\]\[0\]\[0\]~_emulated display_buffer\[11\]\[0\]\[0\]~1 " "Register \"display_buffer\[11\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[2\]\[0\] display_buffer\[11\]\[2\]\[0\]~_emulated display_buffer\[11\]\[2\]\[0\]~1 " "Register \"display_buffer\[11\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[9\]\[0\] display_buffer\[11\]\[9\]\[0\]~_emulated display_buffer\[11\]\[9\]\[0\]~1 " "Register \"display_buffer\[11\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[11\]\[0\] display_buffer\[11\]\[11\]\[0\]~_emulated display_buffer\[11\]\[11\]\[0\]~1 " "Register \"display_buffer\[11\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[8\]\[0\] display_buffer\[11\]\[8\]\[0\]~_emulated display_buffer\[11\]\[8\]\[0\]~1 " "Register \"display_buffer\[11\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[11\]\[10\]\[0\] display_buffer\[11\]\[10\]\[0\]~_emulated display_buffer\[11\]\[10\]\[0\]~1 " "Register \"display_buffer\[11\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[11\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[11\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[11][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[1\]\[0\] display_buffer\[12\]\[1\]\[0\]~_emulated display_buffer\[12\]\[1\]\[0\]~1 " "Register \"display_buffer\[12\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[3\]\[0\] display_buffer\[12\]\[3\]\[0\]~_emulated display_buffer\[12\]\[3\]\[0\]~1 " "Register \"display_buffer\[12\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[0\]\[0\] display_buffer\[12\]\[0\]\[0\]~_emulated display_buffer\[12\]\[0\]\[0\]~1 " "Register \"display_buffer\[12\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[2\]\[0\] display_buffer\[12\]\[2\]\[0\]~_emulated display_buffer\[12\]\[2\]\[0\]~1 " "Register \"display_buffer\[12\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[9\]\[0\] display_buffer\[12\]\[9\]\[0\]~_emulated display_buffer\[12\]\[9\]\[0\]~1 " "Register \"display_buffer\[12\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[11\]\[0\] display_buffer\[12\]\[11\]\[0\]~_emulated display_buffer\[12\]\[11\]\[0\]~1 " "Register \"display_buffer\[12\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[8\]\[0\] display_buffer\[12\]\[8\]\[0\]~_emulated display_buffer\[12\]\[8\]\[0\]~1 " "Register \"display_buffer\[12\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[12\]\[10\]\[0\] display_buffer\[12\]\[10\]\[0\]~_emulated display_buffer\[12\]\[10\]\[0\]~1 " "Register \"display_buffer\[12\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[12\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[12\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[12][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[1\]\[0\] display_buffer\[13\]\[1\]\[0\]~_emulated display_buffer\[13\]\[1\]\[0\]~1 " "Register \"display_buffer\[13\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[3\]\[0\] display_buffer\[13\]\[3\]\[0\]~_emulated display_buffer\[13\]\[3\]\[0\]~1 " "Register \"display_buffer\[13\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[0\]\[0\] display_buffer\[13\]\[0\]\[0\]~_emulated display_buffer\[13\]\[0\]\[0\]~1 " "Register \"display_buffer\[13\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[2\]\[0\] display_buffer\[13\]\[2\]\[0\]~_emulated display_buffer\[13\]\[2\]\[0\]~1 " "Register \"display_buffer\[13\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[9\]\[0\] display_buffer\[13\]\[9\]\[0\]~_emulated display_buffer\[13\]\[9\]\[0\]~1 " "Register \"display_buffer\[13\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[11\]\[0\] display_buffer\[13\]\[11\]\[0\]~_emulated display_buffer\[13\]\[11\]\[0\]~1 " "Register \"display_buffer\[13\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[8\]\[0\] display_buffer\[13\]\[8\]\[0\]~_emulated display_buffer\[13\]\[8\]\[0\]~1 " "Register \"display_buffer\[13\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[13\]\[10\]\[0\] display_buffer\[13\]\[10\]\[0\]~_emulated display_buffer\[13\]\[10\]\[0\]~1 " "Register \"display_buffer\[13\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[13\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[13\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[13][10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[1\]\[0\] display_buffer\[14\]\[1\]\[0\]~_emulated display_buffer\[14\]\[1\]\[0\]~1 " "Register \"display_buffer\[14\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[1\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[1\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[3\]\[0\] display_buffer\[14\]\[3\]\[0\]~_emulated display_buffer\[14\]\[3\]\[0\]~1 " "Register \"display_buffer\[14\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[3\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[3\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[0\]\[0\] display_buffer\[14\]\[0\]\[0\]~_emulated display_buffer\[14\]\[0\]\[0\]~1 " "Register \"display_buffer\[14\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[0\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[0\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[2\]\[0\] display_buffer\[14\]\[2\]\[0\]~_emulated display_buffer\[14\]\[2\]\[0\]~1 " "Register \"display_buffer\[14\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[2\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[2\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[9\]\[0\] display_buffer\[14\]\[9\]\[0\]~_emulated display_buffer\[14\]\[9\]\[0\]~1 " "Register \"display_buffer\[14\]\[9\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[9\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[9\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[11\]\[0\] display_buffer\[14\]\[11\]\[0\]~_emulated display_buffer\[14\]\[11\]\[0\]~1 " "Register \"display_buffer\[14\]\[11\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[11\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[11\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[8\]\[0\] display_buffer\[14\]\[8\]\[0\]~_emulated display_buffer\[14\]\[8\]\[0\]~1 " "Register \"display_buffer\[14\]\[8\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[8\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[8\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_buffer\[14\]\[10\]\[0\] display_buffer\[14\]\[10\]\[0\]~_emulated display_buffer\[14\]\[10\]\[0\]~1 " "Register \"display_buffer\[14\]\[10\]\[0\]\" is converted into an equivalent circuit using register \"display_buffer\[14\]\[10\]\[0\]~_emulated\" and latch \"display_buffer\[14\]\[10\]\[0\]~1\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528240676829 "|snake|display_buffer[14][10][0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1528240676829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[0\] GND " "Pin \"ssd0\[0\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[1\] GND " "Pin \"ssd0\[1\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[2\] GND " "Pin \"ssd0\[2\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[3\] GND " "Pin \"ssd0\[3\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[4\] GND " "Pin \"ssd0\[4\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[5\] GND " "Pin \"ssd0\[5\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[6\] GND " "Pin \"ssd0\[6\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[0\] GND " "Pin \"ssd1\[0\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[1\] GND " "Pin \"ssd1\[1\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[2\] GND " "Pin \"ssd1\[2\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[3\] GND " "Pin \"ssd1\[3\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[4\] GND " "Pin \"ssd1\[4\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[5\] GND " "Pin \"ssd1\[5\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[6\] GND " "Pin \"ssd1\[6\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|ssd1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nblanck VCC " "Pin \"nblanck\" is stuck at VCC" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|nblanck"} { "Warning" "WMLS_MLS_STUCK_PIN" "nsync GND " "Pin \"nsync\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528240680300 "|snake|nsync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528240680300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528240680503 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pr_dir_state\[0\] High " "Register pr_dir_state\[0\] will power up to High" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 453 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528240680838 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "snake_body\[1\]\[0\]\[0\] High " "Register snake_body\[1\]\[0\]\[0\] will power up to High" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528240680838 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1528240680838 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528240683644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528240684020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528240684020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4076 " "Implemented 4076 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528240684301 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528240684301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4039 " "Implemented 4039 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528240684301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528240684301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 335 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 335 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "816 " "Peak virtual memory: 816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528240684348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 16:18:04 2018 " "Processing ended: Tue Jun 05 16:18:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528240684348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528240684348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528240684348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528240684348 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@131.215.138.126 " "Can't contact license server \"27000@131.215.138.126\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1528240685706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1528240686264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528240686280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 16:18:05 2018 " "Processing started: Tue Jun 05 16:18:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528240686280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528240686280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake " "Command: quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528240686280 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1528240686583 ""}
{ "Info" "0" "" "Project  = snake" {  } {  } 0 0 "Project  = snake" 0 0 "Fitter" 0 0 1528240686583 ""}
{ "Info" "0" "" "Revision = snake" {  } {  } 0 0 "Revision = snake" 0 0 "Fitter" 0 0 1528240686583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1528240686793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528240686793 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "snake 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"snake\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528240686840 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528240686903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528240686903 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528240687215 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528240687262 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528240687872 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1528240688144 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1528240692780 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 551 global CLKCTRL_G10 " "rst~inputCLKENA0 with 551 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528240693015 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 23 global CLKCTRL_G8 " "clk~inputCLKENA0 with 23 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528240693015 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528240693015 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528240693015 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528240693030 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528240693046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528240693046 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528240693062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528240693062 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528240693062 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "300 " "TimeQuest Timing Analyzer is analyzing 300 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1528240693815 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528240693815 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528240693815 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1528240693861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1528240693861 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528240693861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528240693908 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1528240693924 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528240693924 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528240694080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528240696669 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1528240697382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528240716760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528240735107 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528240742496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528240742496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528240743972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X33_Y11 X43_Y22 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22" {  } { { "loc" "" { Generic "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} { { 12 { 0 ""} 33 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1528240757771 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528240757771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1528240781874 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528240781874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528240781890 ""}
