-- Bibliotecas
library ieee;
use ieee.std_logic_1164.all;

-- Entidade
entity ld_simple is
    port (
        D, enable, reset : in std_logic;
        Q, Q_bar : out std_logic
    );
end entity ld_simple;

-- Arquitetura
architecture behav of ld_simple is
    signal internal_state : std_logic;
begin
    process (D, enable, reset)
    begin
        if reset = '1' then
            internal_state <= '0';
        elsif enable = '1' then
            internal_state <= D;
        end if;
    end process;

    -- Atribuição das saídas Q e Q_bar
    Q <= internal_state;
    Q_bar <= not internal_state;
end architecture behav;