Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Jan 11 10:12:45 2026
| Host         : Cookie running 64-bit Linux Mint 22.2
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -81.994   -13246.205                   1705                86105        0.066        0.000                      0                86105        3.000        0.000                       0                 10551  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 10.000}     20.000          50.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     2  
  clk_out1_cpuclk      -81.994   -13246.205                   1705                86033        0.066        0.000                      0                86033        8.750        0.000                       0                 10546  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         15.856        0.000                      0                   72        0.706        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   Clkgen/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :         1705  Failing Endpoints,  Worst Slack      -81.994ns,  Total Violation   -13246.205ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -81.994ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_ext_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.927ns  (logic 62.613ns (61.429%)  route 39.314ns (38.571%))
  Logic Levels:           330  (CARRY4=290 LUT1=1 LUT3=2 LUT5=32 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.007ns = ( 28.007 - 20.000 ) 
    Source Clock Delay      (SCD):    8.685ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.794     8.685    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X60Y15         FDCE                                         r  Core_cpu/U_ID_EX/EX_ext_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.478     9.163 f  Core_cpu/U_ID_EX/EX_ext_reg[6]/Q
                         net (fo=82, routed)          0.797     9.961    Core_cpu/ALU_0/EX_ext_reg[31]_7[6]
    SLICE_X57Y18         LUT3 (Prop_lut3_I2_O)        0.301    10.262 r  Core_cpu/ALU_0/EX_rD1[11]_i_27/O
                         net (fo=1, routed)           0.000    10.262    Core_cpu/U_ID_EX/EX_rD2_reg[8]_0[1]
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.812 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.812    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.926 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.926    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.040 r  Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.040    Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.154 r  Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.154    Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.268 r  Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.268    Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.382 r  Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.382    Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.716 f  Core_cpu/U_ID_EX/EX_rD1_reg[31]_i_35/O[1]
                         net (fo=4, routed)           0.854    12.570    Core_cpu/ALU_0/EX_rD2_reg[31]_2[1]
    SLICE_X62Y16         LUT6 (Prop_lut6_I5_O)        0.303    12.873 r  Core_cpu/ALU_0/EX_rD1[31]_i_70/O
                         net (fo=2, routed)           0.966    13.839    Core_cpu/ALU_0/EX_rD1[31]_i_70_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.236 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.236    Core_cpu/ALU_0/EX_rD1_reg[31]_i_45_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.507 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_28/CO[0]
                         net (fo=37, routed)          0.925    15.433    Core_cpu/U_ID_EX/C_tmp10_in[31]
    SLICE_X52Y16         LUT5 (Prop_lut5_I1_O)        0.373    15.806 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_422/O
                         net (fo=1, routed)           0.000    15.806    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_3[0]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.356 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391/CO[3]
                         net (fo=1, routed)           0.000    16.356    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.470 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350/CO[3]
                         net (fo=1, routed)           0.000    16.470    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.584 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302/CO[3]
                         net (fo=1, routed)           0.000    16.584    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.698 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254/CO[3]
                         net (fo=1, routed)           0.000    16.698    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.812 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206/CO[3]
                         net (fo=1, routed)           0.000    16.812    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.926 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.926    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.040    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.154 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.154    Core_cpu/ALU_0/EX_rD1_reg[30]_i_32_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.311 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_22/CO[1]
                         net (fo=37, routed)          1.018    18.329    Core_cpu/U_ID_EX/C_tmp10_in[30]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.329    18.658 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_418/O
                         net (fo=1, routed)           0.000    18.658    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_4[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386/CO[3]
                         net (fo=1, routed)           0.000    19.208    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.000    19.322    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297/CO[3]
                         net (fo=1, routed)           0.000    19.436    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.550    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201/CO[3]
                         net (fo=1, routed)           0.000    19.664    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161/CO[3]
                         net (fo=1, routed)           0.009    19.787    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114/CO[3]
                         net (fo=1, routed)           0.000    19.901    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.015 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    20.015    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.172 r  Core_cpu/ALU_0/EX_rD1_reg[29]_i_20/CO[1]
                         net (fo=37, routed)          0.940    21.112    Core_cpu/U_ID_EX/C_tmp10_in[29]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.329    21.441 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_414/O
                         net (fo=1, routed)           0.000    21.441    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_5[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.974 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385/CO[3]
                         net (fo=1, routed)           0.000    21.974    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.091 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.091    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296/CO[3]
                         net (fo=1, routed)           0.000    22.208    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248/CO[3]
                         net (fo=1, routed)           0.000    22.325    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200/CO[3]
                         net (fo=1, routed)           0.000    22.442    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.009    22.568    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.685    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.802 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.802    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.959 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_29/CO[1]
                         net (fo=37, routed)          1.128    24.087    Core_cpu/U_ID_EX/C_tmp10_in[28]
    SLICE_X49Y19         LUT5 (Prop_lut5_I1_O)        0.332    24.419 r  Core_cpu/U_ID_EX/MEM_alu_c[27]_i_127/O
                         net (fo=1, routed)           0.000    24.419    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_6[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.969 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119/CO[3]
                         net (fo=1, routed)           0.000    24.969    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.083 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.083    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.197    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.311    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.425    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.009    25.548    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.662 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.662    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.776 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.776    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.933 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_39/CO[1]
                         net (fo=37, routed)          1.071    27.004    Core_cpu/U_ID_EX/C_tmp10_in[27]
    SLICE_X48Y18         LUT5 (Prop_lut5_I1_O)        0.329    27.333 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_186/O
                         net (fo=1, routed)           0.000    27.333    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_7[0]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.883 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170/CO[3]
                         net (fo=1, routed)           0.000    27.883    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154/CO[3]
                         net (fo=1, routed)           0.000    27.997    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134/CO[3]
                         net (fo=1, routed)           0.000    28.111    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.225    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.339 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94/CO[3]
                         net (fo=1, routed)           0.000    28.339    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.453 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.453    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.009    28.576    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.690    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.847 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_21/CO[1]
                         net (fo=37, routed)          1.137    29.985    Core_cpu/U_ID_EX/C_tmp10_in[26]
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.329    30.314 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_182/O
                         net (fo=1, routed)           0.000    30.314    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_8[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.864 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169/CO[3]
                         net (fo=1, routed)           0.000    30.864    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.978 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.978    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.092 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133/CO[3]
                         net (fo=1, routed)           0.000    31.092    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.206 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.206    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.320 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93/CO[3]
                         net (fo=1, routed)           0.000    31.320    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.434 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.434    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.548 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.548    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.662 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.671    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.828 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_20/CO[1]
                         net (fo=37, routed)          1.048    32.876    Core_cpu/U_ID_EX/C_tmp10_in[25]
    SLICE_X40Y18         LUT5 (Prop_lut5_I1_O)        0.329    33.205 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_311/O
                         net (fo=1, routed)           0.000    33.205    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_9[0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287/CO[3]
                         net (fo=1, routed)           0.000    33.755    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255/CO[3]
                         net (fo=1, routed)           0.000    33.869    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.983    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175/CO[3]
                         net (fo=1, routed)           0.000    34.097    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.211 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.211    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    34.325    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.439 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.009    34.448    Core_cpu/ALU_0/EX_rD1_reg[24]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.562 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.562    Core_cpu/ALU_0/EX_rD1_reg[24]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.719 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_24/CO[1]
                         net (fo=37, routed)          1.012    35.731    Core_cpu/U_ID_EX/C_tmp10_in[24]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    36.060 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_307/O
                         net (fo=1, routed)           0.000    36.060    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_10[0]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282/CO[3]
                         net (fo=1, routed)           0.000    36.610    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.724 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.724    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.838 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.838    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170/CO[3]
                         net (fo=1, routed)           0.000    36.952    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.066 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130/CO[3]
                         net (fo=1, routed)           0.000    37.066    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.180 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94/CO[3]
                         net (fo=1, routed)           0.009    37.189    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.303 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    37.303    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.417 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.417    Core_cpu/ALU_0/EX_rD1_reg[23]_i_28_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.574 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_21/CO[1]
                         net (fo=37, routed)          0.996    38.570    Core_cpu/U_ID_EX/C_tmp10_in[23]
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.329    38.899 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_303/O
                         net (fo=1, routed)           0.000    38.899    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_11[0]
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.449    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.563 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245/CO[3]
                         net (fo=1, routed)           0.000    39.563    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205/CO[3]
                         net (fo=1, routed)           0.000    39.677    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.791 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.791    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125/CO[3]
                         net (fo=1, routed)           0.009    39.914    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89/CO[3]
                         net (fo=1, routed)           0.000    40.028    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.142    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.256    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.413 r  Core_cpu/ALU_0/EX_rD1_reg[22]_i_16/CO[1]
                         net (fo=37, routed)          1.038    41.450    Core_cpu/U_ID_EX/C_tmp10_in[22]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.329    41.779 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_299/O
                         net (fo=1, routed)           0.000    41.779    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_12[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.329 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.329    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.443 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244/CO[3]
                         net (fo=1, routed)           0.000    42.443    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.557 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204/CO[3]
                         net (fo=1, routed)           0.009    42.566    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.680 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164/CO[3]
                         net (fo=1, routed)           0.000    42.680    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124/CO[3]
                         net (fo=1, routed)           0.000    42.794    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.908 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88/CO[3]
                         net (fo=1, routed)           0.000    42.908    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.022 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.022    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.136 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.136    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.293 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_18/CO[1]
                         net (fo=38, routed)          0.992    44.285    Core_cpu/U_ID_EX/C_tmp10_in[21]
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.329    44.614 r  Core_cpu/U_ID_EX/MEM_alu_c[20]_i_104/O
                         net (fo=1, routed)           0.000    44.614    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_13[0]
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.164 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96/CO[3]
                         net (fo=1, routed)           0.009    45.173    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.287    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78/CO[3]
                         net (fo=1, routed)           0.000    45.401    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.515 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.515    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.629 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58/CO[3]
                         net (fo=1, routed)           0.000    45.629    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.743 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.743    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.857 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.857    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.971    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.128 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_17/CO[1]
                         net (fo=38, routed)          0.910    47.038    Core_cpu/U_ID_EX/C_tmp10_in[20]
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.329    47.367 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_318/O
                         net (fo=1, routed)           0.000    47.367    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_14[0]
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.917 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294/CO[3]
                         net (fo=1, routed)           0.000    47.917    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.031 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262/CO[3]
                         net (fo=1, routed)           0.000    48.031    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.145 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222/CO[3]
                         net (fo=1, routed)           0.000    48.145    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.259 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182/CO[3]
                         net (fo=1, routed)           0.000    48.259    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142/CO[3]
                         net (fo=1, routed)           0.000    48.373    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.487    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.601    Core_cpu/ALU_0/EX_rD1_reg[19]_i_56_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.715 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.715    Core_cpu/ALU_0/EX_rD1_reg[19]_i_40_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.872 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_25/CO[1]
                         net (fo=37, routed)          1.103    49.976    Core_cpu/U_ID_EX/C_tmp10_in[19]
    SLICE_X25Y25         LUT5 (Prop_lut5_I1_O)        0.329    50.305 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_314/O
                         net (fo=1, routed)           0.000    50.305    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_15[0]
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.855 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289/CO[3]
                         net (fo=1, routed)           0.000    50.855    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.969 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.969    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.083 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217/CO[3]
                         net (fo=1, routed)           0.000    51.083    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    51.197    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137/CO[3]
                         net (fo=1, routed)           0.000    51.311    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101/CO[3]
                         net (fo=1, routed)           0.000    51.425    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    51.539    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.653 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.653    Core_cpu/ALU_0/EX_rD1_reg[18]_i_32_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.810 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          1.330    53.140    Core_cpu/U_ID_EX/C_tmp10_in[18]
    SLICE_X22Y17         LUT5 (Prop_lut5_I1_O)        0.329    53.469 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_310/O
                         net (fo=1, routed)           0.000    53.469    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_16[0]
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.019 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.019    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.133 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252/CO[3]
                         net (fo=1, routed)           0.000    54.133    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.247 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212/CO[3]
                         net (fo=1, routed)           0.000    54.247    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.361 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.361    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.475 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132/CO[3]
                         net (fo=1, routed)           0.000    54.475    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.589 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96/CO[3]
                         net (fo=1, routed)           0.000    54.589    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.703 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.703    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.826    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.983 r  Core_cpu/ALU_0/EX_rD1_reg[17]_i_21/CO[1]
                         net (fo=37, routed)          1.100    56.082    Core_cpu/U_ID_EX/C_tmp10_in[17]
    SLICE_X21Y17         LUT5 (Prop_lut5_I1_O)        0.329    56.411 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_306/O
                         net (fo=1, routed)           0.000    56.411    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_17[0]
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283/CO[3]
                         net (fo=1, routed)           0.000    56.961    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251/CO[3]
                         net (fo=1, routed)           0.000    57.075    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.189 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211/CO[3]
                         net (fo=1, routed)           0.000    57.189    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.303 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171/CO[3]
                         net (fo=1, routed)           0.000    57.303    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.417 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131/CO[3]
                         net (fo=1, routed)           0.000    57.417    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.531 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95/CO[3]
                         net (fo=1, routed)           0.000    57.531    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.645 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    57.645    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.759 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.009    57.768    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.925 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          0.758    58.684    Core_cpu/U_ID_EX/C_tmp10_in[16]
    SLICE_X20Y25         LUT5 (Prop_lut5_I1_O)        0.329    59.013 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_316/O
                         net (fo=1, routed)           0.000    59.013    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_18[0]
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.563 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    59.563    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260/CO[3]
                         net (fo=1, routed)           0.000    59.677    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.791 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.791    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.905 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180/CO[3]
                         net (fo=1, routed)           0.000    59.905    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.019 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140/CO[3]
                         net (fo=1, routed)           0.000    60.019    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.133 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    60.133    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.247 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.247    Core_cpu/ALU_0/EX_rD1_reg[15]_i_32_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.361 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.361    Core_cpu/ALU_0/EX_rD1_reg[15]_i_25_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.518 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_19/CO[1]
                         net (fo=37, routed)          0.935    61.453    Core_cpu/U_ID_EX/C_tmp10_in[15]
    SLICE_X19Y26         LUT5 (Prop_lut5_I1_O)        0.329    61.782 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_312/O
                         net (fo=1, routed)           0.000    61.782    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_19[0]
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.332 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.332    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255/CO[3]
                         net (fo=1, routed)           0.000    62.446    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215/CO[3]
                         net (fo=1, routed)           0.000    62.560    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    62.674    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135/CO[3]
                         net (fo=1, routed)           0.000    62.788    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.902    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.016 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    63.016    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.130 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.130    Core_cpu/ALU_0/EX_rD1_reg[14]_i_35_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.287 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_24/CO[1]
                         net (fo=37, routed)          0.941    64.227    Core_cpu/U_ID_EX/C_tmp10_in[14]
    SLICE_X18Y27         LUT5 (Prop_lut5_I1_O)        0.329    64.556 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_308/O
                         net (fo=1, routed)           0.000    64.556    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_20[0]
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.106 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    65.106    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.220 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250/CO[3]
                         net (fo=1, routed)           0.000    65.220    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.334 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.334    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.448 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    65.448    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.562 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.562    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.676 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    65.676    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.790 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    65.790    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.904 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.904    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.061 r  Core_cpu/ALU_0/EX_rD1_reg[13]_i_23/CO[1]
                         net (fo=37, routed)          1.054    67.115    Core_cpu/U_ID_EX/C_tmp10_in[13]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    67.444 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_304/O
                         net (fo=1, routed)           0.000    67.444    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_21[0]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.994 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    67.994    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.108 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.108    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.222 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209/CO[3]
                         net (fo=1, routed)           0.000    68.222    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.336 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    68.336    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    68.450    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    68.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    68.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.949 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_21/CO[1]
                         net (fo=37, routed)          0.802    69.751    Core_cpu/U_ID_EX/C_tmp10_in[12]
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.329    70.080 r  Core_cpu/U_ID_EX/MEM_alu_c[11]_i_116/O
                         net (fo=1, routed)           0.000    70.080    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_22[0]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.630 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    70.630    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.744 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    70.744    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.858 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    70.858    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.972 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.972    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.086 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    71.086    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.200 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    71.200    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.314 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.314    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.428 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.428    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.585 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_31/CO[1]
                         net (fo=38, routed)          1.175    72.760    Core_cpu/U_ID_EX/C_tmp10_in[11]
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.329    73.089 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_180/O
                         net (fo=1, routed)           0.000    73.089    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_23[0]
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.639 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    73.639    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.753 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148/CO[3]
                         net (fo=1, routed)           0.000    73.753    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.867 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128/CO[3]
                         net (fo=1, routed)           0.000    73.867    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.981 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    73.981    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.095 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88/CO[3]
                         net (fo=1, routed)           0.000    74.095    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.209 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    74.209    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.323 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.323    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.437 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.437    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.594 r  Core_cpu/ALU_0/EX_rD1_reg[10]_i_18/CO[1]
                         net (fo=37, routed)          1.034    75.628    Core_cpu/U_ID_EX/C_tmp10_in[10]
    SLICE_X14Y34         LUT5 (Prop_lut5_I1_O)        0.329    75.957 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_176/O
                         net (fo=1, routed)           0.000    75.957    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_24[0]
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.490 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    76.490    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.607 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147/CO[3]
                         net (fo=1, routed)           0.000    76.607    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.724 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127/CO[3]
                         net (fo=1, routed)           0.000    76.724    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.841 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107/CO[3]
                         net (fo=1, routed)           0.000    76.841    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.958 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    76.958    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.075    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.192 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.192    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.309 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.309    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.466 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_17/CO[1]
                         net (fo=38, routed)          0.752    78.218    Core_cpu/U_ID_EX/C_tmp10_in[9]
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.332    78.550 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_113/O
                         net (fo=1, routed)           0.000    78.550    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_25[0]
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.100 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105/CO[3]
                         net (fo=1, routed)           0.000    79.100    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.214 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97/CO[3]
                         net (fo=1, routed)           0.000    79.214    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.328 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    79.328    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    79.442    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    79.556    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.670 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    79.670    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.784 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    79.784    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.898 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.898    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.055 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_20/CO[1]
                         net (fo=37, routed)          0.941    80.997    Core_cpu/U_ID_EX/C_tmp10_in[8]
    SLICE_X17Y37         LUT5 (Prop_lut5_I1_O)        0.329    81.326 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_122/O
                         net (fo=1, routed)           0.000    81.326    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_26[0]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.876 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    81.876    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.990 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    81.990    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    82.104    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.218 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.218    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.332 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.332    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.446 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.446    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.560 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    82.560    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.674 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    82.674    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.831 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_34/CO[1]
                         net (fo=37, routed)          0.914    83.745    Core_cpu/U_ID_EX/C_tmp10_in[7]
    SLICE_X19Y39         LUT5 (Prop_lut5_I1_O)        0.329    84.074 r  Core_cpu/U_ID_EX/MEM_alu_c[6]_i_102/O
                         net (fo=1, routed)           0.000    84.074    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_27[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94/CO[3]
                         net (fo=1, routed)           0.000    84.624    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    84.738    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    84.852    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.966 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66/CO[3]
                         net (fo=1, routed)           0.000    84.966    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.080 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.080    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.194 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000    85.194    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.308 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    85.308    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.422 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.422    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_19/CO[1]
                         net (fo=37, routed)          0.931    86.510    Core_cpu/U_ID_EX/C_tmp10_in[6]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    86.839 r  Core_cpu/U_ID_EX/MEM_alu_c[5]_i_104/O
                         net (fo=1, routed)           0.000    86.839    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_28[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.389 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.389    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.503 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.503    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.617 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.617    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.731 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    87.731    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.845 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    87.845    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.959 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.959    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.073 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.073    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.187 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.187    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_19/CO[1]
                         net (fo=37, routed)          0.869    89.213    Core_cpu/U_ID_EX/C_tmp10_in[5]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    89.542 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_127/O
                         net (fo=1, routed)           0.000    89.542    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_29[0]
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.092 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.092    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.206 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111/CO[3]
                         net (fo=1, routed)           0.000    90.206    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.320    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.434 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000    90.434    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.548 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.548    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.662 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.662    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.776 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    90.776    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.890    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.047 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_20/CO[1]
                         net (fo=37, routed)          1.074    92.120    Core_cpu/U_ID_EX/C_tmp10_in[4]
    SLICE_X22Y40         LUT5 (Prop_lut5_I1_O)        0.329    92.450 r  Core_cpu/U_ID_EX/MEM_alu_c[3]_i_154/O
                         net (fo=1, routed)           0.000    92.450    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_30[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.000 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.000    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.114 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.114    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.228 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    93.228    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.341    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    93.455    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.569    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.683 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.683    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.797 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    93.797    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_36/CO[1]
                         net (fo=37, routed)          0.898    94.852    Core_cpu/U_ID_EX/C_tmp10_in[3]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    95.181 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_102/O
                         net (fo=1, routed)           0.000    95.181    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_31[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.731 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000    95.731    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.845 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    95.845    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.959 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.000    95.959    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.073 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66/CO[3]
                         net (fo=1, routed)           0.001    96.074    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.188 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    96.188    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.302 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.302    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.416    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.530 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.530    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_19/CO[1]
                         net (fo=37, routed)          1.049    97.736    Core_cpu/U_ID_EX/C_tmp10_in[2]
    SLICE_X33Y46         LUT5 (Prop_lut5_I1_O)        0.329    98.065 r  Core_cpu/U_ID_EX/MEM_alu_c[1]_i_100/O
                         net (fo=1, routed)           0.000    98.065    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_32[0]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.615 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92/CO[3]
                         net (fo=1, routed)           0.000    98.615    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000    98.729    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    98.843    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.957 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.001    98.958    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.072 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.072    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.186    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    99.300    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.414    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_18/CO[1]
                         net (fo=37, routed)          0.965   100.536    Core_cpu/ALU_0/C_tmp10_in[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329   100.865 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_380/O
                         net (fo=1, routed)           0.000   100.865    Core_cpu/ALU_0/MEM_alu_c[0]_i_380_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.415 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000   101.415    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000   101.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.001   101.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.871 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.871    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.985 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000   101.985    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.099 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.099    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.213 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.213    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   102.484 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_26/CO[0]
                         net (fo=2, routed)           0.925   103.409    Core_cpu/ALU_0/C_tmp10_in[0]
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.373   103.782 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_31/O
                         net (fo=1, routed)           0.685   104.467    Core_cpu/ALU_0/MEM_alu_c[4]_i_31_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   105.047 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000   105.047    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   105.286 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_19/O[2]
                         net (fo=1, routed)           0.831   106.117    Core_cpu/U_ID_EX/C_tmp1[6]
    SLICE_X52Y28         LUT5 (Prop_lut5_I0_O)        0.302   106.419 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_17/O
                         net (fo=1, routed)           0.558   106.977    Core_cpu/U_ID_EX/MEM_alu_c[7]_i_17_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124   107.101 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_6/O
                         net (fo=1, routed)           1.173   108.274    Core_cpu/U_ID_EX/MEM_alu_c[7]_i_6_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I0_O)        0.124   108.398 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_3/O
                         net (fo=1, routed)           0.000   108.398    Core_cpu/U_ID_EX/MEM_alu_c[7]_i_3_n_0
    SLICE_X67Y22         MUXF7 (Prop_muxf7_I1_O)      0.217   108.615 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[7]_i_1/O
                         net (fo=3, routed)           0.668   109.283    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_0[7]
    SLICE_X67Y18         LUT5 (Prop_lut5_I1_O)        0.299   109.582 f  Core_cpu/U_ID_EX/EX_rD1[7]_i_5/O
                         net (fo=2, routed)           0.907   110.488    Core_cpu/U_ID_EX/EX_rD1[7]_i_5_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.124   110.612 r  Core_cpu/U_ID_EX/EX_rD2[7]_i_1/O
                         net (fo=1, routed)           0.000   110.612    Core_cpu/U_ID_EX/EX_rD2[7]_i_1_n_0
    SLICE_X56Y15         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.661    28.007    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X56Y15         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[7]/C
                         clock pessimism              0.633    28.640    
                         clock uncertainty           -0.103    28.538    
    SLICE_X56Y15         FDCE (Setup_fdce_C_D)        0.081    28.619    Core_cpu/U_ID_EX/EX_rD2_reg[7]
  -------------------------------------------------------------------
                         required time                         28.619    
                         arrival time                        -110.613    
  -------------------------------------------------------------------
                         slack                                -81.994    

Slack (VIOLATED) :        -81.880ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.772ns  (logic 62.664ns (61.573%)  route 39.108ns (38.427%))
  Logic Levels:           334  (CARRY4=295 LUT1=1 LUT3=2 LUT4=1 LUT5=31 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 28.009 - 20.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.789     8.680    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X56Y16         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     9.198 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.468     9.666    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.790 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.330    10.120    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.700 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.700    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.814 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.814    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.928    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.042    Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.156 r  Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.156    Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.270    Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.384    Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.718 f  Core_cpu/U_ID_EX/EX_rD1_reg[31]_i_35/O[1]
                         net (fo=4, routed)           0.854    12.571    Core_cpu/ALU_0/EX_rD2_reg[31]_2[1]
    SLICE_X62Y16         LUT6 (Prop_lut6_I5_O)        0.303    12.874 r  Core_cpu/ALU_0/EX_rD1[31]_i_70/O
                         net (fo=2, routed)           0.966    13.840    Core_cpu/ALU_0/EX_rD1[31]_i_70_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.238 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.238    Core_cpu/ALU_0/EX_rD1_reg[31]_i_45_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.509 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_28/CO[0]
                         net (fo=37, routed)          0.925    15.435    Core_cpu/U_ID_EX/C_tmp10_in[31]
    SLICE_X52Y16         LUT5 (Prop_lut5_I1_O)        0.373    15.808 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_422/O
                         net (fo=1, routed)           0.000    15.808    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_3[0]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391/CO[3]
                         net (fo=1, routed)           0.000    16.358    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350/CO[3]
                         net (fo=1, routed)           0.000    16.472    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302/CO[3]
                         net (fo=1, routed)           0.000    16.586    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254/CO[3]
                         net (fo=1, routed)           0.000    16.700    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206/CO[3]
                         net (fo=1, routed)           0.000    16.814    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.928    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.042    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.156    Core_cpu/ALU_0/EX_rD1_reg[30]_i_32_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.313 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_22/CO[1]
                         net (fo=37, routed)          1.018    18.330    Core_cpu/U_ID_EX/C_tmp10_in[30]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.329    18.659 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_418/O
                         net (fo=1, routed)           0.000    18.659    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_4[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.209 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386/CO[3]
                         net (fo=1, routed)           0.000    19.209    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.323 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.000    19.323    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.437 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297/CO[3]
                         net (fo=1, routed)           0.000    19.437    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.551 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.551    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.665 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201/CO[3]
                         net (fo=1, routed)           0.000    19.665    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161/CO[3]
                         net (fo=1, routed)           0.009    19.788    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114/CO[3]
                         net (fo=1, routed)           0.000    19.902    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.016 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    20.016    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.173 r  Core_cpu/ALU_0/EX_rD1_reg[29]_i_20/CO[1]
                         net (fo=37, routed)          0.940    21.114    Core_cpu/U_ID_EX/C_tmp10_in[29]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.329    21.443 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_414/O
                         net (fo=1, routed)           0.000    21.443    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_5[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.976 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385/CO[3]
                         net (fo=1, routed)           0.000    21.976    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.093 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.093    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296/CO[3]
                         net (fo=1, routed)           0.000    22.210    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248/CO[3]
                         net (fo=1, routed)           0.000    22.327    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.444 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200/CO[3]
                         net (fo=1, routed)           0.000    22.444    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.009    22.570    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.687    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.804    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_29/CO[1]
                         net (fo=37, routed)          1.128    24.089    Core_cpu/U_ID_EX/C_tmp10_in[28]
    SLICE_X49Y19         LUT5 (Prop_lut5_I1_O)        0.332    24.421 r  Core_cpu/U_ID_EX/MEM_alu_c[27]_i_127/O
                         net (fo=1, routed)           0.000    24.421    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_6[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119/CO[3]
                         net (fo=1, routed)           0.000    24.971    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.085    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.199    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.313    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.427    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.009    25.550    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.664    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.778    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.935 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_39/CO[1]
                         net (fo=37, routed)          1.071    27.006    Core_cpu/U_ID_EX/C_tmp10_in[27]
    SLICE_X48Y18         LUT5 (Prop_lut5_I1_O)        0.329    27.335 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_186/O
                         net (fo=1, routed)           0.000    27.335    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_7[0]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170/CO[3]
                         net (fo=1, routed)           0.000    27.885    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154/CO[3]
                         net (fo=1, routed)           0.000    27.999    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134/CO[3]
                         net (fo=1, routed)           0.000    28.113    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.227    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94/CO[3]
                         net (fo=1, routed)           0.000    28.341    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.455    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.009    28.578    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.692 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.692    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.849 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_21/CO[1]
                         net (fo=37, routed)          1.137    29.987    Core_cpu/U_ID_EX/C_tmp10_in[26]
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.329    30.316 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_182/O
                         net (fo=1, routed)           0.000    30.316    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_8[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.866 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169/CO[3]
                         net (fo=1, routed)           0.000    30.866    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.980    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133/CO[3]
                         net (fo=1, routed)           0.000    31.094    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.208    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93/CO[3]
                         net (fo=1, routed)           0.000    31.322    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.436    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.550    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.673    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_20/CO[1]
                         net (fo=37, routed)          1.048    32.878    Core_cpu/U_ID_EX/C_tmp10_in[25]
    SLICE_X40Y18         LUT5 (Prop_lut5_I1_O)        0.329    33.207 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_311/O
                         net (fo=1, routed)           0.000    33.207    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_9[0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287/CO[3]
                         net (fo=1, routed)           0.000    33.757    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.871 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255/CO[3]
                         net (fo=1, routed)           0.000    33.871    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.985 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.985    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.099 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175/CO[3]
                         net (fo=1, routed)           0.000    34.099    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.213 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.213    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    34.327    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.441 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.009    34.450    Core_cpu/ALU_0/EX_rD1_reg[24]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.564 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.564    Core_cpu/ALU_0/EX_rD1_reg[24]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.721 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_24/CO[1]
                         net (fo=37, routed)          1.012    35.733    Core_cpu/U_ID_EX/C_tmp10_in[24]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    36.062 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_307/O
                         net (fo=1, routed)           0.000    36.062    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_10[0]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282/CO[3]
                         net (fo=1, routed)           0.000    36.612    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.726    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.840    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170/CO[3]
                         net (fo=1, routed)           0.000    36.954    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130/CO[3]
                         net (fo=1, routed)           0.000    37.068    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94/CO[3]
                         net (fo=1, routed)           0.009    37.191    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    37.305    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.419    Core_cpu/ALU_0/EX_rD1_reg[23]_i_28_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_21/CO[1]
                         net (fo=37, routed)          0.996    38.572    Core_cpu/U_ID_EX/C_tmp10_in[23]
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.329    38.901 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_303/O
                         net (fo=1, routed)           0.000    38.901    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_11[0]
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.451 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.451    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.565 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245/CO[3]
                         net (fo=1, routed)           0.000    39.565    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205/CO[3]
                         net (fo=1, routed)           0.000    39.679    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.793    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125/CO[3]
                         net (fo=1, routed)           0.009    39.916    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89/CO[3]
                         net (fo=1, routed)           0.000    40.030    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.144 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.144    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.258    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.415 r  Core_cpu/ALU_0/EX_rD1_reg[22]_i_16/CO[1]
                         net (fo=37, routed)          1.038    41.452    Core_cpu/U_ID_EX/C_tmp10_in[22]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.329    41.781 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_299/O
                         net (fo=1, routed)           0.000    41.781    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_12[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204/CO[3]
                         net (fo=1, routed)           0.009    42.568    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164/CO[3]
                         net (fo=1, routed)           0.000    42.682    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.796 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124/CO[3]
                         net (fo=1, routed)           0.000    42.796    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.910 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88/CO[3]
                         net (fo=1, routed)           0.000    42.910    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.024 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.024    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.138 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.138    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_18/CO[1]
                         net (fo=38, routed)          0.992    44.287    Core_cpu/U_ID_EX/C_tmp10_in[21]
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.329    44.616 r  Core_cpu/U_ID_EX/MEM_alu_c[20]_i_104/O
                         net (fo=1, routed)           0.000    44.616    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_13[0]
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.166 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96/CO[3]
                         net (fo=1, routed)           0.009    45.175    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.289 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.289    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.403 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78/CO[3]
                         net (fo=1, routed)           0.000    45.403    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.517 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.517    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.631 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58/CO[3]
                         net (fo=1, routed)           0.000    45.631    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.745 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.745    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.859 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.859    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.973    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_17/CO[1]
                         net (fo=38, routed)          0.910    47.040    Core_cpu/U_ID_EX/C_tmp10_in[20]
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.329    47.369 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_318/O
                         net (fo=1, routed)           0.000    47.369    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_14[0]
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294/CO[3]
                         net (fo=1, routed)           0.000    47.919    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262/CO[3]
                         net (fo=1, routed)           0.000    48.033    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.147 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222/CO[3]
                         net (fo=1, routed)           0.000    48.147    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182/CO[3]
                         net (fo=1, routed)           0.000    48.261    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142/CO[3]
                         net (fo=1, routed)           0.000    48.375    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.489    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.603    Core_cpu/ALU_0/EX_rD1_reg[19]_i_56_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.717    Core_cpu/ALU_0/EX_rD1_reg[19]_i_40_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.874 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_25/CO[1]
                         net (fo=37, routed)          1.103    49.977    Core_cpu/U_ID_EX/C_tmp10_in[19]
    SLICE_X25Y25         LUT5 (Prop_lut5_I1_O)        0.329    50.306 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_314/O
                         net (fo=1, routed)           0.000    50.306    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_15[0]
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289/CO[3]
                         net (fo=1, routed)           0.000    50.856    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.970 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.970    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.084 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217/CO[3]
                         net (fo=1, routed)           0.000    51.084    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.198 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    51.198    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.312 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137/CO[3]
                         net (fo=1, routed)           0.000    51.312    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.426 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101/CO[3]
                         net (fo=1, routed)           0.000    51.426    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.540 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    51.540    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.654 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.654    Core_cpu/ALU_0/EX_rD1_reg[18]_i_32_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.811 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          1.330    53.141    Core_cpu/U_ID_EX/C_tmp10_in[18]
    SLICE_X22Y17         LUT5 (Prop_lut5_I1_O)        0.329    53.470 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_310/O
                         net (fo=1, routed)           0.000    53.470    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_16[0]
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.020    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252/CO[3]
                         net (fo=1, routed)           0.000    54.134    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212/CO[3]
                         net (fo=1, routed)           0.000    54.248    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.362    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132/CO[3]
                         net (fo=1, routed)           0.000    54.476    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.590 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96/CO[3]
                         net (fo=1, routed)           0.000    54.590    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.704 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.704    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.818 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.827    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  Core_cpu/ALU_0/EX_rD1_reg[17]_i_21/CO[1]
                         net (fo=37, routed)          1.100    56.084    Core_cpu/U_ID_EX/C_tmp10_in[17]
    SLICE_X21Y17         LUT5 (Prop_lut5_I1_O)        0.329    56.413 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_306/O
                         net (fo=1, routed)           0.000    56.413    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_17[0]
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283/CO[3]
                         net (fo=1, routed)           0.000    56.963    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251/CO[3]
                         net (fo=1, routed)           0.000    57.077    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211/CO[3]
                         net (fo=1, routed)           0.000    57.191    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171/CO[3]
                         net (fo=1, routed)           0.000    57.305    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131/CO[3]
                         net (fo=1, routed)           0.000    57.419    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.533 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95/CO[3]
                         net (fo=1, routed)           0.000    57.533    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    57.647    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.009    57.770    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.927 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          0.758    58.685    Core_cpu/U_ID_EX/C_tmp10_in[16]
    SLICE_X20Y25         LUT5 (Prop_lut5_I1_O)        0.329    59.014 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_316/O
                         net (fo=1, routed)           0.000    59.014    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_18[0]
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    59.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260/CO[3]
                         net (fo=1, routed)           0.000    59.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180/CO[3]
                         net (fo=1, routed)           0.000    59.906    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140/CO[3]
                         net (fo=1, routed)           0.000    60.020    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    60.134    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.248 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.248    Core_cpu/ALU_0/EX_rD1_reg[15]_i_32_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.362 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.362    Core_cpu/ALU_0/EX_rD1_reg[15]_i_25_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.519 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_19/CO[1]
                         net (fo=37, routed)          0.935    61.454    Core_cpu/U_ID_EX/C_tmp10_in[15]
    SLICE_X19Y26         LUT5 (Prop_lut5_I1_O)        0.329    61.783 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_312/O
                         net (fo=1, routed)           0.000    61.783    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_19[0]
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.333    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255/CO[3]
                         net (fo=1, routed)           0.000    62.447    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215/CO[3]
                         net (fo=1, routed)           0.000    62.561    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    62.675    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.789 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135/CO[3]
                         net (fo=1, routed)           0.000    62.789    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.903 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.903    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    63.017    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.131 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.131    Core_cpu/ALU_0/EX_rD1_reg[14]_i_35_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.288 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_24/CO[1]
                         net (fo=37, routed)          0.941    64.229    Core_cpu/U_ID_EX/C_tmp10_in[14]
    SLICE_X18Y27         LUT5 (Prop_lut5_I1_O)        0.329    64.558 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_308/O
                         net (fo=1, routed)           0.000    64.558    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_20[0]
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.108 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    65.108    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.222 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250/CO[3]
                         net (fo=1, routed)           0.000    65.222    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.336 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.336    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    65.450    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    65.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    65.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.906    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.063 r  Core_cpu/ALU_0/EX_rD1_reg[13]_i_23/CO[1]
                         net (fo=37, routed)          1.054    67.117    Core_cpu/U_ID_EX/C_tmp10_in[13]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    67.446 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_304/O
                         net (fo=1, routed)           0.000    67.446    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_21[0]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.996 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    67.996    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.110 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.110    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.224 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209/CO[3]
                         net (fo=1, routed)           0.000    68.224    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    68.338    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.452 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    68.452    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    68.566    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.680 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    68.680    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.794    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.951 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_21/CO[1]
                         net (fo=37, routed)          0.802    69.753    Core_cpu/U_ID_EX/C_tmp10_in[12]
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.329    70.082 r  Core_cpu/U_ID_EX/MEM_alu_c[11]_i_116/O
                         net (fo=1, routed)           0.000    70.082    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_22[0]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.632 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    70.632    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    70.746    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.860 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    70.860    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.974 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.974    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    71.088    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.202 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    71.202    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.316 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.316    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.430 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.430    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_31/CO[1]
                         net (fo=38, routed)          1.175    72.762    Core_cpu/U_ID_EX/C_tmp10_in[11]
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.329    73.091 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_180/O
                         net (fo=1, routed)           0.000    73.091    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_23[0]
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    73.641    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148/CO[3]
                         net (fo=1, routed)           0.000    73.755    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128/CO[3]
                         net (fo=1, routed)           0.000    73.869    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    73.983    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88/CO[3]
                         net (fo=1, routed)           0.000    74.097    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.211 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    74.211    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.325    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.439 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.439    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.596 r  Core_cpu/ALU_0/EX_rD1_reg[10]_i_18/CO[1]
                         net (fo=37, routed)          1.034    75.630    Core_cpu/U_ID_EX/C_tmp10_in[10]
    SLICE_X14Y34         LUT5 (Prop_lut5_I1_O)        0.329    75.959 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_176/O
                         net (fo=1, routed)           0.000    75.959    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_24[0]
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.492 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    76.492    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.609 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147/CO[3]
                         net (fo=1, routed)           0.000    76.609    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127/CO[3]
                         net (fo=1, routed)           0.000    76.726    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107/CO[3]
                         net (fo=1, routed)           0.000    76.843    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.960 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    76.960    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.077    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.194 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.194    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.311    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_17/CO[1]
                         net (fo=38, routed)          0.752    78.220    Core_cpu/U_ID_EX/C_tmp10_in[9]
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.332    78.552 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_113/O
                         net (fo=1, routed)           0.000    78.552    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_25[0]
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.330 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    79.330    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.444 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    79.444    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    79.558    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.672 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    79.672    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.786 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    79.786    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.900    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.057 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_20/CO[1]
                         net (fo=37, routed)          0.941    80.998    Core_cpu/U_ID_EX/C_tmp10_in[8]
    SLICE_X17Y37         LUT5 (Prop_lut5_I1_O)        0.329    81.327 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_122/O
                         net (fo=1, routed)           0.000    81.327    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_26[0]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    81.877    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    81.991    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    82.105    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.219    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.333    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.447    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    82.561    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    82.675    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.832 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_34/CO[1]
                         net (fo=37, routed)          0.914    83.747    Core_cpu/U_ID_EX/C_tmp10_in[7]
    SLICE_X19Y39         LUT5 (Prop_lut5_I1_O)        0.329    84.076 r  Core_cpu/U_ID_EX/MEM_alu_c[6]_i_102/O
                         net (fo=1, routed)           0.000    84.076    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_27[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94/CO[3]
                         net (fo=1, routed)           0.000    84.626    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    84.740    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    84.854    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.968 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66/CO[3]
                         net (fo=1, routed)           0.000    84.968    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.082 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.082    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.196 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000    85.196    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    85.310    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.424    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.581 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_19/CO[1]
                         net (fo=37, routed)          0.931    86.512    Core_cpu/U_ID_EX/C_tmp10_in[6]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    86.841 r  Core_cpu/U_ID_EX/MEM_alu_c[5]_i_104/O
                         net (fo=1, routed)           0.000    86.841    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_28[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.391    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.505 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.505    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.619 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.619    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    87.733    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.847 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    87.847    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.961    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.075    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.189 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.189    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.346 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_19/CO[1]
                         net (fo=37, routed)          0.869    89.215    Core_cpu/U_ID_EX/C_tmp10_in[5]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    89.544 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_127/O
                         net (fo=1, routed)           0.000    89.544    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_29[0]
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.094    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111/CO[3]
                         net (fo=1, routed)           0.000    90.208    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.322    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000    90.436    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.550    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.664    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    90.778    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.892    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_20/CO[1]
                         net (fo=37, routed)          1.074    92.122    Core_cpu/U_ID_EX/C_tmp10_in[4]
    SLICE_X22Y40         LUT5 (Prop_lut5_I1_O)        0.329    92.451 r  Core_cpu/U_ID_EX/MEM_alu_c[3]_i_154/O
                         net (fo=1, routed)           0.000    92.451    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_30[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.001 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.001    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.115 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.115    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.229 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    93.229    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.343 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.343    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    93.457    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.571    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.685    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    93.799    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_36/CO[1]
                         net (fo=37, routed)          0.898    94.854    Core_cpu/U_ID_EX/C_tmp10_in[3]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    95.183 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_102/O
                         net (fo=1, routed)           0.000    95.183    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_31[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000    95.733    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.847 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    95.847    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.000    95.961    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66/CO[3]
                         net (fo=1, routed)           0.001    96.076    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    96.190    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.304 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.304    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.418 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.418    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.532    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_19/CO[1]
                         net (fo=37, routed)          1.049    97.738    Core_cpu/U_ID_EX/C_tmp10_in[2]
    SLICE_X33Y46         LUT5 (Prop_lut5_I1_O)        0.329    98.067 r  Core_cpu/U_ID_EX/MEM_alu_c[1]_i_100/O
                         net (fo=1, routed)           0.000    98.067    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_32[0]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.617 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92/CO[3]
                         net (fo=1, routed)           0.000    98.617    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000    98.731    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.845 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    98.845    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.959 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.001    98.960    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.074 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.074    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.188 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.188    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.302 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    99.302    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.416    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_18/CO[1]
                         net (fo=37, routed)          0.965   100.537    Core_cpu/ALU_0/C_tmp10_in[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329   100.866 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_380/O
                         net (fo=1, routed)           0.000   100.866    Core_cpu/ALU_0/MEM_alu_c[0]_i_380_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000   101.416    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.530 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000   101.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.001   101.645    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.759 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.759    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.873 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.873    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.987 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000   101.987    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.101 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.101    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.215    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   102.486 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_26/CO[0]
                         net (fo=2, routed)           0.925   103.411    Core_cpu/ALU_0/C_tmp10_in[0]
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.373   103.784 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_31/O
                         net (fo=1, routed)           0.685   104.469    Core_cpu/ALU_0/MEM_alu_c[4]_i_31_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   105.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000   105.049    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   105.163    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_19_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.277 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.277    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_20_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.391    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.505 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000   105.505    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_16_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.727 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_17/O[0]
                         net (fo=2, routed)           0.899   106.626    Core_cpu/U_ID_EX/C_tmp1[20]
    SLICE_X51Y31         LUT4 (Prop_lut4_I3_O)        0.299   106.925 r  Core_cpu/U_ID_EX/EX_rD1[21]_i_14/O
                         net (fo=1, routed)           0.407   107.332    Core_cpu/U_ID_EX/EX_rD1[21]_i_14_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I3_O)        0.124   107.456 r  Core_cpu/U_ID_EX/EX_rD1[21]_i_11/O
                         net (fo=1, routed)           0.820   108.276    Core_cpu/U_ID_EX/EX_rD1[21]_i_11_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.124   108.400 r  Core_cpu/U_ID_EX/EX_rD1[21]_i_9/O
                         net (fo=1, routed)           0.295   108.695    Core_cpu/U_ID_EX/EX_rD1[21]_i_9_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I4_O)        0.124   108.819 r  Core_cpu/U_ID_EX/EX_rD1[21]_i_3/O
                         net (fo=2, routed)           1.509   110.328    Core_cpu/U_ID_EX/EX_rD1[21]_i_3_n_0
    SLICE_X67Y20         LUT6 (Prop_lut6_I3_O)        0.124   110.452 r  Core_cpu/U_ID_EX/EX_rD2[21]_i_1/O
                         net (fo=1, routed)           0.000   110.452    Core_cpu/U_ID_EX/EX_rD2[21]_i_1_n_0
    SLICE_X67Y20         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.663    28.009    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X67Y20         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[21]/C
                         clock pessimism              0.633    28.642    
                         clock uncertainty           -0.103    28.540    
    SLICE_X67Y20         FDCE (Setup_fdce_C_D)        0.032    28.572    Core_cpu/U_ID_EX/EX_rD2_reg[21]
  -------------------------------------------------------------------
                         required time                         28.572    
                         arrival time                        -110.452    
  -------------------------------------------------------------------
                         slack                                -81.880    

Slack (VIOLATED) :        -81.853ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_EX_MEM/MEM_alu_c_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.426ns  (logic 62.531ns (61.652%)  route 38.895ns (38.348%))
  Logic Levels:           331  (CARRY4=292 LUT1=1 LUT3=2 LUT4=1 LUT5=32 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.003ns = ( 28.003 - 20.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.789     8.680    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X56Y16         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     9.198 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.468     9.666    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.790 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.330    10.120    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.700 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.700    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.814 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.814    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.928    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.042    Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.156 r  Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.156    Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.270    Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.384    Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.718 f  Core_cpu/U_ID_EX/EX_rD1_reg[31]_i_35/O[1]
                         net (fo=4, routed)           0.854    12.571    Core_cpu/ALU_0/EX_rD2_reg[31]_2[1]
    SLICE_X62Y16         LUT6 (Prop_lut6_I5_O)        0.303    12.874 r  Core_cpu/ALU_0/EX_rD1[31]_i_70/O
                         net (fo=2, routed)           0.966    13.840    Core_cpu/ALU_0/EX_rD1[31]_i_70_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.238 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.238    Core_cpu/ALU_0/EX_rD1_reg[31]_i_45_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.509 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_28/CO[0]
                         net (fo=37, routed)          0.925    15.435    Core_cpu/U_ID_EX/C_tmp10_in[31]
    SLICE_X52Y16         LUT5 (Prop_lut5_I1_O)        0.373    15.808 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_422/O
                         net (fo=1, routed)           0.000    15.808    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_3[0]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391/CO[3]
                         net (fo=1, routed)           0.000    16.358    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350/CO[3]
                         net (fo=1, routed)           0.000    16.472    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302/CO[3]
                         net (fo=1, routed)           0.000    16.586    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254/CO[3]
                         net (fo=1, routed)           0.000    16.700    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206/CO[3]
                         net (fo=1, routed)           0.000    16.814    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.928    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.042    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.156    Core_cpu/ALU_0/EX_rD1_reg[30]_i_32_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.313 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_22/CO[1]
                         net (fo=37, routed)          1.018    18.330    Core_cpu/U_ID_EX/C_tmp10_in[30]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.329    18.659 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_418/O
                         net (fo=1, routed)           0.000    18.659    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_4[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.209 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386/CO[3]
                         net (fo=1, routed)           0.000    19.209    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.323 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.000    19.323    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.437 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297/CO[3]
                         net (fo=1, routed)           0.000    19.437    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.551 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.551    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.665 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201/CO[3]
                         net (fo=1, routed)           0.000    19.665    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161/CO[3]
                         net (fo=1, routed)           0.009    19.788    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114/CO[3]
                         net (fo=1, routed)           0.000    19.902    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.016 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    20.016    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.173 r  Core_cpu/ALU_0/EX_rD1_reg[29]_i_20/CO[1]
                         net (fo=37, routed)          0.940    21.114    Core_cpu/U_ID_EX/C_tmp10_in[29]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.329    21.443 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_414/O
                         net (fo=1, routed)           0.000    21.443    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_5[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.976 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385/CO[3]
                         net (fo=1, routed)           0.000    21.976    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.093 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.093    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296/CO[3]
                         net (fo=1, routed)           0.000    22.210    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248/CO[3]
                         net (fo=1, routed)           0.000    22.327    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.444 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200/CO[3]
                         net (fo=1, routed)           0.000    22.444    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.009    22.570    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.687    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.804    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_29/CO[1]
                         net (fo=37, routed)          1.128    24.089    Core_cpu/U_ID_EX/C_tmp10_in[28]
    SLICE_X49Y19         LUT5 (Prop_lut5_I1_O)        0.332    24.421 r  Core_cpu/U_ID_EX/MEM_alu_c[27]_i_127/O
                         net (fo=1, routed)           0.000    24.421    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_6[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119/CO[3]
                         net (fo=1, routed)           0.000    24.971    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.085    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.199    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.313    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.427    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.009    25.550    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.664    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.778    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.935 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_39/CO[1]
                         net (fo=37, routed)          1.071    27.006    Core_cpu/U_ID_EX/C_tmp10_in[27]
    SLICE_X48Y18         LUT5 (Prop_lut5_I1_O)        0.329    27.335 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_186/O
                         net (fo=1, routed)           0.000    27.335    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_7[0]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170/CO[3]
                         net (fo=1, routed)           0.000    27.885    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154/CO[3]
                         net (fo=1, routed)           0.000    27.999    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134/CO[3]
                         net (fo=1, routed)           0.000    28.113    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.227    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94/CO[3]
                         net (fo=1, routed)           0.000    28.341    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.455    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.009    28.578    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.692 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.692    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.849 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_21/CO[1]
                         net (fo=37, routed)          1.137    29.987    Core_cpu/U_ID_EX/C_tmp10_in[26]
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.329    30.316 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_182/O
                         net (fo=1, routed)           0.000    30.316    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_8[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.866 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169/CO[3]
                         net (fo=1, routed)           0.000    30.866    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.980    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133/CO[3]
                         net (fo=1, routed)           0.000    31.094    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.208    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93/CO[3]
                         net (fo=1, routed)           0.000    31.322    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.436    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.550    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.673    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_20/CO[1]
                         net (fo=37, routed)          1.048    32.878    Core_cpu/U_ID_EX/C_tmp10_in[25]
    SLICE_X40Y18         LUT5 (Prop_lut5_I1_O)        0.329    33.207 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_311/O
                         net (fo=1, routed)           0.000    33.207    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_9[0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287/CO[3]
                         net (fo=1, routed)           0.000    33.757    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.871 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255/CO[3]
                         net (fo=1, routed)           0.000    33.871    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.985 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.985    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.099 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175/CO[3]
                         net (fo=1, routed)           0.000    34.099    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.213 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.213    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    34.327    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.441 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.009    34.450    Core_cpu/ALU_0/EX_rD1_reg[24]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.564 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.564    Core_cpu/ALU_0/EX_rD1_reg[24]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.721 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_24/CO[1]
                         net (fo=37, routed)          1.012    35.733    Core_cpu/U_ID_EX/C_tmp10_in[24]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    36.062 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_307/O
                         net (fo=1, routed)           0.000    36.062    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_10[0]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282/CO[3]
                         net (fo=1, routed)           0.000    36.612    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.726    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.840    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170/CO[3]
                         net (fo=1, routed)           0.000    36.954    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130/CO[3]
                         net (fo=1, routed)           0.000    37.068    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94/CO[3]
                         net (fo=1, routed)           0.009    37.191    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    37.305    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.419    Core_cpu/ALU_0/EX_rD1_reg[23]_i_28_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_21/CO[1]
                         net (fo=37, routed)          0.996    38.572    Core_cpu/U_ID_EX/C_tmp10_in[23]
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.329    38.901 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_303/O
                         net (fo=1, routed)           0.000    38.901    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_11[0]
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.451 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.451    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.565 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245/CO[3]
                         net (fo=1, routed)           0.000    39.565    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205/CO[3]
                         net (fo=1, routed)           0.000    39.679    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.793    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125/CO[3]
                         net (fo=1, routed)           0.009    39.916    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89/CO[3]
                         net (fo=1, routed)           0.000    40.030    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.144 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.144    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.258    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.415 r  Core_cpu/ALU_0/EX_rD1_reg[22]_i_16/CO[1]
                         net (fo=37, routed)          1.038    41.452    Core_cpu/U_ID_EX/C_tmp10_in[22]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.329    41.781 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_299/O
                         net (fo=1, routed)           0.000    41.781    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_12[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204/CO[3]
                         net (fo=1, routed)           0.009    42.568    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164/CO[3]
                         net (fo=1, routed)           0.000    42.682    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.796 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124/CO[3]
                         net (fo=1, routed)           0.000    42.796    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.910 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88/CO[3]
                         net (fo=1, routed)           0.000    42.910    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.024 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.024    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.138 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.138    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_18/CO[1]
                         net (fo=38, routed)          0.992    44.287    Core_cpu/U_ID_EX/C_tmp10_in[21]
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.329    44.616 r  Core_cpu/U_ID_EX/MEM_alu_c[20]_i_104/O
                         net (fo=1, routed)           0.000    44.616    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_13[0]
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.166 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96/CO[3]
                         net (fo=1, routed)           0.009    45.175    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.289 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.289    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.403 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78/CO[3]
                         net (fo=1, routed)           0.000    45.403    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.517 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.517    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.631 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58/CO[3]
                         net (fo=1, routed)           0.000    45.631    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.745 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.745    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.859 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.859    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.973    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_17/CO[1]
                         net (fo=38, routed)          0.910    47.040    Core_cpu/U_ID_EX/C_tmp10_in[20]
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.329    47.369 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_318/O
                         net (fo=1, routed)           0.000    47.369    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_14[0]
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294/CO[3]
                         net (fo=1, routed)           0.000    47.919    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262/CO[3]
                         net (fo=1, routed)           0.000    48.033    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.147 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222/CO[3]
                         net (fo=1, routed)           0.000    48.147    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182/CO[3]
                         net (fo=1, routed)           0.000    48.261    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142/CO[3]
                         net (fo=1, routed)           0.000    48.375    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.489    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.603    Core_cpu/ALU_0/EX_rD1_reg[19]_i_56_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.717    Core_cpu/ALU_0/EX_rD1_reg[19]_i_40_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.874 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_25/CO[1]
                         net (fo=37, routed)          1.103    49.977    Core_cpu/U_ID_EX/C_tmp10_in[19]
    SLICE_X25Y25         LUT5 (Prop_lut5_I1_O)        0.329    50.306 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_314/O
                         net (fo=1, routed)           0.000    50.306    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_15[0]
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289/CO[3]
                         net (fo=1, routed)           0.000    50.856    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.970 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.970    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.084 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217/CO[3]
                         net (fo=1, routed)           0.000    51.084    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.198 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    51.198    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.312 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137/CO[3]
                         net (fo=1, routed)           0.000    51.312    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.426 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101/CO[3]
                         net (fo=1, routed)           0.000    51.426    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.540 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    51.540    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.654 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.654    Core_cpu/ALU_0/EX_rD1_reg[18]_i_32_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.811 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          1.330    53.141    Core_cpu/U_ID_EX/C_tmp10_in[18]
    SLICE_X22Y17         LUT5 (Prop_lut5_I1_O)        0.329    53.470 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_310/O
                         net (fo=1, routed)           0.000    53.470    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_16[0]
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.020    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252/CO[3]
                         net (fo=1, routed)           0.000    54.134    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212/CO[3]
                         net (fo=1, routed)           0.000    54.248    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.362    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132/CO[3]
                         net (fo=1, routed)           0.000    54.476    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.590 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96/CO[3]
                         net (fo=1, routed)           0.000    54.590    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.704 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.704    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.818 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.827    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  Core_cpu/ALU_0/EX_rD1_reg[17]_i_21/CO[1]
                         net (fo=37, routed)          1.100    56.084    Core_cpu/U_ID_EX/C_tmp10_in[17]
    SLICE_X21Y17         LUT5 (Prop_lut5_I1_O)        0.329    56.413 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_306/O
                         net (fo=1, routed)           0.000    56.413    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_17[0]
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283/CO[3]
                         net (fo=1, routed)           0.000    56.963    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251/CO[3]
                         net (fo=1, routed)           0.000    57.077    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211/CO[3]
                         net (fo=1, routed)           0.000    57.191    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171/CO[3]
                         net (fo=1, routed)           0.000    57.305    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131/CO[3]
                         net (fo=1, routed)           0.000    57.419    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.533 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95/CO[3]
                         net (fo=1, routed)           0.000    57.533    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    57.647    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.009    57.770    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.927 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          0.758    58.685    Core_cpu/U_ID_EX/C_tmp10_in[16]
    SLICE_X20Y25         LUT5 (Prop_lut5_I1_O)        0.329    59.014 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_316/O
                         net (fo=1, routed)           0.000    59.014    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_18[0]
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    59.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260/CO[3]
                         net (fo=1, routed)           0.000    59.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180/CO[3]
                         net (fo=1, routed)           0.000    59.906    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140/CO[3]
                         net (fo=1, routed)           0.000    60.020    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    60.134    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.248 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.248    Core_cpu/ALU_0/EX_rD1_reg[15]_i_32_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.362 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.362    Core_cpu/ALU_0/EX_rD1_reg[15]_i_25_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.519 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_19/CO[1]
                         net (fo=37, routed)          0.935    61.454    Core_cpu/U_ID_EX/C_tmp10_in[15]
    SLICE_X19Y26         LUT5 (Prop_lut5_I1_O)        0.329    61.783 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_312/O
                         net (fo=1, routed)           0.000    61.783    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_19[0]
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.333    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255/CO[3]
                         net (fo=1, routed)           0.000    62.447    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215/CO[3]
                         net (fo=1, routed)           0.000    62.561    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    62.675    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.789 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135/CO[3]
                         net (fo=1, routed)           0.000    62.789    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.903 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.903    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    63.017    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.131 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.131    Core_cpu/ALU_0/EX_rD1_reg[14]_i_35_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.288 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_24/CO[1]
                         net (fo=37, routed)          0.941    64.229    Core_cpu/U_ID_EX/C_tmp10_in[14]
    SLICE_X18Y27         LUT5 (Prop_lut5_I1_O)        0.329    64.558 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_308/O
                         net (fo=1, routed)           0.000    64.558    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_20[0]
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.108 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    65.108    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.222 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250/CO[3]
                         net (fo=1, routed)           0.000    65.222    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.336 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.336    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    65.450    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    65.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    65.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.906    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.063 r  Core_cpu/ALU_0/EX_rD1_reg[13]_i_23/CO[1]
                         net (fo=37, routed)          1.054    67.117    Core_cpu/U_ID_EX/C_tmp10_in[13]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    67.446 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_304/O
                         net (fo=1, routed)           0.000    67.446    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_21[0]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.996 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    67.996    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.110 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.110    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.224 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209/CO[3]
                         net (fo=1, routed)           0.000    68.224    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    68.338    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.452 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    68.452    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    68.566    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.680 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    68.680    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.794    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.951 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_21/CO[1]
                         net (fo=37, routed)          0.802    69.753    Core_cpu/U_ID_EX/C_tmp10_in[12]
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.329    70.082 r  Core_cpu/U_ID_EX/MEM_alu_c[11]_i_116/O
                         net (fo=1, routed)           0.000    70.082    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_22[0]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.632 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    70.632    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    70.746    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.860 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    70.860    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.974 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.974    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    71.088    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.202 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    71.202    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.316 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.316    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.430 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.430    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_31/CO[1]
                         net (fo=38, routed)          1.175    72.762    Core_cpu/U_ID_EX/C_tmp10_in[11]
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.329    73.091 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_180/O
                         net (fo=1, routed)           0.000    73.091    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_23[0]
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    73.641    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148/CO[3]
                         net (fo=1, routed)           0.000    73.755    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128/CO[3]
                         net (fo=1, routed)           0.000    73.869    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    73.983    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88/CO[3]
                         net (fo=1, routed)           0.000    74.097    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.211 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    74.211    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.325    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.439 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.439    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.596 r  Core_cpu/ALU_0/EX_rD1_reg[10]_i_18/CO[1]
                         net (fo=37, routed)          1.034    75.630    Core_cpu/U_ID_EX/C_tmp10_in[10]
    SLICE_X14Y34         LUT5 (Prop_lut5_I1_O)        0.329    75.959 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_176/O
                         net (fo=1, routed)           0.000    75.959    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_24[0]
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.492 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    76.492    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.609 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147/CO[3]
                         net (fo=1, routed)           0.000    76.609    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127/CO[3]
                         net (fo=1, routed)           0.000    76.726    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107/CO[3]
                         net (fo=1, routed)           0.000    76.843    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.960 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    76.960    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.077    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.194 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.194    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.311    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_17/CO[1]
                         net (fo=38, routed)          0.752    78.220    Core_cpu/U_ID_EX/C_tmp10_in[9]
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.332    78.552 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_113/O
                         net (fo=1, routed)           0.000    78.552    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_25[0]
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.330 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    79.330    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.444 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    79.444    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    79.558    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.672 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    79.672    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.786 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    79.786    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.900    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.057 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_20/CO[1]
                         net (fo=37, routed)          0.941    80.998    Core_cpu/U_ID_EX/C_tmp10_in[8]
    SLICE_X17Y37         LUT5 (Prop_lut5_I1_O)        0.329    81.327 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_122/O
                         net (fo=1, routed)           0.000    81.327    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_26[0]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    81.877    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    81.991    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    82.105    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.219    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.333    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.447    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    82.561    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    82.675    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.832 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_34/CO[1]
                         net (fo=37, routed)          0.914    83.747    Core_cpu/U_ID_EX/C_tmp10_in[7]
    SLICE_X19Y39         LUT5 (Prop_lut5_I1_O)        0.329    84.076 r  Core_cpu/U_ID_EX/MEM_alu_c[6]_i_102/O
                         net (fo=1, routed)           0.000    84.076    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_27[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94/CO[3]
                         net (fo=1, routed)           0.000    84.626    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    84.740    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    84.854    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.968 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66/CO[3]
                         net (fo=1, routed)           0.000    84.968    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.082 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.082    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.196 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000    85.196    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    85.310    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.424    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.581 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_19/CO[1]
                         net (fo=37, routed)          0.931    86.512    Core_cpu/U_ID_EX/C_tmp10_in[6]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    86.841 r  Core_cpu/U_ID_EX/MEM_alu_c[5]_i_104/O
                         net (fo=1, routed)           0.000    86.841    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_28[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.391    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.505 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.505    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.619 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.619    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    87.733    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.847 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    87.847    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.961    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.075    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.189 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.189    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.346 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_19/CO[1]
                         net (fo=37, routed)          0.869    89.215    Core_cpu/U_ID_EX/C_tmp10_in[5]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    89.544 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_127/O
                         net (fo=1, routed)           0.000    89.544    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_29[0]
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.094    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111/CO[3]
                         net (fo=1, routed)           0.000    90.208    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.322    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000    90.436    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.550    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.664    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    90.778    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.892    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_20/CO[1]
                         net (fo=37, routed)          1.074    92.122    Core_cpu/U_ID_EX/C_tmp10_in[4]
    SLICE_X22Y40         LUT5 (Prop_lut5_I1_O)        0.329    92.451 r  Core_cpu/U_ID_EX/MEM_alu_c[3]_i_154/O
                         net (fo=1, routed)           0.000    92.451    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_30[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.001 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.001    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.115 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.115    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.229 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    93.229    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.343 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.343    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    93.457    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.571    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.685    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    93.799    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_36/CO[1]
                         net (fo=37, routed)          0.898    94.854    Core_cpu/U_ID_EX/C_tmp10_in[3]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    95.183 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_102/O
                         net (fo=1, routed)           0.000    95.183    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_31[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000    95.733    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.847 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    95.847    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.000    95.961    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66/CO[3]
                         net (fo=1, routed)           0.001    96.076    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    96.190    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.304 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.304    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.418 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.418    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.532    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_19/CO[1]
                         net (fo=37, routed)          1.049    97.738    Core_cpu/U_ID_EX/C_tmp10_in[2]
    SLICE_X33Y46         LUT5 (Prop_lut5_I1_O)        0.329    98.067 r  Core_cpu/U_ID_EX/MEM_alu_c[1]_i_100/O
                         net (fo=1, routed)           0.000    98.067    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_32[0]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.617 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92/CO[3]
                         net (fo=1, routed)           0.000    98.617    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000    98.731    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.845 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    98.845    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.959 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.001    98.960    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.074 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.074    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.188 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.188    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.302 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    99.302    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.416    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_18/CO[1]
                         net (fo=37, routed)          0.965   100.537    Core_cpu/ALU_0/C_tmp10_in[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329   100.866 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_380/O
                         net (fo=1, routed)           0.000   100.866    Core_cpu/ALU_0/MEM_alu_c[0]_i_380_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000   101.416    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.530 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000   101.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.001   101.645    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.759 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.759    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.873 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.873    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.987 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000   101.987    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.101 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.101    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.215    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   102.486 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_26/CO[0]
                         net (fo=2, routed)           0.925   103.411    Core_cpu/ALU_0/C_tmp10_in[0]
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.373   103.784 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_31/O
                         net (fo=1, routed)           0.685   104.469    Core_cpu/ALU_0/MEM_alu_c[4]_i_31_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   105.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000   105.049    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   105.163    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_19_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   105.497 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_20/O[1]
                         net (fo=1, routed)           0.925   106.422    Core_cpu/U_ID_EX/C_tmp1[9]
    SLICE_X50Y30         LUT4 (Prop_lut4_I3_O)        0.303   106.725 r  Core_cpu/U_ID_EX/EX_rD1[10]_i_15/O
                         net (fo=1, routed)           0.704   107.429    Core_cpu/U_ID_EX/EX_rD1[10]_i_15_n_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.124   107.553 r  Core_cpu/U_ID_EX/EX_rD1[10]_i_13/O
                         net (fo=2, routed)           0.935   108.488    Core_cpu/U_ID_EX/EX_rD1[10]_i_13_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.124   108.612 r  Core_cpu/U_ID_EX/MEM_alu_c[10]_i_5/O
                         net (fo=1, routed)           0.287   108.899    Core_cpu/U_ID_EX/MEM_alu_c[10]_i_5_n_0
    SLICE_X67Y24         LUT6 (Prop_lut6_I0_O)        0.124   109.023 r  Core_cpu/U_ID_EX/MEM_alu_c[10]_i_3/O
                         net (fo=1, routed)           0.000   109.023    Core_cpu/U_ID_EX/MEM_alu_c[10]_i_3_n_0
    SLICE_X67Y24         MUXF7 (Prop_muxf7_I1_O)      0.217   109.240 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[10]_i_1/O
                         net (fo=2, routed)           0.867   110.106    Core_cpu/U_EX_MEM/EX_alu_op_reg[3][10]
    SLICE_X68Y24         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.657    28.003    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X68Y24         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[10]/C
                         clock pessimism              0.633    28.636    
                         clock uncertainty           -0.103    28.534    
    SLICE_X68Y24         FDCE (Setup_fdce_C_D)       -0.280    28.254    Core_cpu/U_EX_MEM/MEM_alu_c_reg[10]
  -------------------------------------------------------------------
                         required time                         28.254    
                         arrival time                        -110.107    
  -------------------------------------------------------------------
                         slack                                -81.853    

Slack (VIOLATED) :        -81.742ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.636ns  (logic 62.438ns (61.433%)  route 39.198ns (38.567%))
  Logic Levels:           331  (CARRY4=292 LUT1=1 LUT3=2 LUT4=1 LUT5=31 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 28.012 - 20.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.789     8.680    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X56Y16         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     9.198 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.468     9.666    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.790 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.330    10.120    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.700 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.700    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.814 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.814    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.928    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.042    Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.156 r  Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.156    Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.270    Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.384    Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.718 f  Core_cpu/U_ID_EX/EX_rD1_reg[31]_i_35/O[1]
                         net (fo=4, routed)           0.854    12.571    Core_cpu/ALU_0/EX_rD2_reg[31]_2[1]
    SLICE_X62Y16         LUT6 (Prop_lut6_I5_O)        0.303    12.874 r  Core_cpu/ALU_0/EX_rD1[31]_i_70/O
                         net (fo=2, routed)           0.966    13.840    Core_cpu/ALU_0/EX_rD1[31]_i_70_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.238 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.238    Core_cpu/ALU_0/EX_rD1_reg[31]_i_45_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.509 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_28/CO[0]
                         net (fo=37, routed)          0.925    15.435    Core_cpu/U_ID_EX/C_tmp10_in[31]
    SLICE_X52Y16         LUT5 (Prop_lut5_I1_O)        0.373    15.808 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_422/O
                         net (fo=1, routed)           0.000    15.808    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_3[0]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391/CO[3]
                         net (fo=1, routed)           0.000    16.358    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350/CO[3]
                         net (fo=1, routed)           0.000    16.472    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302/CO[3]
                         net (fo=1, routed)           0.000    16.586    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254/CO[3]
                         net (fo=1, routed)           0.000    16.700    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206/CO[3]
                         net (fo=1, routed)           0.000    16.814    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.928    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.042    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.156    Core_cpu/ALU_0/EX_rD1_reg[30]_i_32_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.313 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_22/CO[1]
                         net (fo=37, routed)          1.018    18.330    Core_cpu/U_ID_EX/C_tmp10_in[30]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.329    18.659 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_418/O
                         net (fo=1, routed)           0.000    18.659    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_4[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.209 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386/CO[3]
                         net (fo=1, routed)           0.000    19.209    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.323 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.000    19.323    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.437 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297/CO[3]
                         net (fo=1, routed)           0.000    19.437    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.551 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.551    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.665 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201/CO[3]
                         net (fo=1, routed)           0.000    19.665    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161/CO[3]
                         net (fo=1, routed)           0.009    19.788    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114/CO[3]
                         net (fo=1, routed)           0.000    19.902    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.016 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    20.016    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.173 r  Core_cpu/ALU_0/EX_rD1_reg[29]_i_20/CO[1]
                         net (fo=37, routed)          0.940    21.114    Core_cpu/U_ID_EX/C_tmp10_in[29]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.329    21.443 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_414/O
                         net (fo=1, routed)           0.000    21.443    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_5[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.976 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385/CO[3]
                         net (fo=1, routed)           0.000    21.976    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.093 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.093    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296/CO[3]
                         net (fo=1, routed)           0.000    22.210    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248/CO[3]
                         net (fo=1, routed)           0.000    22.327    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.444 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200/CO[3]
                         net (fo=1, routed)           0.000    22.444    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.009    22.570    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.687    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.804    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_29/CO[1]
                         net (fo=37, routed)          1.128    24.089    Core_cpu/U_ID_EX/C_tmp10_in[28]
    SLICE_X49Y19         LUT5 (Prop_lut5_I1_O)        0.332    24.421 r  Core_cpu/U_ID_EX/MEM_alu_c[27]_i_127/O
                         net (fo=1, routed)           0.000    24.421    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_6[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119/CO[3]
                         net (fo=1, routed)           0.000    24.971    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.085    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.199    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.313    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.427    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.009    25.550    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.664    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.778    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.935 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_39/CO[1]
                         net (fo=37, routed)          1.071    27.006    Core_cpu/U_ID_EX/C_tmp10_in[27]
    SLICE_X48Y18         LUT5 (Prop_lut5_I1_O)        0.329    27.335 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_186/O
                         net (fo=1, routed)           0.000    27.335    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_7[0]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170/CO[3]
                         net (fo=1, routed)           0.000    27.885    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154/CO[3]
                         net (fo=1, routed)           0.000    27.999    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134/CO[3]
                         net (fo=1, routed)           0.000    28.113    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.227    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94/CO[3]
                         net (fo=1, routed)           0.000    28.341    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.455    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.009    28.578    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.692 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.692    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.849 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_21/CO[1]
                         net (fo=37, routed)          1.137    29.987    Core_cpu/U_ID_EX/C_tmp10_in[26]
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.329    30.316 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_182/O
                         net (fo=1, routed)           0.000    30.316    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_8[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.866 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169/CO[3]
                         net (fo=1, routed)           0.000    30.866    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.980    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133/CO[3]
                         net (fo=1, routed)           0.000    31.094    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.208    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93/CO[3]
                         net (fo=1, routed)           0.000    31.322    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.436    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.550    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.673    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_20/CO[1]
                         net (fo=37, routed)          1.048    32.878    Core_cpu/U_ID_EX/C_tmp10_in[25]
    SLICE_X40Y18         LUT5 (Prop_lut5_I1_O)        0.329    33.207 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_311/O
                         net (fo=1, routed)           0.000    33.207    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_9[0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287/CO[3]
                         net (fo=1, routed)           0.000    33.757    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.871 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255/CO[3]
                         net (fo=1, routed)           0.000    33.871    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.985 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.985    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.099 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175/CO[3]
                         net (fo=1, routed)           0.000    34.099    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.213 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.213    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    34.327    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.441 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.009    34.450    Core_cpu/ALU_0/EX_rD1_reg[24]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.564 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.564    Core_cpu/ALU_0/EX_rD1_reg[24]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.721 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_24/CO[1]
                         net (fo=37, routed)          1.012    35.733    Core_cpu/U_ID_EX/C_tmp10_in[24]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    36.062 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_307/O
                         net (fo=1, routed)           0.000    36.062    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_10[0]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282/CO[3]
                         net (fo=1, routed)           0.000    36.612    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.726    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.840    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170/CO[3]
                         net (fo=1, routed)           0.000    36.954    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130/CO[3]
                         net (fo=1, routed)           0.000    37.068    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94/CO[3]
                         net (fo=1, routed)           0.009    37.191    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    37.305    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.419    Core_cpu/ALU_0/EX_rD1_reg[23]_i_28_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_21/CO[1]
                         net (fo=37, routed)          0.996    38.572    Core_cpu/U_ID_EX/C_tmp10_in[23]
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.329    38.901 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_303/O
                         net (fo=1, routed)           0.000    38.901    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_11[0]
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.451 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.451    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.565 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245/CO[3]
                         net (fo=1, routed)           0.000    39.565    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205/CO[3]
                         net (fo=1, routed)           0.000    39.679    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.793    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125/CO[3]
                         net (fo=1, routed)           0.009    39.916    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89/CO[3]
                         net (fo=1, routed)           0.000    40.030    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.144 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.144    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.258    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.415 r  Core_cpu/ALU_0/EX_rD1_reg[22]_i_16/CO[1]
                         net (fo=37, routed)          1.038    41.452    Core_cpu/U_ID_EX/C_tmp10_in[22]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.329    41.781 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_299/O
                         net (fo=1, routed)           0.000    41.781    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_12[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204/CO[3]
                         net (fo=1, routed)           0.009    42.568    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164/CO[3]
                         net (fo=1, routed)           0.000    42.682    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.796 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124/CO[3]
                         net (fo=1, routed)           0.000    42.796    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.910 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88/CO[3]
                         net (fo=1, routed)           0.000    42.910    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.024 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.024    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.138 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.138    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_18/CO[1]
                         net (fo=38, routed)          0.992    44.287    Core_cpu/U_ID_EX/C_tmp10_in[21]
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.329    44.616 r  Core_cpu/U_ID_EX/MEM_alu_c[20]_i_104/O
                         net (fo=1, routed)           0.000    44.616    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_13[0]
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.166 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96/CO[3]
                         net (fo=1, routed)           0.009    45.175    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.289 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.289    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.403 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78/CO[3]
                         net (fo=1, routed)           0.000    45.403    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.517 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.517    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.631 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58/CO[3]
                         net (fo=1, routed)           0.000    45.631    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.745 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.745    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.859 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.859    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.973    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_17/CO[1]
                         net (fo=38, routed)          0.910    47.040    Core_cpu/U_ID_EX/C_tmp10_in[20]
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.329    47.369 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_318/O
                         net (fo=1, routed)           0.000    47.369    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_14[0]
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294/CO[3]
                         net (fo=1, routed)           0.000    47.919    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262/CO[3]
                         net (fo=1, routed)           0.000    48.033    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.147 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222/CO[3]
                         net (fo=1, routed)           0.000    48.147    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182/CO[3]
                         net (fo=1, routed)           0.000    48.261    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142/CO[3]
                         net (fo=1, routed)           0.000    48.375    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.489    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.603    Core_cpu/ALU_0/EX_rD1_reg[19]_i_56_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.717    Core_cpu/ALU_0/EX_rD1_reg[19]_i_40_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.874 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_25/CO[1]
                         net (fo=37, routed)          1.103    49.977    Core_cpu/U_ID_EX/C_tmp10_in[19]
    SLICE_X25Y25         LUT5 (Prop_lut5_I1_O)        0.329    50.306 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_314/O
                         net (fo=1, routed)           0.000    50.306    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_15[0]
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289/CO[3]
                         net (fo=1, routed)           0.000    50.856    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.970 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.970    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.084 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217/CO[3]
                         net (fo=1, routed)           0.000    51.084    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.198 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    51.198    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.312 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137/CO[3]
                         net (fo=1, routed)           0.000    51.312    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.426 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101/CO[3]
                         net (fo=1, routed)           0.000    51.426    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.540 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    51.540    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.654 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.654    Core_cpu/ALU_0/EX_rD1_reg[18]_i_32_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.811 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          1.330    53.141    Core_cpu/U_ID_EX/C_tmp10_in[18]
    SLICE_X22Y17         LUT5 (Prop_lut5_I1_O)        0.329    53.470 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_310/O
                         net (fo=1, routed)           0.000    53.470    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_16[0]
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.020    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252/CO[3]
                         net (fo=1, routed)           0.000    54.134    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212/CO[3]
                         net (fo=1, routed)           0.000    54.248    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.362    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132/CO[3]
                         net (fo=1, routed)           0.000    54.476    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.590 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96/CO[3]
                         net (fo=1, routed)           0.000    54.590    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.704 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.704    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.818 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.827    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  Core_cpu/ALU_0/EX_rD1_reg[17]_i_21/CO[1]
                         net (fo=37, routed)          1.100    56.084    Core_cpu/U_ID_EX/C_tmp10_in[17]
    SLICE_X21Y17         LUT5 (Prop_lut5_I1_O)        0.329    56.413 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_306/O
                         net (fo=1, routed)           0.000    56.413    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_17[0]
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283/CO[3]
                         net (fo=1, routed)           0.000    56.963    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251/CO[3]
                         net (fo=1, routed)           0.000    57.077    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211/CO[3]
                         net (fo=1, routed)           0.000    57.191    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171/CO[3]
                         net (fo=1, routed)           0.000    57.305    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131/CO[3]
                         net (fo=1, routed)           0.000    57.419    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.533 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95/CO[3]
                         net (fo=1, routed)           0.000    57.533    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    57.647    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.009    57.770    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.927 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          0.758    58.685    Core_cpu/U_ID_EX/C_tmp10_in[16]
    SLICE_X20Y25         LUT5 (Prop_lut5_I1_O)        0.329    59.014 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_316/O
                         net (fo=1, routed)           0.000    59.014    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_18[0]
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    59.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260/CO[3]
                         net (fo=1, routed)           0.000    59.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180/CO[3]
                         net (fo=1, routed)           0.000    59.906    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140/CO[3]
                         net (fo=1, routed)           0.000    60.020    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    60.134    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.248 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.248    Core_cpu/ALU_0/EX_rD1_reg[15]_i_32_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.362 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.362    Core_cpu/ALU_0/EX_rD1_reg[15]_i_25_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.519 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_19/CO[1]
                         net (fo=37, routed)          0.935    61.454    Core_cpu/U_ID_EX/C_tmp10_in[15]
    SLICE_X19Y26         LUT5 (Prop_lut5_I1_O)        0.329    61.783 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_312/O
                         net (fo=1, routed)           0.000    61.783    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_19[0]
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.333    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255/CO[3]
                         net (fo=1, routed)           0.000    62.447    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215/CO[3]
                         net (fo=1, routed)           0.000    62.561    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    62.675    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.789 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135/CO[3]
                         net (fo=1, routed)           0.000    62.789    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.903 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.903    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    63.017    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.131 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.131    Core_cpu/ALU_0/EX_rD1_reg[14]_i_35_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.288 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_24/CO[1]
                         net (fo=37, routed)          0.941    64.229    Core_cpu/U_ID_EX/C_tmp10_in[14]
    SLICE_X18Y27         LUT5 (Prop_lut5_I1_O)        0.329    64.558 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_308/O
                         net (fo=1, routed)           0.000    64.558    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_20[0]
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.108 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    65.108    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.222 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250/CO[3]
                         net (fo=1, routed)           0.000    65.222    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.336 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.336    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    65.450    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    65.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    65.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.906    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.063 r  Core_cpu/ALU_0/EX_rD1_reg[13]_i_23/CO[1]
                         net (fo=37, routed)          1.054    67.117    Core_cpu/U_ID_EX/C_tmp10_in[13]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    67.446 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_304/O
                         net (fo=1, routed)           0.000    67.446    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_21[0]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.996 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    67.996    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.110 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.110    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.224 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209/CO[3]
                         net (fo=1, routed)           0.000    68.224    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    68.338    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.452 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    68.452    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    68.566    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.680 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    68.680    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.794    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.951 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_21/CO[1]
                         net (fo=37, routed)          0.802    69.753    Core_cpu/U_ID_EX/C_tmp10_in[12]
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.329    70.082 r  Core_cpu/U_ID_EX/MEM_alu_c[11]_i_116/O
                         net (fo=1, routed)           0.000    70.082    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_22[0]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.632 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    70.632    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    70.746    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.860 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    70.860    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.974 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.974    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    71.088    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.202 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    71.202    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.316 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.316    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.430 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.430    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_31/CO[1]
                         net (fo=38, routed)          1.175    72.762    Core_cpu/U_ID_EX/C_tmp10_in[11]
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.329    73.091 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_180/O
                         net (fo=1, routed)           0.000    73.091    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_23[0]
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    73.641    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148/CO[3]
                         net (fo=1, routed)           0.000    73.755    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128/CO[3]
                         net (fo=1, routed)           0.000    73.869    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    73.983    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88/CO[3]
                         net (fo=1, routed)           0.000    74.097    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.211 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    74.211    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.325    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.439 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.439    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.596 r  Core_cpu/ALU_0/EX_rD1_reg[10]_i_18/CO[1]
                         net (fo=37, routed)          1.034    75.630    Core_cpu/U_ID_EX/C_tmp10_in[10]
    SLICE_X14Y34         LUT5 (Prop_lut5_I1_O)        0.329    75.959 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_176/O
                         net (fo=1, routed)           0.000    75.959    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_24[0]
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.492 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    76.492    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.609 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147/CO[3]
                         net (fo=1, routed)           0.000    76.609    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127/CO[3]
                         net (fo=1, routed)           0.000    76.726    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107/CO[3]
                         net (fo=1, routed)           0.000    76.843    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.960 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    76.960    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.077    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.194 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.194    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.311    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_17/CO[1]
                         net (fo=38, routed)          0.752    78.220    Core_cpu/U_ID_EX/C_tmp10_in[9]
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.332    78.552 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_113/O
                         net (fo=1, routed)           0.000    78.552    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_25[0]
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.330 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    79.330    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.444 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    79.444    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    79.558    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.672 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    79.672    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.786 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    79.786    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.900    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.057 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_20/CO[1]
                         net (fo=37, routed)          0.941    80.998    Core_cpu/U_ID_EX/C_tmp10_in[8]
    SLICE_X17Y37         LUT5 (Prop_lut5_I1_O)        0.329    81.327 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_122/O
                         net (fo=1, routed)           0.000    81.327    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_26[0]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    81.877    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    81.991    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    82.105    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.219    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.333    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.447    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    82.561    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    82.675    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.832 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_34/CO[1]
                         net (fo=37, routed)          0.914    83.747    Core_cpu/U_ID_EX/C_tmp10_in[7]
    SLICE_X19Y39         LUT5 (Prop_lut5_I1_O)        0.329    84.076 r  Core_cpu/U_ID_EX/MEM_alu_c[6]_i_102/O
                         net (fo=1, routed)           0.000    84.076    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_27[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94/CO[3]
                         net (fo=1, routed)           0.000    84.626    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    84.740    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    84.854    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.968 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66/CO[3]
                         net (fo=1, routed)           0.000    84.968    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.082 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.082    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.196 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000    85.196    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    85.310    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.424    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.581 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_19/CO[1]
                         net (fo=37, routed)          0.931    86.512    Core_cpu/U_ID_EX/C_tmp10_in[6]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    86.841 r  Core_cpu/U_ID_EX/MEM_alu_c[5]_i_104/O
                         net (fo=1, routed)           0.000    86.841    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_28[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.391    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.505 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.505    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.619 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.619    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    87.733    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.847 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    87.847    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.961    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.075    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.189 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.189    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.346 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_19/CO[1]
                         net (fo=37, routed)          0.869    89.215    Core_cpu/U_ID_EX/C_tmp10_in[5]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    89.544 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_127/O
                         net (fo=1, routed)           0.000    89.544    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_29[0]
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.094    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111/CO[3]
                         net (fo=1, routed)           0.000    90.208    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.322    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000    90.436    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.550    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.664    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    90.778    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.892    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_20/CO[1]
                         net (fo=37, routed)          1.074    92.122    Core_cpu/U_ID_EX/C_tmp10_in[4]
    SLICE_X22Y40         LUT5 (Prop_lut5_I1_O)        0.329    92.451 r  Core_cpu/U_ID_EX/MEM_alu_c[3]_i_154/O
                         net (fo=1, routed)           0.000    92.451    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_30[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.001 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.001    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.115 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.115    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.229 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    93.229    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.343 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.343    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    93.457    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.571    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.685    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    93.799    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_36/CO[1]
                         net (fo=37, routed)          0.898    94.854    Core_cpu/U_ID_EX/C_tmp10_in[3]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    95.183 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_102/O
                         net (fo=1, routed)           0.000    95.183    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_31[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000    95.733    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.847 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    95.847    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.000    95.961    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66/CO[3]
                         net (fo=1, routed)           0.001    96.076    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    96.190    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.304 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.304    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.418 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.418    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.532    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_19/CO[1]
                         net (fo=37, routed)          1.049    97.738    Core_cpu/U_ID_EX/C_tmp10_in[2]
    SLICE_X33Y46         LUT5 (Prop_lut5_I1_O)        0.329    98.067 r  Core_cpu/U_ID_EX/MEM_alu_c[1]_i_100/O
                         net (fo=1, routed)           0.000    98.067    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_32[0]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.617 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92/CO[3]
                         net (fo=1, routed)           0.000    98.617    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000    98.731    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.845 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    98.845    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.959 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.001    98.960    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.074 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.074    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.188 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.188    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.302 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    99.302    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.416    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_18/CO[1]
                         net (fo=37, routed)          0.965   100.537    Core_cpu/ALU_0/C_tmp10_in[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329   100.866 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_380/O
                         net (fo=1, routed)           0.000   100.866    Core_cpu/ALU_0/MEM_alu_c[0]_i_380_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000   101.416    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.530 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000   101.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.001   101.645    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.759 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.759    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.873 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.873    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.987 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000   101.987    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.101 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.101    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.215    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   102.486 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_26/CO[0]
                         net (fo=2, routed)           0.925   103.411    Core_cpu/ALU_0/C_tmp10_in[0]
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.373   103.784 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_31/O
                         net (fo=1, routed)           0.685   104.469    Core_cpu/ALU_0/MEM_alu_c[4]_i_31_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   105.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000   105.049    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   105.163    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_19_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   105.497 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_20/O[1]
                         net (fo=1, routed)           0.925   106.422    Core_cpu/U_ID_EX/C_tmp1[9]
    SLICE_X50Y30         LUT4 (Prop_lut4_I3_O)        0.303   106.725 r  Core_cpu/U_ID_EX/EX_rD1[10]_i_15/O
                         net (fo=1, routed)           0.704   107.429    Core_cpu/U_ID_EX/EX_rD1[10]_i_15_n_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.124   107.553 r  Core_cpu/U_ID_EX/EX_rD1[10]_i_13/O
                         net (fo=2, routed)           1.028   108.581    Core_cpu/U_ID_EX/EX_rD1[10]_i_13_n_0
    SLICE_X67Y24         LUT6 (Prop_lut6_I1_O)        0.124   108.705 r  Core_cpu/U_ID_EX/EX_rD1[10]_i_9/O
                         net (fo=1, routed)           0.626   109.331    Core_cpu/U_ID_EX/EX_rD1[10]_i_9_n_0
    SLICE_X67Y20         LUT6 (Prop_lut6_I4_O)        0.124   109.455 r  Core_cpu/U_ID_EX/EX_rD1[10]_i_4/O
                         net (fo=2, routed)           0.737   110.192    Core_cpu/U_ID_EX/EX_rD1[10]_i_4_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I4_O)        0.124   110.316 r  Core_cpu/U_ID_EX/EX_rD2[10]_i_1/O
                         net (fo=1, routed)           0.000   110.316    Core_cpu/U_ID_EX/EX_rD2[10]_i_1_n_0
    SLICE_X61Y14         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.666    28.012    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X61Y14         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[10]/C
                         clock pessimism              0.633    28.645    
                         clock uncertainty           -0.103    28.543    
    SLICE_X61Y14         FDCE (Setup_fdce_C_D)        0.031    28.574    Core_cpu/U_ID_EX/EX_rD2_reg[10]
  -------------------------------------------------------------------
                         required time                         28.574    
                         arrival time                        -110.316    
  -------------------------------------------------------------------
                         slack                                -81.742    

Slack (VIOLATED) :        -81.714ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.590ns  (logic 61.489ns (60.526%)  route 40.101ns (39.473%))
  Logic Levels:           324  (CARRY4=282 LUT3=2 LUT4=1 LUT5=31 LUT6=8)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.997ns = ( 27.997 - 20.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.789     8.680    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X56Y16         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     9.198 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.468     9.666    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.790 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.330    10.120    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.700 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.700    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.814 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.814    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.928    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.262 f  Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30/O[1]
                         net (fo=6, routed)           0.843    12.105    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.303    12.408 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.772    13.179    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    13.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.151    15.457    Core_cpu/U_ID_EX/CO[0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I1_O)        0.367    15.824 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.824    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.374    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.488    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    16.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.172    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.329 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          0.638    17.967    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X59Y20         LUT5 (Prop_lut5_I1_O)        0.329    18.296 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.296    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.846 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.846    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.960 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.960    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.074 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.074    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.188 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.188    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.302 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.810 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.083    20.893    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X55Y22         LUT5 (Prop_lut5_I1_O)        0.329    21.222 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.222    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_2[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.772 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.772    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.886    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.000 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.009    22.009    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.123    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.351    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.736 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          1.121    23.856    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.329    24.185 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    24.185    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.718 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.718    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.835 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.835    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.952    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.069 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.069    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.303 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    25.303    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.420 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.009    25.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.703 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.072    26.776    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X56Y17         LUT5 (Prop_lut5_I1_O)        0.332    27.108 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.108    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.992 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.992    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.226    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.343    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.460 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.009    28.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.148    29.774    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X55Y13         LUT5 (Prop_lut5_I1_O)        0.332    30.106 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    30.106    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.656 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.656    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.770 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.770    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.884 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.884    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.998 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.998    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.112 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    31.112    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.226 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    31.226    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.340 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.340    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.454 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.454    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.066    32.677    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.329    33.006 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    33.006    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.656 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.773    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    34.007    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    34.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    34.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.358 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.358    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.515 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.005    35.520    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.852 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1022/O
                         net (fo=1, routed)           0.000    35.852    Core_cpu/ALU_0/MEM_alu_c[0]_i_1022_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    37.068    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.701    37.927    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.329    38.256 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.256    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.789 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.789    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.023 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.009    39.032    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.266 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.266    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.383 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.383    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.500 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.500    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.617 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.617    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.774 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.926    40.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_7[0]
    SLICE_X47Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.009    41.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.725 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.725    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    41.953    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.452 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.968    43.419    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.329    43.748 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.748    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.009    44.421    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.535 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.535    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.262 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.904    46.166    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I1_O)        0.329    46.495 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.495    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.045 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.045    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.159 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.009    47.168    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.009 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.886    48.895    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.329    49.224 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.224    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    49.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    49.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    49.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.108 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.108    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.342 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.342    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.576    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          0.895    51.628    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.332    51.960 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    51.960    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    52.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    52.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.966 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    52.966    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.080 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.080    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.194 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.194    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.308 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.308    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.081    54.546    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.329    54.875 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    54.875    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    55.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    55.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    55.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.059    57.439    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X33Y25         LUT5 (Prop_lut5_I1_O)        0.329    57.768 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.768    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.318 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.318    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.432 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.432    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.660 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.660    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.774 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    58.888    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.002    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.116    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.119    60.391    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y26         LUT5 (Prop_lut5_I1_O)        0.329    60.720 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.720    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    61.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.068 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.068    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.952    63.177    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X26Y27         LUT5 (Prop_lut5_I1_O)        0.329    63.506 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.506    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.056 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.056    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.170 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.284 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.284    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.398 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.398    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.512 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.512    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.626    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.740    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.854    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.011 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.888    65.900    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X23Y30         LUT5 (Prop_lut5_I1_O)        0.329    66.229 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.229    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.779 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.779    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    66.893    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.007    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.121    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.734 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.052    68.786    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    69.115 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.115    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.665 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.665    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.779 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.779    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.893 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    69.893    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.007 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.007    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.121 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.121    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.650    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X22Y30         LUT5 (Prop_lut5_I1_O)        0.329    71.979 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    71.979    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.871 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.871    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.985 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    72.985    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.099    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.213 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.213    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.327    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.047    74.531    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X24Y30         LUT5 (Prop_lut5_I1_O)        0.329    74.860 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.860    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.410 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.410    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.638    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.752    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.866 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.866    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.980 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    75.980    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.094    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.365 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.686    77.050    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.329    77.379 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.379    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X26Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.157 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.157    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.271 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.271    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.385 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.385    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.499 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.499    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.613 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    78.613    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.727 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    78.727    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.884 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.888    79.772    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X24Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.101 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.101    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.651 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    80.651    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.765 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    80.765    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.879 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.879    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.993 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    80.993    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.107 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.107    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.606 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.050    82.656    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y40         LUT5 (Prop_lut5_I1_O)        0.329    82.985 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    82.985    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.535 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.535    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    83.649    Core_cpu/ALU_0/EX_rD1_reg[30]_i_59_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    83.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    83.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    83.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.490 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          1.033    85.524    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X25Y40         LUT5 (Prop_lut5_I1_O)        0.329    85.853 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    85.853    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.403 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.403    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.517 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.517    Core_cpu/ALU_0/EX_rD1_reg[26]_i_53_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    86.631    Core_cpu/ALU_0/EX_rD1_reg[30]_i_54_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.745    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    86.859    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.087    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.201    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.358 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.002    88.359    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.329    88.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.688    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X27Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.352 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.352    Core_cpu/ALU_0/EX_rD1_reg[19]_i_70_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.466 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    89.466    Core_cpu/ALU_0/EX_rD1_reg[26]_i_48_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.580 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.580    Core_cpu/ALU_0/EX_rD1_reg[30]_i_49_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.694 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.694    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.808 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.808    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.036 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.036    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.193 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.852    91.046    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.329    91.375 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.375    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.925 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.925    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.039 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_44/CO[3]
                         net (fo=1, routed)           0.000    92.039    Core_cpu/ALU_0/EX_rD1_reg[18]_i_44_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.153 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.153    Core_cpu/ALU_0/EX_rD1_reg[19]_i_61_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.267 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.267    Core_cpu/ALU_0/EX_rD1_reg[26]_i_43_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.381 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    92.381    Core_cpu/ALU_0/EX_rD1_reg[30]_i_44_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.495 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.495    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.609 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.001    92.609    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.723 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    92.723    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.880 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.006    93.886    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X32Y46         LUT5 (Prop_lut5_I1_O)        0.329    94.215 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.215    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.765 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.765    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.879 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.879    Core_cpu/ALU_0/EX_rD1_reg[14]_i_38_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.993 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    94.993    Core_cpu/ALU_0/EX_rD1_reg[18]_i_35_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.107 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.001    95.108    Core_cpu/ALU_0/EX_rD1_reg[19]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.222 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.222    Core_cpu/ALU_0/EX_rD1_reg[26]_i_34_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.336 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.336    Core_cpu/ALU_0/EX_rD1_reg[30]_i_35_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.721 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.130    96.851    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y45         LUT5 (Prop_lut5_I1_O)        0.329    97.180 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.180    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.730 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    97.730    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.844 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.844    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.958 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.958    Core_cpu/ALU_0/EX_rD1_reg[14]_i_25_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.072 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.072    Core_cpu/ALU_0/EX_rD1_reg[18]_i_23_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.186 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.001    98.187    Core_cpu/ALU_0/EX_rD1_reg[19]_i_29_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.301 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.301    Core_cpu/ALU_0/EX_rD1_reg[26]_i_24_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.415 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.415    Core_cpu/ALU_0/EX_rD1_reg[30]_i_23_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.686 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.978    99.664    Core_cpu/ALU_0/MEM_alu_c_reg[0]_28[0]
    SLICE_X39Y44         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803   100.467 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[1]
                         net (fo=5, routed)           0.669   101.136    Core_cpu/U_ID_EX/O[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I2_O)        0.303   101.439 f  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.416   101.855    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124   101.979 f  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           0.835   102.814    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124   102.938 f  Core_cpu/U_ID_EX/EX_rD1[9]_i_20/O
                         net (fo=10, routed)          1.336   104.274    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_2
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124   104.398 r  Core_cpu/U_ID_EX/EX_rD1[29]_i_22/O
                         net (fo=9, routed)           0.350   104.748    Core_cpu/U_ID_EX/EX_rD2_reg[29]_3
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.124   104.872 r  Core_cpu/U_ID_EX/MEM_alu_c[23]_i_39/O
                         net (fo=4, routed)           0.797   105.669    Core_cpu/ALU_0/EX_ext_reg[20]_1
    SLICE_X49Y43         LUT4 (Prop_lut4_I1_O)        0.124   105.793 r  Core_cpu/ALU_0/MEM_alu_c[24]_i_21/O
                         net (fo=1, routed)           0.000   105.793    Core_cpu/ALU_0/MEM_alu_c[24]_i_21_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.343 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000   106.343    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_15_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   106.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/O[1]
                         net (fo=2, routed)           0.733   107.410    Core_cpu/ALU_0/MEM_alu_c_reg[28][1]
    SLICE_X52Y43         LUT6 (Prop_lut6_I1_O)        0.303   107.713 r  Core_cpu/ALU_0/EX_rD1[26]_i_13/O
                         net (fo=1, routed)           0.446   108.159    Core_cpu/U_ID_EX/EX_rD1_reg[31]_rep_1
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124   108.283 r  Core_cpu/U_ID_EX/EX_rD1[26]_i_10/O
                         net (fo=1, routed)           0.749   109.032    Core_cpu/U_ID_EX/EX_rD1[26]_i_10_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124   109.156 r  Core_cpu/U_ID_EX/EX_rD1[26]_i_9/O
                         net (fo=1, routed)           0.404   109.560    Core_cpu/U_ID_EX/EX_rD1[26]_i_9_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I4_O)        0.124   109.684 r  Core_cpu/U_ID_EX/EX_rD1[26]_i_3/O
                         net (fo=2, routed)           0.462   110.146    Core_cpu/U_ID_EX/EX_rD1[26]_i_3_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.124   110.270 r  Core_cpu/U_ID_EX/EX_rD1[26]_i_1/O
                         net (fo=1, routed)           0.000   110.270    Core_cpu/U_ID_EX/EX_rD1[26]_i_1_n_0
    SLICE_X53Y26         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.651    27.997    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X53Y26         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[26]/C
                         clock pessimism              0.633    28.630    
                         clock uncertainty           -0.103    28.528    
    SLICE_X53Y26         FDCE (Setup_fdce_C_D)        0.029    28.557    Core_cpu/U_ID_EX/EX_rD1_reg[26]
  -------------------------------------------------------------------
                         required time                         28.557    
                         arrival time                        -110.271    
  -------------------------------------------------------------------
                         slack                                -81.714    

Slack (VIOLATED) :        -81.709ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.589ns  (logic 61.487ns (60.525%)  route 40.102ns (39.475%))
  Logic Levels:           325  (CARRY4=283 LUT3=2 LUT4=1 LUT5=31 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.998ns = ( 27.998 - 20.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.789     8.680    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X56Y16         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     9.198 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.468     9.666    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.790 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.330    10.120    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.700 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.700    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.814 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.814    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.928    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.262 f  Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30/O[1]
                         net (fo=6, routed)           0.843    12.105    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.303    12.408 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.772    13.179    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    13.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.151    15.457    Core_cpu/U_ID_EX/CO[0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I1_O)        0.367    15.824 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.824    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.374    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.488    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    16.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.172    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.329 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          0.638    17.967    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X59Y20         LUT5 (Prop_lut5_I1_O)        0.329    18.296 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.296    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.846 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.846    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.960 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.960    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.074 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.074    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.188 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.188    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.302 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.810 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.083    20.893    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X55Y22         LUT5 (Prop_lut5_I1_O)        0.329    21.222 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.222    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_2[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.772 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.772    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.886    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.000 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.009    22.009    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.123    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.351    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.736 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          1.121    23.856    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.329    24.185 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    24.185    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.718 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.718    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.835 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.835    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.952    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.069 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.069    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.303 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    25.303    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.420 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.009    25.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.703 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.072    26.776    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X56Y17         LUT5 (Prop_lut5_I1_O)        0.332    27.108 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.108    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.992 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.992    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.226    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.343    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.460 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.009    28.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.148    29.774    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X55Y13         LUT5 (Prop_lut5_I1_O)        0.332    30.106 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    30.106    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.656 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.656    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.770 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.770    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.884 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.884    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.998 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.998    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.112 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    31.112    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.226 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    31.226    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.340 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.340    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.454 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.454    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.066    32.677    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.329    33.006 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    33.006    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.656 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.773    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    34.007    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    34.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    34.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.358 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.358    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.515 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.005    35.520    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.852 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1022/O
                         net (fo=1, routed)           0.000    35.852    Core_cpu/ALU_0/MEM_alu_c[0]_i_1022_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    37.068    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.701    37.927    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.329    38.256 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.256    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.789 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.789    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.023 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.009    39.032    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.266 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.266    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.383 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.383    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.500 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.500    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.617 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.617    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.774 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.926    40.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_7[0]
    SLICE_X47Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.009    41.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.725 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.725    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    41.953    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.452 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.968    43.419    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.329    43.748 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.748    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.009    44.421    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.535 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.535    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.262 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.904    46.166    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I1_O)        0.329    46.495 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.495    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.045 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.045    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.159 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.009    47.168    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.009 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.886    48.895    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.329    49.224 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.224    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    49.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    49.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    49.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.108 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.108    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.342 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.342    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.576    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          0.895    51.628    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.332    51.960 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    51.960    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    52.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    52.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.966 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    52.966    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.080 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.080    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.194 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.194    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.308 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.308    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.081    54.546    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.329    54.875 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    54.875    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    55.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    55.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    55.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.059    57.439    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X33Y25         LUT5 (Prop_lut5_I1_O)        0.329    57.768 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.768    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.318 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.318    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.432 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.432    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.660 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.660    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.774 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    58.888    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.002    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.116    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.119    60.391    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y26         LUT5 (Prop_lut5_I1_O)        0.329    60.720 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.720    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    61.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.068 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.068    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.952    63.177    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X26Y27         LUT5 (Prop_lut5_I1_O)        0.329    63.506 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.506    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.056 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.056    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.170 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.284 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.284    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.398 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.398    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.512 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.512    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.626    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.740    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.854    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.011 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.888    65.900    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X23Y30         LUT5 (Prop_lut5_I1_O)        0.329    66.229 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.229    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.779 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.779    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    66.893    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.007    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.121    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.734 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.052    68.786    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    69.115 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.115    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.665 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.665    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.779 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.779    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.893 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    69.893    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.007 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.007    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.121 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.121    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.650    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X22Y30         LUT5 (Prop_lut5_I1_O)        0.329    71.979 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    71.979    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.871 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.871    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.985 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    72.985    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.099    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.213 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.213    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.327    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.047    74.531    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X24Y30         LUT5 (Prop_lut5_I1_O)        0.329    74.860 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.860    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.410 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.410    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.638    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.752    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.866 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.866    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.980 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    75.980    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.094    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.365 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.686    77.050    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.329    77.379 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.379    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X26Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.157 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.157    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.271 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.271    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.385 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.385    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.499 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.499    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.613 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    78.613    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.727 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    78.727    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.884 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.888    79.772    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X24Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.101 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.101    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.651 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    80.651    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.765 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    80.765    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.879 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.879    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.993 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    80.993    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.107 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.107    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.606 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.050    82.656    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y40         LUT5 (Prop_lut5_I1_O)        0.329    82.985 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    82.985    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.535 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.535    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    83.649    Core_cpu/ALU_0/EX_rD1_reg[30]_i_59_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    83.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    83.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    83.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.490 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          1.033    85.524    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X25Y40         LUT5 (Prop_lut5_I1_O)        0.329    85.853 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    85.853    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.403 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.403    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.517 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.517    Core_cpu/ALU_0/EX_rD1_reg[26]_i_53_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    86.631    Core_cpu/ALU_0/EX_rD1_reg[30]_i_54_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.745    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    86.859    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.087    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.201    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.358 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.002    88.359    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.329    88.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.688    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X27Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.352 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.352    Core_cpu/ALU_0/EX_rD1_reg[19]_i_70_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.466 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    89.466    Core_cpu/ALU_0/EX_rD1_reg[26]_i_48_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.580 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.580    Core_cpu/ALU_0/EX_rD1_reg[30]_i_49_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.694 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.694    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.808 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.808    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.036 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.036    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.193 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.852    91.046    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.329    91.375 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.375    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.925 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.925    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.039 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_44/CO[3]
                         net (fo=1, routed)           0.000    92.039    Core_cpu/ALU_0/EX_rD1_reg[18]_i_44_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.153 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.153    Core_cpu/ALU_0/EX_rD1_reg[19]_i_61_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.267 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.267    Core_cpu/ALU_0/EX_rD1_reg[26]_i_43_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.381 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    92.381    Core_cpu/ALU_0/EX_rD1_reg[30]_i_44_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.495 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.495    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.609 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.001    92.609    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.723 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    92.723    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.880 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.006    93.886    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X32Y46         LUT5 (Prop_lut5_I1_O)        0.329    94.215 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.215    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.765 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.765    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.879 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.879    Core_cpu/ALU_0/EX_rD1_reg[14]_i_38_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.993 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    94.993    Core_cpu/ALU_0/EX_rD1_reg[18]_i_35_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.107 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.001    95.108    Core_cpu/ALU_0/EX_rD1_reg[19]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.222 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.222    Core_cpu/ALU_0/EX_rD1_reg[26]_i_34_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.336 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.336    Core_cpu/ALU_0/EX_rD1_reg[30]_i_35_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.721 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.130    96.851    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y45         LUT5 (Prop_lut5_I1_O)        0.329    97.180 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.180    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.730 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    97.730    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.844 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.844    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.958 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.958    Core_cpu/ALU_0/EX_rD1_reg[14]_i_25_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.072 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.072    Core_cpu/ALU_0/EX_rD1_reg[18]_i_23_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.186 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.001    98.187    Core_cpu/ALU_0/EX_rD1_reg[19]_i_29_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.301 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.301    Core_cpu/ALU_0/EX_rD1_reg[26]_i_24_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.415 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.415    Core_cpu/ALU_0/EX_rD1_reg[30]_i_23_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.686 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.978    99.664    Core_cpu/ALU_0/MEM_alu_c_reg[0]_28[0]
    SLICE_X39Y44         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803   100.467 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[1]
                         net (fo=5, routed)           0.669   101.136    Core_cpu/U_ID_EX/O[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I2_O)        0.303   101.439 f  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.416   101.855    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124   101.979 f  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           0.835   102.814    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124   102.938 f  Core_cpu/U_ID_EX/EX_rD1[9]_i_20/O
                         net (fo=10, routed)          1.336   104.274    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_2
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124   104.398 r  Core_cpu/U_ID_EX/EX_rD1[29]_i_22/O
                         net (fo=9, routed)           0.350   104.748    Core_cpu/U_ID_EX/EX_rD2_reg[29]_3
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.124   104.872 r  Core_cpu/U_ID_EX/MEM_alu_c[23]_i_39/O
                         net (fo=4, routed)           0.797   105.669    Core_cpu/ALU_0/EX_ext_reg[20]_1
    SLICE_X49Y43         LUT4 (Prop_lut4_I1_O)        0.124   105.793 r  Core_cpu/ALU_0/MEM_alu_c[24]_i_21/O
                         net (fo=1, routed)           0.000   105.793    Core_cpu/ALU_0/MEM_alu_c[24]_i_21_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.343 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000   106.343    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_15_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000   106.457    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_40/O[0]
                         net (fo=2, routed)           0.808   107.487    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I1_O)        0.299   107.786 r  Core_cpu/U_ID_EX/EX_rD1[29]_i_13/O
                         net (fo=1, routed)           0.162   107.948    Core_cpu/U_ID_EX/EX_rD1[29]_i_13_n_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124   108.072 r  Core_cpu/U_ID_EX/EX_rD1[29]_i_10/O
                         net (fo=1, routed)           0.828   108.900    Core_cpu/U_ID_EX/EX_rD1[29]_i_10_n_0
    SLICE_X54Y31         LUT6 (Prop_lut6_I0_O)        0.124   109.024 r  Core_cpu/U_ID_EX/EX_rD1[29]_i_9/O
                         net (fo=1, routed)           0.692   109.716    Core_cpu/U_ID_EX/EX_rD1[29]_i_9_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.124   109.840 r  Core_cpu/U_ID_EX/EX_rD1[29]_i_4/O
                         net (fo=2, routed)           0.305   110.145    Core_cpu/U_ID_EX/EX_rD1[29]_i_4_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I4_O)        0.124   110.269 r  Core_cpu/U_ID_EX/EX_rD1[29]_i_1/O
                         net (fo=1, routed)           0.000   110.269    Core_cpu/U_ID_EX/EX_rD1[29]_i_1_n_0
    SLICE_X57Y26         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.652    27.998    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X57Y26         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[29]/C
                         clock pessimism              0.633    28.631    
                         clock uncertainty           -0.103    28.529    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.031    28.560    Core_cpu/U_ID_EX/EX_rD1_reg[29]
  -------------------------------------------------------------------
                         required time                         28.560    
                         arrival time                        -110.269    
  -------------------------------------------------------------------
                         slack                                -81.709    

Slack (VIOLATED) :        -81.689ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.576ns  (logic 62.664ns (61.692%)  route 38.912ns (38.308%))
  Logic Levels:           334  (CARRY4=295 LUT1=1 LUT3=2 LUT4=1 LUT5=31 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.005ns = ( 28.005 - 20.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.789     8.680    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X56Y16         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     9.198 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.468     9.666    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.790 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.330    10.120    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.700 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.700    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.814 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.814    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.928    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.042    Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.156 r  Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.156    Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.270    Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.384    Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.718 f  Core_cpu/U_ID_EX/EX_rD1_reg[31]_i_35/O[1]
                         net (fo=4, routed)           0.854    12.571    Core_cpu/ALU_0/EX_rD2_reg[31]_2[1]
    SLICE_X62Y16         LUT6 (Prop_lut6_I5_O)        0.303    12.874 r  Core_cpu/ALU_0/EX_rD1[31]_i_70/O
                         net (fo=2, routed)           0.966    13.840    Core_cpu/ALU_0/EX_rD1[31]_i_70_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.238 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.238    Core_cpu/ALU_0/EX_rD1_reg[31]_i_45_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.509 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_28/CO[0]
                         net (fo=37, routed)          0.925    15.435    Core_cpu/U_ID_EX/C_tmp10_in[31]
    SLICE_X52Y16         LUT5 (Prop_lut5_I1_O)        0.373    15.808 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_422/O
                         net (fo=1, routed)           0.000    15.808    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_3[0]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391/CO[3]
                         net (fo=1, routed)           0.000    16.358    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350/CO[3]
                         net (fo=1, routed)           0.000    16.472    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302/CO[3]
                         net (fo=1, routed)           0.000    16.586    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254/CO[3]
                         net (fo=1, routed)           0.000    16.700    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206/CO[3]
                         net (fo=1, routed)           0.000    16.814    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.928    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.042    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.156    Core_cpu/ALU_0/EX_rD1_reg[30]_i_32_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.313 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_22/CO[1]
                         net (fo=37, routed)          1.018    18.330    Core_cpu/U_ID_EX/C_tmp10_in[30]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.329    18.659 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_418/O
                         net (fo=1, routed)           0.000    18.659    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_4[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.209 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386/CO[3]
                         net (fo=1, routed)           0.000    19.209    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.323 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.000    19.323    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.437 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297/CO[3]
                         net (fo=1, routed)           0.000    19.437    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.551 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.551    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.665 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201/CO[3]
                         net (fo=1, routed)           0.000    19.665    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161/CO[3]
                         net (fo=1, routed)           0.009    19.788    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114/CO[3]
                         net (fo=1, routed)           0.000    19.902    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.016 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    20.016    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.173 r  Core_cpu/ALU_0/EX_rD1_reg[29]_i_20/CO[1]
                         net (fo=37, routed)          0.940    21.114    Core_cpu/U_ID_EX/C_tmp10_in[29]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.329    21.443 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_414/O
                         net (fo=1, routed)           0.000    21.443    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_5[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.976 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385/CO[3]
                         net (fo=1, routed)           0.000    21.976    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.093 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.093    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296/CO[3]
                         net (fo=1, routed)           0.000    22.210    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248/CO[3]
                         net (fo=1, routed)           0.000    22.327    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.444 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200/CO[3]
                         net (fo=1, routed)           0.000    22.444    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.009    22.570    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.687    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.804    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_29/CO[1]
                         net (fo=37, routed)          1.128    24.089    Core_cpu/U_ID_EX/C_tmp10_in[28]
    SLICE_X49Y19         LUT5 (Prop_lut5_I1_O)        0.332    24.421 r  Core_cpu/U_ID_EX/MEM_alu_c[27]_i_127/O
                         net (fo=1, routed)           0.000    24.421    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_6[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119/CO[3]
                         net (fo=1, routed)           0.000    24.971    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.085    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.199    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.313    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.427    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.009    25.550    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.664    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.778    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.935 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_39/CO[1]
                         net (fo=37, routed)          1.071    27.006    Core_cpu/U_ID_EX/C_tmp10_in[27]
    SLICE_X48Y18         LUT5 (Prop_lut5_I1_O)        0.329    27.335 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_186/O
                         net (fo=1, routed)           0.000    27.335    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_7[0]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170/CO[3]
                         net (fo=1, routed)           0.000    27.885    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154/CO[3]
                         net (fo=1, routed)           0.000    27.999    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134/CO[3]
                         net (fo=1, routed)           0.000    28.113    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.227    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94/CO[3]
                         net (fo=1, routed)           0.000    28.341    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.455    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.009    28.578    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.692 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.692    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.849 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_21/CO[1]
                         net (fo=37, routed)          1.137    29.987    Core_cpu/U_ID_EX/C_tmp10_in[26]
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.329    30.316 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_182/O
                         net (fo=1, routed)           0.000    30.316    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_8[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.866 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169/CO[3]
                         net (fo=1, routed)           0.000    30.866    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.980    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133/CO[3]
                         net (fo=1, routed)           0.000    31.094    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.208    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93/CO[3]
                         net (fo=1, routed)           0.000    31.322    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.436    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.550    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.673    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_20/CO[1]
                         net (fo=37, routed)          1.048    32.878    Core_cpu/U_ID_EX/C_tmp10_in[25]
    SLICE_X40Y18         LUT5 (Prop_lut5_I1_O)        0.329    33.207 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_311/O
                         net (fo=1, routed)           0.000    33.207    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_9[0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287/CO[3]
                         net (fo=1, routed)           0.000    33.757    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.871 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255/CO[3]
                         net (fo=1, routed)           0.000    33.871    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.985 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.985    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.099 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175/CO[3]
                         net (fo=1, routed)           0.000    34.099    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.213 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.213    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    34.327    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.441 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.009    34.450    Core_cpu/ALU_0/EX_rD1_reg[24]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.564 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.564    Core_cpu/ALU_0/EX_rD1_reg[24]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.721 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_24/CO[1]
                         net (fo=37, routed)          1.012    35.733    Core_cpu/U_ID_EX/C_tmp10_in[24]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    36.062 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_307/O
                         net (fo=1, routed)           0.000    36.062    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_10[0]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282/CO[3]
                         net (fo=1, routed)           0.000    36.612    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.726    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.840    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170/CO[3]
                         net (fo=1, routed)           0.000    36.954    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130/CO[3]
                         net (fo=1, routed)           0.000    37.068    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94/CO[3]
                         net (fo=1, routed)           0.009    37.191    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    37.305    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.419    Core_cpu/ALU_0/EX_rD1_reg[23]_i_28_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_21/CO[1]
                         net (fo=37, routed)          0.996    38.572    Core_cpu/U_ID_EX/C_tmp10_in[23]
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.329    38.901 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_303/O
                         net (fo=1, routed)           0.000    38.901    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_11[0]
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.451 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.451    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.565 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245/CO[3]
                         net (fo=1, routed)           0.000    39.565    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205/CO[3]
                         net (fo=1, routed)           0.000    39.679    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.793    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125/CO[3]
                         net (fo=1, routed)           0.009    39.916    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89/CO[3]
                         net (fo=1, routed)           0.000    40.030    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.144 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.144    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.258    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.415 r  Core_cpu/ALU_0/EX_rD1_reg[22]_i_16/CO[1]
                         net (fo=37, routed)          1.038    41.452    Core_cpu/U_ID_EX/C_tmp10_in[22]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.329    41.781 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_299/O
                         net (fo=1, routed)           0.000    41.781    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_12[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204/CO[3]
                         net (fo=1, routed)           0.009    42.568    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164/CO[3]
                         net (fo=1, routed)           0.000    42.682    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.796 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124/CO[3]
                         net (fo=1, routed)           0.000    42.796    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.910 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88/CO[3]
                         net (fo=1, routed)           0.000    42.910    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.024 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.024    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.138 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.138    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_18/CO[1]
                         net (fo=38, routed)          0.992    44.287    Core_cpu/U_ID_EX/C_tmp10_in[21]
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.329    44.616 r  Core_cpu/U_ID_EX/MEM_alu_c[20]_i_104/O
                         net (fo=1, routed)           0.000    44.616    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_13[0]
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.166 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96/CO[3]
                         net (fo=1, routed)           0.009    45.175    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.289 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.289    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.403 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78/CO[3]
                         net (fo=1, routed)           0.000    45.403    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.517 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.517    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.631 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58/CO[3]
                         net (fo=1, routed)           0.000    45.631    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.745 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.745    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.859 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.859    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.973    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_17/CO[1]
                         net (fo=38, routed)          0.910    47.040    Core_cpu/U_ID_EX/C_tmp10_in[20]
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.329    47.369 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_318/O
                         net (fo=1, routed)           0.000    47.369    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_14[0]
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294/CO[3]
                         net (fo=1, routed)           0.000    47.919    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262/CO[3]
                         net (fo=1, routed)           0.000    48.033    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.147 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222/CO[3]
                         net (fo=1, routed)           0.000    48.147    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182/CO[3]
                         net (fo=1, routed)           0.000    48.261    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142/CO[3]
                         net (fo=1, routed)           0.000    48.375    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.489    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.603    Core_cpu/ALU_0/EX_rD1_reg[19]_i_56_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.717    Core_cpu/ALU_0/EX_rD1_reg[19]_i_40_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.874 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_25/CO[1]
                         net (fo=37, routed)          1.103    49.977    Core_cpu/U_ID_EX/C_tmp10_in[19]
    SLICE_X25Y25         LUT5 (Prop_lut5_I1_O)        0.329    50.306 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_314/O
                         net (fo=1, routed)           0.000    50.306    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_15[0]
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289/CO[3]
                         net (fo=1, routed)           0.000    50.856    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.970 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.970    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.084 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217/CO[3]
                         net (fo=1, routed)           0.000    51.084    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.198 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    51.198    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.312 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137/CO[3]
                         net (fo=1, routed)           0.000    51.312    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.426 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101/CO[3]
                         net (fo=1, routed)           0.000    51.426    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.540 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    51.540    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.654 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.654    Core_cpu/ALU_0/EX_rD1_reg[18]_i_32_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.811 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          1.330    53.141    Core_cpu/U_ID_EX/C_tmp10_in[18]
    SLICE_X22Y17         LUT5 (Prop_lut5_I1_O)        0.329    53.470 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_310/O
                         net (fo=1, routed)           0.000    53.470    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_16[0]
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.020    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252/CO[3]
                         net (fo=1, routed)           0.000    54.134    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212/CO[3]
                         net (fo=1, routed)           0.000    54.248    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.362    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132/CO[3]
                         net (fo=1, routed)           0.000    54.476    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.590 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96/CO[3]
                         net (fo=1, routed)           0.000    54.590    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.704 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.704    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.818 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.827    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  Core_cpu/ALU_0/EX_rD1_reg[17]_i_21/CO[1]
                         net (fo=37, routed)          1.100    56.084    Core_cpu/U_ID_EX/C_tmp10_in[17]
    SLICE_X21Y17         LUT5 (Prop_lut5_I1_O)        0.329    56.413 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_306/O
                         net (fo=1, routed)           0.000    56.413    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_17[0]
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283/CO[3]
                         net (fo=1, routed)           0.000    56.963    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251/CO[3]
                         net (fo=1, routed)           0.000    57.077    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211/CO[3]
                         net (fo=1, routed)           0.000    57.191    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171/CO[3]
                         net (fo=1, routed)           0.000    57.305    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131/CO[3]
                         net (fo=1, routed)           0.000    57.419    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.533 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95/CO[3]
                         net (fo=1, routed)           0.000    57.533    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    57.647    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.009    57.770    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.927 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          0.758    58.685    Core_cpu/U_ID_EX/C_tmp10_in[16]
    SLICE_X20Y25         LUT5 (Prop_lut5_I1_O)        0.329    59.014 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_316/O
                         net (fo=1, routed)           0.000    59.014    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_18[0]
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    59.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260/CO[3]
                         net (fo=1, routed)           0.000    59.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180/CO[3]
                         net (fo=1, routed)           0.000    59.906    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140/CO[3]
                         net (fo=1, routed)           0.000    60.020    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    60.134    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.248 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.248    Core_cpu/ALU_0/EX_rD1_reg[15]_i_32_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.362 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.362    Core_cpu/ALU_0/EX_rD1_reg[15]_i_25_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.519 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_19/CO[1]
                         net (fo=37, routed)          0.935    61.454    Core_cpu/U_ID_EX/C_tmp10_in[15]
    SLICE_X19Y26         LUT5 (Prop_lut5_I1_O)        0.329    61.783 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_312/O
                         net (fo=1, routed)           0.000    61.783    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_19[0]
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.333    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255/CO[3]
                         net (fo=1, routed)           0.000    62.447    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215/CO[3]
                         net (fo=1, routed)           0.000    62.561    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    62.675    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.789 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135/CO[3]
                         net (fo=1, routed)           0.000    62.789    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.903 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.903    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    63.017    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.131 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.131    Core_cpu/ALU_0/EX_rD1_reg[14]_i_35_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.288 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_24/CO[1]
                         net (fo=37, routed)          0.941    64.229    Core_cpu/U_ID_EX/C_tmp10_in[14]
    SLICE_X18Y27         LUT5 (Prop_lut5_I1_O)        0.329    64.558 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_308/O
                         net (fo=1, routed)           0.000    64.558    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_20[0]
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.108 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    65.108    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.222 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250/CO[3]
                         net (fo=1, routed)           0.000    65.222    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.336 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.336    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    65.450    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    65.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    65.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.906    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.063 r  Core_cpu/ALU_0/EX_rD1_reg[13]_i_23/CO[1]
                         net (fo=37, routed)          1.054    67.117    Core_cpu/U_ID_EX/C_tmp10_in[13]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    67.446 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_304/O
                         net (fo=1, routed)           0.000    67.446    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_21[0]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.996 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    67.996    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.110 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.110    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.224 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209/CO[3]
                         net (fo=1, routed)           0.000    68.224    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    68.338    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.452 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    68.452    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    68.566    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.680 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    68.680    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.794    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.951 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_21/CO[1]
                         net (fo=37, routed)          0.802    69.753    Core_cpu/U_ID_EX/C_tmp10_in[12]
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.329    70.082 r  Core_cpu/U_ID_EX/MEM_alu_c[11]_i_116/O
                         net (fo=1, routed)           0.000    70.082    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_22[0]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.632 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    70.632    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    70.746    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.860 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    70.860    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.974 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.974    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    71.088    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.202 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    71.202    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.316 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.316    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.430 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.430    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_31/CO[1]
                         net (fo=38, routed)          1.175    72.762    Core_cpu/U_ID_EX/C_tmp10_in[11]
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.329    73.091 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_180/O
                         net (fo=1, routed)           0.000    73.091    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_23[0]
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    73.641    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148/CO[3]
                         net (fo=1, routed)           0.000    73.755    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128/CO[3]
                         net (fo=1, routed)           0.000    73.869    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    73.983    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88/CO[3]
                         net (fo=1, routed)           0.000    74.097    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.211 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    74.211    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.325    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.439 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.439    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.596 r  Core_cpu/ALU_0/EX_rD1_reg[10]_i_18/CO[1]
                         net (fo=37, routed)          1.034    75.630    Core_cpu/U_ID_EX/C_tmp10_in[10]
    SLICE_X14Y34         LUT5 (Prop_lut5_I1_O)        0.329    75.959 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_176/O
                         net (fo=1, routed)           0.000    75.959    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_24[0]
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.492 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    76.492    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.609 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147/CO[3]
                         net (fo=1, routed)           0.000    76.609    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127/CO[3]
                         net (fo=1, routed)           0.000    76.726    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107/CO[3]
                         net (fo=1, routed)           0.000    76.843    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.960 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    76.960    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.077    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.194 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.194    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.311    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_17/CO[1]
                         net (fo=38, routed)          0.752    78.220    Core_cpu/U_ID_EX/C_tmp10_in[9]
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.332    78.552 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_113/O
                         net (fo=1, routed)           0.000    78.552    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_25[0]
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.330 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    79.330    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.444 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    79.444    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    79.558    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.672 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    79.672    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.786 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    79.786    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.900    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.057 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_20/CO[1]
                         net (fo=37, routed)          0.941    80.998    Core_cpu/U_ID_EX/C_tmp10_in[8]
    SLICE_X17Y37         LUT5 (Prop_lut5_I1_O)        0.329    81.327 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_122/O
                         net (fo=1, routed)           0.000    81.327    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_26[0]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    81.877    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    81.991    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    82.105    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.219    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.333    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.447    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    82.561    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    82.675    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.832 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_34/CO[1]
                         net (fo=37, routed)          0.914    83.747    Core_cpu/U_ID_EX/C_tmp10_in[7]
    SLICE_X19Y39         LUT5 (Prop_lut5_I1_O)        0.329    84.076 r  Core_cpu/U_ID_EX/MEM_alu_c[6]_i_102/O
                         net (fo=1, routed)           0.000    84.076    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_27[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94/CO[3]
                         net (fo=1, routed)           0.000    84.626    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    84.740    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    84.854    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.968 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66/CO[3]
                         net (fo=1, routed)           0.000    84.968    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.082 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.082    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.196 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000    85.196    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    85.310    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.424    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.581 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_19/CO[1]
                         net (fo=37, routed)          0.931    86.512    Core_cpu/U_ID_EX/C_tmp10_in[6]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    86.841 r  Core_cpu/U_ID_EX/MEM_alu_c[5]_i_104/O
                         net (fo=1, routed)           0.000    86.841    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_28[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.391    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.505 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.505    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.619 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.619    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    87.733    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.847 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    87.847    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.961    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.075    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.189 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.189    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.346 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_19/CO[1]
                         net (fo=37, routed)          0.869    89.215    Core_cpu/U_ID_EX/C_tmp10_in[5]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    89.544 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_127/O
                         net (fo=1, routed)           0.000    89.544    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_29[0]
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.094    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111/CO[3]
                         net (fo=1, routed)           0.000    90.208    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.322    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000    90.436    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.550    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.664    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    90.778    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.892    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_20/CO[1]
                         net (fo=37, routed)          1.074    92.122    Core_cpu/U_ID_EX/C_tmp10_in[4]
    SLICE_X22Y40         LUT5 (Prop_lut5_I1_O)        0.329    92.451 r  Core_cpu/U_ID_EX/MEM_alu_c[3]_i_154/O
                         net (fo=1, routed)           0.000    92.451    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_30[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.001 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.001    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.115 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.115    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.229 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    93.229    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.343 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.343    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    93.457    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.571    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.685    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    93.799    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_36/CO[1]
                         net (fo=37, routed)          0.898    94.854    Core_cpu/U_ID_EX/C_tmp10_in[3]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    95.183 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_102/O
                         net (fo=1, routed)           0.000    95.183    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_31[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000    95.733    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.847 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    95.847    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.000    95.961    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66/CO[3]
                         net (fo=1, routed)           0.001    96.076    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    96.190    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.304 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.304    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.418 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.418    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.532    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_19/CO[1]
                         net (fo=37, routed)          1.049    97.738    Core_cpu/U_ID_EX/C_tmp10_in[2]
    SLICE_X33Y46         LUT5 (Prop_lut5_I1_O)        0.329    98.067 r  Core_cpu/U_ID_EX/MEM_alu_c[1]_i_100/O
                         net (fo=1, routed)           0.000    98.067    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_32[0]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.617 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92/CO[3]
                         net (fo=1, routed)           0.000    98.617    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000    98.731    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.845 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    98.845    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.959 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.001    98.960    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.074 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.074    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.188 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.188    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.302 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    99.302    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.416    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_18/CO[1]
                         net (fo=37, routed)          0.965   100.537    Core_cpu/ALU_0/C_tmp10_in[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329   100.866 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_380/O
                         net (fo=1, routed)           0.000   100.866    Core_cpu/ALU_0/MEM_alu_c[0]_i_380_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000   101.416    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.530 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000   101.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.001   101.645    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.759 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.759    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.873 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.873    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.987 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000   101.987    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.101 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.101    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.215    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   102.486 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_26/CO[0]
                         net (fo=2, routed)           0.925   103.411    Core_cpu/ALU_0/C_tmp10_in[0]
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.373   103.784 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_31/O
                         net (fo=1, routed)           0.685   104.469    Core_cpu/ALU_0/MEM_alu_c[4]_i_31_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   105.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000   105.049    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   105.163    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_19_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.277 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.277    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_20_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.391    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.505 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000   105.505    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_16_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.727 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_17/O[0]
                         net (fo=2, routed)           0.899   106.626    Core_cpu/U_ID_EX/C_tmp1[20]
    SLICE_X51Y31         LUT4 (Prop_lut4_I3_O)        0.299   106.925 r  Core_cpu/U_ID_EX/EX_rD1[21]_i_14/O
                         net (fo=1, routed)           0.407   107.332    Core_cpu/U_ID_EX/EX_rD1[21]_i_14_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I3_O)        0.124   107.456 r  Core_cpu/U_ID_EX/EX_rD1[21]_i_11/O
                         net (fo=1, routed)           0.820   108.276    Core_cpu/U_ID_EX/EX_rD1[21]_i_11_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.124   108.400 r  Core_cpu/U_ID_EX/EX_rD1[21]_i_9/O
                         net (fo=1, routed)           0.295   108.695    Core_cpu/U_ID_EX/EX_rD1[21]_i_9_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I4_O)        0.124   108.819 r  Core_cpu/U_ID_EX/EX_rD1[21]_i_3/O
                         net (fo=2, routed)           1.313   110.132    Core_cpu/U_ID_EX/EX_rD1[21]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124   110.256 r  Core_cpu/U_ID_EX/EX_rD1[21]_i_1/O
                         net (fo=1, routed)           0.000   110.256    Core_cpu/U_ID_EX/EX_rD1[21]_i_1_n_0
    SLICE_X64Y23         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.659    28.005    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X64Y23         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[21]/C
                         clock pessimism              0.633    28.638    
                         clock uncertainty           -0.103    28.536    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.032    28.568    Core_cpu/U_ID_EX/EX_rD1_reg[21]
  -------------------------------------------------------------------
                         required time                         28.568    
                         arrival time                        -110.256    
  -------------------------------------------------------------------
                         slack                                -81.689    

Slack (VIOLATED) :        -81.666ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.600ns  (logic 61.487ns (60.519%)  route 40.112ns (39.481%))
  Logic Levels:           325  (CARRY4=283 LUT3=2 LUT4=1 LUT5=31 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 28.002 - 20.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.789     8.680    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X56Y16         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     9.198 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.468     9.666    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.790 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.330    10.120    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.700 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.700    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.814 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.814    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.928    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.262 f  Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30/O[1]
                         net (fo=6, routed)           0.843    12.105    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.303    12.408 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.772    13.179    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    13.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.151    15.457    Core_cpu/U_ID_EX/CO[0]
    SLICE_X59Y10         LUT5 (Prop_lut5_I1_O)        0.367    15.824 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.824    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.374    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.488    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    16.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.172    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.329 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          0.638    17.967    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X59Y20         LUT5 (Prop_lut5_I1_O)        0.329    18.296 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.296    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.846 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.846    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.960 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.960    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.074 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.074    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.188 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.188    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.302 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.810 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.083    20.893    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X55Y22         LUT5 (Prop_lut5_I1_O)        0.329    21.222 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.222    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_2[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.772 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.772    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.886    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.000 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.009    22.009    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.123    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.351    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.736 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          1.121    23.856    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.329    24.185 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    24.185    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.718 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.718    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.835 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.835    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.952    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.069 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.069    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.303 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    25.303    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.420 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.009    25.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.703 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.072    26.776    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X56Y17         LUT5 (Prop_lut5_I1_O)        0.332    27.108 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.108    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.992 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.992    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.226    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.343    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.460 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.009    28.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.148    29.774    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X55Y13         LUT5 (Prop_lut5_I1_O)        0.332    30.106 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    30.106    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.656 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.656    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.770 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.770    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.884 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.884    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.998 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.998    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.112 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    31.112    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.226 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    31.226    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.340 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.340    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.454 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.454    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.066    32.677    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.329    33.006 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    33.006    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.656 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.773    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    34.007    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    34.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    34.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.358 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.358    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.515 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.005    35.520    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.852 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1022/O
                         net (fo=1, routed)           0.000    35.852    Core_cpu/ALU_0/MEM_alu_c[0]_i_1022_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    37.068    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.701    37.927    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.329    38.256 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.256    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.789 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.789    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.023 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.009    39.032    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.266 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.266    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.383 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.383    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.500 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.500    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.617 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.617    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.774 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.926    40.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_7[0]
    SLICE_X47Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.009    41.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.725 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.725    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    41.953    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.452 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.968    43.419    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.329    43.748 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.748    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.009    44.421    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.535 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.535    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.262 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.904    46.166    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I1_O)        0.329    46.495 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.495    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.045 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.045    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.159 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.009    47.168    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.009 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.886    48.895    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.329    49.224 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.224    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    49.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    49.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    49.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.108 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.108    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.342 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.342    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.576    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          0.895    51.628    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.332    51.960 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    51.960    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    52.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    52.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.966 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    52.966    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.080 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.080    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.194 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.194    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.308 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.308    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.081    54.546    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.329    54.875 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    54.875    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    55.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    55.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    55.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.059    57.439    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X33Y25         LUT5 (Prop_lut5_I1_O)        0.329    57.768 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.768    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.318 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.318    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.432 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.432    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.660 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.660    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.774 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    58.888    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.002    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.116    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.119    60.391    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y26         LUT5 (Prop_lut5_I1_O)        0.329    60.720 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.720    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    61.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.068 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.068    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.952    63.177    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X26Y27         LUT5 (Prop_lut5_I1_O)        0.329    63.506 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.506    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.056 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.056    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.170 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.284 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.284    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.398 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.398    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.512 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.512    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.626    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.740    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.854    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.011 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.888    65.900    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X23Y30         LUT5 (Prop_lut5_I1_O)        0.329    66.229 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.229    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.779 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.779    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    66.893    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.007    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.121    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.734 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.052    68.786    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    69.115 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.115    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.665 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.665    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.779 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.779    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.893 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    69.893    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.007 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.007    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.121 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.121    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.650    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X22Y30         LUT5 (Prop_lut5_I1_O)        0.329    71.979 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    71.979    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.871 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.871    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.985 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    72.985    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.099    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.213 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.213    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.327    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.047    74.531    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X24Y30         LUT5 (Prop_lut5_I1_O)        0.329    74.860 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.860    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.410 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.410    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.638    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.752    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.866 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.866    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.980 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    75.980    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.094    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.365 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.686    77.050    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.329    77.379 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.379    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X26Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.157 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.157    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.271 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.271    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.385 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.385    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.499 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.499    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.613 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    78.613    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.727 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    78.727    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.884 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.888    79.772    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X24Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.101 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.101    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.651 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    80.651    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.765 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    80.765    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.879 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.879    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.993 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    80.993    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.107 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.107    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.606 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.050    82.656    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y40         LUT5 (Prop_lut5_I1_O)        0.329    82.985 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    82.985    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.535 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.535    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    83.649    Core_cpu/ALU_0/EX_rD1_reg[30]_i_59_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    83.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    83.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    83.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.490 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          1.033    85.524    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X25Y40         LUT5 (Prop_lut5_I1_O)        0.329    85.853 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    85.853    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.403 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.403    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.517 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.517    Core_cpu/ALU_0/EX_rD1_reg[26]_i_53_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    86.631    Core_cpu/ALU_0/EX_rD1_reg[30]_i_54_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.745    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    86.859    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.087    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.201    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.358 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.002    88.359    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.329    88.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.688    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X27Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.352 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.352    Core_cpu/ALU_0/EX_rD1_reg[19]_i_70_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.466 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    89.466    Core_cpu/ALU_0/EX_rD1_reg[26]_i_48_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.580 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.580    Core_cpu/ALU_0/EX_rD1_reg[30]_i_49_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.694 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.694    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.808 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.808    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.036 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.036    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.193 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.852    91.046    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.329    91.375 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.375    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.925 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.925    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.039 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_44/CO[3]
                         net (fo=1, routed)           0.000    92.039    Core_cpu/ALU_0/EX_rD1_reg[18]_i_44_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.153 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.153    Core_cpu/ALU_0/EX_rD1_reg[19]_i_61_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.267 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.267    Core_cpu/ALU_0/EX_rD1_reg[26]_i_43_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.381 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    92.381    Core_cpu/ALU_0/EX_rD1_reg[30]_i_44_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.495 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.495    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.609 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.001    92.609    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.723 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    92.723    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.880 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.006    93.886    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X32Y46         LUT5 (Prop_lut5_I1_O)        0.329    94.215 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.215    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.765 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.765    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.879 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.879    Core_cpu/ALU_0/EX_rD1_reg[14]_i_38_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.993 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    94.993    Core_cpu/ALU_0/EX_rD1_reg[18]_i_35_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.107 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.001    95.108    Core_cpu/ALU_0/EX_rD1_reg[19]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.222 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.222    Core_cpu/ALU_0/EX_rD1_reg[26]_i_34_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.336 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.336    Core_cpu/ALU_0/EX_rD1_reg[30]_i_35_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.721 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.130    96.851    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y45         LUT5 (Prop_lut5_I1_O)        0.329    97.180 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.180    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.730 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    97.730    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.844 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.844    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.958 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.958    Core_cpu/ALU_0/EX_rD1_reg[14]_i_25_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.072 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.072    Core_cpu/ALU_0/EX_rD1_reg[18]_i_23_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.186 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.001    98.187    Core_cpu/ALU_0/EX_rD1_reg[19]_i_29_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.301 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.301    Core_cpu/ALU_0/EX_rD1_reg[26]_i_24_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.415 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.415    Core_cpu/ALU_0/EX_rD1_reg[30]_i_23_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.686 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.978    99.664    Core_cpu/ALU_0/MEM_alu_c_reg[0]_28[0]
    SLICE_X39Y44         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803   100.467 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[1]
                         net (fo=5, routed)           0.669   101.136    Core_cpu/U_ID_EX/O[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I2_O)        0.303   101.439 f  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.416   101.855    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124   101.979 f  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           0.835   102.814    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124   102.938 f  Core_cpu/U_ID_EX/EX_rD1[9]_i_20/O
                         net (fo=10, routed)          1.336   104.274    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_2
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124   104.398 r  Core_cpu/U_ID_EX/EX_rD1[29]_i_22/O
                         net (fo=9, routed)           0.350   104.748    Core_cpu/U_ID_EX/EX_rD2_reg[29]_3
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.124   104.872 r  Core_cpu/U_ID_EX/MEM_alu_c[23]_i_39/O
                         net (fo=4, routed)           0.797   105.669    Core_cpu/ALU_0/EX_ext_reg[20]_1
    SLICE_X49Y43         LUT4 (Prop_lut4_I1_O)        0.124   105.793 r  Core_cpu/ALU_0/MEM_alu_c[24]_i_21/O
                         net (fo=1, routed)           0.000   105.793    Core_cpu/ALU_0/MEM_alu_c[24]_i_21_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.343 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000   106.343    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_15_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000   106.457    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_40/O[0]
                         net (fo=2, routed)           0.808   107.487    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I1_O)        0.299   107.786 r  Core_cpu/U_ID_EX/EX_rD1[29]_i_13/O
                         net (fo=1, routed)           0.162   107.948    Core_cpu/U_ID_EX/EX_rD1[29]_i_13_n_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124   108.072 r  Core_cpu/U_ID_EX/EX_rD1[29]_i_10/O
                         net (fo=1, routed)           0.828   108.900    Core_cpu/U_ID_EX/EX_rD1[29]_i_10_n_0
    SLICE_X54Y31         LUT6 (Prop_lut6_I0_O)        0.124   109.024 r  Core_cpu/U_ID_EX/EX_rD1[29]_i_9/O
                         net (fo=1, routed)           0.692   109.716    Core_cpu/U_ID_EX/EX_rD1[29]_i_9_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.124   109.840 r  Core_cpu/U_ID_EX/EX_rD1[29]_i_4/O
                         net (fo=2, routed)           0.316   110.156    Core_cpu/U_ID_EX/EX_rD1[29]_i_4_n_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I4_O)        0.124   110.280 r  Core_cpu/U_ID_EX/EX_rD2[29]_i_1/O
                         net (fo=1, routed)           0.000   110.280    Core_cpu/U_ID_EX/EX_rD2[29]_i_1_n_0
    SLICE_X56Y29         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.656    28.002    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X56Y29         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[29]/C
                         clock pessimism              0.633    28.635    
                         clock uncertainty           -0.103    28.533    
    SLICE_X56Y29         FDCE (Setup_fdce_C_D)        0.081    28.614    Core_cpu/U_ID_EX/EX_rD2_reg[29]
  -------------------------------------------------------------------
                         required time                         28.614    
                         arrival time                        -110.280    
  -------------------------------------------------------------------
                         slack                                -81.666    

Slack (VIOLATED) :        -81.639ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.532ns  (logic 62.698ns (61.752%)  route 38.834ns (38.248%))
  Logic Levels:           331  (CARRY4=291 LUT1=1 LUT3=2 LUT5=32 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.011ns = ( 28.011 - 20.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.789     8.680    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X56Y16         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     9.198 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.468     9.666    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.790 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.330    10.120    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.700 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.700    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.814 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.814    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.928    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.042    Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.156 r  Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.156    Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.270    Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.384    Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.718 f  Core_cpu/U_ID_EX/EX_rD1_reg[31]_i_35/O[1]
                         net (fo=4, routed)           0.854    12.571    Core_cpu/ALU_0/EX_rD2_reg[31]_2[1]
    SLICE_X62Y16         LUT6 (Prop_lut6_I5_O)        0.303    12.874 r  Core_cpu/ALU_0/EX_rD1[31]_i_70/O
                         net (fo=2, routed)           0.966    13.840    Core_cpu/ALU_0/EX_rD1[31]_i_70_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.238 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.238    Core_cpu/ALU_0/EX_rD1_reg[31]_i_45_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.509 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_28/CO[0]
                         net (fo=37, routed)          0.925    15.435    Core_cpu/U_ID_EX/C_tmp10_in[31]
    SLICE_X52Y16         LUT5 (Prop_lut5_I1_O)        0.373    15.808 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_422/O
                         net (fo=1, routed)           0.000    15.808    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_3[0]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391/CO[3]
                         net (fo=1, routed)           0.000    16.358    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350/CO[3]
                         net (fo=1, routed)           0.000    16.472    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302/CO[3]
                         net (fo=1, routed)           0.000    16.586    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254/CO[3]
                         net (fo=1, routed)           0.000    16.700    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206/CO[3]
                         net (fo=1, routed)           0.000    16.814    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.928    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.042    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.156    Core_cpu/ALU_0/EX_rD1_reg[30]_i_32_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.313 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_22/CO[1]
                         net (fo=37, routed)          1.018    18.330    Core_cpu/U_ID_EX/C_tmp10_in[30]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.329    18.659 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_418/O
                         net (fo=1, routed)           0.000    18.659    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_4[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.209 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386/CO[3]
                         net (fo=1, routed)           0.000    19.209    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.323 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.000    19.323    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.437 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297/CO[3]
                         net (fo=1, routed)           0.000    19.437    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.551 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.551    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.665 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201/CO[3]
                         net (fo=1, routed)           0.000    19.665    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161/CO[3]
                         net (fo=1, routed)           0.009    19.788    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114/CO[3]
                         net (fo=1, routed)           0.000    19.902    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.016 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    20.016    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.173 r  Core_cpu/ALU_0/EX_rD1_reg[29]_i_20/CO[1]
                         net (fo=37, routed)          0.940    21.114    Core_cpu/U_ID_EX/C_tmp10_in[29]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.329    21.443 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_414/O
                         net (fo=1, routed)           0.000    21.443    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_5[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.976 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385/CO[3]
                         net (fo=1, routed)           0.000    21.976    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.093 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.093    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296/CO[3]
                         net (fo=1, routed)           0.000    22.210    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248/CO[3]
                         net (fo=1, routed)           0.000    22.327    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.444 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200/CO[3]
                         net (fo=1, routed)           0.000    22.444    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.009    22.570    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.687    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.804    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_29/CO[1]
                         net (fo=37, routed)          1.128    24.089    Core_cpu/U_ID_EX/C_tmp10_in[28]
    SLICE_X49Y19         LUT5 (Prop_lut5_I1_O)        0.332    24.421 r  Core_cpu/U_ID_EX/MEM_alu_c[27]_i_127/O
                         net (fo=1, routed)           0.000    24.421    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_6[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119/CO[3]
                         net (fo=1, routed)           0.000    24.971    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.085    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.199    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.313    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.427    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.009    25.550    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.664    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.778    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.935 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_39/CO[1]
                         net (fo=37, routed)          1.071    27.006    Core_cpu/U_ID_EX/C_tmp10_in[27]
    SLICE_X48Y18         LUT5 (Prop_lut5_I1_O)        0.329    27.335 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_186/O
                         net (fo=1, routed)           0.000    27.335    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_7[0]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170/CO[3]
                         net (fo=1, routed)           0.000    27.885    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154/CO[3]
                         net (fo=1, routed)           0.000    27.999    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134/CO[3]
                         net (fo=1, routed)           0.000    28.113    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.227    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94/CO[3]
                         net (fo=1, routed)           0.000    28.341    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.455    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.009    28.578    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.692 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.692    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.849 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_21/CO[1]
                         net (fo=37, routed)          1.137    29.987    Core_cpu/U_ID_EX/C_tmp10_in[26]
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.329    30.316 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_182/O
                         net (fo=1, routed)           0.000    30.316    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_8[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.866 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169/CO[3]
                         net (fo=1, routed)           0.000    30.866    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.980    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133/CO[3]
                         net (fo=1, routed)           0.000    31.094    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.208    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93/CO[3]
                         net (fo=1, routed)           0.000    31.322    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.436    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.550    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.673    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_20/CO[1]
                         net (fo=37, routed)          1.048    32.878    Core_cpu/U_ID_EX/C_tmp10_in[25]
    SLICE_X40Y18         LUT5 (Prop_lut5_I1_O)        0.329    33.207 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_311/O
                         net (fo=1, routed)           0.000    33.207    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_9[0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287/CO[3]
                         net (fo=1, routed)           0.000    33.757    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.871 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255/CO[3]
                         net (fo=1, routed)           0.000    33.871    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.985 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.985    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.099 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175/CO[3]
                         net (fo=1, routed)           0.000    34.099    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.213 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.213    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    34.327    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.441 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.009    34.450    Core_cpu/ALU_0/EX_rD1_reg[24]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.564 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.564    Core_cpu/ALU_0/EX_rD1_reg[24]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.721 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_24/CO[1]
                         net (fo=37, routed)          1.012    35.733    Core_cpu/U_ID_EX/C_tmp10_in[24]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    36.062 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_307/O
                         net (fo=1, routed)           0.000    36.062    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_10[0]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282/CO[3]
                         net (fo=1, routed)           0.000    36.612    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.726    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.840    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170/CO[3]
                         net (fo=1, routed)           0.000    36.954    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130/CO[3]
                         net (fo=1, routed)           0.000    37.068    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94/CO[3]
                         net (fo=1, routed)           0.009    37.191    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    37.305    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.419    Core_cpu/ALU_0/EX_rD1_reg[23]_i_28_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_21/CO[1]
                         net (fo=37, routed)          0.996    38.572    Core_cpu/U_ID_EX/C_tmp10_in[23]
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.329    38.901 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_303/O
                         net (fo=1, routed)           0.000    38.901    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_11[0]
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.451 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.451    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.565 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245/CO[3]
                         net (fo=1, routed)           0.000    39.565    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205/CO[3]
                         net (fo=1, routed)           0.000    39.679    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.793    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125/CO[3]
                         net (fo=1, routed)           0.009    39.916    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89/CO[3]
                         net (fo=1, routed)           0.000    40.030    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.144 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.144    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.258    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.415 r  Core_cpu/ALU_0/EX_rD1_reg[22]_i_16/CO[1]
                         net (fo=37, routed)          1.038    41.452    Core_cpu/U_ID_EX/C_tmp10_in[22]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.329    41.781 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_299/O
                         net (fo=1, routed)           0.000    41.781    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_12[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204/CO[3]
                         net (fo=1, routed)           0.009    42.568    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164/CO[3]
                         net (fo=1, routed)           0.000    42.682    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.796 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124/CO[3]
                         net (fo=1, routed)           0.000    42.796    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.910 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88/CO[3]
                         net (fo=1, routed)           0.000    42.910    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.024 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.024    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.138 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.138    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_18/CO[1]
                         net (fo=38, routed)          0.992    44.287    Core_cpu/U_ID_EX/C_tmp10_in[21]
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.329    44.616 r  Core_cpu/U_ID_EX/MEM_alu_c[20]_i_104/O
                         net (fo=1, routed)           0.000    44.616    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_13[0]
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.166 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96/CO[3]
                         net (fo=1, routed)           0.009    45.175    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.289 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.289    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.403 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78/CO[3]
                         net (fo=1, routed)           0.000    45.403    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.517 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.517    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.631 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58/CO[3]
                         net (fo=1, routed)           0.000    45.631    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.745 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.745    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.859 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.859    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.973    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_17/CO[1]
                         net (fo=38, routed)          0.910    47.040    Core_cpu/U_ID_EX/C_tmp10_in[20]
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.329    47.369 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_318/O
                         net (fo=1, routed)           0.000    47.369    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_14[0]
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294/CO[3]
                         net (fo=1, routed)           0.000    47.919    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262/CO[3]
                         net (fo=1, routed)           0.000    48.033    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.147 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222/CO[3]
                         net (fo=1, routed)           0.000    48.147    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182/CO[3]
                         net (fo=1, routed)           0.000    48.261    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142/CO[3]
                         net (fo=1, routed)           0.000    48.375    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.489    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.603    Core_cpu/ALU_0/EX_rD1_reg[19]_i_56_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.717    Core_cpu/ALU_0/EX_rD1_reg[19]_i_40_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.874 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_25/CO[1]
                         net (fo=37, routed)          1.103    49.977    Core_cpu/U_ID_EX/C_tmp10_in[19]
    SLICE_X25Y25         LUT5 (Prop_lut5_I1_O)        0.329    50.306 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_314/O
                         net (fo=1, routed)           0.000    50.306    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_15[0]
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289/CO[3]
                         net (fo=1, routed)           0.000    50.856    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.970 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.970    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.084 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217/CO[3]
                         net (fo=1, routed)           0.000    51.084    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.198 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    51.198    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.312 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137/CO[3]
                         net (fo=1, routed)           0.000    51.312    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.426 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101/CO[3]
                         net (fo=1, routed)           0.000    51.426    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.540 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    51.540    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.654 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.654    Core_cpu/ALU_0/EX_rD1_reg[18]_i_32_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.811 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          1.330    53.141    Core_cpu/U_ID_EX/C_tmp10_in[18]
    SLICE_X22Y17         LUT5 (Prop_lut5_I1_O)        0.329    53.470 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_310/O
                         net (fo=1, routed)           0.000    53.470    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_16[0]
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.020    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252/CO[3]
                         net (fo=1, routed)           0.000    54.134    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212/CO[3]
                         net (fo=1, routed)           0.000    54.248    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.362    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132/CO[3]
                         net (fo=1, routed)           0.000    54.476    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.590 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96/CO[3]
                         net (fo=1, routed)           0.000    54.590    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.704 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.704    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.818 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.827    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  Core_cpu/ALU_0/EX_rD1_reg[17]_i_21/CO[1]
                         net (fo=37, routed)          1.100    56.084    Core_cpu/U_ID_EX/C_tmp10_in[17]
    SLICE_X21Y17         LUT5 (Prop_lut5_I1_O)        0.329    56.413 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_306/O
                         net (fo=1, routed)           0.000    56.413    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_17[0]
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283/CO[3]
                         net (fo=1, routed)           0.000    56.963    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251/CO[3]
                         net (fo=1, routed)           0.000    57.077    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211/CO[3]
                         net (fo=1, routed)           0.000    57.191    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171/CO[3]
                         net (fo=1, routed)           0.000    57.305    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131/CO[3]
                         net (fo=1, routed)           0.000    57.419    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.533 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95/CO[3]
                         net (fo=1, routed)           0.000    57.533    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    57.647    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.009    57.770    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.927 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          0.758    58.685    Core_cpu/U_ID_EX/C_tmp10_in[16]
    SLICE_X20Y25         LUT5 (Prop_lut5_I1_O)        0.329    59.014 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_316/O
                         net (fo=1, routed)           0.000    59.014    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_18[0]
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    59.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260/CO[3]
                         net (fo=1, routed)           0.000    59.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180/CO[3]
                         net (fo=1, routed)           0.000    59.906    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140/CO[3]
                         net (fo=1, routed)           0.000    60.020    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    60.134    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.248 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.248    Core_cpu/ALU_0/EX_rD1_reg[15]_i_32_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.362 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.362    Core_cpu/ALU_0/EX_rD1_reg[15]_i_25_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.519 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_19/CO[1]
                         net (fo=37, routed)          0.935    61.454    Core_cpu/U_ID_EX/C_tmp10_in[15]
    SLICE_X19Y26         LUT5 (Prop_lut5_I1_O)        0.329    61.783 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_312/O
                         net (fo=1, routed)           0.000    61.783    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_19[0]
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.333    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255/CO[3]
                         net (fo=1, routed)           0.000    62.447    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215/CO[3]
                         net (fo=1, routed)           0.000    62.561    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    62.675    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.789 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135/CO[3]
                         net (fo=1, routed)           0.000    62.789    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.903 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.903    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    63.017    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.131 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.131    Core_cpu/ALU_0/EX_rD1_reg[14]_i_35_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.288 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_24/CO[1]
                         net (fo=37, routed)          0.941    64.229    Core_cpu/U_ID_EX/C_tmp10_in[14]
    SLICE_X18Y27         LUT5 (Prop_lut5_I1_O)        0.329    64.558 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_308/O
                         net (fo=1, routed)           0.000    64.558    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_20[0]
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.108 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    65.108    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.222 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250/CO[3]
                         net (fo=1, routed)           0.000    65.222    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.336 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.336    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    65.450    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    65.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    65.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.906    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.063 r  Core_cpu/ALU_0/EX_rD1_reg[13]_i_23/CO[1]
                         net (fo=37, routed)          1.054    67.117    Core_cpu/U_ID_EX/C_tmp10_in[13]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    67.446 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_304/O
                         net (fo=1, routed)           0.000    67.446    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_21[0]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.996 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    67.996    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.110 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.110    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.224 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209/CO[3]
                         net (fo=1, routed)           0.000    68.224    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    68.338    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.452 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    68.452    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    68.566    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.680 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    68.680    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.794    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.951 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_21/CO[1]
                         net (fo=37, routed)          0.802    69.753    Core_cpu/U_ID_EX/C_tmp10_in[12]
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.329    70.082 r  Core_cpu/U_ID_EX/MEM_alu_c[11]_i_116/O
                         net (fo=1, routed)           0.000    70.082    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_22[0]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.632 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    70.632    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    70.746    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.860 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    70.860    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.974 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.974    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    71.088    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.202 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    71.202    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.316 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.316    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.430 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.430    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_31/CO[1]
                         net (fo=38, routed)          1.175    72.762    Core_cpu/U_ID_EX/C_tmp10_in[11]
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.329    73.091 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_180/O
                         net (fo=1, routed)           0.000    73.091    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_23[0]
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    73.641    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148/CO[3]
                         net (fo=1, routed)           0.000    73.755    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128/CO[3]
                         net (fo=1, routed)           0.000    73.869    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    73.983    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88/CO[3]
                         net (fo=1, routed)           0.000    74.097    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.211 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    74.211    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.325    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.439 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.439    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.596 r  Core_cpu/ALU_0/EX_rD1_reg[10]_i_18/CO[1]
                         net (fo=37, routed)          1.034    75.630    Core_cpu/U_ID_EX/C_tmp10_in[10]
    SLICE_X14Y34         LUT5 (Prop_lut5_I1_O)        0.329    75.959 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_176/O
                         net (fo=1, routed)           0.000    75.959    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_24[0]
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.492 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    76.492    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.609 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147/CO[3]
                         net (fo=1, routed)           0.000    76.609    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127/CO[3]
                         net (fo=1, routed)           0.000    76.726    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107/CO[3]
                         net (fo=1, routed)           0.000    76.843    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.960 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    76.960    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.077    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.194 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.194    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.311    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_17/CO[1]
                         net (fo=38, routed)          0.752    78.220    Core_cpu/U_ID_EX/C_tmp10_in[9]
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.332    78.552 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_113/O
                         net (fo=1, routed)           0.000    78.552    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_25[0]
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.330 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    79.330    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.444 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    79.444    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    79.558    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.672 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    79.672    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.786 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    79.786    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.900    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.057 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_20/CO[1]
                         net (fo=37, routed)          0.941    80.998    Core_cpu/U_ID_EX/C_tmp10_in[8]
    SLICE_X17Y37         LUT5 (Prop_lut5_I1_O)        0.329    81.327 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_122/O
                         net (fo=1, routed)           0.000    81.327    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_26[0]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    81.877    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    81.991    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    82.105    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.219    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.333    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.447    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    82.561    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    82.675    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.832 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_34/CO[1]
                         net (fo=37, routed)          0.914    83.747    Core_cpu/U_ID_EX/C_tmp10_in[7]
    SLICE_X19Y39         LUT5 (Prop_lut5_I1_O)        0.329    84.076 r  Core_cpu/U_ID_EX/MEM_alu_c[6]_i_102/O
                         net (fo=1, routed)           0.000    84.076    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_27[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94/CO[3]
                         net (fo=1, routed)           0.000    84.626    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    84.740    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    84.854    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.968 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66/CO[3]
                         net (fo=1, routed)           0.000    84.968    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.082 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.082    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.196 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000    85.196    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    85.310    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.424    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.581 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_19/CO[1]
                         net (fo=37, routed)          0.931    86.512    Core_cpu/U_ID_EX/C_tmp10_in[6]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    86.841 r  Core_cpu/U_ID_EX/MEM_alu_c[5]_i_104/O
                         net (fo=1, routed)           0.000    86.841    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_28[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.391    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.505 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.505    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.619 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.619    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    87.733    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.847 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    87.847    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.961    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.075    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.189 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.189    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.346 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_19/CO[1]
                         net (fo=37, routed)          0.869    89.215    Core_cpu/U_ID_EX/C_tmp10_in[5]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    89.544 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_127/O
                         net (fo=1, routed)           0.000    89.544    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_29[0]
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.094    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111/CO[3]
                         net (fo=1, routed)           0.000    90.208    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.322    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000    90.436    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.550    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.664    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    90.778    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.892    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_20/CO[1]
                         net (fo=37, routed)          1.074    92.122    Core_cpu/U_ID_EX/C_tmp10_in[4]
    SLICE_X22Y40         LUT5 (Prop_lut5_I1_O)        0.329    92.451 r  Core_cpu/U_ID_EX/MEM_alu_c[3]_i_154/O
                         net (fo=1, routed)           0.000    92.451    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_30[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.001 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.001    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.115 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.115    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.229 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    93.229    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.343 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.343    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    93.457    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.571    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.685    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    93.799    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_36/CO[1]
                         net (fo=37, routed)          0.898    94.854    Core_cpu/U_ID_EX/C_tmp10_in[3]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    95.183 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_102/O
                         net (fo=1, routed)           0.000    95.183    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_31[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000    95.733    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.847 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    95.847    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.000    95.961    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66/CO[3]
                         net (fo=1, routed)           0.001    96.076    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    96.190    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.304 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.304    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.418 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.418    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.532    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_19/CO[1]
                         net (fo=37, routed)          1.049    97.738    Core_cpu/U_ID_EX/C_tmp10_in[2]
    SLICE_X33Y46         LUT5 (Prop_lut5_I1_O)        0.329    98.067 r  Core_cpu/U_ID_EX/MEM_alu_c[1]_i_100/O
                         net (fo=1, routed)           0.000    98.067    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_32[0]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.617 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92/CO[3]
                         net (fo=1, routed)           0.000    98.617    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000    98.731    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.845 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    98.845    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.959 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.001    98.960    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.074 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.074    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.188 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.188    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.302 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    99.302    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.416    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_18/CO[1]
                         net (fo=37, routed)          0.965   100.537    Core_cpu/ALU_0/C_tmp10_in[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329   100.866 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_380/O
                         net (fo=1, routed)           0.000   100.866    Core_cpu/ALU_0/MEM_alu_c[0]_i_380_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000   101.416    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.530 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000   101.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.001   101.645    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.759 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.759    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.873 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.873    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.987 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000   101.987    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.101 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.101    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.215    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   102.486 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_26/CO[0]
                         net (fo=2, routed)           0.925   103.411    Core_cpu/ALU_0/C_tmp10_in[0]
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.373   103.784 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_31/O
                         net (fo=1, routed)           0.685   104.469    Core_cpu/ALU_0/MEM_alu_c[4]_i_31_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   105.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000   105.049    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   105.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_19/O[3]
                         net (fo=1, routed)           0.804   106.166    Core_cpu/U_ID_EX/C_tmp1[7]
    SLICE_X50Y29         LUT5 (Prop_lut5_I0_O)        0.306   106.472 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_10/O
                         net (fo=1, routed)           0.571   107.043    Core_cpu/U_ID_EX/MEM_alu_c[8]_i_10_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.124   107.167 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_5/O
                         net (fo=1, routed)           0.905   108.072    Core_cpu/U_ID_EX/MEM_alu_c[8]_i_5_n_0
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.124   108.196 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_3/O
                         net (fo=1, routed)           0.000   108.196    Core_cpu/U_ID_EX/MEM_alu_c[8]_i_3_n_0
    SLICE_X67Y27         MUXF7 (Prop_muxf7_I1_O)      0.217   108.413 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[8]_i_1/O
                         net (fo=3, routed)           0.703   109.116    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_0[8]
    SLICE_X67Y18         LUT5 (Prop_lut5_I1_O)        0.299   109.415 f  Core_cpu/U_ID_EX/EX_rD1[8]_i_3/O
                         net (fo=2, routed)           0.674   110.088    Core_cpu/U_ID_EX/EX_rD1[8]_i_3_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124   110.212 r  Core_cpu/U_ID_EX/EX_rD2[8]_i_1/O
                         net (fo=1, routed)           0.000   110.212    Core_cpu/U_ID_EX/EX_rD2[8]_i_1_n_0
    SLICE_X61Y15         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.665    28.011    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X61Y15         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[8]/C
                         clock pessimism              0.633    28.644    
                         clock uncertainty           -0.103    28.542    
    SLICE_X61Y15         FDCE (Setup_fdce_C_D)        0.032    28.574    Core_cpu/U_ID_EX/EX_rD2_reg[8]
  -------------------------------------------------------------------
                         required time                         28.574    
                         arrival time                        -110.213    
  -------------------------------------------------------------------
                         slack                                -81.639    

Slack (VIOLATED) :        -81.628ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.522ns  (logic 62.620ns (61.681%)  route 38.902ns (38.319%))
  Logic Levels:           331  (CARRY4=291 LUT1=1 LUT3=2 LUT5=32 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.013ns = ( 28.013 - 20.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.789     8.680    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X56Y16         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     9.198 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.468     9.666    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.790 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.330    10.120    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.700 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.700    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.814 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.814    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.928    Core_cpu/U_ID_EX/EX_rD1_reg[11]_i_19_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.042    Core_cpu/U_ID_EX/EX_rD1_reg[14]_i_30_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.156 r  Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.156    Core_cpu/U_ID_EX/EX_rD1_reg[19]_i_34_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.270    Core_cpu/U_ID_EX/EX_rD1_reg[24]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.384    Core_cpu/U_ID_EX/EX_rD1_reg[26]_i_29_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.718 f  Core_cpu/U_ID_EX/EX_rD1_reg[31]_i_35/O[1]
                         net (fo=4, routed)           0.854    12.571    Core_cpu/ALU_0/EX_rD2_reg[31]_2[1]
    SLICE_X62Y16         LUT6 (Prop_lut6_I5_O)        0.303    12.874 r  Core_cpu/ALU_0/EX_rD1[31]_i_70/O
                         net (fo=2, routed)           0.966    13.840    Core_cpu/ALU_0/EX_rD1[31]_i_70_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.238 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.238    Core_cpu/ALU_0/EX_rD1_reg[31]_i_45_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.509 r  Core_cpu/ALU_0/EX_rD1_reg[31]_i_28/CO[0]
                         net (fo=37, routed)          0.925    15.435    Core_cpu/U_ID_EX/C_tmp10_in[31]
    SLICE_X52Y16         LUT5 (Prop_lut5_I1_O)        0.373    15.808 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_422/O
                         net (fo=1, routed)           0.000    15.808    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_3[0]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391/CO[3]
                         net (fo=1, routed)           0.000    16.358    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_391_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350/CO[3]
                         net (fo=1, routed)           0.000    16.472    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_350_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302/CO[3]
                         net (fo=1, routed)           0.000    16.586    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_302_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254/CO[3]
                         net (fo=1, routed)           0.000    16.700    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_254_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206/CO[3]
                         net (fo=1, routed)           0.000    16.814    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_206_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.928    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_166_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.042    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_119_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.156    Core_cpu/ALU_0/EX_rD1_reg[30]_i_32_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.313 r  Core_cpu/ALU_0/EX_rD1_reg[30]_i_22/CO[1]
                         net (fo=37, routed)          1.018    18.330    Core_cpu/U_ID_EX/C_tmp10_in[30]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.329    18.659 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_418/O
                         net (fo=1, routed)           0.000    18.659    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_4[0]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.209 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386/CO[3]
                         net (fo=1, routed)           0.000    19.209    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_386_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.323 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.000    19.323    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_345_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.437 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297/CO[3]
                         net (fo=1, routed)           0.000    19.437    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_297_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.551 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249/CO[3]
                         net (fo=1, routed)           0.000    19.551    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_249_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.665 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201/CO[3]
                         net (fo=1, routed)           0.000    19.665    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_201_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161/CO[3]
                         net (fo=1, routed)           0.009    19.788    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_161_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114/CO[3]
                         net (fo=1, routed)           0.000    19.902    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_114_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.016 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    20.016    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.173 r  Core_cpu/ALU_0/EX_rD1_reg[29]_i_20/CO[1]
                         net (fo=37, routed)          0.940    21.114    Core_cpu/U_ID_EX/C_tmp10_in[29]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.329    21.443 r  Core_cpu/U_ID_EX/MEM_alu_c[28]_i_414/O
                         net (fo=1, routed)           0.000    21.443    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_5[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.976 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385/CO[3]
                         net (fo=1, routed)           0.000    21.976    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_385_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.093 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.093    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_344_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296/CO[3]
                         net (fo=1, routed)           0.000    22.210    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_296_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248/CO[3]
                         net (fo=1, routed)           0.000    22.327    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_248_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.444 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200/CO[3]
                         net (fo=1, routed)           0.000    22.444    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_200_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.009    22.570    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_160_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.687    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_113_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.804    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_29/CO[1]
                         net (fo=37, routed)          1.128    24.089    Core_cpu/U_ID_EX/C_tmp10_in[28]
    SLICE_X49Y19         LUT5 (Prop_lut5_I1_O)        0.332    24.421 r  Core_cpu/U_ID_EX/MEM_alu_c[27]_i_127/O
                         net (fo=1, routed)           0.000    24.421    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_6[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119/CO[3]
                         net (fo=1, routed)           0.000    24.971    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_119_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.085    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_111_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.199    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_101_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.313    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.427    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_81_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.009    25.550    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_71_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.664    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_61_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.778    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_49_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.935 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_39/CO[1]
                         net (fo=37, routed)          1.071    27.006    Core_cpu/U_ID_EX/C_tmp10_in[27]
    SLICE_X48Y18         LUT5 (Prop_lut5_I1_O)        0.329    27.335 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_186/O
                         net (fo=1, routed)           0.000    27.335    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_7[0]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170/CO[3]
                         net (fo=1, routed)           0.000    27.885    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_170_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154/CO[3]
                         net (fo=1, routed)           0.000    27.999    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_154_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134/CO[3]
                         net (fo=1, routed)           0.000    28.113    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_134_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.227    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_114_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94/CO[3]
                         net (fo=1, routed)           0.000    28.341    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_94_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.455    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.009    28.578    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.692 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.692    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.849 r  Core_cpu/ALU_0/EX_rD1_reg[26]_i_21/CO[1]
                         net (fo=37, routed)          1.137    29.987    Core_cpu/U_ID_EX/C_tmp10_in[26]
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.329    30.316 r  Core_cpu/U_ID_EX/MEM_alu_c[25]_i_182/O
                         net (fo=1, routed)           0.000    30.316    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_8[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.866 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169/CO[3]
                         net (fo=1, routed)           0.000    30.866    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_169_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.980    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_153_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133/CO[3]
                         net (fo=1, routed)           0.000    31.094    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_133_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.208    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_113_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93/CO[3]
                         net (fo=1, routed)           0.000    31.322    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_93_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    31.436    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_73_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.550    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.673    Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[25]_i_20/CO[1]
                         net (fo=37, routed)          1.048    32.878    Core_cpu/U_ID_EX/C_tmp10_in[25]
    SLICE_X40Y18         LUT5 (Prop_lut5_I1_O)        0.329    33.207 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_311/O
                         net (fo=1, routed)           0.000    33.207    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_9[0]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287/CO[3]
                         net (fo=1, routed)           0.000    33.757    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_287_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.871 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255/CO[3]
                         net (fo=1, routed)           0.000    33.871    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_255_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.985 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.985    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_215_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.099 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175/CO[3]
                         net (fo=1, routed)           0.000    34.099    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_175_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.213 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.213    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_135_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.327 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    34.327    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_99_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.441 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.009    34.450    Core_cpu/ALU_0/EX_rD1_reg[24]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.564 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.564    Core_cpu/ALU_0/EX_rD1_reg[24]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.721 r  Core_cpu/ALU_0/EX_rD1_reg[24]_i_24/CO[1]
                         net (fo=37, routed)          1.012    35.733    Core_cpu/U_ID_EX/C_tmp10_in[24]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    36.062 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_307/O
                         net (fo=1, routed)           0.000    36.062    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_10[0]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282/CO[3]
                         net (fo=1, routed)           0.000    36.612    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_282_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.726    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_250_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.840    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_210_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170/CO[3]
                         net (fo=1, routed)           0.000    36.954    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_170_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130/CO[3]
                         net (fo=1, routed)           0.000    37.068    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_130_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94/CO[3]
                         net (fo=1, routed)           0.009    37.191    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_94_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    37.305    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_63_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.419    Core_cpu/ALU_0/EX_rD1_reg[23]_i_28_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  Core_cpu/ALU_0/EX_rD1_reg[23]_i_21/CO[1]
                         net (fo=37, routed)          0.996    38.572    Core_cpu/U_ID_EX/C_tmp10_in[23]
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.329    38.901 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_303/O
                         net (fo=1, routed)           0.000    38.901    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_11[0]
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.451 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277/CO[3]
                         net (fo=1, routed)           0.000    39.451    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_277_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.565 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245/CO[3]
                         net (fo=1, routed)           0.000    39.565    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_245_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205/CO[3]
                         net (fo=1, routed)           0.000    39.679    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_205_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.793    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_165_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125/CO[3]
                         net (fo=1, routed)           0.009    39.916    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_125_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89/CO[3]
                         net (fo=1, routed)           0.000    40.030    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_89_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.144 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.144    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_58_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.258    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_38_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.415 r  Core_cpu/ALU_0/EX_rD1_reg[22]_i_16/CO[1]
                         net (fo=37, routed)          1.038    41.452    Core_cpu/U_ID_EX/C_tmp10_in[22]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.329    41.781 r  Core_cpu/U_ID_EX/MEM_alu_c[21]_i_299/O
                         net (fo=1, routed)           0.000    41.781    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_12[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_276_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_244_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204/CO[3]
                         net (fo=1, routed)           0.009    42.568    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_204_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164/CO[3]
                         net (fo=1, routed)           0.000    42.682    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_164_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.796 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124/CO[3]
                         net (fo=1, routed)           0.000    42.796    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_124_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.910 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88/CO[3]
                         net (fo=1, routed)           0.000    42.910    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_88_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.024 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.024    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_57_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.138 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.138    Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_37_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[21]_i_18/CO[1]
                         net (fo=38, routed)          0.992    44.287    Core_cpu/U_ID_EX/C_tmp10_in[21]
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.329    44.616 r  Core_cpu/U_ID_EX/MEM_alu_c[20]_i_104/O
                         net (fo=1, routed)           0.000    44.616    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_13[0]
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.166 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96/CO[3]
                         net (fo=1, routed)           0.009    45.175    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_96_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.289 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.289    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_88_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.403 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78/CO[3]
                         net (fo=1, routed)           0.000    45.403    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_78_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.517 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.517    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_68_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.631 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58/CO[3]
                         net (fo=1, routed)           0.000    45.631    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_58_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.745 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.745    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_48_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.859 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.859    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_38_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.973    Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_30_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[20]_i_17/CO[1]
                         net (fo=38, routed)          0.910    47.040    Core_cpu/U_ID_EX/C_tmp10_in[20]
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.329    47.369 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_318/O
                         net (fo=1, routed)           0.000    47.369    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_14[0]
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294/CO[3]
                         net (fo=1, routed)           0.000    47.919    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_294_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262/CO[3]
                         net (fo=1, routed)           0.000    48.033    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_262_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.147 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222/CO[3]
                         net (fo=1, routed)           0.000    48.147    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_222_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182/CO[3]
                         net (fo=1, routed)           0.000    48.261    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_182_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142/CO[3]
                         net (fo=1, routed)           0.000    48.375    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_142_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.489    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_106_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.603    Core_cpu/ALU_0/EX_rD1_reg[19]_i_56_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.717    Core_cpu/ALU_0/EX_rD1_reg[19]_i_40_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.874 r  Core_cpu/ALU_0/EX_rD1_reg[19]_i_25/CO[1]
                         net (fo=37, routed)          1.103    49.977    Core_cpu/U_ID_EX/C_tmp10_in[19]
    SLICE_X25Y25         LUT5 (Prop_lut5_I1_O)        0.329    50.306 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_314/O
                         net (fo=1, routed)           0.000    50.306    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_15[0]
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289/CO[3]
                         net (fo=1, routed)           0.000    50.856    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_289_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.970 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.970    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_257_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.084 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217/CO[3]
                         net (fo=1, routed)           0.000    51.084    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_217_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.198 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    51.198    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_177_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.312 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137/CO[3]
                         net (fo=1, routed)           0.000    51.312    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_137_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.426 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101/CO[3]
                         net (fo=1, routed)           0.000    51.426    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_101_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.540 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    51.540    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_70_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.654 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.654    Core_cpu/ALU_0/EX_rD1_reg[18]_i_32_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.811 r  Core_cpu/ALU_0/EX_rD1_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          1.330    53.141    Core_cpu/U_ID_EX/C_tmp10_in[18]
    SLICE_X22Y17         LUT5 (Prop_lut5_I1_O)        0.329    53.470 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_310/O
                         net (fo=1, routed)           0.000    53.470    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_16[0]
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.020    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_284_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252/CO[3]
                         net (fo=1, routed)           0.000    54.134    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_252_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212/CO[3]
                         net (fo=1, routed)           0.000    54.248    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_212_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.362    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_172_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132/CO[3]
                         net (fo=1, routed)           0.000    54.476    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_132_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.590 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96/CO[3]
                         net (fo=1, routed)           0.000    54.590    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_96_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.704 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.704    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_65_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.818 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.827    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_43_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.984 r  Core_cpu/ALU_0/EX_rD1_reg[17]_i_21/CO[1]
                         net (fo=37, routed)          1.100    56.084    Core_cpu/U_ID_EX/C_tmp10_in[17]
    SLICE_X21Y17         LUT5 (Prop_lut5_I1_O)        0.329    56.413 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_306/O
                         net (fo=1, routed)           0.000    56.413    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_17[0]
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283/CO[3]
                         net (fo=1, routed)           0.000    56.963    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_283_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251/CO[3]
                         net (fo=1, routed)           0.000    57.077    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_251_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211/CO[3]
                         net (fo=1, routed)           0.000    57.191    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_211_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171/CO[3]
                         net (fo=1, routed)           0.000    57.305    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_171_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131/CO[3]
                         net (fo=1, routed)           0.000    57.419    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_131_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.533 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95/CO[3]
                         net (fo=1, routed)           0.000    57.533    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_95_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    57.647    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_64_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.009    57.770    Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_42_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.927 r  Core_cpu/ALU_0/MEM_alu_c_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          0.758    58.685    Core_cpu/U_ID_EX/C_tmp10_in[16]
    SLICE_X20Y25         LUT5 (Prop_lut5_I1_O)        0.329    59.014 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_316/O
                         net (fo=1, routed)           0.000    59.014    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_18[0]
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    59.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_292_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260/CO[3]
                         net (fo=1, routed)           0.000    59.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_260_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_220_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180/CO[3]
                         net (fo=1, routed)           0.000    59.906    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_180_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140/CO[3]
                         net (fo=1, routed)           0.000    60.020    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_140_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    60.134    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_104_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.248 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.248    Core_cpu/ALU_0/EX_rD1_reg[15]_i_32_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.362 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.362    Core_cpu/ALU_0/EX_rD1_reg[15]_i_25_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.519 r  Core_cpu/ALU_0/EX_rD1_reg[15]_i_19/CO[1]
                         net (fo=37, routed)          0.935    61.454    Core_cpu/U_ID_EX/C_tmp10_in[15]
    SLICE_X19Y26         LUT5 (Prop_lut5_I1_O)        0.329    61.783 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_312/O
                         net (fo=1, routed)           0.000    61.783    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_19[0]
    SLICE_X19Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.333    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_287_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255/CO[3]
                         net (fo=1, routed)           0.000    62.447    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_255_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215/CO[3]
                         net (fo=1, routed)           0.000    62.561    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_215_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    62.675    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_175_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.789 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135/CO[3]
                         net (fo=1, routed)           0.000    62.789    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_135_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.903 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.903    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_99_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    63.017    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_68_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.131 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.131    Core_cpu/ALU_0/EX_rD1_reg[14]_i_35_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.288 r  Core_cpu/ALU_0/EX_rD1_reg[14]_i_24/CO[1]
                         net (fo=37, routed)          0.941    64.229    Core_cpu/U_ID_EX/C_tmp10_in[14]
    SLICE_X18Y27         LUT5 (Prop_lut5_I1_O)        0.329    64.558 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_308/O
                         net (fo=1, routed)           0.000    64.558    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_20[0]
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.108 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    65.108    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_282_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.222 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250/CO[3]
                         net (fo=1, routed)           0.000    65.222    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_250_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.336 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.336    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_210_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    65.450    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_170_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.564    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_130_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    65.678    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_94_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    65.792    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_63_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.906    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_42_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.063 r  Core_cpu/ALU_0/EX_rD1_reg[13]_i_23/CO[1]
                         net (fo=37, routed)          1.054    67.117    Core_cpu/U_ID_EX/C_tmp10_in[13]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.329    67.446 r  Core_cpu/U_ID_EX/MEM_alu_c[12]_i_304/O
                         net (fo=1, routed)           0.000    67.446    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_21[0]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.996 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    67.996    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_281_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.110 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.110    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_249_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.224 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209/CO[3]
                         net (fo=1, routed)           0.000    68.224    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_209_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    68.338    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_169_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.452 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    68.452    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_129_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    68.566    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_93_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.680 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    68.680    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_62_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.794    Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_41_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.951 r  Core_cpu/ALU_0/MEM_alu_c_reg[12]_i_21/CO[1]
                         net (fo=37, routed)          0.802    69.753    Core_cpu/U_ID_EX/C_tmp10_in[12]
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.329    70.082 r  Core_cpu/U_ID_EX/MEM_alu_c[11]_i_116/O
                         net (fo=1, routed)           0.000    70.082    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_22[0]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.632 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    70.632    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_108_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    70.746    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_100_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.860 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    70.860    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_90_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.974 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.974    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_80_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    71.088    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_70_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.202 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    71.202    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_60_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.316 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.316    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_50_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.430 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.430    Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_40_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[11]_i_31/CO[1]
                         net (fo=38, routed)          1.175    72.762    Core_cpu/U_ID_EX/C_tmp10_in[11]
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.329    73.091 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_180/O
                         net (fo=1, routed)           0.000    73.091    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_23[0]
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    73.641    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_164_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148/CO[3]
                         net (fo=1, routed)           0.000    73.755    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_148_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128/CO[3]
                         net (fo=1, routed)           0.000    73.869    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_128_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    73.983    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_108_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88/CO[3]
                         net (fo=1, routed)           0.000    74.097    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_88_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.211 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    74.211    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_68_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.325    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_48_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.439 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.439    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_32_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.596 r  Core_cpu/ALU_0/EX_rD1_reg[10]_i_18/CO[1]
                         net (fo=37, routed)          1.034    75.630    Core_cpu/U_ID_EX/C_tmp10_in[10]
    SLICE_X14Y34         LUT5 (Prop_lut5_I1_O)        0.329    75.959 r  Core_cpu/U_ID_EX/MEM_alu_c[9]_i_176/O
                         net (fo=1, routed)           0.000    75.959    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_24[0]
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.492 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    76.492    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_163_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.609 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147/CO[3]
                         net (fo=1, routed)           0.000    76.609    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_147_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127/CO[3]
                         net (fo=1, routed)           0.000    76.726    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_127_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107/CO[3]
                         net (fo=1, routed)           0.000    76.843    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_107_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.960 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    76.960    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_87_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.077    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_67_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.194 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.194    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_47_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.311    Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_31_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[9]_i_17/CO[1]
                         net (fo=38, routed)          0.752    78.220    Core_cpu/U_ID_EX/C_tmp10_in[9]
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.332    78.552 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_113/O
                         net (fo=1, routed)           0.000    78.552    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_25[0]
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_105_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_97_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.330 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    79.330    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_87_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.444 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    79.444    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_77_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    79.558    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_67_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.672 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    79.672    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_57_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.786 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    79.786    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_47_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.900    Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_35_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.057 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_20/CO[1]
                         net (fo=37, routed)          0.941    80.998    Core_cpu/U_ID_EX/C_tmp10_in[8]
    SLICE_X17Y37         LUT5 (Prop_lut5_I1_O)        0.329    81.327 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_122/O
                         net (fo=1, routed)           0.000    81.327    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_26[0]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    81.877    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_114_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    81.991    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_106_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    82.105    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_96_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.219    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_86_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.333    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_76_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.447    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_66_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.561 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    82.561    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_56_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    82.675    Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_44_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.832 r  Core_cpu/ALU_0/MEM_alu_c_reg[7]_i_34/CO[1]
                         net (fo=37, routed)          0.914    83.747    Core_cpu/U_ID_EX/C_tmp10_in[7]
    SLICE_X19Y39         LUT5 (Prop_lut5_I1_O)        0.329    84.076 r  Core_cpu/U_ID_EX/MEM_alu_c[6]_i_102/O
                         net (fo=1, routed)           0.000    84.076    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_27[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94/CO[3]
                         net (fo=1, routed)           0.000    84.626    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_94_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    84.740    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_86_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    84.854    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_76_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.968 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66/CO[3]
                         net (fo=1, routed)           0.000    84.968    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_66_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.082 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.082    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_56_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.196 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000    85.196    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_46_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    85.310    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_36_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.424    Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_27_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.581 r  Core_cpu/ALU_0/MEM_alu_c_reg[6]_i_19/CO[1]
                         net (fo=37, routed)          0.931    86.512    Core_cpu/U_ID_EX/C_tmp10_in[6]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    86.841 r  Core_cpu/U_ID_EX/MEM_alu_c[5]_i_104/O
                         net (fo=1, routed)           0.000    86.841    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_28[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.391    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_96_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.505 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.505    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_88_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.619 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.619    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_78_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    87.733    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_68_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.847 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    87.847    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_58_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.961    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_48_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.075    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_38_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.189 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.189    Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_28_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.346 r  Core_cpu/ALU_0/MEM_alu_c_reg[5]_i_19/CO[1]
                         net (fo=37, routed)          0.869    89.215    Core_cpu/U_ID_EX/C_tmp10_in[5]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    89.544 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_127/O
                         net (fo=1, routed)           0.000    89.544    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_29[0]
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.094 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.094    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_119_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111/CO[3]
                         net (fo=1, routed)           0.000    90.208    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_111_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.322    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_101_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000    90.436    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_91_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.550    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_81_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.664    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    90.778    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_56_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.892    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_36_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_20/CO[1]
                         net (fo=37, routed)          1.074    92.122    Core_cpu/U_ID_EX/C_tmp10_in[4]
    SLICE_X22Y40         LUT5 (Prop_lut5_I1_O)        0.329    92.451 r  Core_cpu/U_ID_EX/MEM_alu_c[3]_i_154/O
                         net (fo=1, routed)           0.000    92.451    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_30[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.001 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.001    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_146_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.115 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.115    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_138_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.229 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    93.229    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_128_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.343 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.343    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_118_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    93.457    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_108_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.571    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_92_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.685    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_72_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    93.799    Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_54_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[3]_i_36/CO[1]
                         net (fo=37, routed)          0.898    94.854    Core_cpu/U_ID_EX/C_tmp10_in[3]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    95.183 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_102/O
                         net (fo=1, routed)           0.000    95.183    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_31[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.733 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000    95.733    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_94_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.847 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    95.847    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_86_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.961 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.000    95.961    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_76_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.075 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66/CO[3]
                         net (fo=1, routed)           0.001    96.076    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_66_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    96.190    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_56_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.304 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.304    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_46_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.418 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.418    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_36_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.532    Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_28_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[2]_i_19/CO[1]
                         net (fo=37, routed)          1.049    97.738    Core_cpu/U_ID_EX/C_tmp10_in[2]
    SLICE_X33Y46         LUT5 (Prop_lut5_I1_O)        0.329    98.067 r  Core_cpu/U_ID_EX/MEM_alu_c[1]_i_100/O
                         net (fo=1, routed)           0.000    98.067    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_32[0]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.617 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92/CO[3]
                         net (fo=1, routed)           0.000    98.617    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_92_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000    98.731    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_84_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.845 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    98.845    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_74_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.959 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.001    98.960    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_64_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.074 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.074    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_54_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.188 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    99.188    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_44_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.302 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    99.302    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_34_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.416    Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_25_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[1]_i_18/CO[1]
                         net (fo=37, routed)          0.965   100.537    Core_cpu/ALU_0/C_tmp10_in[1]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329   100.866 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_380/O
                         net (fo=1, routed)           0.000   100.866    Core_cpu/ALU_0/MEM_alu_c[0]_i_380_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.416 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000   101.416    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_325_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.530 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000   101.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_268_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.001   101.645    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_218_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.759 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.759    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_174_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.873 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.873    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_135_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.987 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000   101.987    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_96_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.101 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.101    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_66_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.215    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   102.486 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_26/CO[0]
                         net (fo=2, routed)           0.925   103.411    Core_cpu/ALU_0/C_tmp10_in[0]
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.373   103.784 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_31/O
                         net (fo=1, routed)           0.685   104.469    Core_cpu/ALU_0/MEM_alu_c[4]_i_31_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   105.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000   105.049    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_19_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   105.288 r  Core_cpu/ALU_0/MEM_alu_c_reg[8]_i_19/O[2]
                         net (fo=1, routed)           0.831   106.119    Core_cpu/U_ID_EX/C_tmp1[6]
    SLICE_X52Y28         LUT5 (Prop_lut5_I0_O)        0.302   106.421 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_17/O
                         net (fo=1, routed)           0.558   106.979    Core_cpu/U_ID_EX/MEM_alu_c[7]_i_17_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124   107.103 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_6/O
                         net (fo=1, routed)           1.173   108.276    Core_cpu/U_ID_EX/MEM_alu_c[7]_i_6_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I0_O)        0.124   108.400 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_3/O
                         net (fo=1, routed)           0.000   108.400    Core_cpu/U_ID_EX/MEM_alu_c[7]_i_3_n_0
    SLICE_X67Y22         MUXF7 (Prop_muxf7_I1_O)      0.217   108.617 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[7]_i_1/O
                         net (fo=3, routed)           0.668   109.285    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_0[7]
    SLICE_X67Y18         LUT5 (Prop_lut5_I1_O)        0.299   109.584 f  Core_cpu/U_ID_EX/EX_rD1[7]_i_5/O
                         net (fo=2, routed)           0.495   110.078    Core_cpu/U_ID_EX/EX_rD1[7]_i_5_n_0
    SLICE_X67Y16         LUT6 (Prop_lut6_I5_O)        0.124   110.202 r  Core_cpu/U_ID_EX/EX_rD1[7]_i_1/O
                         net (fo=1, routed)           0.000   110.202    Core_cpu/U_ID_EX/EX_rD1[7]_i_1_n_0
    SLICE_X67Y16         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.667    28.013    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X67Y16         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[7]/C
                         clock pessimism              0.633    28.646    
                         clock uncertainty           -0.103    28.544    
    SLICE_X67Y16         FDCE (Setup_fdce_C_D)        0.031    28.575    Core_cpu/U_ID_EX/EX_rD1_reg[7]
  -------------------------------------------------------------------
                         required time                         28.575    
                         arrival time                        -110.202    
  -------------------------------------------------------------------
                         slack                                -81.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.791%)  route 0.332ns (70.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.630     2.740    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X49Y43         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     2.881 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[0]/Q
                         net (fo=267, routed)         0.332     3.213    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/D
    SLICE_X56Y40         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.902     3.626    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/WCLK
    SLICE_X56Y40         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.623     3.003    
    SLICE_X56Y40         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     3.147    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 UART_0/rx_sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_0/rx_sync_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.620%)  route 0.352ns (71.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.572     2.682    UART_0/cpu_clk
    SLICE_X13Y58         FDPE                                         r  UART_0/rx_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDPE (Prop_fdpe_C_Q)         0.141     2.823 r  UART_0/rx_sync_reg[1]/Q
                         net (fo=1, routed)           0.352     3.174    UART_0/rx_sync_reg_n_0_[1]
    SLICE_X17Y48         FDPE                                         r  UART_0/rx_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.915     3.639    UART_0/cpu_clk
    SLICE_X17Y48         FDPE                                         r  UART_0/rx_sync_reg[2]/C
                         clock pessimism             -0.619     3.020    
    SLICE_X17Y48         FDPE (Hold_fdpe_C_D)         0.075     3.095    UART_0/rx_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.095    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.267%)  route 0.296ns (67.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.630     2.740    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X49Y46         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141     2.881 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[15]/Q
                         net (fo=265, routed)         0.296     3.177    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/D
    SLICE_X46Y50         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.836     3.560    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/WCLK
    SLICE_X46Y50         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_D/CLK
                         clock pessimism             -0.619     2.941    
    SLICE_X46Y50         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     3.085    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Timer_0/CNT0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.061%)  route 0.250ns (63.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.633     2.743    Timer_0/cpu_clk
    SLICE_X71Y49         FDCE                                         r  Timer_0/CNT0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDCE (Prop_fdce_C_Q)         0.141     2.884 r  Timer_0/CNT0_reg[3]/Q
                         net (fo=2, routed)           0.250     3.134    Timer_0/CNT0_reg_n_0_[3]
    SLICE_X72Y50         FDRE                                         r  Timer_0/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.866     3.590    Timer_0/cpu_clk
    SLICE_X72Y50         FDRE                                         r  Timer_0/rdata_reg[3]/C
                         clock pessimism             -0.619     2.971    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.066     3.037    Timer_0/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.791%)  route 0.332ns (70.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.630     2.740    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X49Y43         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     2.881 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[0]/Q
                         net (fo=267, routed)         0.332     3.213    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/D
    SLICE_X56Y40         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.902     3.626    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/WCLK
    SLICE_X56Y40         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.623     3.003    
    SLICE_X56Y40         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     3.108    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -3.108    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Timer_0/CNT0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.491%)  route 0.391ns (73.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.654ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.567     2.677    Timer_0/cpu_clk
    SLICE_X71Y50         FDCE                                         r  Timer_0/CNT0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDCE (Prop_fdce_C_Q)         0.141     2.818 r  Timer_0/CNT0_reg[8]/Q
                         net (fo=2, routed)           0.391     3.209    Timer_0/CNT0_reg_n_0_[8]
    SLICE_X79Y47         FDRE                                         r  Timer_0/rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.930     3.654    Timer_0/cpu_clk
    SLICE_X79Y47         FDRE                                         r  Timer_0/rdata_reg[8]/C
                         clock pessimism             -0.619     3.035    
    SLICE_X79Y47         FDRE (Hold_fdre_C_D)         0.066     3.101    Timer_0/rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.791%)  route 0.332ns (70.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.630     2.740    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X49Y43         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     2.881 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[0]/Q
                         net (fo=267, routed)         0.332     3.213    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/D
    SLICE_X56Y40         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.902     3.626    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/WCLK
    SLICE_X56Y40         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.623     3.003    
    SLICE_X56Y40         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     3.104    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 UART_0/rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_0/rx_fifo_reg[9][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.682%)  route 0.254ns (64.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.639     2.749    UART_0/cpu_clk
    SLICE_X11Y46         FDCE                                         r  UART_0/rx_shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     2.890 r  UART_0/rx_shift_reg_reg[3]/Q
                         net (fo=17, routed)          0.254     3.144    UART_0/rx_shift_reg_reg_n_0_[3]
    SLICE_X13Y51         FDCE                                         r  UART_0/rx_fifo_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.845     3.569    UART_0/cpu_clk
    SLICE_X13Y51         FDCE                                         r  UART_0/rx_fifo_reg[9][3]/C
                         clock pessimism             -0.619     2.950    
    SLICE_X13Y51         FDCE (Hold_fdce_C_D)         0.072     3.022    UART_0/rx_fifo_reg[9][3]
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.267%)  route 0.296ns (67.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.630     2.740    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X49Y46         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141     2.881 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[15]/Q
                         net (fo=265, routed)         0.296     3.177    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/D
    SLICE_X46Y50         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.836     3.560    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/WCLK
    SLICE_X46Y50         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_B/CLK
                         clock pessimism             -0.619     2.941    
    SLICE_X46Y50         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     3.046    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -3.046    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.267%)  route 0.296ns (67.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.630     2.740    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X49Y46         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141     2.881 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[15]/Q
                         net (fo=265, routed)         0.296     3.177    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/D
    SLICE_X46Y50         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.836     3.560    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/WCLK
    SLICE_X46Y50         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_C/CLK
                         clock pessimism             -0.619     2.941    
    SLICE_X46Y50         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     3.042    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_11_11/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_11_11/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y120   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_12_12/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y120   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_12_12/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y120   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_12_12/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y120   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_12_12/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y120   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_12_12/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y120   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_12_12/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y120   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_12_12/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y33    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y110   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_13_13/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y110   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_13_13/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y110   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_13_13/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y110   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_13_13/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y32    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_18_18/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y32    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_18_18/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y32    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_18_18/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y32    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_18_18/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y73    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       15.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.856ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.718ns (19.984%)  route 2.875ns (80.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 28.028 - 20.000 ) 
    Source Clock Delay      (SCD):    8.704ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.813     8.704    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.419     9.123 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.956    10.079    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.299    10.378 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.919    12.297    PWM_0/AR[0]
    SLICE_X16Y37         FDCE                                         f  PWM_0/ctrl_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.682    28.028    PWM_0/cpu_clk_BUFG
    SLICE_X16Y37         FDCE                                         r  PWM_0/ctrl_reg_reg[1]/C
                         clock pessimism              0.633    28.661    
                         clock uncertainty           -0.103    28.559    
    SLICE_X16Y37         FDCE (Recov_fdce_C_CLR)     -0.405    28.154    PWM_0/ctrl_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         28.154    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                 15.856    

Slack (MET) :             15.856ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.718ns (19.984%)  route 2.875ns (80.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 28.028 - 20.000 ) 
    Source Clock Delay      (SCD):    8.704ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.813     8.704    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.419     9.123 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.956    10.079    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.299    10.378 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.919    12.297    PWM_0/AR[0]
    SLICE_X16Y37         FDCE                                         f  PWM_0/ctrl_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.682    28.028    PWM_0/cpu_clk_BUFG
    SLICE_X16Y37         FDCE                                         r  PWM_0/ctrl_reg_reg[5]/C
                         clock pessimism              0.633    28.661    
                         clock uncertainty           -0.103    28.559    
    SLICE_X16Y37         FDCE (Recov_fdce_C_CLR)     -0.405    28.154    PWM_0/ctrl_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         28.154    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                 15.856    

Slack (MET) :             15.856ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.718ns (19.984%)  route 2.875ns (80.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 28.028 - 20.000 ) 
    Source Clock Delay      (SCD):    8.704ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.813     8.704    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.419     9.123 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.956    10.079    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.299    10.378 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.919    12.297    PWM_0/AR[0]
    SLICE_X16Y37         FDCE                                         f  PWM_0/ctrl_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.682    28.028    PWM_0/cpu_clk_BUFG
    SLICE_X16Y37         FDCE                                         r  PWM_0/ctrl_reg_reg[6]/C
                         clock pessimism              0.633    28.661    
                         clock uncertainty           -0.103    28.559    
    SLICE_X16Y37         FDCE (Recov_fdce_C_CLR)     -0.405    28.154    PWM_0/ctrl_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         28.154    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                 15.856    

Slack (MET) :             15.907ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[11]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.718ns (20.008%)  route 2.871ns (79.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 28.028 - 20.000 ) 
    Source Clock Delay      (SCD):    8.704ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.813     8.704    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.419     9.123 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.956    10.079    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.299    10.378 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.915    12.293    PWM_0/AR[0]
    SLICE_X17Y37         FDPE                                         f  PWM_0/cmp_reg_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.682    28.028    PWM_0/cpu_clk_BUFG
    SLICE_X17Y37         FDPE                                         r  PWM_0/cmp_reg_reg[11]/C
                         clock pessimism              0.633    28.661    
                         clock uncertainty           -0.103    28.559    
    SLICE_X17Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    28.200    PWM_0/cmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         28.200    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                 15.907    

Slack (MET) :             15.907ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.718ns (20.008%)  route 2.871ns (79.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 28.028 - 20.000 ) 
    Source Clock Delay      (SCD):    8.704ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.813     8.704    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.419     9.123 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.956    10.079    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.299    10.378 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.915    12.293    PWM_0/AR[0]
    SLICE_X17Y37         FDPE                                         f  PWM_0/cmp_reg_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.682    28.028    PWM_0/cpu_clk_BUFG
    SLICE_X17Y37         FDPE                                         r  PWM_0/cmp_reg_reg[13]/C
                         clock pessimism              0.633    28.661    
                         clock uncertainty           -0.103    28.559    
    SLICE_X17Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    28.200    PWM_0/cmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         28.200    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                 15.907    

Slack (MET) :             15.907ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[9]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.718ns (20.008%)  route 2.871ns (79.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 28.028 - 20.000 ) 
    Source Clock Delay      (SCD):    8.704ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.813     8.704    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.419     9.123 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.956    10.079    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.299    10.378 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.915    12.293    PWM_0/AR[0]
    SLICE_X17Y37         FDPE                                         f  PWM_0/cmp_reg_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.682    28.028    PWM_0/cpu_clk_BUFG
    SLICE_X17Y37         FDPE                                         r  PWM_0/cmp_reg_reg[9]/C
                         clock pessimism              0.633    28.661    
                         clock uncertainty           -0.103    28.559    
    SLICE_X17Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    28.200    PWM_0/cmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         28.200    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                 15.907    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.718ns (20.799%)  route 2.734ns (79.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.029ns = ( 28.029 - 20.000 ) 
    Source Clock Delay      (SCD):    8.704ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.813     8.704    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.419     9.123 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.956    10.079    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.299    10.378 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.778    12.156    PWM_0/AR[0]
    SLICE_X16Y38         FDPE                                         f  PWM_0/max_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.683    28.029    PWM_0/cpu_clk_BUFG
    SLICE_X16Y38         FDPE                                         r  PWM_0/max_reg_reg[1]/C
                         clock pessimism              0.633    28.662    
                         clock uncertainty           -0.103    28.560    
    SLICE_X16Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    28.201    PWM_0/max_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         28.201    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                 16.044    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.718ns (20.799%)  route 2.734ns (79.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.029ns = ( 28.029 - 20.000 ) 
    Source Clock Delay      (SCD):    8.704ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.813     8.704    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.419     9.123 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.956    10.079    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.299    10.378 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.778    12.156    PWM_0/AR[0]
    SLICE_X16Y38         FDPE                                         f  PWM_0/max_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.683    28.029    PWM_0/cpu_clk_BUFG
    SLICE_X16Y38         FDPE                                         r  PWM_0/max_reg_reg[2]/C
                         clock pessimism              0.633    28.662    
                         clock uncertainty           -0.103    28.560    
    SLICE_X16Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    28.201    PWM_0/max_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.201    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                 16.044    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.718ns (20.799%)  route 2.734ns (79.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.029ns = ( 28.029 - 20.000 ) 
    Source Clock Delay      (SCD):    8.704ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.813     8.704    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.419     9.123 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.956    10.079    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.299    10.378 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.778    12.156    PWM_0/AR[0]
    SLICE_X16Y38         FDPE                                         f  PWM_0/max_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.683    28.029    PWM_0/cpu_clk_BUFG
    SLICE_X16Y38         FDPE                                         r  PWM_0/max_reg_reg[5]/C
                         clock pessimism              0.633    28.662    
                         clock uncertainty           -0.103    28.560    
    SLICE_X16Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    28.201    PWM_0/max_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         28.201    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                 16.044    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.718ns (20.799%)  route 2.734ns (79.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.029ns = ( 28.029 - 20.000 ) 
    Source Clock Delay      (SCD):    8.704ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.813     8.704    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.419     9.123 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.956    10.079    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.299    10.378 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.778    12.156    PWM_0/AR[0]
    SLICE_X16Y38         FDPE                                         f  PWM_0/max_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       1.683    28.029    PWM_0/cpu_clk_BUFG
    SLICE_X16Y38         FDPE                                         r  PWM_0/max_reg_reg[6]/C
                         clock pessimism              0.633    28.662    
                         clock uncertainty           -0.103    28.560    
    SLICE_X16Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    28.201    PWM_0/max_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         28.201    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                 16.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.497%)  route 0.721ns (79.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.573     2.683    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y93         FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.141     2.824 f  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.397     3.220    Digital_LED_0/data[0]
    SLICE_X9Y104         LUT2 (Prop_lut2_I1_O)        0.045     3.265 f  Digital_LED_0/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.325     3.590    Digital_LED_0/DN_data_reg[0]_LDC_i_1_n_0
    SLICE_X7Y104         FDPE                                         f  Digital_LED_0/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.869     3.594    Digital_LED_0/cpu_clk_BUFG
    SLICE_X7Y104         FDPE                                         r  Digital_LED_0/DN_data_reg[0]_P/C
                         clock pessimism             -0.614     2.979    
    SLICE_X7Y104         FDPE (Remov_fdpe_C_PRE)     -0.095     2.884    Digital_LED_0/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           3.590    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.019%)  route 0.455ns (70.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.573     2.683    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y93         FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.141     2.824 r  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.217     3.040    Digital_LED_0/data[2]
    SLICE_X15Y91         LUT2 (Prop_lut2_I1_O)        0.045     3.085 f  Digital_LED_0/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.238     3.323    Digital_LED_0/DN_data_reg[2]_LDC_i_2_n_0
    SLICE_X15Y91         FDCE                                         f  Digital_LED_0/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.843     3.567    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y91         FDCE                                         r  Digital_LED_0/DN_data_reg[2]_C/C
                         clock pessimism             -0.869     2.698    
    SLICE_X15Y91         FDCE (Remov_fdce_C_CLR)     -0.092     2.606    Digital_LED_0/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.385%)  route 0.774ns (80.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.573     2.683    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y93         FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.141     2.824 r  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.398     3.221    Digital_LED_0/data[0]
    SLICE_X9Y104         LUT2 (Prop_lut2_I1_O)        0.045     3.266 f  Digital_LED_0/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.376     3.642    Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X5Y104         FDCE                                         f  Digital_LED_0/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.869     3.594    Digital_LED_0/cpu_clk_BUFG
    SLICE_X5Y104         FDCE                                         r  Digital_LED_0/DN_data_reg[0]_C/C
                         clock pessimism             -0.614     2.979    
    SLICE_X5Y104         FDCE (Remov_fdce_C_CLR)     -0.092     2.887    Digital_LED_0/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.627%)  route 0.540ns (74.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.573     2.683    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y93         FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.141     2.824 f  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.301     3.124    Digital_LED_0/data[2]
    SLICE_X15Y91         LUT2 (Prop_lut2_I1_O)        0.045     3.169 f  Digital_LED_0/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.239     3.408    Digital_LED_0/DN_data_reg[2]_LDC_i_1_n_0
    SLICE_X15Y92         FDPE                                         f  Digital_LED_0/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.843     3.567    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y92         FDPE                                         r  Digital_LED_0/DN_data_reg[2]_P/C
                         clock pessimism             -0.869     2.698    
    SLICE_X15Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     2.603    Digital_LED_0/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.175%)  route 0.583ns (75.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.569     2.679    Digital_LED_0/cpu_clk_BUFG
    SLICE_X29Y92         FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     2.820 f  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.424     3.244    Digital_LED_0/data[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I1_O)        0.045     3.289 f  Digital_LED_0/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.159     3.448    Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0
    SLICE_X13Y93         FDPE                                         f  Digital_LED_0/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.844     3.568    Digital_LED_0/cpu_clk_BUFG
    SLICE_X13Y93         FDPE                                         r  Digital_LED_0/DN_data_reg[1]_P/C
                         clock pessimism             -0.848     2.720    
    SLICE_X13Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     2.625    Digital_LED_0/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.860%)  route 0.562ns (75.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.573     2.683    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y93         FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.141     2.824 f  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.375     3.198    Digital_LED_0/data[3]
    SLICE_X15Y94         LUT2 (Prop_lut2_I0_O)        0.045     3.243 f  Digital_LED_0/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.187     3.431    Digital_LED_0/DN_data_reg[3]_LDC_i_1_n_0
    SLICE_X15Y95         FDPE                                         f  Digital_LED_0/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.844     3.568    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y95         FDPE                                         r  Digital_LED_0/DN_data_reg[3]_P/C
                         clock pessimism             -0.869     2.699    
    SLICE_X15Y95         FDPE (Remov_fdpe_C_PRE)     -0.095     2.604    Digital_LED_0/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.227ns (24.517%)  route 0.699ns (75.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.635     2.745    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.128     2.873 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.330     3.203    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.099     3.302 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.369     3.671    PWM_0/AR[0]
    SLICE_X19Y36         FDCE                                         f  PWM_0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.909     3.633    PWM_0/cpu_clk_BUFG
    SLICE_X19Y36         FDCE                                         r  PWM_0/counter_reg[0]/C
                         clock pessimism             -0.852     2.781    
    SLICE_X19Y36         FDCE (Remov_fdce_C_CLR)     -0.092     2.689    PWM_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.227ns (24.517%)  route 0.699ns (75.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.635     2.745    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.128     2.873 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.330     3.203    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.099     3.302 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.369     3.671    PWM_0/AR[0]
    SLICE_X19Y36         FDCE                                         f  PWM_0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.909     3.633    PWM_0/cpu_clk_BUFG
    SLICE_X19Y36         FDCE                                         r  PWM_0/counter_reg[1]/C
                         clock pessimism             -0.852     2.781    
    SLICE_X19Y36         FDCE (Remov_fdce_C_CLR)     -0.092     2.689    PWM_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.227ns (24.517%)  route 0.699ns (75.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.635     2.745    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.128     2.873 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.330     3.203    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.099     3.302 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.369     3.671    PWM_0/AR[0]
    SLICE_X19Y36         FDCE                                         f  PWM_0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.909     3.633    PWM_0/cpu_clk_BUFG
    SLICE_X19Y36         FDCE                                         r  PWM_0/counter_reg[2]/C
                         clock pessimism             -0.852     2.781    
    SLICE_X19Y36         FDCE (Remov_fdce_C_CLR)     -0.092     2.689    PWM_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.227ns (24.517%)  route 0.699ns (75.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.635     2.745    WDT_0/cpu_clk
    SLICE_X27Y38         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.128     2.873 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.330     3.203    WDT_0/wdt_reset_out
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.099     3.302 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.369     3.671    PWM_0/AR[0]
    SLICE_X19Y36         FDCE                                         f  PWM_0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10543, routed)       0.909     3.633    PWM_0/cpu_clk_BUFG
    SLICE_X19Y36         FDCE                                         r  PWM_0/counter_reg[3]/C
                         clock pessimism             -0.852     2.781    
    SLICE_X19Y36         FDCE (Remov_fdce_C_CLR)     -0.092     2.689    PWM_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.982    





