xpm_memory.sv,systemverilog,xpm,../../../../../../../../opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,
uram_2w_2r.v,verilog,xil_defaultlib,../../../bd/uramx16/ipshared/074c/uram_2w2r.srcs/sources_1/new/uram_2w_2r.v,
uramx16_uram_2w_2r_0_0.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_0_0/sim/uramx16_uram_2w_2r_0_0.v,
uramx16_uram_2w_2r_0_1.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_0_1/sim/uramx16_uram_2w_2r_0_1.v,
uramx16_uram_2w_2r_0_2.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_0_2/sim/uramx16_uram_2w_2r_0_2.v,
uramx16_uram_2w_2r_0_3.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_0_3/sim/uramx16_uram_2w_2r_0_3.v,
uramx16_uram_2w_2r_1_0.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_1_0/sim/uramx16_uram_2w_2r_1_0.v,
uramx16_uram_2w_2r_1_1.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_1_1/sim/uramx16_uram_2w_2r_1_1.v,
uramx16_uram_2w_2r_2_0.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_2_0/sim/uramx16_uram_2w_2r_2_0.v,
uramx16_uram_2w_2r_3_0.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_3_0/sim/uramx16_uram_2w_2r_3_0.v,
uramx16_uram_2w_2r_3_1.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_3_1/sim/uramx16_uram_2w_2r_3_1.v,
uramx16_uram_2w_2r_4_0.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_4_0/sim/uramx16_uram_2w_2r_4_0.v,
uramx16_uram_2w_2r_4_1.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_4_1/sim/uramx16_uram_2w_2r_4_1.v,
uramx16_uram_2w_2r_5_0.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_5_0/sim/uramx16_uram_2w_2r_5_0.v,
uramx16_uram_2w_2r_5_1.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_5_1/sim/uramx16_uram_2w_2r_5_1.v,
uramx16_uram_2w_2r_6_1.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_6_1/sim/uramx16_uram_2w_2r_6_1.v,
uramx16_uram_2w_2r_6_2.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_6_2/sim/uramx16_uram_2w_2r_6_2.v,
uramx16_uram_2w_2r_7_0.v,verilog,xil_defaultlib,../../../bd/uramx16/ip/uramx16_uram_2w_2r_7_0/sim/uramx16_uram_2w_2r_7_0.v,
uramx16.v,verilog,xil_defaultlib,../../../bd/uramx16/sim/uramx16.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
