

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 21:58:24 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D7
* Solution:       comb_4 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   78|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_test_Pipeline_ARRAY_1_READ_fu_244     |test_Pipeline_ARRAY_1_READ     |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_2_READ_fu_260     |test_Pipeline_ARRAY_2_READ     |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_test_Pipeline_VITIS_LOOP_56_5_fu_276  |test_Pipeline_VITIS_LOOP_56_5  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_test_Pipeline_ARRAY_WRITE_fu_315      |test_Pipeline_ARRAY_WRITE      |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    5581|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|   720|    4793|    6723|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     327|    -|
|Register         |        -|     -|    4628|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|   720|    9421|   12631|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    28|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|    0|   246|   424|    0|
    |mem_m_axi_U                               |mem_m_axi                      |        8|    0|   884|   880|    0|
    |mul_64ns_64ns_128_1_1_U92                 |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U93                 |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U94                 |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U95                 |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U96                 |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U97                 |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U98                 |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U99                 |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U100                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U101                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U102                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U103                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U104                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U105                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U106                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U107                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U108                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U109                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U110                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U111                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U112                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U113                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U114                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U115                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U116                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U117                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U118                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U119                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U120                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U121                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U122                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U123                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U124                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U125                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U126                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U127                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_244     |test_Pipeline_ARRAY_1_READ     |        0|    0|   587|    73|    0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_260     |test_Pipeline_ARRAY_2_READ     |        0|    0|   587|    73|    0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_315      |test_Pipeline_ARRAY_WRITE      |        0|    0|    66|   122|    0|
    |grp_test_Pipeline_VITIS_LOOP_56_5_fu_276  |test_Pipeline_VITIS_LOOP_56_5  |        0|  144|  2423|  3495|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |Total                                     |                               |        8|  720|  4793|  6723|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln49_10_fu_782_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln49_11_fu_869_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_12_fu_788_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_13_fu_794_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_15_fu_806_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln49_16_fu_879_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_17_fu_883_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_18_fu_812_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln49_19_fu_887_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_1_fu_728_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln49_21_fu_823_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln49_22_fu_829_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln49_23_fu_899_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_24_fu_903_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_25_fu_835_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln49_26_fu_907_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_3_fu_849_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln49_4_fu_749_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln49_6_fu_859_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln49_7_fu_763_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln49_8_fu_769_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln79_1_fu_966_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln79_2_fu_1047_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln79_3_fu_1067_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln79_4_fu_1087_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln79_5_fu_1107_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln79_6_fu_1221_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln79_7_fu_1241_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln79_fu_946_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_1_fu_996_p2   |         +|   0|  0|   65|          58|          58|
    |add_ln80_fu_1280_p2    |         +|   0|  0|   79|          72|          72|
    |add_ln81_1_fu_1016_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln81_fu_1313_p2    |         +|   0|  0|   67|          60|          60|
    |arr_1_fu_712_p2        |         +|   0|  0|  135|         128|         128|
    |arr_2_fu_734_p2        |         +|   0|  0|  128|         128|         128|
    |arr_3_fu_853_p2        |         +|   0|  0|  128|         128|         128|
    |arr_4_fu_863_p2        |         +|   0|  0|  128|         128|         128|
    |arr_5_fu_873_p2        |         +|   0|  0|  128|         128|         128|
    |arr_6_fu_892_p2        |         +|   0|  0|  128|         128|         128|
    |arr_7_fu_912_p2        |         +|   0|  0|  128|         128|         128|
    |out1_w_1_fu_1304_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_2_fu_1340_p2    |         +|   0|  0|   66|          59|          59|
    |out1_w_3_fu_1127_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_4_fu_1146_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_5_fu_1166_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_6_fu_1186_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_7_fu_1351_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_8_fu_1371_p2    |         +|   0|  0|   64|          57|          57|
    |out1_w_fu_1257_p2      |         +|   0|  0|   65|          58|          58|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 5581|        5378|        5378|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  155|         34|    1|         34|
    |mem_ARADDR    |   26|          5|   64|        320|
    |mem_ARLEN     |   20|          4|   32|        128|
    |mem_ARVALID   |   20|          4|    1|          4|
    |mem_AWADDR    |   14|          3|   64|        192|
    |mem_AWLEN     |   14|          3|   32|         96|
    |mem_AWVALID   |   14|          3|    1|          3|
    |mem_BREADY    |   14|          3|    1|          3|
    |mem_RREADY    |   14|          3|    1|          3|
    |mem_WVALID    |    9|          2|    1|          2|
    |mem_blk_n_AR  |    9|          2|    1|          2|
    |mem_blk_n_AW  |    9|          2|    1|          2|
    |mem_blk_n_B   |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  327|         70|  201|        791|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln49_10_reg_1686                                   |  128|   0|  128|          0|
    |add_ln49_13_reg_1691                                   |  128|   0|  128|          0|
    |add_ln49_15_reg_1701                                   |  128|   0|  128|          0|
    |add_ln49_18_reg_1706                                   |  128|   0|  128|          0|
    |add_ln49_21_reg_1711                                   |  128|   0|  128|          0|
    |add_ln49_22_reg_1716                                   |  128|   0|  128|          0|
    |add_ln49_25_reg_1721                                   |  128|   0|  128|          0|
    |add_ln49_4_reg_1661                                    |  128|   0|  128|          0|
    |add_ln49_8_reg_1671                                    |  128|   0|  128|          0|
    |add_ln80_1_reg_1768                                    |   58|   0|   58|          0|
    |add_ln81_1_reg_1774                                    |   58|   0|   58|          0|
    |ap_CS_fsm                                              |   33|   0|   33|          0|
    |arr_1_reg_1631                                         |  128|   0|  128|          0|
    |arr_2_reg_1656                                         |  128|   0|  128|          0|
    |arr_3_reg_1732                                         |  128|   0|  128|          0|
    |arr_4_reg_1737                                         |  128|   0|  128|          0|
    |arr_5_reg_1742                                         |  128|   0|  128|          0|
    |arr_6_reg_1747                                         |  128|   0|  128|          0|
    |arr_7_reg_1752                                         |  128|   0|  128|          0|
    |arr_reg_1616                                           |  128|   0|  128|          0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_244_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_260_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg      |    1|   0|    1|          0|
    |grp_test_Pipeline_VITIS_LOOP_56_5_fu_276_ap_start_reg  |    1|   0|    1|          0|
    |mul_ln49_10_reg_1636                                   |  128|   0|  128|          0|
    |mul_ln49_11_reg_1641                                   |  128|   0|  128|          0|
    |mul_ln49_12_reg_1646                                   |  128|   0|  128|          0|
    |mul_ln49_13_reg_1651                                   |  128|   0|  128|          0|
    |mul_ln49_24_reg_1666                                   |  128|   0|  128|          0|
    |mul_ln49_28_reg_1676                                   |  128|   0|  128|          0|
    |mul_ln49_29_reg_1681                                   |  128|   0|  128|          0|
    |mul_ln49_32_reg_1696                                   |  128|   0|  128|          0|
    |mul_ln49_3_reg_1621                                    |  128|   0|  128|          0|
    |mul_ln49_4_reg_1626                                    |  128|   0|  128|          0|
    |out1_w_1_reg_1824                                      |   58|   0|   58|          0|
    |out1_w_2_reg_1829                                      |   59|   0|   59|          0|
    |out1_w_3_reg_1789                                      |   58|   0|   58|          0|
    |out1_w_4_reg_1794                                      |   58|   0|   58|          0|
    |out1_w_5_reg_1799                                      |   58|   0|   58|          0|
    |out1_w_6_reg_1804                                      |   58|   0|   58|          0|
    |out1_w_7_reg_1834                                      |   58|   0|   58|          0|
    |out1_w_8_reg_1839                                      |   57|   0|   57|          0|
    |out1_w_reg_1819                                        |   58|   0|   58|          0|
    |trunc_ln22_1_reg_1540                                  |   61|   0|   61|          0|
    |trunc_ln29_1_reg_1546                                  |   61|   0|   61|          0|
    |trunc_ln79_4_reg_1763                                  |   70|   0|   70|          0|
    |trunc_ln79_8_reg_1784                                  |   70|   0|   70|          0|
    |trunc_ln79_reg_1757                                    |   58|   0|   58|          0|
    |trunc_ln82_1_reg_1779                                  |   58|   0|   58|          0|
    |trunc_ln86_1_reg_1809                                  |   58|   0|   58|          0|
    |trunc_ln91_1_reg_1552                                  |   61|   0|   61|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 4628|   0| 4628|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          test|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          test|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          test|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   64|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

