Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sun Feb 20 02:25:49 2022
| Host         : DESKTOP-0NNGBEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cora_wrapper_timing_summary_routed.rpt -pb cora_wrapper_timing_summary_routed.pb -rpx cora_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cora_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.311        0.000                      0                   79        0.212        0.000                      0                   79        3.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.311        0.000                      0                   79        0.212        0.000                      0                   79        3.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 2.369ns (41.866%)  route 3.290ns (58.134%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.751     5.385    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.456     5.841 r  Inst_top_level/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.595     6.436    Inst_top_level/Inst_i2c_master/count[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  Inst_top_level/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.560    Inst_top_level/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.092 r  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    Inst_top_level/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  Inst_top_level/Inst_i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    Inst_top_level/Inst_i2c_master/count_reg[7]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 f  Inst_top_level/Inst_i2c_master/count_reg[11]_i_2/O[2]
                         net (fo=4, routed)           0.988     8.433    Inst_top_level/Inst_i2c_master/data0[10]
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.302     8.735 r  Inst_top_level/Inst_i2c_master/stretch_i_10/O
                         net (fo=1, routed)           0.966     9.702    Inst_top_level/Inst_i2c_master/stretch_i_10_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.152     9.854 r  Inst_top_level/Inst_i2c_master/stretch_i_5/O
                         net (fo=2, routed)           0.448    10.301    Inst_top_level/Inst_i2c_master/stretch_i_5_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.326    10.627 r  Inst_top_level/Inst_i2c_master/stretch_i_2/O
                         net (fo=1, routed)           0.292    10.920    Inst_top_level/Inst_i2c_master/stretch_i_2_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.044 r  Inst_top_level/Inst_i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000    11.044    Inst_top_level/Inst_i2c_master/stretch_i_1_n_0
    SLICE_X39Y36         FDCE                                         r  Inst_top_level/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.573    12.931    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X39Y36         FDCE                                         r  Inst_top_level/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.428    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)        0.031    13.355    Inst_top_level/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 2.369ns (42.694%)  route 3.180ns (57.306%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.751     5.385    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.456     5.841 r  Inst_top_level/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.595     6.436    Inst_top_level/Inst_i2c_master/count[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  Inst_top_level/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.560    Inst_top_level/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.092 r  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    Inst_top_level/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  Inst_top_level/Inst_i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    Inst_top_level/Inst_i2c_master/count_reg[7]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 f  Inst_top_level/Inst_i2c_master/count_reg[11]_i_2/O[2]
                         net (fo=4, routed)           0.988     8.433    Inst_top_level/Inst_i2c_master/data0[10]
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.302     8.735 r  Inst_top_level/Inst_i2c_master/stretch_i_10/O
                         net (fo=1, routed)           0.966     9.702    Inst_top_level/Inst_i2c_master/stretch_i_10_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.152     9.854 r  Inst_top_level/Inst_i2c_master/stretch_i_5/O
                         net (fo=2, routed)           0.169    10.022    Inst_top_level/Inst_i2c_master/stretch_i_5_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.326    10.348 r  Inst_top_level/Inst_i2c_master/data_clk_i_2/O
                         net (fo=1, routed)           0.462    10.810    Inst_top_level/Inst_i2c_master/data_clk_i_2_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.934 r  Inst_top_level/Inst_i2c_master/data_clk_i_1/O
                         net (fo=1, routed)           0.000    10.934    Inst_top_level/Inst_i2c_master/data_clk_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.575    12.933    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X39Y38         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.428    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.029    13.355    Inst_top_level/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 2.121ns (41.086%)  route 3.041ns (58.914%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.751     5.385    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.456     5.841 r  Inst_top_level/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.595     6.436    Inst_top_level/Inst_i2c_master/count[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  Inst_top_level/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.560    Inst_top_level/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.092 r  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    Inst_top_level/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.426 r  Inst_top_level/Inst_i2c_master/count_reg[7]_i_2/O[1]
                         net (fo=5, routed)           0.973     8.399    Inst_top_level/Inst_i2c_master/data0[5]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.303     8.702 r  Inst_top_level/Inst_i2c_master/stretch_i_11/O
                         net (fo=1, routed)           0.591     9.293    Inst_top_level/Inst_i2c_master/stretch_i_11_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.417 r  Inst_top_level/Inst_i2c_master/stretch_i_6/O
                         net (fo=2, routed)           0.450     9.867    Inst_top_level/Inst_i2c_master/stretch_i_6_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.991 r  Inst_top_level/Inst_i2c_master/scl_clk_i_2/O
                         net (fo=1, routed)           0.432    10.424    Inst_top_level/Inst_i2c_master/scl_clk_i_2_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  Inst_top_level/Inst_i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.000    10.548    Inst_top_level/Inst_i2c_master/scl_clk_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  Inst_top_level/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.575    12.933    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X39Y38         FDRE                                         r  Inst_top_level/Inst_i2c_master/scl_clk_reg/C
                         clock pessimism              0.428    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.031    13.357    Inst_top_level/Inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         13.357    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.116ns (26.196%)  route 3.144ns (73.804%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.752     5.386    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y38         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.419     5.805 f  Inst_top_level/Inst_i2c_master/count_reg[8]/Q
                         net (fo=2, routed)           0.627     6.432    Inst_top_level/Inst_i2c_master/count[8]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.297     6.729 r  Inst_top_level/Inst_i2c_master/count[19]_i_7/O
                         net (fo=1, routed)           0.427     7.156    Inst_top_level/Inst_i2c_master/count[19]_i_7_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.280 r  Inst_top_level/Inst_i2c_master/count[19]_i_5/O
                         net (fo=1, routed)           0.409     7.689    Inst_top_level/Inst_i2c_master/count[19]_i_5_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  Inst_top_level/Inst_i2c_master/count[19]_i_2/O
                         net (fo=23, routed)          0.879     8.693    Inst_top_level/Inst_i2c_master/count[19]_i_2_n_0
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.152     8.845 r  Inst_top_level/Inst_i2c_master/count[3]_i_1/O
                         net (fo=1, routed)           0.802     9.646    Inst_top_level/Inst_i2c_master/count_0[3]
    SLICE_X37Y36         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.573    12.931    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X37Y36         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[3]/C
                         clock pessimism              0.428    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)       -0.307    13.017    Inst_top_level/Inst_i2c_master/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 2.073ns (50.244%)  route 2.053ns (49.756%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.751     5.385    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.456     5.841 r  Inst_top_level/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.595     6.436    Inst_top_level/Inst_i2c_master/count[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  Inst_top_level/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.560    Inst_top_level/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.092 r  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    Inst_top_level/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  Inst_top_level/Inst_i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    Inst_top_level/Inst_i2c_master/count_reg[7]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  Inst_top_level/Inst_i2c_master/count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    Inst_top_level/Inst_i2c_master/count_reg[11]_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  Inst_top_level/Inst_i2c_master/count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    Inst_top_level/Inst_i2c_master/count_reg[15]_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  Inst_top_level/Inst_i2c_master/count_reg[19]_i_3/O[3]
                         net (fo=5, routed)           0.974     8.721    Inst_top_level/Inst_i2c_master/data0[19]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.306     9.027 r  Inst_top_level/Inst_i2c_master/count[19]_i_1/O
                         net (fo=2, routed)           0.485     9.511    Inst_top_level/Inst_i2c_master/count_0[19]
    SLICE_X36Y39         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.576    12.934    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y39         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[19]/C
                         clock pessimism              0.428    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X36Y39         FDCE (Setup_fdce_C_D)       -0.061    13.266    Inst_top_level/Inst_i2c_master/count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.995ns (51.271%)  route 1.896ns (48.729%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.751     5.385    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.456     5.841 r  Inst_top_level/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.595     6.436    Inst_top_level/Inst_i2c_master/count[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  Inst_top_level/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.560    Inst_top_level/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.092 r  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    Inst_top_level/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  Inst_top_level/Inst_i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    Inst_top_level/Inst_i2c_master/count_reg[7]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  Inst_top_level/Inst_i2c_master/count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    Inst_top_level/Inst_i2c_master/count_reg[11]_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  Inst_top_level/Inst_i2c_master/count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    Inst_top_level/Inst_i2c_master/count_reg[15]_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.673 r  Inst_top_level/Inst_i2c_master/count_reg[19]_i_3/O[2]
                         net (fo=5, routed)           0.957     8.630    Inst_top_level/Inst_i2c_master/data0[18]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.302     8.932 r  Inst_top_level/Inst_i2c_master/count[18]_i_1/O
                         net (fo=2, routed)           0.344     9.276    Inst_top_level/Inst_i2c_master/count_0[18]
    SLICE_X36Y39         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.576    12.934    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y39         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[18]/C
                         clock pessimism              0.428    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X36Y39         FDCE (Setup_fdce_C_D)       -0.081    13.246    Inst_top_level/Inst_i2c_master/count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 2.091ns (52.464%)  route 1.895ns (47.536%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.751     5.385    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.456     5.841 r  Inst_top_level/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.595     6.436    Inst_top_level/Inst_i2c_master/count[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  Inst_top_level/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.560    Inst_top_level/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.092 r  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    Inst_top_level/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  Inst_top_level/Inst_i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    Inst_top_level/Inst_i2c_master/count_reg[7]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  Inst_top_level/Inst_i2c_master/count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    Inst_top_level/Inst_i2c_master/count_reg[11]_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  Inst_top_level/Inst_i2c_master/count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    Inst_top_level/Inst_i2c_master/count_reg[15]_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.768 r  Inst_top_level/Inst_i2c_master/count_reg[19]_i_3/O[1]
                         net (fo=5, routed)           1.300     9.068    Inst_top_level/Inst_i2c_master/data0[17]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.303     9.371 r  Inst_top_level/Inst_i2c_master/count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.371    Inst_top_level/Inst_i2c_master/count_0[17]
    SLICE_X36Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.574    12.932    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[17]/C
                         clock pessimism              0.453    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X36Y37         FDCE (Setup_fdce_C_D)        0.029    13.379    Inst_top_level/Inst_i2c_master/count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 1.959ns (55.453%)  route 1.574ns (44.547%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.751     5.385    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.456     5.841 r  Inst_top_level/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.595     6.436    Inst_top_level/Inst_i2c_master/count[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  Inst_top_level/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.560    Inst_top_level/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.092 r  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    Inst_top_level/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  Inst_top_level/Inst_i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    Inst_top_level/Inst_i2c_master/count_reg[7]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  Inst_top_level/Inst_i2c_master/count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    Inst_top_level/Inst_i2c_master/count_reg[11]_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.633 r  Inst_top_level/Inst_i2c_master/count_reg[15]_i_2/O[3]
                         net (fo=7, routed)           0.979     8.612    Inst_top_level/Inst_i2c_master/data0[15]
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.306     8.918 r  Inst_top_level/Inst_i2c_master/count[15]_i_1/O
                         net (fo=1, routed)           0.000     8.918    Inst_top_level/Inst_i2c_master/count_0[15]
    SLICE_X36Y38         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.575    12.933    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y38         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[15]/C
                         clock pessimism              0.428    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X36Y38         FDCE (Setup_fdce_C_D)        0.031    13.357    Inst_top_level/Inst_i2c_master/count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.357    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.088ns (30.735%)  route 2.452ns (69.265%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.752     5.386    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y38         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.419     5.805 f  Inst_top_level/Inst_i2c_master/count_reg[8]/Q
                         net (fo=2, routed)           0.627     6.432    Inst_top_level/Inst_i2c_master/count[8]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.297     6.729 r  Inst_top_level/Inst_i2c_master/count[19]_i_7/O
                         net (fo=1, routed)           0.427     7.156    Inst_top_level/Inst_i2c_master/count[19]_i_7_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.280 r  Inst_top_level/Inst_i2c_master/count[19]_i_5/O
                         net (fo=1, routed)           0.409     7.689    Inst_top_level/Inst_i2c_master/count[19]_i_5_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  Inst_top_level/Inst_i2c_master/count[19]_i_2/O
                         net (fo=23, routed)          0.989     8.802    Inst_top_level/Inst_i2c_master/count[19]_i_2_n_0
    SLICE_X38Y37         LUT2 (Prop_lut2_I0_O)        0.124     8.926 r  Inst_top_level/Inst_i2c_master/count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.926    Inst_top_level/Inst_i2c_master/count_0[5]
    SLICE_X38Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.574    12.932    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X38Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[5]/C
                         clock pessimism              0.428    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y37         FDCE (Setup_fdce_C_D)        0.077    13.402    Inst_top_level/Inst_i2c_master/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 1.088ns (30.805%)  route 2.444ns (69.195%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.752     5.386    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X36Y38         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.419     5.805 f  Inst_top_level/Inst_i2c_master/count_reg[8]/Q
                         net (fo=2, routed)           0.627     6.432    Inst_top_level/Inst_i2c_master/count[8]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.297     6.729 r  Inst_top_level/Inst_i2c_master/count[19]_i_7/O
                         net (fo=1, routed)           0.427     7.156    Inst_top_level/Inst_i2c_master/count[19]_i_7_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.280 r  Inst_top_level/Inst_i2c_master/count[19]_i_5/O
                         net (fo=1, routed)           0.409     7.689    Inst_top_level/Inst_i2c_master/count[19]_i_5_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  Inst_top_level/Inst_i2c_master/count[19]_i_2/O
                         net (fo=23, routed)          0.981     8.794    Inst_top_level/Inst_i2c_master/count[19]_i_2_n_0
    SLICE_X38Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.918 r  Inst_top_level/Inst_i2c_master/count[16]_i_1/O
                         net (fo=1, routed)           0.000     8.918    Inst_top_level/Inst_i2c_master/count_0[16]
    SLICE_X38Y39         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.576    12.934    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X38Y39         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[16]/C
                         clock pessimism              0.428    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X38Y39         FDCE (Setup_fdce_C_D)        0.077    13.404    Inst_top_level/Inst_i2c_master/count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  4.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/data_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_rd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.470    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y38         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  Inst_top_level/Inst_i2c_master/data_rx_reg[0]/Q
                         net (fo=2, routed)           0.121     1.755    Inst_top_level/Inst_i2c_master/data_rx[0]
    SLICE_X42Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/data_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     1.984    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/data_rd_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.059     1.543    Inst_top_level/Inst_i2c_master/data_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_top_level/i2c_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.772%)  route 0.160ns (46.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.591     1.469    Inst_top_level/CLK
    SLICE_X36Y40         FDRE                                         r  Inst_top_level/i2c_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_top_level/i2c_rw_reg/Q
                         net (fo=6, routed)           0.160     1.770    Inst_top_level/Inst_i2c_master/R[0]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    Inst_top_level/Inst_i2c_master/FSM_onehot_state[1]_i_1_n_0
    SLICE_X40Y40         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.862     1.987    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X40Y40         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.480     1.507    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.092     1.599    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.593     1.471    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X41Y40         FDPE                                         r  Inst_top_level/Inst_i2c_master/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  Inst_top_level/Inst_i2c_master/busy_reg/Q
                         net (fo=5, routed)           0.123     1.735    Inst_top_level/Inst_i2c_master/i2c_busy
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  Inst_top_level/Inst_i2c_master/busy_i_1/O
                         net (fo=1, routed)           0.000     1.780    Inst_top_level/Inst_i2c_master/busy_i_1_n_0
    SLICE_X41Y40         FDPE                                         r  Inst_top_level/Inst_i2c_master/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.862     1.987    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X41Y40         FDPE                                         r  Inst_top_level/Inst_i2c_master/busy_reg/C
                         clock pessimism             -0.516     1.471    
    SLICE_X41Y40         FDPE (Hold_fdpe_C_D)         0.092     1.563    Inst_top_level/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/data_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_rd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.470    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y38         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  Inst_top_level/Inst_i2c_master/data_rx_reg[1]/Q
                         net (fo=2, routed)           0.121     1.755    Inst_top_level/Inst_i2c_master/data_rx[1]
    SLICE_X42Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/data_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     1.984    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/data_rd_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.052     1.536    Inst_top_level/Inst_i2c_master/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.289%)  route 0.144ns (43.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.470    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X41Y38         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/Q
                         net (fo=18, routed)          0.144     1.755    Inst_top_level/Inst_i2c_master/bit_cnt[1]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  Inst_top_level/Inst_i2c_master/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     1.800    Inst_top_level/Inst_i2c_master/data_rx[6]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.861     1.986    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X40Y38         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_rx_reg[6]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.091     1.574    Inst_top_level/Inst_i2c_master/data_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/data_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_rd_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.964%)  route 0.133ns (51.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.470    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X43Y38         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  Inst_top_level/Inst_i2c_master/data_rx_reg[7]/Q
                         net (fo=2, routed)           0.133     1.731    Inst_top_level/Inst_i2c_master/data_rx[7]
    SLICE_X43Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/data_rd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     1.984    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X43Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/data_rd_reg[7]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.019     1.503    Inst_top_level/Inst_i2c_master/data_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/data_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_rd_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.512%)  route 0.169ns (54.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.470    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X40Y38         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_top_level/Inst_i2c_master/data_rx_reg[4]/Q
                         net (fo=2, routed)           0.169     1.780    Inst_top_level/Inst_i2c_master/data_rx[4]
    SLICE_X42Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/data_rd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     1.984    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/data_rd_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.063     1.547    Inst_top_level/Inst_i2c_master/data_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.161%)  route 0.195ns (50.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.470    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X41Y38         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/Q
                         net (fo=19, routed)          0.195     1.806    Inst_top_level/Inst_i2c_master/bit_cnt[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.048     1.854 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.854    Inst_top_level/Inst_i2c_master/FSM_onehot_state[7]_i_1_n_0
    SLICE_X42Y39         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.861     1.986    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y39         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X42Y39         FDCE (Hold_fdce_C_D)         0.131     1.617    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/data_rx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_rd_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.620%)  route 0.182ns (56.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.470    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X43Y38         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_top_level/Inst_i2c_master/data_rx_reg[5]/Q
                         net (fo=2, routed)           0.182     1.793    Inst_top_level/Inst_i2c_master/data_rx[5]
    SLICE_X43Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/data_rd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     1.984    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X43Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/data_rd_reg[5]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.070     1.554    Inst_top_level/Inst_i2c_master/data_rd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/data_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_rd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.486%)  route 0.183ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.470    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X43Y38         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_top_level/Inst_i2c_master/data_rx_reg[2]/Q
                         net (fo=2, routed)           0.183     1.794    Inst_top_level/Inst_i2c_master/data_rx[2]
    SLICE_X43Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/data_rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.859     1.984    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X43Y37         FDCE                                         r  Inst_top_level/Inst_i2c_master/data_rd_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.070     1.554    Inst_top_level/Inst_i2c_master/data_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y41    Inst_top_level/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y41    Inst_top_level/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y41    Inst_top_level/FSM_sequential_next_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X40Y40    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y40    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y39    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y39    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y40    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y39    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[7]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y37    Inst_top_level/Inst_i2c_master/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y37    Inst_top_level/Inst_i2c_master/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y37    Inst_top_level/Inst_i2c_master/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y41    Inst_top_level/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y41    Inst_top_level/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y41    Inst_top_level/FSM_sequential_next_state_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/C



