vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 21:44:31 on Jan 26,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
add wave -position end sim:/testbench/dut/arm/*
add wave -position end sim:/testbench/dut/imem/*
run -all
# Simulation succeeded
# ** Note: $stop    : C:/Users/Mathe/Desktop/projetos/Projeto-ARM-Single-Cycle-IFES/ArmSingleCycle/asis/arm_single_AS_IS.sv(106)
#    Time: 205 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at C:/Users/Mathe/Desktop/projetos/Projeto-ARM-Single-Cycle-IFES/ArmSingleCycle/asis/arm_single_AS_IS.sv line 106
quit -sim
# End time: 20:04:00 on Jan 28,2023, Elapsed time: 46:19:29
# Errors: 12, Warnings: 0
project open C:/Users/Mathe/Desktop/projetos/Projeto-ARM-Single-Cycle-IFES/ArmSingleCycle/tobe/ARM-ToBe
