// Seed: 4239324300
module module_0 (
    input wand id_0,
    input wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    output wor id_4,
    input wire id_5
);
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd44,
    parameter id_4 = 32'd30
) (
    input tri _id_0,
    output supply0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input wor _id_4,
    output wand id_5,
    input wire id_6
);
  wire [{  id_0  } : -1  ==  id_4  >>  id_4] id_8;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_3,
      id_5,
      id_1,
      id_2
  );
  assign modCall_1.id_5 = 0;
  logic [id_4  >  -1 : id_0] id_9;
endmodule
