ARM GAS  /tmp/ccD5U4Dk.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"xpd_spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPI_prvDmaTransmitRedirect,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SPI_prvDmaTransmitRedirect:
  27              	.LVL0:
  28              	.LFB163:
  29              		.file 1 "STM32_XPD/STM32H7_XPD/src/xpd_spi.c"
   1:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
   2:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   ******************************************************************************
   3:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * @file    xpd_spi.c
   4:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * @author  Benedek Kupper
   5:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * @version 0.2
   6:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * @date    2018-01-28
   7:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * @brief   STM32 eXtensible Peripheral Drivers SPI Module
   8:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   *
   9:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * Copyright (c) 2018 Benedek Kupper
  10:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   *
  11:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * Licensed under the Apache License, Version 2.0 (the "License");
  12:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * you may not use this file except in compliance with the License.
  13:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * You may obtain a copy of the License at
  14:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   *
  15:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   *     http://www.apache.org/licenses/LICENSE-2.0
  16:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   *
  17:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * Unless required by applicable law or agreed to in writing, software
  18:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * distributed under the License is distributed on an "AS IS" BASIS,
  19:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  20:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * See the License for the specific language governing permissions and
  21:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   * limitations under the License.
  22:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****   */
  23:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #include <xpd_spi.h>
  24:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #include <xpd_utils.h>
  25:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  26:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /** @addtogroup SPI
  27:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @{ */
  28:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  29:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #define SPI_BUSY_TIMEOUT    1000
ARM GAS  /tmp/ccD5U4Dk.s 			page 2


  30:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  31:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #define SPI_MASTER_RXONLY(HANDLE) 0
  32:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  33:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #define SPI_MASTER_FULL_DUPLEX(HANDLE) \
  34:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     (((HANDLE)->Inst->CR1 & (SPI_CR1_HDDIR ) == 0)
  35:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  36:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifndef SPI_CR2_DS_Pos
  37:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #define SPI_CR2_DS_Pos 8
  38:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
  39:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  40:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #define SPI_DATASIZE_16(HANDLE) \
  41:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     (((HANDLE)->Inst->CR2.w & SPI_CR2_DS_3) >> (SPI_CR2_DS_Pos + 3))
  42:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  43:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #if defined(__XPD_SPI_ERROR_DETECT) || defined(__XPD_DMA_ERROR_DETECT)
  44:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #define SPI_RESET_ERRORS(HANDLE)    ((HANDLE)->Errors = SPI_ERROR_NONE)
  45:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #else
  46:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #define SPI_RESET_ERRORS(HANDLE)    ((void)0)
  47:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
  48:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  49:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  50:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
  51:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /* Reinitialize CRC calculation by OFF-ON switch */
  52:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** __STATIC_INLINE void SPI_prvInitCRC(SPI_HandleType * pxSPI)
  53:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
  54:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 &= ~SPI_CFG1_CRCEN;
  55:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  56:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 |= SPI_CFG1_CRCEN;
  57:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
  58:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  59:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /* Receive CRC bytes on SPI and check for error */
  60:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** static XPD_ReturnType SPI_prvReceiveCRC(SPI_HandleType * pxSPI, uint32_t * ulTimeout)
  61:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
  62:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
  63:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  64:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef SPI_SR_FRLVL
  65:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Set FIFO threshold according to CRC size */
  66:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 &= ~SPI_CFG1_FTHLV;
  67:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 |= ((2 - pxSPI->CRCSize) << SPI_CFG1_FTHLV_Pos) & SPI_CFG1_FTHLV_Msk;
  68:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
  69:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  70:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* wait for not empty receive buffer */
  71:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     eResult = XPD_eWaitForDiff(&pxSPI->Inst->SR, SPI_SR_RXWNE, 0, ulTimeout);
  72:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  73:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (eResult == XPD_OK)
  74:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
  75:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* read CRC data from data register */
  76:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         (void) SPI_REG_BY_SIZE(&pxSPI->Inst->DR, pxSPI->RxStream.size);
  77:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
  78:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  79:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef SPI_SR_FRLVL
  80:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Reset Rx FIFO threshold */
  81:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 = ~SPI_CFG1_FTHLV;
  82:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 |= ((2 - pxSPI->RxStream.size) << SPI_CFG1_FTHLV_Pos) & SPI_CFG1_FTHLV_Msk;
  83:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
  84:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  85:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Check if CRC error occurred */
  86:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if ((pxSPI->Inst->SR & SPI_SR_CRCE) != 0)
ARM GAS  /tmp/ccD5U4Dk.s 			page 3


  87:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
  88:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Errors |= SPI_ERROR_CRC;
  89:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst-.SR &= ~SPI_SR_CRCE;
  90:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  91:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = XPD_ERROR;
  92:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
  93:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     return eResult;
  94:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
  95:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
  96:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  97:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** static void SPI_prvDmaTransmitRedirect(void * pxDMA)
  98:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
  30              		.loc 1 98 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  99:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_HandleType * pxSPI = (SPI_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
  35              		.loc 1 99 5 view .LVU1
 100:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 101:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (DMA_eCircularMode((DMA_HandleType*)pxDMA) == 0)
  36              		.loc 1 101 9 is_stmt 0 view .LVU2
  37 0000 0368     		ldr	r3, [r0]
  99:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_HandleType * pxSPI = (SPI_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
  38              		.loc 1 99 22 view .LVU3
  39 0002 4069     		ldr	r0, [r0, #20]
  40              	.LVL1:
  41              		.loc 1 101 5 is_stmt 1 view .LVU4
  42              	.LBB48:
  43              	.LBI48:
  44              		.file 2 "STM32_XPD/STM32H7_XPD/inc/xpd_dma.h"
   1:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
   2:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   ******************************************************************************
   3:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * @file    xpd_dma.h
   4:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * @author  Benedek Kupper
   5:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * @version 0.2
   6:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * @date    2018-01-28
   7:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * @brief   STM32 eXtensible Peripheral Drivers DMA Module
   8:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   *
   9:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * Copyright (c) 2018 Benedek Kupper
  10:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   *
  11:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * Licensed under the Apache License, Version 2.0 (the "License");
  12:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * you may not use this file except in compliance with the License.
  13:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * You may obtain a copy of the License at
  14:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   *
  15:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   *     http://www.apache.org/licenses/LICENSE-2.0
  16:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   *
  17:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * Unless required by applicable law or agreed to in writing, software
  18:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * distributed under the License is distributed on an "AS IS" BASIS,
  19:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  20:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * See the License for the specific language governing permissions and
  21:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   * limitations under the License.
  22:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   */
  23:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #ifndef __XPD_DMA_H_
  24:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define __XPD_DMA_H_
  25:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  26:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #ifdef __cplusplus
ARM GAS  /tmp/ccD5U4Dk.s 			page 4


  27:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** extern "C"
  28:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  29:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #endif
  30:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  31:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #include <xpd_common.h>
  32:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  33:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @defgroup DMA
  34:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @{ */
  35:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  36:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @defgroup DMA_Exported_Types DMA Exported Types
  37:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @{ */
  38:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  39:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA transfer direction types */
  40:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef enum
  41:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  42:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_PERIPH2MEMORY = 0, /*!< Data is transferred from peripheral to memory */
  43:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_MEMORY2PERIPH = 1, /*!< Data is transferred from memory to peripheral */
  44:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_MEMORY2MEMORY = 2  /*!< Data is transferred from memory to memory
  45:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                 @note Must use normal mode with FIFO for this direction */
  46:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_DirectionType;
  47:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  48:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA data alignment types */
  49:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef enum
  50:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  51:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ALIGN_BYTE     = 0, /*!< Data is byte aligned */
  52:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ALIGN_HALFWORD = 1, /*!< Data is half word aligned */
  53:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ALIGN_WORD     = 2  /*!< Data is word aligned */
  54:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_AlignmentType;
  55:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  56:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA transfer mode types */
  57:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef enum
  58:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  59:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_MODE_NORMAL    = 0, /*!< Normal DMA transfer */
  60:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_MODE_CIRCULAR  = 1, /*!< Circular DMA transfer */
  61:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_MODE_PERIPH_FC = 4, /*!< DMA transfer with peripheral flow control (completion is indicated
  62:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_MODE_DBUFFER   = 3, /*!< Double-buffered DMA transfer (which is inherently circular) */
  63:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_ModeType;
  64:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  65:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA FIFO burst mode types */
  66:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef enum
  67:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  68:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_BURST_SINGLE = 0, /*!< FIFOs use single transfer */
  69:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_BURST_INC4   = 1, /*!< FIFOs transfer 4 data items in one burst */
  70:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_BURST_INC8   = 2, /*!< FIFOs transfer 8 data items in one burst */
  71:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_BURST_INC16  = 3  /*!< FIFOs transfer 16 data items in one burst */
  72:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_BurstType;
  73:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  74:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA transfer error types */
  75:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef enum
  76:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  77:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ERROR_NONE     = 0,  /*!< No error             */
  78:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ERROR_TRANSFER = 1,  /*!< Transfer error       */
  79:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ERROR_FIFO     = 2,  /*!< FIFO error           */
  80:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ERROR_DIRECTM  = 4,  /*!< Direct Mode error    */
  81:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_ErrorType;
  82:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  83:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA operation types */
ARM GAS  /tmp/ccD5U4Dk.s 			page 5


  84:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef enum
  85:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  86:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_OPERATION_TRANSFER     = 0, /*!< DMA transfer operation */
  87:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_OPERATION_HALFTRANSFER = 1  /*!< DMA half transfer operation */
  88:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_OperationType;
  89:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
  90:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA channel setup structure */
  91:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef union
  92:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
  93:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     struct {
  94:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t : 3;
  95:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_ModeType      Mode : 3;            /*!< DMA operating mode */
  96:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_DirectionType Direction : 2;       /*!< DMA channel direction */
  97:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t : 1;
  98:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     FunctionalState   PeriphInc : 1;       /*!< The peripheral address is incremented after each tr
  99:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     FunctionalState   MemoryInc : 1;       /*!< The memory is incremented after each transfer */
 100:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_AlignmentType PeriphDataAlign : 2; /*!< The peripheral data width */
 101:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_AlignmentType MemoryDataAlign : 2; /*!< The memory data width */
 102:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     FunctionalState   PeriphWordInc : 1;   /*!< When enabled with @ref DMA_InitType::PeriphInc,
 103:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                                 the peripheral address is incremented by 32 bits
 104:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                                 (instead of what's dictated by @ref DMA_InitType::P
 105:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     LevelType         Priority : 2;        /*!< DMA bus arbitration priority level */
 106:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t : 3;
 107:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_BurstType     PeriphBurst : 2;     /*!< The peripheral burst size (forced to 0 when FIFO is
 108:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_BurstType     MemoryBurst : 2;     /*!< The memory burst size (forced to 0 when FIFO isn't 
 109:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t          Channel : 3;         /*!< Channel selection for the DMA stream [0 .. 7] */
 110:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t : 1;
 111:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t          FifoThreshold : 3;   /*!< The number of FIFO quarters to fill before transfer
 112:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                                 (set to 0 to disable the FIFO) */
 113:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     };
 114:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint32_t w;
 115:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_InitType;
 116:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 117:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @brief DMA stream handle structure */
 118:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** typedef struct
 119:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
 120:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_Stream_TypeDef * Inst;                /*!< The address of the peripheral instance used by t
 121:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #ifdef DMA_Stream_BB
 122:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_Stream_BitBand_TypeDef * Inst_BB;     /*!< The address of the peripheral instance in the bi
 123:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #endif
 124:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     DMA_TypeDef * Base;                       /*!< [Internal] The address of the master DMA used by
 125:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     uint8_t StreamOffset;                     /*!< [Internal] The offset of the stream in the maste
 126:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     struct {
 127:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****         XPD_HandleCallbackType Complete;      /*!< DMA transfer complete callback */
 128:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****         XPD_HandleCallbackType HalfComplete;  /*!< DMA transfer half complete callback */
 129:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #ifdef __XPD_DMA_ERROR_DETECT
 130:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****         XPD_HandleCallbackType Error;         /*!< DMA transfer error callback */
 131:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #endif
 132:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     } Callbacks;                              /*   Handle Callbacks */
 133:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     void * Owner;                             /*!< [Internal] The pointer of the peripheral handle 
 134:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #ifdef __XPD_DMA_ERROR_DETECT
 135:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     volatile DMA_ErrorType Errors;            /*!< Transfer errors */
 136:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #endif
 137:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** }DMA_HandleType;
 138:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 139:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @} */
 140:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
ARM GAS  /tmp/ccD5U4Dk.s 			page 6


 141:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @defgroup DMA_Exported_Macros DMA Exported Macros
 142:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @{ */
 143:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 144:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #ifdef DMA_Stream_BB
 145:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 146:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief DMA Instance to handle binder macro
 147:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param HANDLE: specifies the peripheral handle.
 148:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param INSTANCE: specifies the DMA peripheral instance.
 149:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 150:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_INST2HANDLE(HANDLE, INSTANCE)           \
 151:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     ((HANDLE)->Inst    = (INSTANCE),                        \
 152:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****      (HANDLE)->Inst_BB = DMA_Stream_BB(INSTANCE))
 153:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 154:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 155:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief DMA register bit accessing macro
 156:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param HANDLE: specifies the peripheral handle.
 157:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param REG_NAME: specifies the register name.
 158:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param BIT_NAME: specifies the register bit name.
 159:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 160:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_REG_BIT(HANDLE, REG_NAME, BIT_NAME)     \
 161:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     ((HANDLE)->Inst_BB->REG_NAME.BIT_NAME)
 162:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 163:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #else
 164:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 165:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief DMA Instance to handle binder macro
 166:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param HANDLE: specifies the peripheral handle.
 167:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param INSTANCE: specifies the DMA peripheral instance.
 168:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 169:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_INST2HANDLE(HANDLE, INSTANCE)           \
 170:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     ((HANDLE)->Inst    = (INSTANCE))
 171:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 172:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 173:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief DMA register bit accessing macro
 174:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param HANDLE: specifies the peripheral handle.
 175:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param REG_NAME: specifies the register name.
 176:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param BIT_NAME: specifies the register bit name.
 177:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 178:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_REG_BIT(HANDLE, REG_NAME, BIT_NAME)     \
 179:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     ((HANDLE)->Inst->REG_NAME.b.BIT_NAME)
 180:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 181:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #endif /* DMA_Stream_BB */
 182:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 183:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 184:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief  Enable the specified DMA interrupt.
 185:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  HANDLE: specifies the DMA Handle.
 186:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  IT_NAME: specifies the interrupt to enable.
 187:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *         This parameter can be one of the following values:
 188:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TC:      Transfer Complete Interrupt
 189:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg HT:      Half Transfer Complete Interrupt
 190:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TE:      Transfer Error Interrupt
 191:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg DME:     Direct Mode Error Interrupt
 192:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg FE:      FIFO Error Interrupt
 193:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 194:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_IT_ENABLE(HANDLE, IT_NAME)              \
 195:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     __XPD_DMA_ITConfig_##IT_NAME(HANDLE, 1)
 196:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 197:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
ARM GAS  /tmp/ccD5U4Dk.s 			page 7


 198:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief  Disable the specified DMA interrupt.
 199:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  HANDLE: specifies the DMA Handle.
 200:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  IT_NAME: specifies the interrupt to enable.
 201:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *         This parameter can be one of the following values:
 202:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TC:      Transfer Complete Interrupt
 203:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg HT:      Half Transfer Complete Interrupt
 204:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TE:      Transfer Error Interrupt
 205:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg DME:     Direct Mode Error Interrupt
 206:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg FE:      FIFO Error Interrupt
 207:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 208:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_IT_DISABLE(HANDLE, IT_NAME)             \
 209:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     __XPD_DMA_ITConfig_##IT_NAME(HANDLE, 0)
 210:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 211:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 212:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief  Get the specified DMA flag.
 213:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  HANDLE: specifies the DMA Handle.
 214:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  FLAG_NAME: specifies the flag to return.
 215:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *         This parameter can be one of the following values:
 216:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TC:      Transfer Complete
 217:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg HT:      Half Transfer Complete
 218:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TE:      Transfer Error
 219:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg DME:     Direct Mode Error
 220:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg FE:      FIFO Error
 221:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 222:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_FLAG_STATUS(HANDLE, FLAG_NAME)          \
 223:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     (((HANDLE)->Base->LISR.w >> (DMA_LISR_##FLAG_NAME##IF0_Pos \
 224:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****             + (uint32_t)((HANDLE)->StreamOffset))) & 1)
 225:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 226:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 227:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief  Clear the specified DMA flag.
 228:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  HANDLE: specifies the DMA Handle.
 229:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  FLAG_NAME: specifies the flag to clear.
 230:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *         This parameter can be one of the following values:
 231:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TC:      Transfer Complete
 232:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg HT:      Half Transfer Complete
 233:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg TE:      Transfer Error
 234:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg DME:     Direct Mode Error
 235:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  *            @arg FE:      FIFO Error
 236:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 237:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         DMA_FLAG_CLEAR(HANDLE, FLAG_NAME)           \
 238:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     ((HANDLE)->Base->LIFCR.w = (DMA_LIFCR_C##FLAG_NAME##IF0 \
 239:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****             << (uint32_t)((HANDLE)->StreamOffset)))
 240:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 241:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         __XPD_DMA_ITConfig_TC(HANDLE,VALUE)         \
 242:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     (DMA_REG_BIT((HANDLE),CR,TCIE) = (VALUE))
 243:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         __XPD_DMA_ITConfig_TE(HANDLE,VALUE)         \
 244:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     (DMA_REG_BIT((HANDLE),CR,TEIE) = (VALUE))
 245:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         __XPD_DMA_ITConfig_HT(HANDLE,VALUE)         \
 246:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     (DMA_REG_BIT((HANDLE),CR,HTIE) = (VALUE))
 247:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         __XPD_DMA_ITConfig_DME(HANDLE,VALUE)        \
 248:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     (DMA_REG_BIT((HANDLE),CR,DMEIE) = (VALUE))
 249:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** #define         __XPD_DMA_ITConfig_FE(HANDLE,VALUE)         \
 250:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****     (DMA_REG_BIT((HANDLE),FCR,FEIE) = (VALUE))
 251:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 252:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @} */
 253:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 254:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /** @addtogroup DMA_Exported_Functions
ARM GAS  /tmp/ccD5U4Dk.s 			page 8


 255:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @{ */
 256:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** void            DMA_vInit           (DMA_HandleType * pxDMA, const DMA_InitType * pxConfig);
 257:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** void            DMA_vDeinit         (DMA_HandleType * pxDMA);
 258:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 259:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** XPD_ReturnType  DMA_eStart          (DMA_HandleType * pxDMA, void * pvPeriphAddress,
 260:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                      void * pvMemAddress, uint16_t usDataCount);
 261:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** XPD_ReturnType  DMA_eStart_IT       (DMA_HandleType * pxDMA, void * pvPeriphAddress,
 262:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                      void * pvMemAddress, uint16_t usDataCount);
 263:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** void            DMA_vStop           (DMA_HandleType * pxDMA);
 264:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** void            DMA_vStop_IT        (DMA_HandleType * pxDMA);
 265:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 266:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** uint16_t        DMA_usGetStatus     (DMA_HandleType * pxDMA);
 267:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** XPD_ReturnType  DMA_ePollStatus     (DMA_HandleType * pxDMA, DMA_OperationType eOperation,
 268:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****                                      uint32_t ulTimeout);
 269:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 270:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** void            DMA_vIRQHandler     (DMA_HandleType * pxDMA);
 271:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 272:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** uint32_t        DMA_ulActiveMemory  (DMA_HandleType * pxDMA);
 273:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** void            DMA_vSetSwapMemory  (DMA_HandleType * pxDMA, void * pvAddress);
 274:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** 
 275:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** /**
 276:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @brief  Provides the circular mode of DMA stream.
 277:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  * @param  HANDLE: specifies the DMA Handle.
 278:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****  */
 279:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** __STATIC_INLINE bool DMA_eCircularMode(DMA_HandleType * pxDMA)
  45              		.loc 2 279 22 view .LVU5
  46              	.LBB49:
 280:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
 281:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h ****   return pxDMA->Inst->CR & DMA_SxCR_CIRC;
  47              		.loc 2 281 3 view .LVU6
  48              		.loc 2 281 21 is_stmt 0 view .LVU7
  49 0004 1B68     		ldr	r3, [r3]
  50              	.LBE49:
  51              	.LBE48:
  52              		.loc 1 101 8 view .LVU8
  53 0006 D905     		lsls	r1, r3, #23
  54 0008 1CD4     		bmi	.L11
 102:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 103:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Disable Tx DMA Request */
 104:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->CFG1 &= ~SPI_CFG1_TXDMAEN;
  55              		.loc 1 104 9 is_stmt 1 view .LVU9
  56              		.loc 1 104 14 is_stmt 0 view .LVU10
  57 000a 0368     		ldr	r3, [r0]
 105:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 106:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             if (pxSPI->RxStream.length == 0)
  58              		.loc 1 106 16 view .LVU11
  59 000c 018C     		ldrh	r1, [r0, #32]
 104:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  60              		.loc 1 104 27 view .LVU12
  61 000e 9A68     		ldr	r2, [r3, #8]
  62 0010 22F40042 		bic	r2, r2, #32768
  98:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_HandleType * pxSPI = (SPI_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
  63              		.loc 1 98 1 view .LVU13
  64 0014 70B4     		push	{r4, r5, r6}
  65              	.LCFI0:
  66              		.cfi_def_cfa_offset 12
  67              		.cfi_offset 4, -12
ARM GAS  /tmp/ccD5U4Dk.s 			page 9


  68              		.cfi_offset 5, -8
  69              		.cfi_offset 6, -4
 104:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  70              		.loc 1 104 27 view .LVU14
  71 0016 9A60     		str	r2, [r3, #8]
  72              		.loc 1 106 13 is_stmt 1 view .LVU15
  73              		.loc 1 106 16 is_stmt 0 view .LVU16
  74 0018 81B1     		cbz	r1, .L16
  75              	.L3:
 107:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             {
 108:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 /* Empty previously received data from data register  */
 109:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 while ((pxSPI->Inst->SR & SPI_SR_RXWNE) != 0)
 110:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 {
 111:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                     pxSPI->Inst->RXDR = 0;
 112:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 }
 113:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             }
 114:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             pxSPI->Inst->SR &= ~SPI_SR_OVR;
  76              		.loc 1 114 13 is_stmt 1 view .LVU17
  77              		.loc 1 114 29 is_stmt 0 view .LVU18
  78 001a 5969     		ldr	r1, [r3, #20]
 115:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 116:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Update stream status */
 117:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.buffer += pxSPI->TxStream.length * pxSPI->TxStream.size;
 118:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.length = 0;
  79              		.loc 1 118 32 view .LVU19
  80 001c 0024     		movs	r4, #0
 117:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.length = 0;
  81              		.loc 1 117 50 view .LVU20
  82 001e 028D     		ldrh	r2, [r0, #40]
 117:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.length = 0;
  83              		.loc 1 117 32 view .LVU21
  84 0020 456A     		ldr	r5, [r0, #36]
 114:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  85              		.loc 1 114 29 view .LVU22
  86 0022 21F04001 		bic	r1, r1, #64
 117:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.length = 0;
  87              		.loc 1 117 75 view .LVU23
  88 0026 468D     		ldrh	r6, [r0, #42]
 114:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  89              		.loc 1 114 29 view .LVU24
  90 0028 5961     		str	r1, [r3, #20]
 117:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.length = 0;
  91              		.loc 1 117 9 is_stmt 1 view .LVU25
 117:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.length = 0;
  92              		.loc 1 117 32 is_stmt 0 view .LVU26
  93 002a 06FB0252 		mla	r2, r6, r2, r5
 119:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 120:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 121:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 122:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_SAFE_CALLBACK(pxSPI->Callbacks.Transmit, pxSPI);
  94              		.loc 1 122 5 view .LVU27
  95 002e C368     		ldr	r3, [r0, #12]
 118:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
  96              		.loc 1 118 32 view .LVU28
  97 0030 0485     		strh	r4, [r0, #40]	@ movhi
 117:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.length = 0;
  98              		.loc 1 117 32 view .LVU29
ARM GAS  /tmp/ccD5U4Dk.s 			page 10


  99 0032 4262     		str	r2, [r0, #36]
 118:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 100              		.loc 1 118 9 is_stmt 1 view .LVU30
 101              		.loc 1 122 5 view .LVU31
 102              		.loc 1 122 5 view .LVU32
 103 0034 4BB1     		cbz	r3, .L1
 104              		.loc 1 122 5 discriminator 1 view .LVU33
 123:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 105              		.loc 1 123 1 is_stmt 0 discriminator 1 view .LVU34
 106 0036 70BC     		pop	{r4, r5, r6}
 107              	.LCFI1:
 108              		.cfi_remember_state
 109              		.cfi_restore 6
 110              		.cfi_restore 5
 111              		.cfi_restore 4
 112              		.cfi_def_cfa_offset 0
 122:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 113              		.loc 1 122 5 discriminator 1 view .LVU35
 114 0038 1847     		bx	r3	@ indirect register sibling call
 115              	.LVL2:
 116              	.L4:
 117              	.LCFI2:
 118              		.cfi_restore_state
 111:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 }
 119              		.loc 1 111 21 is_stmt 1 view .LVU36
 111:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 }
 120              		.loc 1 111 39 is_stmt 0 view .LVU37
 121 003a 1963     		str	r1, [r3, #48]
 122              	.L16:
 109:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 {
 123              		.loc 1 109 23 is_stmt 1 view .LVU38
 109:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 {
 124              		.loc 1 109 36 is_stmt 0 view .LVU39
 125 003c 5A69     		ldr	r2, [r3, #20]
 109:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 {
 126              		.loc 1 109 23 view .LVU40
 127 003e 1204     		lsls	r2, r2, #16
 128 0040 FBD4     		bmi	.L4
 129 0042 EAE7     		b	.L3
 130              	.L11:
 131              	.LCFI3:
 132              		.cfi_def_cfa_offset 0
 133              		.cfi_restore 4
 134              		.cfi_restore 5
 135              		.cfi_restore 6
 122:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 136              		.loc 1 122 5 is_stmt 1 view .LVU41
 122:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 137              		.loc 1 122 5 view .LVU42
 138 0044 C368     		ldr	r3, [r0, #12]
 139 0046 13B1     		cbz	r3, .L13
 122:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 140              		.loc 1 122 5 view .LVU43
 141 0048 1847     		bx	r3	@ indirect register sibling call
 142              	.LVL3:
 143              	.L1:
 144              	.LCFI4:
ARM GAS  /tmp/ccD5U4Dk.s 			page 11


 145              		.cfi_def_cfa_offset 12
 146              		.cfi_offset 4, -12
 147              		.cfi_offset 5, -8
 148              		.cfi_offset 6, -4
 149              		.loc 1 123 1 is_stmt 0 view .LVU44
 150 004a 70BC     		pop	{r4, r5, r6}
 151              	.LCFI5:
 152              		.cfi_restore 6
 153              		.cfi_restore 5
 154              		.cfi_restore 4
 155              		.cfi_def_cfa_offset 0
 156 004c 7047     		bx	lr
 157              	.L13:
 158              		.loc 1 123 1 view .LVU45
 159 004e 7047     		bx	lr
 160              		.cfi_endproc
 161              	.LFE163:
 163              		.section	.text.SPI_prvDmaReceiveRedirect,"ax",%progbits
 164              		.align	1
 165              		.p2align 2,,3
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 169              		.fpu fpv4-sp-d16
 171              	SPI_prvDmaReceiveRedirect:
 172              	.LVL4:
 173              	.LFB164:
 124:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 125:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** static void SPI_prvDmaReceiveRedirect(void * pxDMA)
 126:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 174              		.loc 1 126 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 127:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_HandleType * pxSPI = (SPI_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
 179              		.loc 1 127 5 view .LVU47
 128:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 129:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (DMA_eCircularMode((DMA_HandleType*)pxDMA) == 0)
 180              		.loc 1 129 9 is_stmt 0 view .LVU48
 181 0000 0368     		ldr	r3, [r0]
 127:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_HandleType * pxSPI = (SPI_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
 182              		.loc 1 127 22 view .LVU49
 183 0002 4069     		ldr	r0, [r0, #20]
 184              	.LVL5:
 185              		.loc 1 129 5 is_stmt 1 view .LVU50
 186              	.LBB50:
 187              	.LBI50:
 279:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
 188              		.loc 2 279 22 view .LVU51
 189              	.LBB51:
 190              		.loc 2 281 3 view .LVU52
 191              		.loc 2 281 21 is_stmt 0 view .LVU53
 192 0004 1B68     		ldr	r3, [r3]
 193              	.LBE51:
 194              	.LBE50:
 195              		.loc 1 129 8 view .LVU54
ARM GAS  /tmp/ccD5U4Dk.s 			page 12


 196 0006 13F48073 		ands	r3, r3, #256
 197 000a 10D1     		bne	.L22
 130:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 131:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->CFG1 &= ~SPI_CFG1_RXDMAEN;
 198              		.loc 1 131 9 is_stmt 1 view .LVU55
 132:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 133:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Update stream status */
 134:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.buffer += pxSPI->RxStream.length * pxSPI->RxStream.size;
 199              		.loc 1 134 50 is_stmt 0 view .LVU56
 200 000c 028C     		ldrh	r2, [r0, #32]
 126:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_HandleType * pxSPI = (SPI_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
 201              		.loc 1 126 1 view .LVU57
 202 000e 70B4     		push	{r4, r5, r6}
 203              	.LCFI6:
 204              		.cfi_def_cfa_offset 12
 205              		.cfi_offset 4, -12
 206              		.cfi_offset 5, -8
 207              		.cfi_offset 6, -4
 131:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 208              		.loc 1 131 14 view .LVU58
 209 0010 0468     		ldr	r4, [r0]
 210              		.loc 1 134 32 view .LVU59
 211 0012 C569     		ldr	r5, [r0, #28]
 131:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 212              		.loc 1 131 27 view .LVU60
 213 0014 A168     		ldr	r1, [r4, #8]
 214              		.loc 1 134 75 view .LVU61
 215 0016 468C     		ldrh	r6, [r0, #34]
 131:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 216              		.loc 1 131 27 view .LVU62
 217 0018 21F48041 		bic	r1, r1, #16384
 218              		.loc 1 134 32 view .LVU63
 219 001c 06FB0252 		mla	r2, r6, r2, r5
 131:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 220              		.loc 1 131 27 view .LVU64
 221 0020 A160     		str	r1, [r4, #8]
 222              		.loc 1 134 9 is_stmt 1 view .LVU65
 135:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = 0;
 223              		.loc 1 135 32 is_stmt 0 view .LVU66
 224 0022 0384     		strh	r3, [r0, #32]	@ movhi
 136:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 137:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
 138:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* CRC handling */
 139:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if (pxSPI->CRCSize > 0)
 140:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 141:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             /* CRC reception is processed by SPI interrupt */
 142:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef SPI_SR_FRLVL
 143:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             /* Set FIFO threshold according to CRC size */
 144:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             pxSPI->Inst->CFG1 ~= SPI_CFG1_FTHLV;
 145:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             pxSPI->Inst->CFG1 |= ((2 - pxSPI->CRCSize) << SPI_CFG1_FTHLV_Pos) & SPI_CFG1_FTHLV_Msk;
 146:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 147:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 148:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 149:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             /* callback is provided in interrupt handler in CRC mode */
 150:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             return;
 151:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 152:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
ARM GAS  /tmp/ccD5U4Dk.s 			page 13


 153:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 154:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_SAFE_CALLBACK(pxSPI->Callbacks.Receive, pxSPI);
 225              		.loc 1 154 5 view .LVU67
 226 0024 0369     		ldr	r3, [r0, #16]
 134:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = 0;
 227              		.loc 1 134 32 view .LVU68
 228 0026 C261     		str	r2, [r0, #28]
 135:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = 0;
 229              		.loc 1 135 9 is_stmt 1 view .LVU69
 230              		.loc 1 154 5 view .LVU70
 231              		.loc 1 154 5 view .LVU71
 232 0028 23B1     		cbz	r3, .L18
 233              		.loc 1 154 5 discriminator 1 view .LVU72
 155:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 234              		.loc 1 155 1 is_stmt 0 discriminator 1 view .LVU73
 235 002a 70BC     		pop	{r4, r5, r6}
 236              	.LCFI7:
 237              		.cfi_restore 6
 238              		.cfi_restore 5
 239              		.cfi_restore 4
 240              		.cfi_def_cfa_offset 0
 154:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 241              		.loc 1 154 5 discriminator 1 view .LVU74
 242 002c 1847     		bx	r3	@ indirect register sibling call
 243              	.LVL6:
 244              	.L22:
 154:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 245              		.loc 1 154 5 is_stmt 1 view .LVU75
 154:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 246              		.loc 1 154 5 view .LVU76
 247 002e 0369     		ldr	r3, [r0, #16]
 248 0030 13B1     		cbz	r3, .L24
 154:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 249              		.loc 1 154 5 view .LVU77
 250 0032 1847     		bx	r3	@ indirect register sibling call
 251              	.LVL7:
 252              	.L18:
 253              	.LCFI8:
 254              		.cfi_def_cfa_offset 12
 255              		.cfi_offset 4, -12
 256              		.cfi_offset 5, -8
 257              		.cfi_offset 6, -4
 258              		.loc 1 155 1 is_stmt 0 view .LVU78
 259 0034 70BC     		pop	{r4, r5, r6}
 260              	.LCFI9:
 261              		.cfi_restore 6
 262              		.cfi_restore 5
 263              		.cfi_restore 4
 264              		.cfi_def_cfa_offset 0
 265 0036 7047     		bx	lr
 266              	.L24:
 267              		.loc 1 155 1 view .LVU79
 268 0038 7047     		bx	lr
 269              		.cfi_endproc
 270              	.LFE164:
 272 003a 00BF     		.section	.text.SPI_prvDmaTransmitReceiveRedirect,"ax",%progbits
 273              		.align	1
ARM GAS  /tmp/ccD5U4Dk.s 			page 14


 274              		.p2align 2,,3
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 278              		.fpu fpv4-sp-d16
 280              	SPI_prvDmaTransmitReceiveRedirect:
 281              	.LVL8:
 282              	.LFB165:
 156:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 157:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** static void SPI_prvDmaTransmitReceiveRedirect(void * pxDMA)
 158:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 283              		.loc 1 158 1 is_stmt 1 view -0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 0
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 159:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_HandleType * pxSPI = (SPI_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
 287              		.loc 1 159 5 view .LVU81
 160:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 161:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (DMA_eCircularMode((DMA_HandleType*)pxDMA) == 0)
 288              		.loc 1 161 9 is_stmt 0 view .LVU82
 289 0000 0368     		ldr	r3, [r0]
 290              	.LBB52:
 291              	.LBB53:
 292              		.loc 2 281 21 view .LVU83
 293 0002 1B68     		ldr	r3, [r3]
 294              	.LBE53:
 295              	.LBE52:
 296              		.loc 1 161 8 view .LVU84
 297 0004 13F48073 		ands	r3, r3, #256
 158:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_HandleType * pxSPI = (SPI_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
 298              		.loc 1 158 1 view .LVU85
 299 0008 70B5     		push	{r4, r5, r6, lr}
 300              	.LCFI10:
 301              		.cfi_def_cfa_offset 16
 302              		.cfi_offset 4, -16
 303              		.cfi_offset 5, -12
 304              		.cfi_offset 6, -8
 305              		.cfi_offset 14, -4
 159:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_HandleType * pxSPI = (SPI_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
 306              		.loc 1 159 22 view .LVU86
 307 000a 4469     		ldr	r4, [r0, #20]
 308              	.LVL9:
 309              		.loc 1 161 5 is_stmt 1 view .LVU87
 310              	.LBB55:
 311              	.LBI52:
 279:STM32_XPD/STM32H7_XPD/inc/xpd_dma.h **** {
 312              		.loc 2 279 22 view .LVU88
 313              	.LBB54:
 314              		.loc 2 281 3 view .LVU89
 315              	.LBE54:
 316              	.LBE55:
 317              		.loc 1 161 8 is_stmt 0 view .LVU90
 318 000c 12D1     		bne	.L28
 162:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 163:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Disable DMA Requests */
 164:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->CFG1 &= ~(SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 319              		.loc 1 164 9 is_stmt 1 view .LVU91
ARM GAS  /tmp/ccD5U4Dk.s 			page 15


 320              		.loc 1 164 14 is_stmt 0 view .LVU92
 321 000e 2568     		ldr	r5, [r4]
 165:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 166:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Update stream status */
 167:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.buffer += pxSPI->RxStream.length * pxSPI->RxStream.size;
 322              		.loc 1 167 32 view .LVU93
 323 0010 E269     		ldr	r2, [r4, #28]
 164:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 324              		.loc 1 164 27 view .LVU94
 325 0012 A868     		ldr	r0, [r5, #8]
 326              	.LVL10:
 327              		.loc 1 167 50 view .LVU95
 328 0014 218C     		ldrh	r1, [r4, #32]
 329              		.loc 1 167 75 view .LVU96
 330 0016 668C     		ldrh	r6, [r4, #34]
 164:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 331              		.loc 1 164 27 view .LVU97
 332 0018 20F44040 		bic	r0, r0, #49152
 333              		.loc 1 167 32 view .LVU98
 334 001c 06FB0121 		mla	r1, r6, r1, r2
 168:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = 0;
 169:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.buffer += pxSPI->TxStream.length * pxSPI->TxStream.size;
 335              		.loc 1 169 50 view .LVU99
 336 0020 228D     		ldrh	r2, [r4, #40]
 337              		.loc 1 169 75 view .LVU100
 338 0022 668D     		ldrh	r6, [r4, #42]
 164:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 339              		.loc 1 164 27 view .LVU101
 340 0024 A860     		str	r0, [r5, #8]
 167:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = 0;
 341              		.loc 1 167 9 is_stmt 1 view .LVU102
 342              		.loc 1 169 32 is_stmt 0 view .LVU103
 343 0026 606A     		ldr	r0, [r4, #36]
 168:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = 0;
 344              		.loc 1 168 32 view .LVU104
 345 0028 2384     		strh	r3, [r4, #32]	@ movhi
 346              		.loc 1 169 32 view .LVU105
 347 002a 06FB0202 		mla	r2, r6, r2, r0
 167:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = 0;
 348              		.loc 1 167 32 view .LVU106
 349 002e E161     		str	r1, [r4, #28]
 168:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = 0;
 350              		.loc 1 168 9 is_stmt 1 view .LVU107
 351              		.loc 1 169 9 view .LVU108
 170:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.length = 0;
 352              		.loc 1 170 32 is_stmt 0 view .LVU109
 353 0030 2385     		strh	r3, [r4, #40]	@ movhi
 169:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.length = 0;
 354              		.loc 1 169 32 view .LVU110
 355 0032 6262     		str	r2, [r4, #36]
 356              		.loc 1 170 9 is_stmt 1 view .LVU111
 357              	.L28:
 171:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 172:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
 173:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* CRC handling */
 174:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if (pxSPI->CRCSize > 0)
 175:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
ARM GAS  /tmp/ccD5U4Dk.s 			page 16


 176:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             /* CRC reception is processed by SPI interrupt */
 177:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef SPI_SR_FRLVL
 178:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             /* Set FIFO threshold according to CRC size */
 179:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             pxSPI->CFG1 = ~SPI_CFG1_FTHLV;
 180:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             pxSPI->CFG1 = ((2 - pxSPI->CRCSize) << SPI_CFG1_FTHLV_Pos) & SPI_CFG1_FTHLV_Msk;
 181:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 182:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             /* receive callback is provided in interrupt handler in CRC mode */
 183:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             XPD_SAFE_CALLBACK(pxSPI->Callbacks.Transmit, pxSPI);
 184:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             return;
 185:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 186:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 187:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 188:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_SAFE_CALLBACK(pxSPI->Callbacks.Transmit, pxSPI);
 358              		.loc 1 188 5 view .LVU112
 359              		.loc 1 188 5 view .LVU113
 360 0034 E368     		ldr	r3, [r4, #12]
 361 0036 0BB1     		cbz	r3, .L29
 362              		.loc 1 188 5 discriminator 1 view .LVU114
 363 0038 2046     		mov	r0, r4
 364 003a 9847     		blx	r3
 365              	.LVL11:
 366              	.L29:
 367              		.loc 1 188 5 discriminator 3 view .LVU115
 189:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_SAFE_CALLBACK(pxSPI->Callbacks.Receive, pxSPI);
 368              		.loc 1 189 5 discriminator 3 view .LVU116
 369              		.loc 1 189 5 discriminator 3 view .LVU117
 370 003c 2369     		ldr	r3, [r4, #16]
 371 003e 1BB1     		cbz	r3, .L27
 372              		.loc 1 189 5 discriminator 1 view .LVU118
 373 0040 2046     		mov	r0, r4
 190:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 374              		.loc 1 190 1 is_stmt 0 discriminator 1 view .LVU119
 375 0042 BDE87040 		pop	{r4, r5, r6, lr}
 376              	.LCFI11:
 377              		.cfi_remember_state
 378              		.cfi_restore 14
 379              		.cfi_restore 6
 380              		.cfi_restore 5
 381              		.cfi_restore 4
 382              		.cfi_def_cfa_offset 0
 383              	.LVL12:
 189:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_SAFE_CALLBACK(pxSPI->Callbacks.Receive, pxSPI);
 384              		.loc 1 189 5 discriminator 1 view .LVU120
 385 0046 1847     		bx	r3	@ indirect register sibling call
 386              	.LVL13:
 387              	.L27:
 388              	.LCFI12:
 389              		.cfi_restore_state
 390              		.loc 1 190 1 view .LVU121
 391 0048 70BD     		pop	{r4, r5, r6, pc}
 392              		.loc 1 190 1 view .LVU122
 393              		.cfi_endproc
 394              	.LFE165:
 396 004a 00BF     		.section	.text.SPI_prvEnable,"ax",%progbits
 397              		.align	1
 398              		.p2align 2,,3
 399              		.global	SPI_prvEnable
ARM GAS  /tmp/ccD5U4Dk.s 			page 17


 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 403              		.fpu fpv4-sp-d16
 405              	SPI_prvEnable:
 406              	.LVL14:
 407              	.LFB166:
 191:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 192:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_DMA_ERROR_DETECT
 193:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** static void SPI_prvDmaErrorRedirect(void * pxDMA)
 194:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 195:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_HandleType * pxSPI = (SPI_HandleType*) ((DMA_HandleType*) pxDMA)->Owner;
 196:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 197:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Errors |= SPI_ERROR_DMA;
 198:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 199:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_SAFE_CALLBACK(pxSPI->Callbacks.Error, pxSPI);
 200:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 201:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 202:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 203:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 204:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Enables the SPI peripheral.
 205:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 206:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 207:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** void SPI_prvEnable(SPI_HandleType * pxSPI)
 208:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 408              		.loc 1 208 1 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CR1 |= SPI_CR1_SPE;
 413              		.loc 1 209 5 view .LVU124
 414              		.loc 1 209 10 is_stmt 0 view .LVU125
 415 0000 0268     		ldr	r2, [r0]
 416              		.loc 1 209 22 view .LVU126
 417 0002 1368     		ldr	r3, [r2]
 418 0004 43F00103 		orr	r3, r3, #1
 419 0008 1360     		str	r3, [r2]
 210:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 420              		.loc 1 210 1 view .LVU127
 421 000a 7047     		bx	lr
 422              		.cfi_endproc
 423              	.LFE166:
 425              		.section	.text.SPI_prvDisable,"ax",%progbits
 426              		.align	1
 427              		.p2align 2,,3
 428              		.global	SPI_prvDisable
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 432              		.fpu fpv4-sp-d16
 434              	SPI_prvDisable:
 435              	.LVL15:
 436              	.LFB167:
 211:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 212:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 213:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Disables the SPI peripheral.
ARM GAS  /tmp/ccD5U4Dk.s 			page 18


 214:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 215:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 216:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** void SPI_prvDisable(SPI_HandleType * pxSPI)
 217:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 437              		.loc 1 217 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 218:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CR1 &= ~SPI_CR1_SPE;
 442              		.loc 1 218 5 view .LVU129
 443              		.loc 1 218 10 is_stmt 0 view .LVU130
 444 0000 0268     		ldr	r2, [r0]
 445              		.loc 1 218 22 view .LVU131
 446 0002 1368     		ldr	r3, [r2]
 447 0004 23F00103 		bic	r3, r3, #1
 448 0008 1360     		str	r3, [r2]
 219:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 449              		.loc 1 219 1 view .LVU132
 450 000a 7047     		bx	lr
 451              		.cfi_endproc
 452              	.LFE167:
 454              		.section	.text.SPI_vInit,"ax",%progbits
 455              		.align	1
 456              		.p2align 2,,3
 457              		.global	SPI_vInit
 458              		.syntax unified
 459              		.thumb
 460              		.thumb_func
 461              		.fpu fpv4-sp-d16
 463              	SPI_vInit:
 464              	.LVL16:
 465              	.LFB168:
 220:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 221:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /** @defgroup SPI_Exported_Functions SPI Exported Functions
 222:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @{ */
 223:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 224:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 225:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Initializes the SPI peripheral using the setup configuration.
 226:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 227:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxConfig: SPI setup configuration
 228:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 229:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** void SPI_vInit(SPI_HandleType * pxSPI, const SPI_InitType * pxConfig)
 230:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 466              		.loc 1 230 1 is_stmt 1 view -0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 0
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 231:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* enable clock */
 232:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     RCC_vClockEnable(pxSPI->CtrlPos);
 470              		.loc 1 232 5 view .LVU134
 230:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* enable clock */
 471              		.loc 1 230 1 is_stmt 0 view .LVU135
 472 0000 70B5     		push	{r4, r5, r6, lr}
 473              	.LCFI13:
 474              		.cfi_def_cfa_offset 16
 475              		.cfi_offset 4, -16
ARM GAS  /tmp/ccD5U4Dk.s 			page 19


 476              		.cfi_offset 5, -12
 477              		.cfi_offset 6, -8
 478              		.cfi_offset 14, -4
 230:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* enable clock */
 479              		.loc 1 230 1 view .LVU136
 480 0002 0446     		mov	r4, r0
 481              		.loc 1 232 5 view .LVU137
 482 0004 808D     		ldrh	r0, [r0, #44]
 483              	.LVL17:
 230:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* enable clock */
 484              		.loc 1 230 1 view .LVU138
 485 0006 0D46     		mov	r5, r1
 486              		.loc 1 232 5 view .LVU139
 487 0008 FFF7FEFF 		bl	RCC_vClockEnable
 488              	.LVL18:
 233:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 234:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_prvDisable(pxSPI);
 489              		.loc 1 234 5 is_stmt 1 view .LVU140
 490              	.LBB56:
 491              	.LBI56:
 216:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 492              		.loc 1 216 6 view .LVU141
 493              	.LBB57:
 218:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 494              		.loc 1 218 5 view .LVU142
 218:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 495              		.loc 1 218 10 is_stmt 0 view .LVU143
 496 000c 2368     		ldr	r3, [r4]
 497              	.LBE57:
 498              	.LBE56:
 235:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 236:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Set bits related to Channel and NSS behavior */
 237:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 238:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Set both bits according to master mode */
 239:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 &= ~(SPI_CFG2_MASTER | SPI_CFG2_CPOL | SPI_CFG2_CPHA | SPI_CFG2_LSBFRST);
 240:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 241:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Mode << SPI_CFG2_MASTER_Pos) & SPI_CFG2_MASTER_Msk;
 242:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Polarity << SPI_CFG2_CPOL_Pos) & SPI_CFG2_CPOL_Msk;
 243:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Phase << SPI_CFG2_CPHA_Pos) & SPI_CFG2_CPHA_Msk;
 244:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Format << SPI_CFG2_LSBFRST_Pos) & SPI_CFG2_LSBFRST_Msk;
 245:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 246:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 &= ~SPI_CFG1_MBR;
 247:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 |= ((pxConfig->Clock.Prescaler - 1) << SPI_CFG1_MBR_Pos) & SPI_CFG1_MBR_Msk;
 248:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 249:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
 250:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Disable CRC by setting 0 length */
 251:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (pxConfig->CRC_Length == 0)
 252:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 253:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->CFG1 &= ~SPI_CFG1_CRCEN;
 254:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->CRCSize = 0;
 255:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 256:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     else
 257:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 258:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* CRC size equals data size */
 259:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->CRCSize = (pxConfig->DataSize > 8) ? 2 : 1;
 260:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Set up CRC configuration */
 261:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->CFG1 |= SPI_CFG1_CRCEN;
ARM GAS  /tmp/ccD5U4Dk.s 			page 20


 262:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->CRCPOLY = pxConfig->CRC_Polynomial;
 263:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 264:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 265:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 266:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 267:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef SPI_SR_FRLVL
 268:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Rx FIFO threshold is set to quarter full when data size fits in 1 byte */
 269:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 &= ~SPI_CFG1_FTHLV;
 270:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 |= (pxConfig->DataSize <= 8) ? SPI_CFG1_FTHLV_0 : 0;
 271:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 272:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 273:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Configure data bit size */
 274:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 &= ~SPI_CFG1_DSIZE;
 275:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 |= ((pxConfig->DataSize - 1) << SPI_CFG1_DSIZE_Pos) & SPI_CFG1_DSIZE_Msk;
 276:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 277:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef SPI_I2SCFGR_I2SMOD
 278:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
 279:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->I2SCFGR &= ~SPI_I2SCFGR_I2SMOD;
 280:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 281:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 282:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Initialize handle variables */
 283:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = pxSPI->RxStream.length = 0;
 499              		.loc 1 283 53 view .LVU144
 500 000e 0021     		movs	r1, #0
 501              	.LBB59:
 502              	.LBB58:
 218:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 503              		.loc 1 218 22 view .LVU145
 504 0010 1A68     		ldr	r2, [r3]
 505 0012 22F00102 		bic	r2, r2, #1
 506 0016 1A60     		str	r2, [r3]
 507              	.LVL19:
 218:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 508              		.loc 1 218 22 view .LVU146
 509              	.LBE58:
 510              	.LBE59:
 239:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 511              		.loc 1 239 5 is_stmt 1 view .LVU147
 239:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 512              		.loc 1 239 23 is_stmt 0 view .LVU148
 513 0018 DA68     		ldr	r2, [r3, #12]
 514 001a 22F07072 		bic	r2, r2, #62914560
 515 001e DA60     		str	r2, [r3, #12]
 241:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Polarity << SPI_CFG2_CPOL_Pos) & SPI_CFG2_CPOL_Msk;
 516              		.loc 1 241 5 is_stmt 1 view .LVU149
 241:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Polarity << SPI_CFG2_CPOL_Pos) & SPI_CFG2_CPOL_Msk;
 517              		.loc 1 241 35 is_stmt 0 view .LVU150
 518 0020 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 241:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Polarity << SPI_CFG2_CPOL_Pos) & SPI_CFG2_CPOL_Msk;
 519              		.loc 1 241 23 view .LVU151
 520 0022 D868     		ldr	r0, [r3, #12]
 241:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Polarity << SPI_CFG2_CPOL_Pos) & SPI_CFG2_CPOL_Msk;
 521              		.loc 1 241 42 view .LVU152
 522 0024 9205     		lsls	r2, r2, #22
 241:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Polarity << SPI_CFG2_CPOL_Pos) & SPI_CFG2_CPOL_Msk;
 523              		.loc 1 241 66 view .LVU153
 524 0026 02F48002 		and	r2, r2, #4194304
ARM GAS  /tmp/ccD5U4Dk.s 			page 21


 241:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Polarity << SPI_CFG2_CPOL_Pos) & SPI_CFG2_CPOL_Msk;
 525              		.loc 1 241 23 view .LVU154
 526 002a 0243     		orrs	r2, r2, r0
 527 002c DA60     		str	r2, [r3, #12]
 242:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Phase << SPI_CFG2_CPHA_Pos) & SPI_CFG2_CPHA_Msk;
 528              		.loc 1 242 5 is_stmt 1 view .LVU155
 242:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Phase << SPI_CFG2_CPHA_Pos) & SPI_CFG2_CPHA_Msk;
 529              		.loc 1 242 42 is_stmt 0 view .LVU156
 530 002e 2A7B     		ldrb	r2, [r5, #12]	@ zero_extendqisi2
 242:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Phase << SPI_CFG2_CPHA_Pos) & SPI_CFG2_CPHA_Msk;
 531              		.loc 1 242 23 view .LVU157
 532 0030 D868     		ldr	r0, [r3, #12]
 242:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Phase << SPI_CFG2_CPHA_Pos) & SPI_CFG2_CPHA_Msk;
 533              		.loc 1 242 52 view .LVU158
 534 0032 5206     		lsls	r2, r2, #25
 242:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Phase << SPI_CFG2_CPHA_Pos) & SPI_CFG2_CPHA_Msk;
 535              		.loc 1 242 74 view .LVU159
 536 0034 02F00072 		and	r2, r2, #33554432
 242:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Clock.Phase << SPI_CFG2_CPHA_Pos) & SPI_CFG2_CPHA_Msk;
 537              		.loc 1 242 23 view .LVU160
 538 0038 0243     		orrs	r2, r2, r0
 539 003a DA60     		str	r2, [r3, #12]
 243:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Format << SPI_CFG2_LSBFRST_Pos) & SPI_CFG2_LSBFRST_Msk;
 540              		.loc 1 243 5 is_stmt 1 view .LVU161
 243:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Format << SPI_CFG2_LSBFRST_Pos) & SPI_CFG2_LSBFRST_Msk;
 541              		.loc 1 243 42 is_stmt 0 view .LVU162
 542 003c 6A7B     		ldrb	r2, [r5, #13]	@ zero_extendqisi2
 243:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Format << SPI_CFG2_LSBFRST_Pos) & SPI_CFG2_LSBFRST_Msk;
 543              		.loc 1 243 23 view .LVU163
 544 003e D868     		ldr	r0, [r3, #12]
 243:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Format << SPI_CFG2_LSBFRST_Pos) & SPI_CFG2_LSBFRST_Msk;
 545              		.loc 1 243 49 view .LVU164
 546 0040 1206     		lsls	r2, r2, #24
 243:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Format << SPI_CFG2_LSBFRST_Pos) & SPI_CFG2_LSBFRST_Msk;
 547              		.loc 1 243 71 view .LVU165
 548 0042 02F08072 		and	r2, r2, #16777216
 243:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG2 |= (pxConfig->Format << SPI_CFG2_LSBFRST_Pos) & SPI_CFG2_LSBFRST_Msk;
 549              		.loc 1 243 23 view .LVU166
 550 0046 0243     		orrs	r2, r2, r0
 551 0048 DA60     		str	r2, [r3, #12]
 244:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 552              		.loc 1 244 5 is_stmt 1 view .LVU167
 244:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 553              		.loc 1 244 35 is_stmt 0 view .LVU168
 554 004a 6A79     		ldrb	r2, [r5, #5]	@ zero_extendqisi2
 244:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 555              		.loc 1 244 23 view .LVU169
 556 004c D868     		ldr	r0, [r3, #12]
 244:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 557              		.loc 1 244 44 view .LVU170
 558 004e D205     		lsls	r2, r2, #23
 244:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 559              		.loc 1 244 69 view .LVU171
 560 0050 02F40002 		and	r2, r2, #8388608
 244:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 561              		.loc 1 244 23 view .LVU172
 562 0054 0243     		orrs	r2, r2, r0
ARM GAS  /tmp/ccD5U4Dk.s 			page 22


 563 0056 DA60     		str	r2, [r3, #12]
 246:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 |= ((pxConfig->Clock.Prescaler - 1) << SPI_CFG1_MBR_Pos) & SPI_CFG1_MBR_Msk;
 564              		.loc 1 246 5 is_stmt 1 view .LVU173
 246:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 |= ((pxConfig->Clock.Prescaler - 1) << SPI_CFG1_MBR_Pos) & SPI_CFG1_MBR_Msk;
 565              		.loc 1 246 23 is_stmt 0 view .LVU174
 566 0058 9A68     		ldr	r2, [r3, #8]
 567 005a 22F0E042 		bic	r2, r2, #1879048192
 568 005e 9A60     		str	r2, [r3, #8]
 247:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 569              		.loc 1 247 5 is_stmt 1 view .LVU175
 247:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 570              		.loc 1 247 43 is_stmt 0 view .LVU176
 571 0060 AA7B     		ldrb	r2, [r5, #14]	@ zero_extendqisi2
 247:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 572              		.loc 1 247 23 view .LVU177
 573 0062 9868     		ldr	r0, [r3, #8]
 247:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 574              		.loc 1 247 54 view .LVU178
 575 0064 013A     		subs	r2, r2, #1
 247:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 576              		.loc 1 247 59 view .LVU179
 577 0066 1207     		lsls	r2, r2, #28
 247:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 578              		.loc 1 247 80 view .LVU180
 579 0068 02F0E042 		and	r2, r2, #1879048192
 247:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 580              		.loc 1 247 23 view .LVU181
 581 006c 0243     		orrs	r2, r2, r0
 582 006e 9A60     		str	r2, [r3, #8]
 274:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 |= ((pxConfig->DataSize - 1) << SPI_CFG1_DSIZE_Pos) & SPI_CFG1_DSIZE_Msk;
 583              		.loc 1 274 5 is_stmt 1 view .LVU182
 274:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->CFG1 |= ((pxConfig->DataSize - 1) << SPI_CFG1_DSIZE_Pos) & SPI_CFG1_DSIZE_Msk;
 584              		.loc 1 274 23 is_stmt 0 view .LVU183
 585 0070 9A68     		ldr	r2, [r3, #8]
 586 0072 22F01F02 		bic	r2, r2, #31
 587 0076 9A60     		str	r2, [r3, #8]
 275:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 588              		.loc 1 275 5 is_stmt 1 view .LVU184
 275:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 589              		.loc 1 275 36 is_stmt 0 view .LVU185
 590 0078 2879     		ldrb	r0, [r5, #4]	@ zero_extendqisi2
 275:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 591              		.loc 1 275 23 view .LVU186
 592 007a 9D68     		ldr	r5, [r3, #8]
 593              	.LVL20:
 275:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 594              		.loc 1 275 52 view .LVU187
 595 007c 421E     		subs	r2, r0, #1
 284:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.size   = pxSPI->RxStream.size   = (pxConfig->DataSize <= 8) ? 1 : 2;
 596              		.loc 1 284 53 view .LVU188
 597 007e 0928     		cmp	r0, #9
 275:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 598              		.loc 1 275 75 view .LVU189
 599 0080 02F01F02 		and	r2, r2, #31
 600              		.loc 1 284 53 view .LVU190
 601 0084 34BF     		ite	cc
 602 0086 0120     		movcc	r0, #1
ARM GAS  /tmp/ccD5U4Dk.s 			page 23


 603 0088 0220     		movcs	r0, #2
 275:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 604              		.loc 1 275 23 view .LVU191
 605 008a 2A43     		orrs	r2, r2, r5
 606 008c 9A60     		str	r2, [r3, #8]
 279:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 607              		.loc 1 279 5 is_stmt 1 view .LVU192
 279:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 608              		.loc 1 279 26 is_stmt 0 view .LVU193
 609 008e 1A6D     		ldr	r2, [r3, #80]
 610 0090 22F00102 		bic	r2, r2, #1
 611 0094 1A65     		str	r2, [r3, #80]
 283:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.size   = pxSPI->RxStream.size   = (pxConfig->DataSize <= 8) ? 1 : 2;
 612              		.loc 1 283 5 is_stmt 1 view .LVU194
 613              		.loc 1 284 53 is_stmt 0 view .LVU195
 614 0096 6084     		strh	r0, [r4, #34]	@ movhi
 283:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.size   = pxSPI->RxStream.size   = (pxConfig->DataSize <= 8) ? 1 : 2;
 615              		.loc 1 283 53 view .LVU196
 616 0098 2184     		strh	r1, [r4, #32]	@ movhi
 283:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.size   = pxSPI->RxStream.size   = (pxConfig->DataSize <= 8) ? 1 : 2;
 617              		.loc 1 283 28 view .LVU197
 618 009a 2185     		strh	r1, [r4, #40]	@ movhi
 619              		.loc 1 284 5 is_stmt 1 view .LVU198
 620              		.loc 1 284 28 is_stmt 0 view .LVU199
 621 009c 6085     		strh	r0, [r4, #42]	@ movhi
 285:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 286:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Dependencies initialization */
 287:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_SAFE_CALLBACK(pxSPI->Callbacks.DepInit, pxSPI);
 622              		.loc 1 287 5 is_stmt 1 view .LVU200
 623              		.loc 1 287 5 view .LVU201
 624 009e 6368     		ldr	r3, [r4, #4]
 625 00a0 1BB1     		cbz	r3, .L37
 626              		.loc 1 287 5 discriminator 1 view .LVU202
 627 00a2 2046     		mov	r0, r4
 288:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 628              		.loc 1 288 1 is_stmt 0 discriminator 1 view .LVU203
 629 00a4 BDE87040 		pop	{r4, r5, r6, lr}
 630              	.LCFI14:
 631              		.cfi_remember_state
 632              		.cfi_restore 14
 633              		.cfi_restore 6
 634              		.cfi_restore 5
 635              		.cfi_restore 4
 636              		.cfi_def_cfa_offset 0
 637              	.LVL21:
 287:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 638              		.loc 1 287 5 discriminator 1 view .LVU204
 639 00a8 1847     		bx	r3	@ indirect register sibling call
 640              	.LVL22:
 641              	.L37:
 642              	.LCFI15:
 643              		.cfi_restore_state
 644              		.loc 1 288 1 view .LVU205
 645 00aa 70BD     		pop	{r4, r5, r6, pc}
 646              		.loc 1 288 1 view .LVU206
 647              		.cfi_endproc
 648              	.LFE168:
ARM GAS  /tmp/ccD5U4Dk.s 			page 24


 650              		.section	.text.SPI_vDeinit,"ax",%progbits
 651              		.align	1
 652              		.p2align 2,,3
 653              		.global	SPI_vDeinit
 654              		.syntax unified
 655              		.thumb
 656              		.thumb_func
 657              		.fpu fpv4-sp-d16
 659              	SPI_vDeinit:
 660              	.LVL23:
 661              	.LFB169:
 289:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 290:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 291:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Restores the SPI peripheral to its default inactive state.
 292:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 293:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 294:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** void SPI_vDeinit(SPI_HandleType * pxSPI)
 295:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 662              		.loc 1 295 1 is_stmt 1 view -0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 0
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 296:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_prvDisable(pxSPI);
 666              		.loc 1 296 5 view .LVU208
 667              	.LBB60:
 668              	.LBB61:
 218:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 669              		.loc 1 218 10 is_stmt 0 view .LVU209
 670 0000 0268     		ldr	r2, [r0]
 671              	.LBE61:
 672              	.LBE60:
 297:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 298:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Deinitialize peripheral dependencies */
 299:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_SAFE_CALLBACK(pxSPI->Callbacks.DepDeinit, pxSPI);
 673              		.loc 1 299 5 view .LVU210
 674 0002 8168     		ldr	r1, [r0, #8]
 675              	.LBB64:
 676              	.LBB62:
 218:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 677              		.loc 1 218 22 view .LVU211
 678 0004 1368     		ldr	r3, [r2]
 679 0006 23F00103 		bic	r3, r3, #1
 680              	.LBE62:
 681              	.LBE64:
 295:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_prvDisable(pxSPI);
 682              		.loc 1 295 1 view .LVU212
 683 000a 10B5     		push	{r4, lr}
 684              	.LCFI16:
 685              		.cfi_def_cfa_offset 8
 686              		.cfi_offset 4, -8
 687              		.cfi_offset 14, -4
 295:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_prvDisable(pxSPI);
 688              		.loc 1 295 1 view .LVU213
 689 000c 0446     		mov	r4, r0
 690              	.LVL24:
 691              	.LBB65:
 692              	.LBI60:
ARM GAS  /tmp/ccD5U4Dk.s 			page 25


 216:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 693              		.loc 1 216 6 is_stmt 1 view .LVU214
 694              	.LBB63:
 218:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 695              		.loc 1 218 5 view .LVU215
 218:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 696              		.loc 1 218 22 is_stmt 0 view .LVU216
 697 000e 1360     		str	r3, [r2]
 698              	.LVL25:
 218:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 699              		.loc 1 218 22 view .LVU217
 700              	.LBE63:
 701              	.LBE65:
 702              		.loc 1 299 5 is_stmt 1 view .LVU218
 703              		.loc 1 299 5 view .LVU219
 704 0010 01B1     		cbz	r1, .L43
 705              		.loc 1 299 5 discriminator 1 view .LVU220
 706 0012 8847     		blx	r1
 707              	.LVL26:
 708              	.L43:
 709              		.loc 1 299 5 discriminator 3 view .LVU221
 300:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 301:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Disable clock */
 302:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     RCC_vClockDisable(pxSPI->CtrlPos);
 710              		.loc 1 302 5 discriminator 3 view .LVU222
 711 0014 A08D     		ldrh	r0, [r4, #44]
 303:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 712              		.loc 1 303 1 is_stmt 0 discriminator 3 view .LVU223
 713 0016 BDE81040 		pop	{r4, lr}
 714              	.LCFI17:
 715              		.cfi_restore 14
 716              		.cfi_restore 4
 717              		.cfi_def_cfa_offset 0
 718              	.LVL27:
 302:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 719              		.loc 1 302 5 discriminator 3 view .LVU224
 720 001a FFF7FEBF 		b	RCC_vClockDisable
 721              	.LVL28:
 722              		.cfi_endproc
 723              	.LFE169:
 725 001e 00BF     		.section	.text.SPI_eGetStatus,"ax",%progbits
 726              		.align	1
 727              		.p2align 2,,3
 728              		.global	SPI_eGetStatus
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 732              		.fpu fpv4-sp-d16
 734              	SPI_eGetStatus:
 735              	.LVL29:
 736              	.LFB170:
 304:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 305:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 306:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Determines the current status of SPI peripheral.
 307:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 308:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @return BUSY if a transfer is in progress, OK if SPI is ready for new transfer
 309:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
ARM GAS  /tmp/ccD5U4Dk.s 			page 26


 310:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** XPD_ReturnType SPI_eGetStatus(SPI_HandleType * pxSPI)
 311:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 737              		.loc 1 311 1 is_stmt 1 view -0
 738              		.cfi_startproc
 739              		@ args = 0, pretend = 0, frame = 0
 740              		@ frame_needed = 0, uses_anonymous_args = 0
 741              		@ link register save eliminated.
 312:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     return ((pxSPI->Inst->SR & SPI_SR_CTSIZE_Msk) != 0) ? XPD_BUSY : XPD_OK;
 742              		.loc 1 312 5 view .LVU226
 743              		.loc 1 312 19 is_stmt 0 view .LVU227
 744 0000 0268     		ldr	r2, [r0]
 745              		.loc 1 312 30 view .LVU228
 746 0002 044B     		ldr	r3, .L51
 747              		.loc 1 312 25 view .LVU229
 748 0004 5269     		ldr	r2, [r2, #20]
 749              		.loc 1 312 30 view .LVU230
 750 0006 1340     		ands	r3, r3, r2
 751              		.loc 1 312 68 view .LVU231
 752 0008 002B     		cmp	r3, #0
 313:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 314:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 753              		.loc 1 314 1 view .LVU232
 754 000a 14BF     		ite	ne
 755 000c 0220     		movne	r0, #2
 756              	.LVL30:
 757              		.loc 1 314 1 view .LVU233
 758 000e 0020     		moveq	r0, #0
 759 0010 7047     		bx	lr
 760              	.L52:
 761 0012 00BF     		.align	2
 762              	.L51:
 763 0014 0000FFFF 		.word	-65536
 764              		.cfi_endproc
 765              	.LFE170:
 767              		.section	.text.SPI_ePollStatus,"ax",%progbits
 768              		.align	1
 769              		.p2align 2,,3
 770              		.global	SPI_ePollStatus
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 774              		.fpu fpv4-sp-d16
 776              	SPI_ePollStatus:
 777              	.LVL31:
 778              	.LFB171:
 315:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 316:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 317:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Polls the status of the SPI transfer.
 318:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 319:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param ulTimeout: the timeout in ms for the polling.
 320:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @return ERROR if there were transfer errors, TIMEOUT if timed out, OK if successful
 321:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 322:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** XPD_ReturnType SPI_ePollStatus(SPI_HandleType * pxSPI, uint32_t ulTimeout)
 323:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 779              		.loc 1 323 1 is_stmt 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccD5U4Dk.s 			page 27


 782              		@ frame_needed = 0, uses_anonymous_args = 0
 324:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
 325:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* wait until not busy, or until an error is present */
 326:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult = XPD_eWaitForDiff(&pxSPI->Inst->SR.w,
 327:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             SPI_SR_CTSIZE | SPI_SR_OVR | SPI_SR_MODF | SPI_SR_CRCE | SPI_SR_TIFRE,
 328:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             SPI_SR_CTSIZE , &ulTimeout);
 329:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 330:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Error checks */
 331:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if ((pxSPI->Inst->SR & SPI_SR_OVR) != 0)
 332:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 333:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Update error code */
 334:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Errors |= SPI_ERROR_OVERRUN;
 335:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 336:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Clear the transfer error flag */
 337:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_FLAG_CLEAR(pxSPI, OVR);
 338:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 339:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = XPD_ERROR;
 340:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 341:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if ((pxSPI->Inst->SR & SPI_SR_MODF) != 0)
 342:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 343:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Update error code */
 344:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Errors |= SPI_ERROR_MODE;
 345:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 346:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Clear the transfer error flag */
 347:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->SR &= ~SPI_SR_MODF;
 348:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 349:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = XPD_ERROR;
 350:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 351:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if ((pxSPI->Inst->SR & SPI_SR_CRCE) != 0)
 352:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 353:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Update error code */
 354:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Errors |= SPI_ERROR_CRC;
 355:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 356:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Clear the transfer error flag */
 357:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->SR &= ~SPI_ERROR_CRC;
 358:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 359:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = XPD_ERROR;
 360:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 361:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if ((pxSPI->Inst->SR & SPI_SR_TIFRE) != 0)
 362:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 363:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Update error code */
 364:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Errors |= SPI_ERROR_FRAME;
 365:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 366:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Clear the transfer error flag */
 367:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->SR &= ~SPI_SR_TIFRE;
 368:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 369:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = XPD_ERROR;
 370:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 371:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #else
 372:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult = XPD_eWaitForMatch(&pxSPI->Inst->SR, SPI_SR_CTSIZE, 0, &ulTimeout);
 783              		.loc 1 372 5 view .LVU235
 323:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
 784              		.loc 1 323 1 is_stmt 0 view .LVU236
 785 0000 10B5     		push	{r4, lr}
 786              	.LCFI18:
 787              		.cfi_def_cfa_offset 8
 788              		.cfi_offset 4, -8
ARM GAS  /tmp/ccD5U4Dk.s 			page 28


 789              		.cfi_offset 14, -4
 790              		.loc 1 372 30 view .LVU237
 791 0002 0468     		ldr	r4, [r0]
 323:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
 792              		.loc 1 323 1 view .LVU238
 793 0004 82B0     		sub	sp, sp, #8
 794              	.LCFI19:
 795              		.cfi_def_cfa_offset 16
 796              		.loc 1 372 30 view .LVU239
 797 0006 1434     		adds	r4, r4, #20
 798              	.LVL32:
 799              	.LBB66:
 800              	.LBI66:
 801              		.file 3 "STM32_XPD/STM32H7_XPD/inc/xpd_utils.h"
   1:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
   2:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   ******************************************************************************
   3:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @file    xpd_utils.h
   4:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @author  Benedek Kupper
   5:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @version 0.3
   6:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @date    2018-01-28
   7:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @brief   STM32 eXtensible Peripheral Drivers Utilities
   8:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
   9:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * Copyright (c) 2018 Benedek Kupper
  10:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
  11:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * Licensed under the Apache License, Version 2.0 (the "License");
  12:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * you may not use this file except in compliance with the License.
  13:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * You may obtain a copy of the License at
  14:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
  15:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *     http://www.apache.org/licenses/LICENSE-2.0
  16:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
  17:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * Unless required by applicable law or agreed to in writing, software
  18:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * distributed under the License is distributed on an "AS IS" BASIS,
  19:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  20:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * See the License for the specific language governing permissions and
  21:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * limitations under the License.
  22:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   */
  23:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifndef __XPD_UTILS_H_
  24:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #define __XPD_UTILS_H_
  25:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  26:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifdef __cplusplus
  27:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** extern "C"
  28:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
  29:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #endif
  30:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  31:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #include <xpd_common.h>
  32:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  33:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @defgroup XPD_Utils XPD Utilities
  34:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  35:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  36:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @defgroup XPD_Exported_Types XPD Exported Types
  37:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  38:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  39:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @brief Time service functions structure */
  40:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** typedef struct
  41:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
  42:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     void            (*Init)         (uint32_t ulCoreFreq_Hz);
  43:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Prepares the time service for operation */
ARM GAS  /tmp/ccD5U4Dk.s 			page 29


  44:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  45:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     void            (*Block_ms)     (uint32_t ulBlocktime_ms);
  46:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Blocks the thread for the specified time */
  47:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  48:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_ReturnType  (*MatchBlock_ms)(volatile uint32_t* pulVarAddress,
  49:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulBitSelector,
  50:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulMatch,
  51:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t * pulTimeout);
  52:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Blocks until the masked value read from address matches the input ulMatch, or until times 
  53:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  54:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_ReturnType  (*DiffBlock_ms) (volatile uint32_t* pulVarAddress,
  55:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulBitSelector,
  56:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulMatch,
  57:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t * pulTimeout);
  58:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Blocks until the masked value read from address differs from the input ulMatch, or until t
  59:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  60:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }XPD_TimeServiceType;
  61:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  62:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @} */
  63:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  64:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @defgroup XPD_Exported_Macros XPD Exported Macros
  65:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  66:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  67:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifndef XPD_ENTER_CRITICAL
  68:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
  69:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Enters a critical section by disabling interrupts.
  70:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param HANDLE: pointer to the requester handle
  71:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
  72:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #define         XPD_ENTER_CRITICAL(HANDLE)
  73:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #endif
  74:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  75:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifndef XPD_EXIT_CRITICAL
  76:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
  77:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Leaves a critical section by enabling interrupts.
  78:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param HANDLE: pointer to the requester handle
  79:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
  80:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #define         XPD_EXIT_CRITICAL(HANDLE)
  81:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #endif
  82:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  83:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @} */
  84:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  85:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @addtogroup XPD_Exported_Functions
  86:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  87:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  88:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @addtogroup XPD_Exported_Functions_Timer
  89:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  90:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** const XPD_TimeServiceType* XPD_pxTimeService(void);
  91:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** void            XPD_vSetTimeService     (const XPD_TimeServiceType* pxTimeService);
  92:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** void            XPD_vResetTimeService   (void);
  93:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  94:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** void            XPD_vDelay_us           (uint32_t ulMicroseconds);
  95:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  96:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
  97:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Initialize the timer of the XPD time service.
  98:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulCoreFreq_Hz: the new core frequency in Hz
  99:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 100:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE void XPD_vInitTimer(uint32_t ulCoreFreq_Hz)
ARM GAS  /tmp/ccD5U4Dk.s 			page 30


 101:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 102:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_pxTimeService()->Init(ulCoreFreq_Hz);
 103:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }
 104:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
 105:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
 106:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Insert a delay of a specified time in the execution.
 107:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulBlocktime_ms: the amount of delay in ms
 108:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 109:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE void XPD_vDelay_ms(uint32_t ulBlocktime_ms)
 110:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 111:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_pxTimeService()->Block_ms(ulBlocktime_ms);
 112:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }
 113:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
 114:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
 115:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Waits until the masked value at address matches the input, or until timeout.
 116:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param pulVarAddress: the word address that needs to be monitored
 117:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulBitSelector: a bit mask that selects which bits should be considered
 118:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulMatch: the expected value to wait for
 119:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param pulTimeout: pointer to the timeout in ms
 120:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @return TIMEOUT if timed out, or OK if ulMatch occurred within the deadline
 121:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE XPD_ReturnType XPD_eWaitForMatch(
 802              		.loc 3 122 32 is_stmt 1 view .LVU240
 803              	.LBB67:
 123:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 124:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t            ulBitSelector,
 125:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t            ulMatch,
 126:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t *          pulTimeout)
 127:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     return XPD_pxTimeService()->MatchBlock_ms(pulVarAddress, ulBitSelector,
 804              		.loc 3 128 5 view .LVU241
 805              	.LBE67:
 806              	.LBE66:
 323:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
 807              		.loc 1 323 1 is_stmt 0 view .LVU242
 808 0008 0191     		str	r1, [sp, #4]
 809              	.LBB69:
 810              	.LBB68:
 811              		.loc 3 128 12 view .LVU243
 812 000a FFF7FEFF 		bl	XPD_pxTimeService
 813              	.LVL33:
 814              		.loc 3 128 12 view .LVU244
 815 000e 0146     		mov	r1, r0
 816 0010 01AB     		add	r3, sp, #4
 817              	.LVL34:
 818              		.loc 3 128 12 view .LVU245
 819 0012 2046     		mov	r0, r4
 820 0014 0022     		movs	r2, #0
 821 0016 8C68     		ldr	r4, [r1, #8]
 822              	.LVL35:
 823              		.loc 3 128 12 view .LVU246
 824 0018 0149     		ldr	r1, .L55
 825 001a A047     		blx	r4
 826              	.LVL36:
 827              		.loc 3 128 12 view .LVU247
 828              	.LBE68:
 829              	.LBE69:
ARM GAS  /tmp/ccD5U4Dk.s 			page 31


 373:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 374:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 375:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     return eResult;
 830              		.loc 1 375 5 is_stmt 1 view .LVU248
 376:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 831              		.loc 1 376 1 is_stmt 0 view .LVU249
 832 001c 02B0     		add	sp, sp, #8
 833              	.LCFI20:
 834              		.cfi_def_cfa_offset 8
 835              		@ sp needed
 836 001e 10BD     		pop	{r4, pc}
 837              	.L56:
 838              		.align	2
 839              	.L55:
 840 0020 0000FFFF 		.word	-65536
 841              		.cfi_endproc
 842              	.LFE171:
 844              		.section	.text.SPI_eSend,"ax",%progbits
 845              		.align	1
 846              		.p2align 2,,3
 847              		.global	SPI_eSend
 848              		.syntax unified
 849              		.thumb
 850              		.thumb_func
 851              		.fpu fpv4-sp-d16
 853              	SPI_eSend:
 854              	.LVL37:
 855              	.LFB172:
 377:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 378:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 379:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Transmits data over SPI.
 380:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 381:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pvTxData: pointer to the data buffer
 382:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param usLength: amount of data transfers
 383:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param ulTimeout: available time for successful transmission in ms
 384:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @return TIMEOUT if transmission or reception times out,
 385:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  *         OK if transfer is completed
 386:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 387:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** XPD_ReturnType SPI_eSend(
 388:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_HandleType *    pxSPI,
 389:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         void *              pvTxData,
 390:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint16_t            usLength,
 391:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint32_t            ulTimeout)
 392:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 856              		.loc 1 392 1 is_stmt 1 view -0
 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 8
 859              		@ frame_needed = 0, uses_anonymous_args = 0
 393:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 860              		.loc 1 393 5 view .LVU251
 394:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     bool eDuplex = true;
 861              		.loc 1 394 5 view .LVU252
 395:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 396:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* save stream info */
 397:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.buffer = pvTxData;
 862              		.loc 1 397 5 view .LVU253
 392:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
ARM GAS  /tmp/ccD5U4Dk.s 			page 32


 863              		.loc 1 392 1 is_stmt 0 view .LVU254
 864 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 865              	.LCFI21:
 866              		.cfi_def_cfa_offset 24
 867              		.cfi_offset 4, -24
 868              		.cfi_offset 5, -20
 869              		.cfi_offset 6, -16
 870              		.cfi_offset 7, -12
 871              		.cfi_offset 8, -8
 872              		.cfi_offset 14, -4
 873              	.LBB70:
 874              	.LBB71:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 875              		.loc 1 209 10 view .LVU255
 876 0004 0568     		ldr	r5, [r0]
 877              	.LBE71:
 878              	.LBE70:
 392:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 879              		.loc 1 392 1 view .LVU256
 880 0006 82B0     		sub	sp, sp, #8
 881              	.LCFI22:
 882              		.cfi_def_cfa_offset 32
 398:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 883              		.loc 1 398 28 view .LVU257
 884 0008 0285     		strh	r2, [r0, #40]	@ movhi
 392:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 885              		.loc 1 392 1 view .LVU258
 886 000a 0446     		mov	r4, r0
 887 000c 0193     		str	r3, [sp, #4]
 888 000e 01AE     		add	r6, sp, #4
 889              	.LBB74:
 890              	.LBB72:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 891              		.loc 1 209 22 view .LVU259
 892 0010 2B68     		ldr	r3, [r5]
 893              	.LVL38:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 894              		.loc 1 209 22 view .LVU260
 895              	.LBE72:
 896              	.LBE74:
 397:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 897              		.loc 1 397 28 view .LVU261
 898 0012 4162     		str	r1, [r0, #36]
 899              		.loc 1 398 5 is_stmt 1 view .LVU262
 399:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
 900              		.loc 1 399 5 view .LVU263
 400:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 401:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 402:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
 403:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Reset CRC Calculation */
 404:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (pxSPI->CRCSize > 0)
 405:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 406:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_prvInitCRC(pxSPI);
 407:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 408:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 409:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 410:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Check if the SPI is already enabled */
ARM GAS  /tmp/ccD5U4Dk.s 			page 33


 411:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_prvEnable(pxSPI);
 901              		.loc 1 411 5 view .LVU264
 902              	.LVL39:
 903              	.LBB75:
 904              	.LBI70:
 207:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 905              		.loc 1 207 6 view .LVU265
 906              	.LBB73:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 907              		.loc 1 209 5 view .LVU266
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 908              		.loc 1 209 22 is_stmt 0 view .LVU267
 909 0014 43F00103 		orr	r3, r3, #1
 910 0018 2B60     		str	r3, [r5]
 911              	.LVL40:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 912              		.loc 1 209 22 view .LVU268
 913              	.LBE73:
 914              	.LBE75:
 412:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 413:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     while (pxSPI->TxStream.length > 0)
 915              		.loc 1 413 11 is_stmt 1 view .LVU269
 916 001a DAB1     		cbz	r2, .L58
 917              	.LBB76:
 918              	.LBB77:
 129:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 130:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }
 131:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
 132:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
 133:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Waits until the masked value at address differs from the input, or until timeout.
 134:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param pulVarAddress: the word address that needs to be monitored
 135:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulBitSelector: a bit mask that selects which bits should be considered
 136:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulMatch: the expected value to wait for
 137:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param pulTimeout: pointer to the timeout in ms
 138:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @return TIMEOUT if timed out, or OK if ulMatch occurred within the deadline
 139:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 140:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE XPD_ReturnType XPD_eWaitForDiff(
 141:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 142:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t            ulBitSelector,
 143:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t            ulMatch,
 144:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t *          pulTimeout)
 145:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 146:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     return XPD_pxTimeService()->DiffBlock_ms(pulVarAddress, ulBitSelector,
 919              		.loc 3 146 12 is_stmt 0 view .LVU270
 920 001c DFF88480 		ldr	r8, .L71
 921              	.LBE77:
 922              	.LBE76:
 414:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 415:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* wait for empty transmit buffer */
 416:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = XPD_eWaitForDiff(&pxSPI->Inst->SR, SPI_SR_CTSIZE, 0, &ulTimeout);
 417:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if (eResult != XPD_OK)
 418:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 419:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             return eResult;
 420:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 421:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 422:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         XPD_vWriteFromStream((uint32_t*)&pxSPI->Inst->TXDR, &pxSPI->TxStream);
 923              		.loc 1 422 9 view .LVU271
ARM GAS  /tmp/ccD5U4Dk.s 			page 34


 924 0020 00F12407 		add	r7, r0, #36
 925 0024 06E0     		b	.L61
 926              	.LVL41:
 927              	.L70:
 928              		.loc 1 422 41 view .LVU272
 929 0026 2068     		ldr	r0, [r4]
 930              	.LVL42:
 931              		.loc 1 422 9 view .LVU273
 932 0028 2030     		adds	r0, r0, #32
 933 002a FFF7FEFF 		bl	XPD_vWriteFromStream
 934              	.LVL43:
 413:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 935              		.loc 1 413 11 is_stmt 1 view .LVU274
 936 002e 238D     		ldrh	r3, [r4, #40]
 937 0030 2568     		ldr	r5, [r4]
 938 0032 7BB1     		cbz	r3, .L58
 939              	.L61:
 416:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if (eResult != XPD_OK)
 940              		.loc 1 416 9 view .LVU275
 941              	.LVL44:
 942              	.LBB79:
 943              	.LBI76:
 140:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 944              		.loc 3 140 32 view .LVU276
 945              	.LBB78:
 946              		.loc 3 146 5 view .LVU277
 947              		.loc 3 146 12 is_stmt 0 view .LVU278
 948 0034 FFF7FEFF 		bl	XPD_pxTimeService
 949              	.LVL45:
 950 0038 0246     		mov	r2, r0
 951 003a 4146     		mov	r1, r8
 952 003c 05F11400 		add	r0, r5, #20
 953              	.LVL46:
 954              		.loc 3 146 12 view .LVU279
 955 0040 3346     		mov	r3, r6
 956 0042 D568     		ldr	r5, [r2, #12]
 957 0044 0022     		movs	r2, #0
 958 0046 A847     		blx	r5
 959              	.LVL47:
 960              		.loc 3 146 12 view .LVU280
 961              	.LBE78:
 962              	.LBE79:
 963              		.loc 1 422 9 is_stmt 1 view .LVU281
 417:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 964              		.loc 1 417 9 view .LVU282
 965              		.loc 1 422 9 is_stmt 0 view .LVU283
 966 0048 3946     		mov	r1, r7
 417:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 967              		.loc 1 417 12 view .LVU284
 968 004a 0028     		cmp	r0, #0
 969 004c EBD0     		beq	.L70
 423:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 424:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* wait for the last transmission to finish */
 425:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     eResult = XPD_eWaitForDiff(&pxSPI->Inst->SR, SPI_SR_TXC, 1, &ulTimeout);
 426:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 427:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 428:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Control the BSY flag */
ARM GAS  /tmp/ccD5U4Dk.s 			page 35


 429:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     eResult = XPD_eWaitForMatch(&pxSPI->Inst->SR, SPI_SR_CTSIZE, 0, &ulTimeout);
 430:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 431:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Clear overrun flag in 2 Lines communication mode because received data is not read */
 432:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (eDuplex)
 433:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 434:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Empty previously received data from data register  */
 435:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         while ((pxSPI->Inst->SR & SPI_SR_RXWNE) != 0)
 436:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 437:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             pxSPI->Inst->RXDR = 0;
 438:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 439:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->SR &= ~SPI_SR_OVR;
 440:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 441:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 442:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     return eResult;
 443:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 970              		.loc 1 443 1 view .LVU285
 971 004e 02B0     		add	sp, sp, #8
 972              	.LCFI23:
 973              		.cfi_remember_state
 974              		.cfi_def_cfa_offset 24
 975              		@ sp needed
 976 0050 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 977              	.LVL48:
 978              	.L58:
 979              	.LCFI24:
 980              		.cfi_restore_state
 425:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 981              		.loc 1 425 5 is_stmt 1 view .LVU286
 982              	.LBB80:
 983              	.LBI80:
 140:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 984              		.loc 3 140 32 view .LVU287
 985              	.LBB81:
 986              		.loc 3 146 5 view .LVU288
 987              		.loc 3 146 12 is_stmt 0 view .LVU289
 988 0054 FFF7FEFF 		bl	XPD_pxTimeService
 989              	.LVL49:
 990 0058 0246     		mov	r2, r0
 991 005a 3346     		mov	r3, r6
 992 005c 4FF48051 		mov	r1, #4096
 993 0060 05F11400 		add	r0, r5, #20
 994              	.LVL50:
 995              		.loc 3 146 12 view .LVU290
 996 0064 D568     		ldr	r5, [r2, #12]
 997 0066 0122     		movs	r2, #1
 998 0068 A847     		blx	r5
 999              	.LVL51:
 1000              		.loc 3 146 12 view .LVU291
 1001              	.LBE81:
 1002              	.LBE80:
 429:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1003              		.loc 1 429 5 is_stmt 1 view .LVU292
 429:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1004              		.loc 1 429 15 is_stmt 0 view .LVU293
 1005 006a 2068     		ldr	r0, [r4]
 1006 006c 00F11405 		add	r5, r0, #20
 1007              	.LVL52:
ARM GAS  /tmp/ccD5U4Dk.s 			page 36


 1008              	.LBB82:
 1009              	.LBI82:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 1010              		.loc 3 122 32 is_stmt 1 view .LVU294
 1011              	.LBB83:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 1012              		.loc 3 128 5 view .LVU295
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 1013              		.loc 3 128 12 is_stmt 0 view .LVU296
 1014 0070 FFF7FEFF 		bl	XPD_pxTimeService
 1015              	.LVL53:
 1016 0074 0146     		mov	r1, r0
 1017 0076 3346     		mov	r3, r6
 1018 0078 2846     		mov	r0, r5
 1019 007a 0022     		movs	r2, #0
 1020 007c 8D68     		ldr	r5, [r1, #8]
 1021              	.LVL54:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 1022              		.loc 3 128 12 view .LVU297
 1023 007e 0949     		ldr	r1, .L71
 1024 0080 A847     		blx	r5
 1025              	.LVL55:
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****             ulMatch, pulTimeout);
 1026              		.loc 3 128 12 view .LVU298
 1027              	.LBE83:
 1028              	.LBE82:
 435:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1029              		.loc 1 435 22 view .LVU299
 1030 0082 2368     		ldr	r3, [r4]
 1031              	.LVL56:
 432:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 1032              		.loc 1 432 5 is_stmt 1 view .LVU300
 435:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1033              		.loc 1 435 15 view .LVU301
 435:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1034              		.loc 1 435 28 is_stmt 0 view .LVU302
 1035 0084 5A69     		ldr	r2, [r3, #20]
 435:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1036              		.loc 1 435 15 view .LVU303
 1037 0086 1104     		lsls	r1, r2, #16
 1038 0088 04D5     		bpl	.L63
 437:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 1039              		.loc 1 437 31 view .LVU304
 1040 008a 0021     		movs	r1, #0
 1041              	.L62:
 437:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 1042              		.loc 1 437 13 is_stmt 1 view .LVU305
 437:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 1043              		.loc 1 437 31 is_stmt 0 view .LVU306
 1044 008c 1963     		str	r1, [r3, #48]
 435:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1045              		.loc 1 435 15 is_stmt 1 view .LVU307
 435:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1046              		.loc 1 435 28 is_stmt 0 view .LVU308
 1047 008e 5A69     		ldr	r2, [r3, #20]
 435:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1048              		.loc 1 435 15 view .LVU309
ARM GAS  /tmp/ccD5U4Dk.s 			page 37


 1049 0090 1204     		lsls	r2, r2, #16
 1050 0092 FBD4     		bmi	.L62
 1051              	.L63:
 439:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 1052              		.loc 1 439 9 is_stmt 1 view .LVU310
 439:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 1053              		.loc 1 439 25 is_stmt 0 view .LVU311
 1054 0094 5A69     		ldr	r2, [r3, #20]
 1055 0096 22F04002 		bic	r2, r2, #64
 1056 009a 5A61     		str	r2, [r3, #20]
 442:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1057              		.loc 1 442 5 is_stmt 1 view .LVU312
 1058              		.loc 1 443 1 is_stmt 0 view .LVU313
 1059 009c 02B0     		add	sp, sp, #8
 1060              	.LCFI25:
 1061              		.cfi_def_cfa_offset 24
 1062              		@ sp needed
 1063 009e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1064              	.LVL57:
 1065              	.L72:
 1066              		.loc 1 443 1 view .LVU314
 1067 00a2 00BF     		.align	2
 1068              	.L71:
 1069 00a4 0000FFFF 		.word	-65536
 1070              		.cfi_endproc
 1071              	.LFE172:
 1073              		.section	.text.SPI_eSendReceive,"ax",%progbits
 1074              		.align	1
 1075              		.p2align 2,,3
 1076              		.global	SPI_eSendReceive
 1077              		.syntax unified
 1078              		.thumb
 1079              		.thumb_func
 1080              		.fpu fpv4-sp-d16
 1082              	SPI_eSendReceive:
 1083              	.LVL58:
 1084              	.LFB174:
 444:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 445:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 446:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Receives data over SPI.
 447:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 448:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pvRxData: pointer to the data buffer
 449:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param usLength: amount of data transfers
 450:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param ulTimeout: available time for successful transmission in ms
 451:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @return TIMEOUT if transmission or reception times out,
 452:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  *         ERROR if a reception error occurs,
 453:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  *         OK if transfer is completed
 454:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 455:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** XPD_ReturnType SPI_eReceive(
 456:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_HandleType *    pxSPI,
 457:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         void *              pvRxData,
 458:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint16_t            usLength,
 459:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint32_t            ulTimeout)
 460:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 461:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 462:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 463:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* If master mode, and full duplex communication */
ARM GAS  /tmp/ccD5U4Dk.s 			page 38


 464:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if ((pxSPI->Inst->CR1 & SPI_CR1_HDDIR) == 0) 
 465:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 466:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* the receive process is not supported in 2Lines direction master mode */
 467:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* in this case we call the TransmitReceive process                     */
 468:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         return SPI_eSendReceive(pxSPI, pvRxData, pvRxData, usLength, ulTimeout);
 469:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 470:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 471:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* save stream info */
 472:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.buffer = pvRxData;
 473:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 474:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
 475:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 476:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
 477:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Reset CRC Calculation */
 478:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (pxSPI->CRCSize > 0)
 479:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 480:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_prvInitCRC(pxSPI);
 481:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 482:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 483:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 484:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 485:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Check if the SPI is already enabled */
 486:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_prvEnable(pxSPI);
 487:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 488:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     while (pxSPI->RxStream.length > 0)
 489:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 490:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Wait for not empty receive buffer */
 491:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = XPD_eWaitForDiff(&pxSPI->Inst->SR, SPI_SR_RXWNE, 0, &ulTimeout);
 492:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if (eResult != XPD_OK)
 493:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 494:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             return eResult;
 495:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 496:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 497:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         XPD_vReadToStream((const uint32_t*)&pxSPI->Inst->RXDR, &pxSPI->RxStream);
 498:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 499:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 500:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 501:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
 502:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Handle the CRC Reception */
 503:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (pxSPI->CRCSize > 0)
 504:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 505:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = SPI_prvReceiveCRC(pxSPI, &ulTimeout);
 506:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 507:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 508:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 509:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* If master mode, and either simplex, or half duplex communication */
 510:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (SPI_MASTER_RXONLY(pxSPI))
 511:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 512:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Disable SPI peripheral */
 513:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_prvDisable(pxSPI);
 514:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 515:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     return eResult;
 516:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 517:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 518:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 519:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Simultaneously transmits and receives data over SPI (full duplex communication).
 520:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
ARM GAS  /tmp/ccD5U4Dk.s 			page 39


 521:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pvTxData: pointer to the transmitted data buffer
 522:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pvRxData: pointer to the received data buffer
 523:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param usLength: amount of data transfers
 524:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param ulTimeout: available time for successful transfer in ms
 525:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @return TIMEOUT if transmission or reception times out,
 526:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  *         ERROR if a reception error occurs,
 527:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  *         OK if transfer is completed
 528:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 529:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** XPD_ReturnType SPI_eSendReceive(
 530:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_HandleType *    pxSPI,
 531:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         void *              pvTxData,
 532:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         void *              pvRxData,
 533:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint16_t            usLength,
 534:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint32_t            ulTimeout)
 535:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1085              		.loc 1 535 1 is_stmt 1 view -0
 1086              		.cfi_startproc
 1087              		@ args = 4, pretend = 0, frame = 0
 1088              		@ frame_needed = 0, uses_anonymous_args = 0
 536:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1089              		.loc 1 536 5 view .LVU316
 537:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 538:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* save stream info */
 539:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.buffer = pvTxData;
 1090              		.loc 1 539 5 view .LVU317
 535:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1091              		.loc 1 535 1 is_stmt 0 view .LVU318
 1092 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1093              	.LCFI26:
 1094              		.cfi_def_cfa_offset 24
 1095              		.cfi_offset 3, -24
 1096              		.cfi_offset 4, -20
 1097              		.cfi_offset 5, -16
 1098              		.cfi_offset 6, -12
 1099              		.cfi_offset 7, -8
 1100              		.cfi_offset 14, -4
 1101              	.LBB84:
 1102              	.LBB85:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1103              		.loc 1 209 10 view .LVU319
 1104 0002 0568     		ldr	r5, [r0]
 1105              	.LBE85:
 1106              	.LBE84:
 535:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1107              		.loc 1 535 1 view .LVU320
 1108 0004 0446     		mov	r4, r0
 540:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1109              		.loc 1 540 28 view .LVU321
 1110 0006 0385     		strh	r3, [r0, #40]	@ movhi
 1111              	.LBB89:
 1112              	.LBB86:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1113              		.loc 1 209 22 view .LVU322
 1114 0008 2868     		ldr	r0, [r5]
 1115              	.LVL59:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1116              		.loc 1 209 22 view .LVU323
ARM GAS  /tmp/ccD5U4Dk.s 			page 40


 1117              	.LBE86:
 1118              	.LBE89:
 541:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.buffer = pvRxData;
 542:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 1119              		.loc 1 542 28 view .LVU324
 1120 000a 2384     		strh	r3, [r4, #32]	@ movhi
 1121              	.LBB90:
 1122              	.LBB87:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1123              		.loc 1 209 22 view .LVU325
 1124 000c 40F00100 		orr	r0, r0, #1
 1125              	.LBE87:
 1126              	.LBE90:
 539:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1127              		.loc 1 539 28 view .LVU326
 1128 0010 6162     		str	r1, [r4, #36]
 540:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.buffer = pvRxData;
 1129              		.loc 1 540 5 is_stmt 1 view .LVU327
 541:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 1130              		.loc 1 541 5 view .LVU328
 541:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 1131              		.loc 1 541 28 is_stmt 0 view .LVU329
 1132 0012 E261     		str	r2, [r4, #28]
 1133              		.loc 1 542 5 is_stmt 1 view .LVU330
 543:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
 1134              		.loc 1 543 5 view .LVU331
 544:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 545:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
 546:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Reset CRC Calculation */
 547:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (pxSPI->CRCSize > 0)
 548:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 549:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_prvInitCRC(pxSPI);
 550:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 551:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 552:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 553:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Check if the SPI is already enabled */
 554:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_prvEnable(pxSPI);
 1135              		.loc 1 554 5 view .LVU332
 1136              	.LVL60:
 1137              	.LBB91:
 1138              	.LBI84:
 207:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1139              		.loc 1 207 6 view .LVU333
 1140              	.LBB88:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1141              		.loc 1 209 5 view .LVU334
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1142              		.loc 1 209 22 is_stmt 0 view .LVU335
 1143 0014 2860     		str	r0, [r5]
 1144              	.LVL61:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1145              		.loc 1 209 22 view .LVU336
 1146              	.LBE88:
 1147              	.LBE91:
 555:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 556:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     while ((pxSPI->TxStream.length + pxSPI->RxStream.length) > 0)
 1148              		.loc 1 556 11 is_stmt 1 view .LVU337
ARM GAS  /tmp/ccD5U4Dk.s 			page 41


 1149 0016 53B3     		cbz	r3, .L74
 1150              	.LBB92:
 1151              	.LBB93:
 1152              		.loc 3 146 12 is_stmt 0 view .LVU338
 1153 0018 164E     		ldr	r6, .L96
 1154              	.LBE93:
 1155              	.LBE92:
 557:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 558:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* wait for buffer change */
 559:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = XPD_eWaitForDiff(&pxSPI->Inst->SR, SPI_SR_CTSIZE | SPI_SR_RXWNE, 0, &ulTimeout);
 560:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if (eResult != XPD_OK)
 561:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 562:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             return eResult;
 563:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 564:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 565:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Time to transmit */
 566:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if ((pxSPI->TxStream.length > 0))
 567:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 568:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             XPD_vWriteFromStream((uint32_t*)&pxSPI->Inst->TXDR, &pxSPI->TxStream);
 569:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 570:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 571:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 572:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Time to receive */
 573:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if ((pxSPI->RxStream.length > 0) && (pxSPI->Inst->SR & SPI_SR_RXWNE) != 0)
 574:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 575:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             XPD_vReadToStream((const uint32_t*)&pxSPI->Inst->RXDR, &pxSPI->RxStream);
 1156              		.loc 1 575 13 view .LVU339
 1157 001a 04F11C07 		add	r7, r4, #28
 1158              	.LVL62:
 1159              	.L79:
 559:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if (eResult != XPD_OK)
 1160              		.loc 1 559 9 is_stmt 1 view .LVU340
 1161              	.LBB95:
 1162              	.LBI92:
 140:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 1163              		.loc 3 140 32 view .LVU341
 1164              	.LBB94:
 1165              		.loc 3 146 5 view .LVU342
 1166              		.loc 3 146 12 is_stmt 0 view .LVU343
 1167 001e FFF7FEFF 		bl	XPD_pxTimeService
 1168              	.LVL63:
 1169 0022 0246     		mov	r2, r0
 1170 0024 06AB     		add	r3, sp, #24
 1171              	.LVL64:
 1172              		.loc 3 146 12 view .LVU344
 1173 0026 05F11400 		add	r0, r5, #20
 1174              	.LVL65:
 1175              		.loc 3 146 12 view .LVU345
 1176 002a 3146     		mov	r1, r6
 1177 002c D568     		ldr	r5, [r2, #12]
 1178 002e 0022     		movs	r2, #0
 1179 0030 A847     		blx	r5
 1180              	.LVL66:
 1181              		.loc 3 146 12 view .LVU346
 1182              	.LBE94:
 1183              	.LBE95:
 566:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
ARM GAS  /tmp/ccD5U4Dk.s 			page 42


 1184              		.loc 1 566 9 is_stmt 1 view .LVU347
 573:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1185              		.loc 1 573 9 view .LVU348
 560:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1186              		.loc 1 560 9 view .LVU349
 560:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1187              		.loc 1 560 12 is_stmt 0 view .LVU350
 1188 0032 E8B9     		cbnz	r0, .L81
 566:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1189              		.loc 1 566 12 view .LVU351
 1190 0034 238D     		ldrh	r3, [r4, #40]
 1191 0036 83B9     		cbnz	r3, .L95
 573:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1192              		.loc 1 573 12 view .LVU352
 1193 0038 238C     		ldrh	r3, [r4, #32]
 1194 003a C3B1     		cbz	r3, .L74
 1195              	.LVL67:
 1196              	.L80:
 573:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1197              		.loc 1 573 51 discriminator 1 view .LVU353
 1198 003c 2568     		ldr	r5, [r4]
 573:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1199              		.loc 1 573 57 discriminator 1 view .LVU354
 1200 003e 6B69     		ldr	r3, [r5, #20]
 573:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1201              		.loc 1 573 42 discriminator 1 view .LVU355
 1202 0040 1B04     		lsls	r3, r3, #16
 1203 0042 ECD5     		bpl	.L79
 1204              		.loc 1 575 13 is_stmt 1 view .LVU356
 1205 0044 05F13000 		add	r0, r5, #48
 1206 0048 3946     		mov	r1, r7
 1207 004a FFF7FEFF 		bl	XPD_vReadToStream
 1208              	.LVL68:
 1209 004e 238C     		ldrh	r3, [r4, #32]
 1210              	.L77:
 1211              	.LVL69:
 556:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 1212              		.loc 1 556 11 view .LVU357
 556:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 1213              		.loc 1 556 28 is_stmt 0 view .LVU358
 1214 0050 228D     		ldrh	r2, [r4, #40]
 556:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 1215              		.loc 1 556 11 view .LVU359
 1216 0052 DA42     		cmn	r2, r3
 1217 0054 0BD0     		beq	.L74
 1218 0056 2568     		ldr	r5, [r4]
 556:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 1219              		.loc 1 556 11 view .LVU360
 1220 0058 E1E7     		b	.L79
 1221              	.LVL70:
 1222              	.L95:
 568:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1223              		.loc 1 568 13 is_stmt 1 view .LVU361
 1224 005a 2146     		mov	r1, r4
 568:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1225              		.loc 1 568 45 is_stmt 0 view .LVU362
 1226 005c 51F8240B 		ldr	r0, [r1], #36
ARM GAS  /tmp/ccD5U4Dk.s 			page 43


 1227              	.LVL71:
 568:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1228              		.loc 1 568 13 view .LVU363
 1229 0060 2030     		adds	r0, r0, #32
 1230 0062 FFF7FEFF 		bl	XPD_vWriteFromStream
 1231              	.LVL72:
 573:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1232              		.loc 1 573 9 is_stmt 1 view .LVU364
 573:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1233              		.loc 1 573 29 is_stmt 0 view .LVU365
 1234 0066 238C     		ldrh	r3, [r4, #32]
 573:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1235              		.loc 1 573 12 view .LVU366
 1236 0068 002B     		cmp	r3, #0
 1237 006a F1D0     		beq	.L77
 1238 006c E6E7     		b	.L80
 1239              	.L74:
 576:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 577:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 578:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 579:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_SPI_ERROR_DETECT
 580:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Handle the CRC Reception */
 581:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (pxSPI->CRCSize > 0)
 582:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 583:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = SPI_prvReceiveCRC(pxSPI, &ulTimeout);
 584:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 585:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 586:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     return eResult;
 1240              		.loc 1 586 12 view .LVU367
 1241 006e 0020     		movs	r0, #0
 1242              	.L81:
 587:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1243              		.loc 1 587 1 view .LVU368
 1244 0070 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1245              	.LVL73:
 1246              	.L97:
 1247              		.loc 1 587 1 view .LVU369
 1248 0072 00BF     		.align	2
 1249              	.L96:
 1250 0074 0080FFFF 		.word	-32768
 1251              		.cfi_endproc
 1252              	.LFE174:
 1254              		.section	.text.SPI_eReceive,"ax",%progbits
 1255              		.align	1
 1256              		.p2align 2,,3
 1257              		.global	SPI_eReceive
 1258              		.syntax unified
 1259              		.thumb
 1260              		.thumb_func
 1261              		.fpu fpv4-sp-d16
 1263              	SPI_eReceive:
 1264              	.LVL74:
 1265              	.LFB173:
 460:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1266              		.loc 1 460 1 is_stmt 1 view -0
 1267              		.cfi_startproc
 1268              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccD5U4Dk.s 			page 44


 1269              		@ frame_needed = 0, uses_anonymous_args = 0
 461:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1270              		.loc 1 461 5 view .LVU371
 464:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 1271              		.loc 1 464 5 view .LVU372
 460:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1272              		.loc 1 460 1 is_stmt 0 view .LVU373
 1273 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1274              	.LCFI27:
 1275              		.cfi_def_cfa_offset 20
 1276              		.cfi_offset 4, -20
 1277              		.cfi_offset 5, -16
 1278              		.cfi_offset 6, -12
 1279              		.cfi_offset 7, -8
 1280              		.cfi_offset 14, -4
 464:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 1281              		.loc 1 464 15 view .LVU374
 1282 0002 0568     		ldr	r5, [r0]
 460:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1283              		.loc 1 460 1 view .LVU375
 1284 0004 85B0     		sub	sp, sp, #20
 1285              	.LCFI28:
 1286              		.cfi_def_cfa_offset 40
 460:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1287              		.loc 1 460 1 view .LVU376
 1288 0006 1646     		mov	r6, r2
 1289 0008 0A46     		mov	r2, r1
 1290              	.LVL75:
 464:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 1291              		.loc 1 464 21 view .LVU377
 1292 000a 2F68     		ldr	r7, [r5]
 460:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1293              		.loc 1 460 1 view .LVU378
 1294 000c 0393     		str	r3, [sp, #12]
 464:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 1295              		.loc 1 464 8 view .LVU379
 1296 000e 3C05     		lsls	r4, r7, #20
 1297 0010 24D5     		bpl	.L110
 472:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 1298              		.loc 1 472 5 is_stmt 1 view .LVU380
 1299              	.LBB96:
 1300              	.LBB97:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1301              		.loc 1 209 22 is_stmt 0 view .LVU381
 1302 0012 2B68     		ldr	r3, [r5]
 1303              	.LVL76:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1304              		.loc 1 209 22 view .LVU382
 1305 0014 0446     		mov	r4, r0
 1306              	.LBE97:
 1307              	.LBE96:
 472:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 1308              		.loc 1 472 28 view .LVU383
 1309 0016 C161     		str	r1, [r0, #28]
 473:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
 1310              		.loc 1 473 5 is_stmt 1 view .LVU384
 1311              	.LBB100:
ARM GAS  /tmp/ccD5U4Dk.s 			page 45


 1312              	.LBB98:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1313              		.loc 1 209 22 is_stmt 0 view .LVU385
 1314 0018 43F00103 		orr	r3, r3, #1
 1315              	.LBE98:
 1316              	.LBE100:
 473:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
 1317              		.loc 1 473 28 view .LVU386
 1318 001c 0684     		strh	r6, [r0, #32]	@ movhi
 474:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1319              		.loc 1 474 5 is_stmt 1 view .LVU387
 486:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1320              		.loc 1 486 5 view .LVU388
 1321              	.LVL77:
 1322              	.LBB101:
 1323              	.LBI96:
 207:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1324              		.loc 1 207 6 view .LVU389
 1325              	.LBB99:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1326              		.loc 1 209 5 view .LVU390
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1327              		.loc 1 209 22 is_stmt 0 view .LVU391
 1328 001e 2B60     		str	r3, [r5]
 1329              	.LVL78:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1330              		.loc 1 209 22 view .LVU392
 1331              	.LBE99:
 1332              	.LBE101:
 488:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 1333              		.loc 1 488 11 is_stmt 1 view .LVU393
 1334 0020 CEB1     		cbz	r6, .L101
 497:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1335              		.loc 1 497 9 is_stmt 0 view .LVU394
 1336 0022 00F11C06 		add	r6, r0, #28
 1337 0026 06E0     		b	.L102
 1338              	.LVL79:
 1339              	.L111:
 497:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1340              		.loc 1 497 44 view .LVU395
 1341 0028 2068     		ldr	r0, [r4]
 1342              	.LVL80:
 497:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1343              		.loc 1 497 9 view .LVU396
 1344 002a 3030     		adds	r0, r0, #48
 1345 002c FFF7FEFF 		bl	XPD_vReadToStream
 1346              	.LVL81:
 488:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 1347              		.loc 1 488 11 is_stmt 1 view .LVU397
 1348 0030 238C     		ldrh	r3, [r4, #32]
 1349 0032 83B1     		cbz	r3, .L101
 1350 0034 2568     		ldr	r5, [r4]
 1351              	.L102:
 491:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if (eResult != XPD_OK)
 1352              		.loc 1 491 9 view .LVU398
 1353              	.LVL82:
 1354              	.LBB102:
ARM GAS  /tmp/ccD5U4Dk.s 			page 46


 1355              	.LBI102:
 140:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 1356              		.loc 3 140 32 view .LVU399
 1357              	.LBB103:
 1358              		.loc 3 146 5 view .LVU400
 1359              		.loc 3 146 12 is_stmt 0 view .LVU401
 1360 0036 FFF7FEFF 		bl	XPD_pxTimeService
 1361              	.LVL83:
 1362 003a 0246     		mov	r2, r0
 1363 003c 4FF40041 		mov	r1, #32768
 1364 0040 05F11400 		add	r0, r5, #20
 1365              	.LVL84:
 1366              		.loc 3 146 12 view .LVU402
 1367 0044 03AB     		add	r3, sp, #12
 1368              	.LVL85:
 1369              		.loc 3 146 12 view .LVU403
 1370 0046 D568     		ldr	r5, [r2, #12]
 1371 0048 0022     		movs	r2, #0
 1372 004a A847     		blx	r5
 1373              	.LVL86:
 1374              		.loc 3 146 12 view .LVU404
 1375              	.LBE103:
 1376              	.LBE102:
 497:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1377              		.loc 1 497 9 is_stmt 1 view .LVU405
 492:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1378              		.loc 1 492 9 view .LVU406
 497:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1379              		.loc 1 497 9 is_stmt 0 view .LVU407
 1380 004c 3146     		mov	r1, r6
 492:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1381              		.loc 1 492 12 view .LVU408
 1382 004e 0028     		cmp	r0, #0
 1383 0050 EAD0     		beq	.L111
 516:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1384              		.loc 1 516 1 view .LVU409
 1385 0052 05B0     		add	sp, sp, #20
 1386              	.LCFI29:
 1387              		.cfi_remember_state
 1388              		.cfi_def_cfa_offset 20
 1389              		@ sp needed
 1390 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 1391              	.LVL87:
 1392              	.L101:
 1393              	.LCFI30:
 1394              		.cfi_restore_state
 515:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1395              		.loc 1 515 12 view .LVU410
 1396 0056 0020     		movs	r0, #0
 516:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1397              		.loc 1 516 1 view .LVU411
 1398 0058 05B0     		add	sp, sp, #20
 1399              	.LCFI31:
 1400              		.cfi_remember_state
 1401              		.cfi_def_cfa_offset 20
 1402              		@ sp needed
 1403 005a F0BD     		pop	{r4, r5, r6, r7, pc}
ARM GAS  /tmp/ccD5U4Dk.s 			page 47


 1404              	.LVL88:
 1405              	.L110:
 1406              	.LCFI32:
 1407              		.cfi_restore_state
 468:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 1408              		.loc 1 468 9 is_stmt 1 view .LVU412
 468:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 1409              		.loc 1 468 16 is_stmt 0 view .LVU413
 1410 005c 1C46     		mov	r4, r3
 1411 005e 3346     		mov	r3, r6
 1412              	.LVL89:
 468:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 1413              		.loc 1 468 16 view .LVU414
 1414 0060 0094     		str	r4, [sp]
 1415 0062 FFF7FEFF 		bl	SPI_eSendReceive
 1416              	.LVL90:
 516:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1417              		.loc 1 516 1 view .LVU415
 1418 0066 05B0     		add	sp, sp, #20
 1419              	.LCFI33:
 1420              		.cfi_def_cfa_offset 20
 1421              		@ sp needed
 1422 0068 F0BD     		pop	{r4, r5, r6, r7, pc}
 1423              		.cfi_endproc
 1424              	.LFE173:
 1426 006a 00BF     		.section	.text.SPI_vTransmit_IT,"ax",%progbits
 1427              		.align	1
 1428              		.p2align 2,,3
 1429              		.global	SPI_vTransmit_IT
 1430              		.syntax unified
 1431              		.thumb
 1432              		.thumb_func
 1433              		.fpu fpv4-sp-d16
 1435              	SPI_vTransmit_IT:
 1436              	.LVL91:
 1437              	.LFB175:
 588:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 589:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 590:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Starts interrupt-driven data transmission over SPI.
 591:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @note  The Transmit callback will be called when the last data is written to buffer,
 592:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  *        the user has to wait for the end of that transfer by SPI_ePollStatus() before
 593:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  *        switching ChipSelect or starting a new reception.
 594:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 595:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pvTxData: pointer to the data buffer
 596:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param usLength: amount of data transfers
 597:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 598:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** void SPI_vTransmit_IT(
 599:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_HandleType *    pxSPI,
 600:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         void *              pvTxData,
 601:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint16_t            usLength)
 602:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1438              		.loc 1 602 1 is_stmt 1 view -0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442              		@ link register save eliminated.
 603:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* save stream info */
ARM GAS  /tmp/ccD5U4Dk.s 			page 48


 604:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.buffer = pvTxData;
 1443              		.loc 1 604 5 view .LVU417
 605:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 606:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
 607:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 608:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Enable TXE and ERR interrupt */
 609:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->IER |= SPI_IER_TXPIE;
 1444              		.loc 1 609 10 is_stmt 0 view .LVU418
 1445 0000 0368     		ldr	r3, [r0]
 604:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1446              		.loc 1 604 28 view .LVU419
 1447 0002 4162     		str	r1, [r0, #36]
 605:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1448              		.loc 1 605 5 is_stmt 1 view .LVU420
 1449              		.loc 1 609 22 is_stmt 0 view .LVU421
 1450 0004 1969     		ldr	r1, [r3, #16]
 1451              	.LVL92:
 605:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1452              		.loc 1 605 28 view .LVU422
 1453 0006 0285     		strh	r2, [r0, #40]	@ movhi
 606:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1454              		.loc 1 606 5 is_stmt 1 view .LVU423
 1455              		.loc 1 609 5 view .LVU424
 1456              		.loc 1 609 22 is_stmt 0 view .LVU425
 1457 0008 41F00201 		orr	r1, r1, #2
 1458 000c 1961     		str	r1, [r3, #16]
 610:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 611:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Check if the SPI is already enabled */
 612:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_prvEnable(pxSPI);
 1459              		.loc 1 612 5 is_stmt 1 view .LVU426
 1460              	.LVL93:
 1461              	.LBB104:
 1462              	.LBI104:
 207:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1463              		.loc 1 207 6 view .LVU427
 1464              	.LBB105:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1465              		.loc 1 209 5 view .LVU428
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1466              		.loc 1 209 22 is_stmt 0 view .LVU429
 1467 000e 1A68     		ldr	r2, [r3]
 1468              	.LVL94:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1469              		.loc 1 209 22 view .LVU430
 1470 0010 42F00102 		orr	r2, r2, #1
 1471 0014 1A60     		str	r2, [r3]
 1472              	.LVL95:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1473              		.loc 1 209 22 view .LVU431
 1474              	.LBE105:
 1475              	.LBE104:
 613:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1476              		.loc 1 613 1 view .LVU432
 1477 0016 7047     		bx	lr
 1478              		.cfi_endproc
 1479              	.LFE175:
 1481              		.section	.text.SPI_vReceive_IT,"ax",%progbits
ARM GAS  /tmp/ccD5U4Dk.s 			page 49


 1482              		.align	1
 1483              		.p2align 2,,3
 1484              		.global	SPI_vReceive_IT
 1485              		.syntax unified
 1486              		.thumb
 1487              		.thumb_func
 1488              		.fpu fpv4-sp-d16
 1490              	SPI_vReceive_IT:
 1491              	.LVL96:
 1492              	.LFB176:
 614:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 615:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 616:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Starts interrupt-driven data reception over SPI.
 617:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 618:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pvRxData: pointer to the data buffer
 619:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param usLength: amount of data transfers
 620:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 621:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** void SPI_vReceive_IT(
 622:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_HandleType *    pxSPI,
 623:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         void *              pvRxData,
 624:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint16_t            usLength)
 625:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1493              		.loc 1 625 1 is_stmt 1 view -0
 1494              		.cfi_startproc
 1495              		@ args = 0, pretend = 0, frame = 0
 1496              		@ frame_needed = 0, uses_anonymous_args = 0
 1497              		@ link register save eliminated.
 626:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* If master mode, and full duplex communication */
 627:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if ((pxSPI->Inst->CR1 & SPI_CR1_HDDIR) == 0)
 1498              		.loc 1 627 5 view .LVU434
 1499              		.loc 1 627 15 is_stmt 0 view .LVU435
 1500 0000 0368     		ldr	r3, [r0]
 625:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* If master mode, and full duplex communication */
 1501              		.loc 1 625 1 view .LVU436
 1502 0002 10B4     		push	{r4}
 1503              	.LCFI34:
 1504              		.cfi_def_cfa_offset 4
 1505              		.cfi_offset 4, -4
 1506              		.loc 1 627 21 view .LVU437
 1507 0004 1C68     		ldr	r4, [r3]
 1508              		.loc 1 627 8 view .LVU438
 1509 0006 2405     		lsls	r4, r4, #20
 1510 0008 09D4     		bmi	.L114
 628:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 629:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* the receive process is not supported in 2Lines direction master mode */
 630:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* in this case we call the TransmitReceive process                     */
 631:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_vTransmitReceive_IT(pxSPI, pvRxData, pvRxData, usLength);
 1511              		.loc 1 631 9 is_stmt 1 view .LVU439
 1512              	.LVL97:
 1513              	.LBB106:
 1514              	.LBI106:
 632:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 633:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 634:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* save stream info */
 635:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.buffer = pvRxData;
 636:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 637:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
ARM GAS  /tmp/ccD5U4Dk.s 			page 50


 638:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 639:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Enable RXNE interrupt */
 640:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->IER |= SPI_IER_RXPIE;
 641:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 642:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Check if the SPI is already enabled */
 643:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_prvEnable(pxSPI);
 644:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 645:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 646:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 647:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Starts interrupt-driven full-duplex data transfer over SPI.
 648:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @note  Only the Receive callback is called at the end of the communication,
 649:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  *        the Transmit callback will be called when the last data is written to buffer.
 650:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 651:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pvTxData: pointer to the transmitted data buffer
 652:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pvRxData: pointer to the received data buffer
 653:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param usLength: amount of data transfers
 654:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 655:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** void SPI_vTransmitReceive_IT(
 1515              		.loc 1 655 6 view .LVU440
 1516              	.LBB107:
 656:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_HandleType *    pxSPI,
 657:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         void *              pvTxData,
 658:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         void *              pvRxData,
 659:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint16_t            usLength)
 660:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 661:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* save stream info */
 662:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.buffer = pvTxData;
 1517              		.loc 1 662 5 view .LVU441
 663:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 664:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.buffer = pvRxData;
 665:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 666:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
 667:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 668:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Enable TXE, RXNE interrupt */
 669:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->Inst->IER |= (SPI_IER_RXPIE | SPI_IER_TXPIE);
 1518              		.loc 1 669 22 is_stmt 0 view .LVU442
 1519 000a 1C69     		ldr	r4, [r3, #16]
 662:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1520              		.loc 1 662 28 view .LVU443
 1521 000c 4162     		str	r1, [r0, #36]
 663:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1522              		.loc 1 663 5 is_stmt 1 view .LVU444
 1523              		.loc 1 669 22 is_stmt 0 view .LVU445
 1524 000e 44F00304 		orr	r4, r4, #3
 663:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1525              		.loc 1 663 28 view .LVU446
 1526 0012 0285     		strh	r2, [r0, #40]	@ movhi
 664:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 1527              		.loc 1 664 5 is_stmt 1 view .LVU447
 665:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
 1528              		.loc 1 665 5 view .LVU448
 666:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1529              		.loc 1 666 5 view .LVU449
 1530              		.loc 1 669 5 view .LVU450
 1531              		.loc 1 669 22 is_stmt 0 view .LVU451
 1532 0014 1C61     		str	r4, [r3, #16]
 670:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
ARM GAS  /tmp/ccD5U4Dk.s 			page 51


 671:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Check if the SPI is already enabled */
 672:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_prvEnable(pxSPI);
 1533              		.loc 1 672 5 is_stmt 1 view .LVU452
 1534              	.LVL98:
 1535              	.LBB108:
 1536              	.LBI108:
 207:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1537              		.loc 1 207 6 view .LVU453
 1538              	.LBB109:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1539              		.loc 1 209 5 view .LVU454
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1540              		.loc 1 209 22 is_stmt 0 view .LVU455
 1541 0016 1C68     		ldr	r4, [r3]
 1542 0018 44F00104 		orr	r4, r4, #1
 1543 001c 1C60     		str	r4, [r3]
 1544              	.LVL99:
 1545              	.L114:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1546              		.loc 1 209 22 view .LVU456
 1547              	.LBE109:
 1548              	.LBE108:
 1549              	.LBE107:
 1550              	.LBE106:
 635:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 1551              		.loc 1 635 5 is_stmt 1 view .LVU457
 640:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1552              		.loc 1 640 22 is_stmt 0 view .LVU458
 1553 001e 1C69     		ldr	r4, [r3, #16]
 636:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
 1554              		.loc 1 636 28 view .LVU459
 1555 0020 0284     		strh	r2, [r0, #32]	@ movhi
 640:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1556              		.loc 1 640 22 view .LVU460
 1557 0022 44F00104 		orr	r4, r4, #1
 635:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 1558              		.loc 1 635 28 view .LVU461
 1559 0026 C161     		str	r1, [r0, #28]
 636:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
 1560              		.loc 1 636 5 is_stmt 1 view .LVU462
 637:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1561              		.loc 1 637 5 view .LVU463
 640:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1562              		.loc 1 640 5 view .LVU464
 640:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1563              		.loc 1 640 22 is_stmt 0 view .LVU465
 1564 0028 1C61     		str	r4, [r3, #16]
 643:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1565              		.loc 1 643 5 is_stmt 1 view .LVU466
 1566              	.LVL100:
 1567              	.LBB110:
 1568              	.LBI110:
 207:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1569              		.loc 1 207 6 view .LVU467
 1570              	.LBB111:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1571              		.loc 1 209 5 view .LVU468
ARM GAS  /tmp/ccD5U4Dk.s 			page 52


 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1572              		.loc 1 209 22 is_stmt 0 view .LVU469
 1573 002a 1A68     		ldr	r2, [r3]
 1574              	.LVL101:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1575              		.loc 1 209 22 view .LVU470
 1576              	.LBE111:
 1577              	.LBE110:
 644:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1578              		.loc 1 644 1 view .LVU471
 1579 002c 5DF8044B 		ldr	r4, [sp], #4
 1580              	.LCFI35:
 1581              		.cfi_restore 4
 1582              		.cfi_def_cfa_offset 0
 1583              	.LBB113:
 1584              	.LBB112:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1585              		.loc 1 209 22 view .LVU472
 1586 0030 42F00102 		orr	r2, r2, #1
 1587 0034 1A60     		str	r2, [r3]
 1588              	.LVL102:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1589              		.loc 1 209 22 view .LVU473
 1590              	.LBE112:
 1591              	.LBE113:
 644:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1592              		.loc 1 644 1 view .LVU474
 1593 0036 7047     		bx	lr
 1594              		.cfi_endproc
 1595              	.LFE176:
 1597              		.section	.text.SPI_vTransmitReceive_IT,"ax",%progbits
 1598              		.align	1
 1599              		.p2align 2,,3
 1600              		.global	SPI_vTransmitReceive_IT
 1601              		.syntax unified
 1602              		.thumb
 1603              		.thumb_func
 1604              		.fpu fpv4-sp-d16
 1606              	SPI_vTransmitReceive_IT:
 1607              	.LVL103:
 1608              	.LFB177:
 660:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* save stream info */
 1609              		.loc 1 660 1 is_stmt 1 view -0
 1610              		.cfi_startproc
 1611              		@ args = 0, pretend = 0, frame = 0
 1612              		@ frame_needed = 0, uses_anonymous_args = 0
 1613              		@ link register save eliminated.
 662:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1614              		.loc 1 662 5 view .LVU476
 660:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* save stream info */
 1615              		.loc 1 660 1 is_stmt 0 view .LVU477
 1616 0000 30B4     		push	{r4, r5}
 1617              	.LCFI36:
 1618              		.cfi_def_cfa_offset 8
 1619              		.cfi_offset 4, -8
 1620              		.cfi_offset 5, -4
 669:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
ARM GAS  /tmp/ccD5U4Dk.s 			page 53


 1621              		.loc 1 669 10 view .LVU478
 1622 0002 0468     		ldr	r4, [r0]
 663:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.buffer = pvRxData;
 1623              		.loc 1 663 28 view .LVU479
 1624 0004 0385     		strh	r3, [r0, #40]	@ movhi
 669:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1625              		.loc 1 669 22 view .LVU480
 1626 0006 2569     		ldr	r5, [r4, #16]
 665:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
 1627              		.loc 1 665 28 view .LVU481
 1628 0008 0384     		strh	r3, [r0, #32]	@ movhi
 669:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1629              		.loc 1 669 22 view .LVU482
 1630 000a 45F00305 		orr	r5, r5, #3
 662:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1631              		.loc 1 662 28 view .LVU483
 1632 000e 4162     		str	r1, [r0, #36]
 663:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.buffer = pvRxData;
 1633              		.loc 1 663 5 is_stmt 1 view .LVU484
 664:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 1634              		.loc 1 664 5 view .LVU485
 664:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 1635              		.loc 1 664 28 is_stmt 0 view .LVU486
 1636 0010 C261     		str	r2, [r0, #28]
 665:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     SPI_RESET_ERRORS(pxSPI);
 1637              		.loc 1 665 5 is_stmt 1 view .LVU487
 666:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1638              		.loc 1 666 5 view .LVU488
 669:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1639              		.loc 1 669 5 view .LVU489
 669:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1640              		.loc 1 669 22 is_stmt 0 view .LVU490
 1641 0012 2561     		str	r5, [r4, #16]
 1642              		.loc 1 672 5 is_stmt 1 view .LVU491
 1643              	.LVL104:
 1644              	.LBB114:
 1645              	.LBI114:
 207:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1646              		.loc 1 207 6 view .LVU492
 1647              	.LBB115:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1648              		.loc 1 209 5 view .LVU493
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1649              		.loc 1 209 22 is_stmt 0 view .LVU494
 1650 0014 2368     		ldr	r3, [r4]
 1651              	.LVL105:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1652              		.loc 1 209 22 view .LVU495
 1653 0016 43F00103 		orr	r3, r3, #1
 1654 001a 2360     		str	r3, [r4]
 1655              	.LVL106:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1656              		.loc 1 209 22 view .LVU496
 1657              	.LBE115:
 1658              	.LBE114:
 673:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1659              		.loc 1 673 1 view .LVU497
ARM GAS  /tmp/ccD5U4Dk.s 			page 54


 1660 001c 30BC     		pop	{r4, r5}
 1661              	.LCFI37:
 1662              		.cfi_restore 5
 1663              		.cfi_restore 4
 1664              		.cfi_def_cfa_offset 0
 1665 001e 7047     		bx	lr
 1666              		.cfi_endproc
 1667              	.LFE177:
 1669              		.section	.text.SPI_vIRQHandler,"ax",%progbits
 1670              		.align	1
 1671              		.p2align 2,,3
 1672              		.global	SPI_vIRQHandler
 1673              		.syntax unified
 1674              		.thumb
 1675              		.thumb_func
 1676              		.fpu fpv4-sp-d16
 1678              	SPI_vIRQHandler:
 1679              	.LVL107:
 1680              	.LFB178:
 674:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 675:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 676:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief SPI transfer interrupt handler that provides handle callbacks.
 677:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 678:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 679:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** void SPI_vIRQHandler(SPI_HandleType * pxSPI)
 680:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1681              		.loc 1 680 1 is_stmt 1 view -0
 1682              		.cfi_startproc
 1683              		@ args = 0, pretend = 0, frame = 0
 1684              		@ frame_needed = 0, uses_anonymous_args = 0
 681:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     uint32_t ulCR2 = pxSPI->Inst->IER;
 1685              		.loc 1 681 5 view .LVU499
 680:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     uint32_t ulCR2 = pxSPI->Inst->IER;
 1686              		.loc 1 680 1 is_stmt 0 view .LVU500
 1687 0000 70B5     		push	{r4, r5, r6, lr}
 1688              	.LCFI38:
 1689              		.cfi_def_cfa_offset 16
 1690              		.cfi_offset 4, -16
 1691              		.cfi_offset 5, -12
 1692              		.cfi_offset 6, -8
 1693              		.cfi_offset 14, -4
 680:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     uint32_t ulCR2 = pxSPI->Inst->IER;
 1694              		.loc 1 680 1 view .LVU501
 1695 0002 0446     		mov	r4, r0
 1696              		.loc 1 681 27 view .LVU502
 1697 0004 0068     		ldr	r0, [r0]
 1698              	.LVL108:
 682:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     uint32_t ulSR = pxSPI->Inst->SR;
 683:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 684:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Successful reception */
 685:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (((ulSR & (SPI_SR_RXWNE | SPI_SR_OVR)) == SPI_SR_RXWNE))
 1699              		.loc 1 685 16 view .LVU503
 1700 0006 48F24003 		movw	r3, #32832
 681:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     uint32_t ulSR = pxSPI->Inst->SR;
 1701              		.loc 1 681 14 view .LVU504
 1702 000a 0669     		ldr	r6, [r0, #16]
 1703              	.LVL109:
ARM GAS  /tmp/ccD5U4Dk.s 			page 55


 682:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     uint32_t ulSR = pxSPI->Inst->SR;
 1704              		.loc 1 682 5 is_stmt 1 view .LVU505
 682:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     uint32_t ulSR = pxSPI->Inst->SR;
 1705              		.loc 1 682 14 is_stmt 0 view .LVU506
 1706 000c 4569     		ldr	r5, [r0, #20]
 1707              	.LVL110:
 1708              		.loc 1 685 5 is_stmt 1 view .LVU507
 1709              		.loc 1 685 16 is_stmt 0 view .LVU508
 1710 000e 2B40     		ands	r3, r3, r5
 1711              		.loc 1 685 8 view .LVU509
 1712 0010 B3F5004F 		cmp	r3, #32768
 1713 0014 04D0     		beq	.L135
 1714              	.L120:
 686:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 687:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             XPD_vReadToStream((const uint32_t*)&pxSPI->Inst->RXDR, &pxSPI->RxStream);
 688:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 689:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             /* End of reception */
 690:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             if (pxSPI->RxStream.length == 0)
 691:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             {
 692:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 /* If master mode, and either simplex, or half duplex communication */
 693:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 if (SPI_MASTER_RXONLY(pxSPI))
 694:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 {
 695:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                     /* Disable SPI peripheral */
 696:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                     SPI_prvDisable(pxSPI);
 697:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 }
 698:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 699:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 /* Disable RXNE and ERR interrupt */
 700:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 pxSPI->Inst->IER &= ~(SPI_IER_RXPIE);
 701:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 702:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 /* reception finished callback */
 703:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 XPD_SAFE_CALLBACK(pxSPI->Callbacks.Receive, pxSPI);
 1715              		.loc 1 703 17 is_stmt 1 discriminator 3 view .LVU510
 704:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             }
 705:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 706:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 707:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Successful transmission */
 708:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (((ulSR & SPI_SR_TXC) != 0) && ((ulCR2 & SPI_IER_TXTFIE) != 0))
 1716              		.loc 1 708 5 discriminator 3 view .LVU511
 1717              		.loc 1 708 8 is_stmt 0 discriminator 3 view .LVU512
 1718 0016 EA04     		lsls	r2, r5, #19
 1719 0018 01D5     		bpl	.L118
 1720              		.loc 1 708 36 discriminator 1 view .LVU513
 1721 001a F306     		lsls	r3, r6, #27
 1722 001c 13D4     		bmi	.L136
 1723              	.L118:
 709:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 710:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         XPD_vWriteFromStream((uint32_t*)&pxSPI->Inst->TXDR, &pxSPI->TxStream);
 711:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 712:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if (pxSPI->TxStream.length == 0)
 713:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 714:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             pxSPI->Inst->IER &= ~SPI_IER_TXTFIE;
 715:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 716:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 717:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             XPD_SAFE_CALLBACK(pxSPI->Callbacks.Transmit, pxSPI);
 718:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 719:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 720:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
ARM GAS  /tmp/ccD5U4Dk.s 			page 56


 721:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1724              		.loc 1 721 1 view .LVU514
 1725 001e 70BD     		pop	{r4, r5, r6, pc}
 1726              	.LVL111:
 1727              	.L135:
 687:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1728              		.loc 1 687 13 is_stmt 1 view .LVU515
 1729 0020 3030     		adds	r0, r0, #48
 1730 0022 04F11C01 		add	r1, r4, #28
 1731 0026 FFF7FEFF 		bl	XPD_vReadToStream
 1732              	.LVL112:
 690:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             {
 1733              		.loc 1 690 13 view .LVU516
 690:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             {
 1734              		.loc 1 690 16 is_stmt 0 view .LVU517
 1735 002a 238C     		ldrh	r3, [r4, #32]
 1736 002c 002B     		cmp	r3, #0
 1737 002e F2D1     		bne	.L120
 693:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 {
 1738              		.loc 1 693 17 is_stmt 1 view .LVU518
 700:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1739              		.loc 1 700 17 view .LVU519
 700:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1740              		.loc 1 700 22 is_stmt 0 view .LVU520
 1741 0030 2268     		ldr	r2, [r4]
 703:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             }
 1742              		.loc 1 703 17 view .LVU521
 1743 0032 2169     		ldr	r1, [r4, #16]
 700:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1744              		.loc 1 700 34 view .LVU522
 1745 0034 1369     		ldr	r3, [r2, #16]
 1746 0036 23F00103 		bic	r3, r3, #1
 1747 003a 1361     		str	r3, [r2, #16]
 703:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             }
 1748              		.loc 1 703 17 is_stmt 1 view .LVU523
 703:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             }
 1749              		.loc 1 703 17 view .LVU524
 1750 003c 0029     		cmp	r1, #0
 1751 003e EAD0     		beq	.L120
 703:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             }
 1752              		.loc 1 703 17 discriminator 1 view .LVU525
 1753 0040 2046     		mov	r0, r4
 1754 0042 8847     		blx	r1
 1755              	.LVL113:
 1756 0044 E7E7     		b	.L120
 1757              	.L136:
 710:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1758              		.loc 1 710 9 view .LVU526
 1759 0046 2146     		mov	r1, r4
 710:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1760              		.loc 1 710 41 is_stmt 0 view .LVU527
 1761 0048 51F8240B 		ldr	r0, [r1], #36
 710:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1762              		.loc 1 710 9 view .LVU528
 1763 004c 2030     		adds	r0, r0, #32
 1764 004e FFF7FEFF 		bl	XPD_vWriteFromStream
 1765              	.LVL114:
ARM GAS  /tmp/ccD5U4Dk.s 			page 57


 712:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1766              		.loc 1 712 9 is_stmt 1 view .LVU529
 712:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 1767              		.loc 1 712 12 is_stmt 0 view .LVU530
 1768 0052 238D     		ldrh	r3, [r4, #40]
 1769 0054 002B     		cmp	r3, #0
 1770 0056 E2D1     		bne	.L118
 714:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1771              		.loc 1 714 13 is_stmt 1 view .LVU531
 714:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1772              		.loc 1 714 18 is_stmt 0 view .LVU532
 1773 0058 2268     		ldr	r2, [r4]
 717:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 1774              		.loc 1 717 13 view .LVU533
 1775 005a E168     		ldr	r1, [r4, #12]
 714:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1776              		.loc 1 714 30 view .LVU534
 1777 005c 1369     		ldr	r3, [r2, #16]
 1778 005e 23F01003 		bic	r3, r3, #16
 1779 0062 1361     		str	r3, [r2, #16]
 717:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 1780              		.loc 1 717 13 is_stmt 1 view .LVU535
 717:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 1781              		.loc 1 717 13 view .LVU536
 1782 0064 0029     		cmp	r1, #0
 1783 0066 DAD0     		beq	.L118
 717:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 1784              		.loc 1 717 13 discriminator 1 view .LVU537
 1785 0068 2046     		mov	r0, r4
 1786              		.loc 1 721 1 is_stmt 0 discriminator 1 view .LVU538
 1787 006a BDE87040 		pop	{r4, r5, r6, lr}
 1788              	.LCFI39:
 1789              		.cfi_restore 14
 1790              		.cfi_restore 6
 1791              		.cfi_restore 5
 1792              		.cfi_restore 4
 1793              		.cfi_def_cfa_offset 0
 1794              	.LVL115:
 717:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 1795              		.loc 1 717 13 discriminator 1 view .LVU539
 1796 006e 0847     		bx	r1	@ indirect register sibling call
 1797              	.LVL116:
 717:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 1798              		.loc 1 717 13 discriminator 1 view .LVU540
 1799              		.cfi_endproc
 1800              	.LFE178:
 1802              		.section	.text.SPI_eTransmit_DMA,"ax",%progbits
 1803              		.align	1
 1804              		.p2align 2,,3
 1805              		.global	SPI_eTransmit_DMA
 1806              		.syntax unified
 1807              		.thumb
 1808              		.thumb_func
 1809              		.fpu fpv4-sp-d16
 1811              	SPI_eTransmit_DMA:
 1812              	.LVL117:
 1813              	.LFB179:
ARM GAS  /tmp/ccD5U4Dk.s 			page 58


 722:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 723:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 724:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Starts DMA-managed data transmission over SPI.
 725:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @note  The Transmit callback will be called when the last data is written to buffer,
 726:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  *        the user has to wait for the end of that transfer by SPI_ePollStatus() before
 727:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  *        switching ChipSelect or starting a new reception.
 728:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 729:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pvTxData: pointer to the data buffer
 730:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param usLength: amount of data transfers
 731:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @return BUSY if DMA is in use, OK if transfer is started
 732:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 733:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** XPD_ReturnType SPI_eTransmit_DMA(
 734:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_HandleType *    pxSPI,
 735:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         void *              pvTxData,
 736:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint16_t            usLength)
 737:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1814              		.loc 1 737 1 is_stmt 1 view -0
 1815              		.cfi_startproc
 1816              		@ args = 0, pretend = 0, frame = 0
 1817              		@ frame_needed = 0, uses_anonymous_args = 0
 738:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1818              		.loc 1 738 5 view .LVU542
 739:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 740:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* save stream info */
 741:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.buffer = pvTxData;
 1819              		.loc 1 741 5 view .LVU543
 737:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1820              		.loc 1 737 1 is_stmt 0 view .LVU544
 1821 0000 38B5     		push	{r3, r4, r5, lr}
 1822              	.LCFI40:
 1823              		.cfi_def_cfa_offset 16
 1824              		.cfi_offset 3, -16
 1825              		.cfi_offset 4, -12
 1826              		.cfi_offset 5, -8
 1827              		.cfi_offset 14, -4
 737:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1828              		.loc 1 737 1 view .LVU545
 1829 0002 0446     		mov	r4, r0
 1830 0004 1346     		mov	r3, r2
 742:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 743:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 744:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Set up DMA for transfer */
 745:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     eResult = DMA_eStart_IT(pxSPI->DMA.Transmit,
 746:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             (void*)&pxSPI->Inst->TXDR, pvTxData, usLength);
 1831              		.loc 1 746 20 view .LVU546
 1832 0006 0068     		ldr	r0, [r0]
 1833              	.LVL118:
 745:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             (void*)&pxSPI->Inst->TXDR, pvTxData, usLength);
 1834              		.loc 1 745 15 view .LVU547
 1835 0008 0A46     		mov	r2, r1
 1836              	.LVL119:
 741:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1837              		.loc 1 741 28 view .LVU548
 1838 000a 6162     		str	r1, [r4, #36]
 742:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1839              		.loc 1 742 5 is_stmt 1 view .LVU549
 742:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
ARM GAS  /tmp/ccD5U4Dk.s 			page 59


 1840              		.loc 1 742 28 is_stmt 0 view .LVU550
 1841 000c 2385     		strh	r3, [r4, #40]	@ movhi
 745:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             (void*)&pxSPI->Inst->TXDR, pvTxData, usLength);
 1842              		.loc 1 745 5 is_stmt 1 view .LVU551
 745:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             (void*)&pxSPI->Inst->TXDR, pvTxData, usLength);
 1843              		.loc 1 745 15 is_stmt 0 view .LVU552
 1844 000e 00F12001 		add	r1, r0, #32
 1845              	.LVL120:
 745:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             (void*)&pxSPI->Inst->TXDR, pvTxData, usLength);
 1846              		.loc 1 745 15 view .LVU553
 1847 0012 6069     		ldr	r0, [r4, #20]
 1848 0014 FFF7FEFF 		bl	DMA_eStart_IT
 1849              	.LVL121:
 747:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 748:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (eResult == XPD_OK)
 1850              		.loc 1 748 5 is_stmt 1 view .LVU554
 1851              		.loc 1 748 8 is_stmt 0 view .LVU555
 1852 0018 60B9     		cbnz	r0, .L138
 749:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 750:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Set the callback owner */
 751:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->DMA.Transmit->Owner = pxSPI;
 1853              		.loc 1 751 9 is_stmt 1 view .LVU556
 752:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 753:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Set the DMA transfer callbacks */
 754:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->DMA.Transmit->Callbacks.Complete     = SPI_prvDmaTransmitRedirect;
 755:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_RESET_ERRORS(pxSPI);
 756:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 757:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Enable Tx DMA Request */
 758:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->CFG1 |= SPI_CFG1_TXDMAEN;
 1854              		.loc 1 758 14 is_stmt 0 view .LVU557
 1855 001a 2368     		ldr	r3, [r4]
 751:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1856              		.loc 1 751 19 view .LVU558
 1857 001c 6169     		ldr	r1, [r4, #20]
 1858              		.loc 1 758 27 view .LVU559
 1859 001e 9A68     		ldr	r2, [r3, #8]
 754:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_RESET_ERRORS(pxSPI);
 1860              		.loc 1 754 53 view .LVU560
 1861 0020 054D     		ldr	r5, .L140
 1862              		.loc 1 758 27 view .LVU561
 1863 0022 42F40042 		orr	r2, r2, #32768
 751:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1864              		.loc 1 751 36 view .LVU562
 1865 0026 4C61     		str	r4, [r1, #20]
 754:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_RESET_ERRORS(pxSPI);
 1866              		.loc 1 754 9 is_stmt 1 view .LVU563
 754:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_RESET_ERRORS(pxSPI);
 1867              		.loc 1 754 53 is_stmt 0 view .LVU564
 1868 0028 CD60     		str	r5, [r1, #12]
 755:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1869              		.loc 1 755 9 is_stmt 1 view .LVU565
 1870              		.loc 1 758 9 view .LVU566
 1871              		.loc 1 758 27 is_stmt 0 view .LVU567
 1872 002a 9A60     		str	r2, [r3, #8]
 759:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 760:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Check if the SPI is already enabled */
 761:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_prvEnable(pxSPI);
ARM GAS  /tmp/ccD5U4Dk.s 			page 60


 1873              		.loc 1 761 9 is_stmt 1 view .LVU568
 1874              	.LVL122:
 1875              	.LBB116:
 1876              	.LBI116:
 207:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1877              		.loc 1 207 6 view .LVU569
 1878              	.LBB117:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1879              		.loc 1 209 5 view .LVU570
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1880              		.loc 1 209 22 is_stmt 0 view .LVU571
 1881 002c 1A68     		ldr	r2, [r3]
 1882 002e 42F00102 		orr	r2, r2, #1
 1883 0032 1A60     		str	r2, [r3]
 1884              	.LVL123:
 1885              	.L138:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1886              		.loc 1 209 22 view .LVU572
 1887              	.LBE117:
 1888              	.LBE116:
 762:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 763:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     return eResult;
 1889              		.loc 1 763 5 is_stmt 1 view .LVU573
 764:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1890              		.loc 1 764 1 is_stmt 0 view .LVU574
 1891 0034 38BD     		pop	{r3, r4, r5, pc}
 1892              	.LVL124:
 1893              	.L141:
 1894              		.loc 1 764 1 view .LVU575
 1895 0036 00BF     		.align	2
 1896              	.L140:
 1897 0038 00000000 		.word	SPI_prvDmaTransmitRedirect
 1898              		.cfi_endproc
 1899              	.LFE179:
 1901              		.section	.text.SPI_eReceive_DMA,"ax",%progbits
 1902              		.align	1
 1903              		.p2align 2,,3
 1904              		.global	SPI_eReceive_DMA
 1905              		.syntax unified
 1906              		.thumb
 1907              		.thumb_func
 1908              		.fpu fpv4-sp-d16
 1910              	SPI_eReceive_DMA:
 1911              	.LVL125:
 1912              	.LFB180:
 765:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 766:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 767:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Starts DMA-managed data reception over SPI.
 768:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 769:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pvRxData: pointer to the data buffer
 770:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param usLength: amount of data transfers
 771:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @return BUSY if DMA is in use, OK if transfer is started
 772:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 773:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** XPD_ReturnType SPI_eReceive_DMA(
 774:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_HandleType *    pxSPI,
 775:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         void *              pvRxData,
 776:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint16_t            usLength)
ARM GAS  /tmp/ccD5U4Dk.s 			page 61


 777:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 1913              		.loc 1 777 1 is_stmt 1 view -0
 1914              		.cfi_startproc
 1915              		@ args = 0, pretend = 0, frame = 0
 1916              		@ frame_needed = 0, uses_anonymous_args = 0
 1917              		.loc 1 777 1 is_stmt 0 view .LVU577
 1918 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1919              	.LCFI41:
 1920              		.cfi_def_cfa_offset 24
 1921              		.cfi_offset 3, -24
 1922              		.cfi_offset 4, -20
 1923              		.cfi_offset 5, -16
 1924              		.cfi_offset 6, -12
 1925              		.cfi_offset 7, -8
 1926              		.cfi_offset 14, -4
 1927              		.loc 1 777 1 view .LVU578
 1928 0002 0F46     		mov	r7, r1
 778:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 779:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 780:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* If master mode, and full duplex communication */
 781:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if ((pxSPI->Inst->CR1 & SPI_CR1_HDDIR) == 0)
 1929              		.loc 1 781 21 view .LVU579
 1930 0004 0168     		ldr	r1, [r0]
 1931              	.LVL126:
 777:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1932              		.loc 1 777 1 view .LVU580
 1933 0006 0446     		mov	r4, r0
 778:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1934              		.loc 1 778 5 is_stmt 1 view .LVU581
 1935              		.loc 1 781 5 view .LVU582
 777:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1936              		.loc 1 777 1 is_stmt 0 view .LVU583
 1937 0008 1546     		mov	r5, r2
 1938              		.loc 1 781 21 view .LVU584
 1939 000a 51F8303B 		ldr	r3, [r1], #48
 1940 000e 8069     		ldr	r0, [r0, #24]
 1941              	.LVL127:
 1942              		.loc 1 781 8 view .LVU585
 1943 0010 13F40063 		ands	r3, r3, #2048
 1944 0014 0BD1     		bne	.L143
 782:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 783:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* the receive process is not supported in 2Lines direction master mode
 784:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****          * in this case we call the TransmitReceive process */
 785:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = SPI_eSendReceive_DMA(pxSPI, NULL, pvRxData, usLength);
 1945              		.loc 1 785 9 is_stmt 1 view .LVU586
 1946              	.LVL128:
 1947              	.LBB126:
 1948              	.LBI126:
 786:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 787:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     else
 788:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 789:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* save stream info */
 790:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.buffer = pvRxData;
 791:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = usLength;
 792:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 793:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Set up DMA for transfer */
 794:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = DMA_eStart_IT(pxSPI->DMA.Receive,
ARM GAS  /tmp/ccD5U4Dk.s 			page 62


 795:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 (void*)&pxSPI->Inst->RXDR, pvRxData, usLength);
 796:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 797:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if (eResult == XPD_OK)
 798:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 799:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             /* Set the callback owner */
 800:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             pxSPI->DMA.Receive->Owner = pxSPI;
 801:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 802:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             /* Set the DMA transfer callbacks */
 803:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             pxSPI->DMA.Receive->Callbacks.Complete     = SPI_prvDmaReceiveRedirect;
 804:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             SPI_RESET_ERRORS(pxSPI);
 805:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 806:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 807:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             /* Enable Rx DMA Request */
 808:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             pxSPI->Inst->CFG1 |= SPI_CFG1_RXDMAEN;
 809:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 810:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             /* Check if the SPI is already enabled */
 811:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             SPI_prvEnable(pxSPI);
 812:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 813:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 814:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     return eResult;
 815:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 816:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 817:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 818:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Starts DMA-managed full-duplex data transfer over SPI.
 819:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 820:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pvTxData: pointer to the transmitted data buffer
 821:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pvRxData: pointer to the received data buffer
 822:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param usLength: amount of data transfers
 823:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @return BUSY if DMA is in use, OK if transfer is started
 824:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 825:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** XPD_ReturnType SPI_eSendReceive_DMA(
 1949              		.loc 1 825 16 view .LVU587
 1950              	.LBB127:
 826:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_HandleType *    pxSPI,
 827:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         void *              pvTxData,
 828:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         void *              pvRxData,
 829:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint16_t            usLength)
 830:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 831:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 1951              		.loc 1 831 5 view .LVU588
 832:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 833:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* save stream info */
 834:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.buffer = pvTxData;
 1952              		.loc 1 834 5 view .LVU589
 1953              		.loc 1 834 28 is_stmt 0 view .LVU590
 1954 0016 6362     		str	r3, [r4, #36]
 835:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1955              		.loc 1 835 5 is_stmt 1 view .LVU591
 836:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.buffer = pvRxData;
 837:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 838:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 839:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* In case there is no actual data transmission, send dummy from receive buffer */
 840:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (pvTxData == NULL)
 841:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 842:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pvTxData = pvRxData;
 843:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 844:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
ARM GAS  /tmp/ccD5U4Dk.s 			page 63


 845:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Set up DMAs for transfers */
 846:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     eResult = DMA_eStart_IT(pxSPI->DMA.Receive,
 1956              		.loc 1 846 15 is_stmt 0 view .LVU592
 1957 0018 1346     		mov	r3, r2
 835:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 1958              		.loc 1 835 28 view .LVU593
 1959 001a 2285     		strh	r2, [r4, #40]	@ movhi
 836:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.buffer = pvRxData;
 1960              		.loc 1 836 5 is_stmt 1 view .LVU594
 837:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1961              		.loc 1 837 28 is_stmt 0 view .LVU595
 1962 001c 2284     		strh	r2, [r4, #32]	@ movhi
 1963              		.loc 1 846 15 view .LVU596
 1964 001e 3A46     		mov	r2, r7
 1965              	.LVL129:
 836:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.buffer = pvRxData;
 1966              		.loc 1 836 28 view .LVU597
 1967 0020 E761     		str	r7, [r4, #28]
 837:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1968              		.loc 1 837 5 is_stmt 1 view .LVU598
 840:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 1969              		.loc 1 840 5 view .LVU599
 842:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 1970              		.loc 1 842 9 view .LVU600
 1971              	.LVL130:
 1972              		.loc 1 846 5 view .LVU601
 1973              		.loc 1 846 15 is_stmt 0 view .LVU602
 1974 0022 FFF7FEFF 		bl	DMA_eStart_IT
 1975              	.LVL131:
 847:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             (void*)&pxSPI->Inst->RXDR, pvRxData, usLength);
 848:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 849:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if (eResult == XPD_OK)
 1976              		.loc 1 849 5 is_stmt 1 view .LVU603
 1977              		.loc 1 849 8 is_stmt 0 view .LVU604
 1978 0026 0646     		mov	r6, r0
 1979 0028 C8B1     		cbz	r0, .L149
 1980              	.LVL132:
 1981              	.L144:
 1982              		.loc 1 849 8 view .LVU605
 1983              	.LBE127:
 1984              	.LBE126:
 814:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 1985              		.loc 1 814 5 is_stmt 1 view .LVU606
 815:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1986              		.loc 1 815 1 is_stmt 0 view .LVU607
 1987 002a 3046     		mov	r0, r6
 1988 002c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1989              	.LVL133:
 1990              	.L143:
 790:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = usLength;
 1991              		.loc 1 790 9 is_stmt 1 view .LVU608
 794:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 (void*)&pxSPI->Inst->RXDR, pvRxData, usLength);
 1992              		.loc 1 794 19 is_stmt 0 view .LVU609
 1993 002e 3A46     		mov	r2, r7
 1994              	.LVL134:
 794:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 (void*)&pxSPI->Inst->RXDR, pvRxData, usLength);
 1995              		.loc 1 794 19 view .LVU610
ARM GAS  /tmp/ccD5U4Dk.s 			page 64


 1996 0030 2B46     		mov	r3, r5
 790:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = usLength;
 1997              		.loc 1 790 32 view .LVU611
 1998 0032 E761     		str	r7, [r4, #28]
 791:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 1999              		.loc 1 791 9 is_stmt 1 view .LVU612
 791:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2000              		.loc 1 791 32 is_stmt 0 view .LVU613
 2001 0034 2584     		strh	r5, [r4, #32]	@ movhi
 794:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 (void*)&pxSPI->Inst->RXDR, pvRxData, usLength);
 2002              		.loc 1 794 9 is_stmt 1 view .LVU614
 794:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 (void*)&pxSPI->Inst->RXDR, pvRxData, usLength);
 2003              		.loc 1 794 19 is_stmt 0 view .LVU615
 2004 0036 FFF7FEFF 		bl	DMA_eStart_IT
 2005              	.LVL135:
 797:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 2006              		.loc 1 797 9 is_stmt 1 view .LVU616
 797:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 2007              		.loc 1 797 12 is_stmt 0 view .LVU617
 2008 003a 0646     		mov	r6, r0
 2009 003c 0028     		cmp	r0, #0
 2010 003e F4D1     		bne	.L144
 800:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2011              		.loc 1 800 13 is_stmt 1 view .LVU618
 808:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2012              		.loc 1 808 18 is_stmt 0 view .LVU619
 2013 0040 2368     		ldr	r3, [r4]
 800:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2014              		.loc 1 800 23 view .LVU620
 2015 0042 A169     		ldr	r1, [r4, #24]
 808:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2016              		.loc 1 808 31 view .LVU621
 2017 0044 9A68     		ldr	r2, [r3, #8]
 803:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             SPI_RESET_ERRORS(pxSPI);
 2018              		.loc 1 803 56 view .LVU622
 2019 0046 1748     		ldr	r0, .L151
 2020              	.LVL136:
 808:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2021              		.loc 1 808 31 view .LVU623
 2022 0048 42F48042 		orr	r2, r2, #16384
 800:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2023              		.loc 1 800 39 view .LVU624
 2024 004c 4C61     		str	r4, [r1, #20]
 803:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             SPI_RESET_ERRORS(pxSPI);
 2025              		.loc 1 803 13 is_stmt 1 view .LVU625
 803:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             SPI_RESET_ERRORS(pxSPI);
 2026              		.loc 1 803 56 is_stmt 0 view .LVU626
 2027 004e C860     		str	r0, [r1, #12]
 804:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2028              		.loc 1 804 13 is_stmt 1 view .LVU627
 808:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2029              		.loc 1 808 13 view .LVU628
 815:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2030              		.loc 1 815 1 is_stmt 0 view .LVU629
 2031 0050 3046     		mov	r0, r6
 808:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2032              		.loc 1 808 31 view .LVU630
ARM GAS  /tmp/ccD5U4Dk.s 			page 65


 2033 0052 9A60     		str	r2, [r3, #8]
 811:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 2034              		.loc 1 811 13 is_stmt 1 view .LVU631
 2035              	.LVL137:
 2036              	.LBB137:
 2037              	.LBI137:
 207:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 2038              		.loc 1 207 6 view .LVU632
 2039              	.LBB138:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 2040              		.loc 1 209 5 view .LVU633
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 2041              		.loc 1 209 22 is_stmt 0 view .LVU634
 2042 0054 1A68     		ldr	r2, [r3]
 2043 0056 42F00102 		orr	r2, r2, #1
 2044 005a 1A60     		str	r2, [r3]
 2045              	.LVL138:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 2046              		.loc 1 209 22 view .LVU635
 2047              	.LBE138:
 2048              	.LBE137:
 814:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 2049              		.loc 1 814 5 is_stmt 1 view .LVU636
 815:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2050              		.loc 1 815 1 is_stmt 0 view .LVU637
 2051 005c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2052              	.LVL139:
 2053              	.L149:
 2054              	.LBB139:
 2055              	.LBB134:
 850:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 851:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #ifdef __XPD_DMA_ERROR_DETECT
 852:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = DMA_eStart_IT(pxSPI->DMA.Transmit, (void*) &pxSPI->Inst->DR, pvTxData, usLength);
 853:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #else
 854:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         eResult = DMA_eStart(pxSPI->DMA.Transmit,
 2056              		.loc 1 854 9 is_stmt 1 view .LVU638
 855:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 (void*)&pxSPI->Inst->TXDR, pvTxData, usLength);
 2057              		.loc 1 855 24 is_stmt 0 view .LVU639
 2058 005e 2168     		ldr	r1, [r4]
 854:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 (void*)&pxSPI->Inst->TXDR, pvTxData, usLength);
 2059              		.loc 1 854 19 view .LVU640
 2060 0060 2B46     		mov	r3, r5
 2061 0062 3A46     		mov	r2, r7
 2062 0064 6069     		ldr	r0, [r4, #20]
 2063              	.LVL140:
 854:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 (void*)&pxSPI->Inst->TXDR, pvTxData, usLength);
 2064              		.loc 1 854 19 view .LVU641
 2065 0066 2031     		adds	r1, r1, #32
 2066 0068 FFF7FEFF 		bl	DMA_eStart
 2067              	.LVL141:
 856:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 857:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 858:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* If one DMA allocation failed, reset the other and exit */
 859:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if (eResult != XPD_OK)
 2068              		.loc 1 859 9 is_stmt 1 view .LVU642
 2069              		.loc 1 859 12 is_stmt 0 view .LVU643
 2070 006c 0646     		mov	r6, r0
ARM GAS  /tmp/ccD5U4Dk.s 			page 66


 2071 006e A8B9     		cbnz	r0, .L150
 2072              	.LVL142:
 2073              	.LBB128:
 2074              	.LBI128:
 825:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_HandleType *    pxSPI,
 2075              		.loc 1 825 16 is_stmt 1 view .LVU644
 2076              	.LBB129:
 860:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 861:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             DMA_vStop_IT(pxSPI->DMA.Receive);
 862:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             return eResult;
 863:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 864:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 865:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Set the callback owner */
 866:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->DMA.Receive->Owner = pxSPI;
 2077              		.loc 1 866 9 view .LVU645
 867:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 868:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Set the DMA transfer callbacks */
 869:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         if (pxSPI->TxStream.buffer == NULL)
 870:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 871:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             pxSPI->DMA.Receive->Callbacks.Complete  = SPI_prvDmaReceiveRedirect;
 872:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 873:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         else
 874:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 875:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             pxSPI->DMA.Receive->Callbacks.Complete  = SPI_prvDmaTransmitReceiveRedirect;
 876:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 877:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 878:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Set the callback owner */
 879:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->DMA.Transmit->Owner = pxSPI;
 880:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 881:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_RESET_ERRORS(pxSPI);
 882:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 883:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Enable DMA Requests */
 884:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->CFG1 |= (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN);
 2078              		.loc 1 884 14 is_stmt 0 view .LVU646
 2079 0070 2368     		ldr	r3, [r4]
 869:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 2080              		.loc 1 869 12 view .LVU647
 2081 0072 656A     		ldr	r5, [r4, #36]
 2082              	.LVL143:
 2083              		.loc 1 884 27 view .LVU648
 2084 0074 9A68     		ldr	r2, [r3, #8]
 875:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 2085              		.loc 1 875 53 view .LVU649
 2086 0076 0C48     		ldr	r0, .L151+4
 2087              	.LVL144:
 875:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 2088              		.loc 1 875 53 view .LVU650
 2089 0078 0A49     		ldr	r1, .L151
 2090              		.loc 1 884 27 view .LVU651
 2091 007a 42F44042 		orr	r2, r2, #49152
 875:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 2092              		.loc 1 875 53 view .LVU652
 2093 007e 002D     		cmp	r5, #0
 2094 0080 18BF     		it	ne
 2095 0082 0146     		movne	r1, r0
 866:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2096              		.loc 1 866 19 view .LVU653
ARM GAS  /tmp/ccD5U4Dk.s 			page 67


 2097 0084 A069     		ldr	r0, [r4, #24]
 879:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2098              		.loc 1 879 36 view .LVU654
 2099 0086 6569     		ldr	r5, [r4, #20]
 2100 0088 C160     		str	r1, [r0, #12]
 866:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2101              		.loc 1 866 35 view .LVU655
 2102 008a 4461     		str	r4, [r0, #20]
 869:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 2103              		.loc 1 869 9 is_stmt 1 view .LVU656
 879:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2104              		.loc 1 879 9 view .LVU657
 2105              	.LBE129:
 2106              	.LBE128:
 2107              	.LBE134:
 2108              	.LBE139:
 815:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2109              		.loc 1 815 1 is_stmt 0 view .LVU658
 2110 008c 3046     		mov	r0, r6
 2111              	.LBB140:
 2112              	.LBB135:
 2113              	.LBB133:
 2114              	.LBB132:
 879:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2115              		.loc 1 879 36 view .LVU659
 2116 008e 6C61     		str	r4, [r5, #20]
 881:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2117              		.loc 1 881 9 is_stmt 1 view .LVU660
 2118              		.loc 1 884 9 view .LVU661
 2119              		.loc 1 884 27 is_stmt 0 view .LVU662
 2120 0090 9A60     		str	r2, [r3, #8]
 885:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 886:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Check if the SPI is already enabled */
 887:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_prvEnable(pxSPI);
 2121              		.loc 1 887 9 is_stmt 1 view .LVU663
 2122              	.LVL145:
 2123              	.LBB130:
 2124              	.LBI130:
 207:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 2125              		.loc 1 207 6 view .LVU664
 2126              	.LBB131:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 2127              		.loc 1 209 5 view .LVU665
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 2128              		.loc 1 209 22 is_stmt 0 view .LVU666
 2129 0092 1A68     		ldr	r2, [r3]
 2130 0094 42F00102 		orr	r2, r2, #1
 2131 0098 1A60     		str	r2, [r3]
 2132              	.LVL146:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 2133              		.loc 1 209 22 view .LVU667
 2134              	.LBE131:
 2135              	.LBE130:
 2136              	.LBE132:
 2137              	.LBE133:
 2138              	.LBE135:
 2139              	.LBE140:
ARM GAS  /tmp/ccD5U4Dk.s 			page 68


 814:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 2140              		.loc 1 814 5 is_stmt 1 view .LVU668
 815:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2141              		.loc 1 815 1 is_stmt 0 view .LVU669
 2142 009a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2143              	.LVL147:
 2144              	.L150:
 2145              	.LBB141:
 2146              	.LBB136:
 861:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             return eResult;
 2147              		.loc 1 861 13 is_stmt 1 view .LVU670
 2148 009c A069     		ldr	r0, [r4, #24]
 2149              	.LVL148:
 861:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             return eResult;
 2150              		.loc 1 861 13 is_stmt 0 view .LVU671
 2151 009e FFF7FEFF 		bl	DMA_vStop_IT
 2152              	.LVL149:
 862:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 2153              		.loc 1 862 13 is_stmt 1 view .LVU672
 862:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 2154              		.loc 1 862 20 is_stmt 0 view .LVU673
 2155 00a2 C2E7     		b	.L144
 2156              	.L152:
 2157              		.align	2
 2158              	.L151:
 2159 00a4 00000000 		.word	SPI_prvDmaReceiveRedirect
 2160 00a8 00000000 		.word	SPI_prvDmaTransmitReceiveRedirect
 2161              	.LBE136:
 2162              	.LBE141:
 2163              		.cfi_endproc
 2164              	.LFE180:
 2166              		.section	.text.SPI_eSendReceive_DMA,"ax",%progbits
 2167              		.align	1
 2168              		.p2align 2,,3
 2169              		.global	SPI_eSendReceive_DMA
 2170              		.syntax unified
 2171              		.thumb
 2172              		.thumb_func
 2173              		.fpu fpv4-sp-d16
 2175              	SPI_eSendReceive_DMA:
 2176              	.LVL150:
 2177              	.LFB181:
 830:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 2178              		.loc 1 830 1 is_stmt 1 view -0
 2179              		.cfi_startproc
 2180              		@ args = 0, pretend = 0, frame = 0
 2181              		@ frame_needed = 0, uses_anonymous_args = 0
 830:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 2182              		.loc 1 830 1 is_stmt 0 view .LVU675
 2183 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2184              	.LCFI42:
 2185              		.cfi_def_cfa_offset 24
 2186              		.cfi_offset 3, -24
 2187              		.cfi_offset 4, -20
 2188              		.cfi_offset 5, -16
 2189              		.cfi_offset 6, -12
 2190              		.cfi_offset 7, -8
ARM GAS  /tmp/ccD5U4Dk.s 			page 69


 2191              		.cfi_offset 14, -4
 830:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 2192              		.loc 1 830 1 view .LVU676
 2193 0002 0D46     		mov	r5, r1
 847:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2194              		.loc 1 847 20 view .LVU677
 2195 0004 0168     		ldr	r1, [r0]
 2196              	.LVL151:
 835:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.buffer = pvRxData;
 2197              		.loc 1 835 28 view .LVU678
 2198 0006 0385     		strh	r3, [r0, #40]	@ movhi
 830:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 2199              		.loc 1 830 1 view .LVU679
 2200 0008 0446     		mov	r4, r0
 834:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 2201              		.loc 1 834 28 view .LVU680
 2202 000a 4562     		str	r5, [r0, #36]
 846:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             (void*)&pxSPI->Inst->RXDR, pvRxData, usLength);
 2203              		.loc 1 846 15 view .LVU681
 2204 000c 3031     		adds	r1, r1, #48
 837:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2205              		.loc 1 837 28 view .LVU682
 2206 000e 0384     		strh	r3, [r0, #32]	@ movhi
 830:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     XPD_ReturnType eResult;
 2207              		.loc 1 830 1 view .LVU683
 2208 0010 1F46     		mov	r7, r3
 831:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2209              		.loc 1 831 5 is_stmt 1 view .LVU684
 834:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->TxStream.length = usLength;
 2210              		.loc 1 834 5 view .LVU685
 835:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.buffer = pvRxData;
 2211              		.loc 1 835 5 view .LVU686
 836:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 2212              		.loc 1 836 5 view .LVU687
 836:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     pxSPI->RxStream.length = usLength;
 2213              		.loc 1 836 28 is_stmt 0 view .LVU688
 2214 0012 C261     		str	r2, [r0, #28]
 837:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2215              		.loc 1 837 5 is_stmt 1 view .LVU689
 840:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 2216              		.loc 1 840 5 view .LVU690
 846:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             (void*)&pxSPI->Inst->RXDR, pvRxData, usLength);
 2217              		.loc 1 846 5 view .LVU691
 842:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 2218              		.loc 1 842 18 is_stmt 0 view .LVU692
 2219 0014 002D     		cmp	r5, #0
 2220 0016 08BF     		it	eq
 2221 0018 1546     		moveq	r5, r2
 2222              	.LVL152:
 846:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             (void*)&pxSPI->Inst->RXDR, pvRxData, usLength);
 2223              		.loc 1 846 15 view .LVU693
 2224 001a 8069     		ldr	r0, [r0, #24]
 2225              	.LVL153:
 846:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             (void*)&pxSPI->Inst->RXDR, pvRxData, usLength);
 2226              		.loc 1 846 15 view .LVU694
 2227 001c FFF7FEFF 		bl	DMA_eStart_IT
 2228              	.LVL154:
ARM GAS  /tmp/ccD5U4Dk.s 			page 70


 849:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 2229              		.loc 1 849 5 is_stmt 1 view .LVU695
 849:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 2230              		.loc 1 849 8 is_stmt 0 view .LVU696
 2231 0020 0646     		mov	r6, r0
 2232 0022 08B1     		cbz	r0, .L160
 2233              	.LVL155:
 2234              	.L155:
 888:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 889:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     return eResult;
 890:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 2235              		.loc 1 890 1 view .LVU697
 2236 0024 3046     		mov	r0, r6
 2237 0026 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2238              	.LVL156:
 2239              	.L160:
 854:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 (void*)&pxSPI->Inst->TXDR, pvTxData, usLength);
 2240              		.loc 1 854 9 is_stmt 1 view .LVU698
 855:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** #endif
 2241              		.loc 1 855 24 is_stmt 0 view .LVU699
 2242 0028 2168     		ldr	r1, [r4]
 854:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 (void*)&pxSPI->Inst->TXDR, pvTxData, usLength);
 2243              		.loc 1 854 19 view .LVU700
 2244 002a 3B46     		mov	r3, r7
 2245 002c 2A46     		mov	r2, r5
 2246 002e 6069     		ldr	r0, [r4, #20]
 2247              	.LVL157:
 854:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 (void*)&pxSPI->Inst->TXDR, pvTxData, usLength);
 2248              		.loc 1 854 19 view .LVU701
 2249 0030 2031     		adds	r1, r1, #32
 2250 0032 FFF7FEFF 		bl	DMA_eStart
 2251              	.LVL158:
 859:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 2252              		.loc 1 859 9 is_stmt 1 view .LVU702
 859:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 2253              		.loc 1 859 12 is_stmt 0 view .LVU703
 2254 0036 0646     		mov	r6, r0
 2255 0038 A8B9     		cbnz	r0, .L161
 2256              	.LVL159:
 2257              	.LBB146:
 2258              	.LBI146:
 825:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         SPI_HandleType *    pxSPI,
 2259              		.loc 1 825 16 is_stmt 1 view .LVU704
 2260              	.LBB147:
 866:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2261              		.loc 1 866 9 view .LVU705
 884:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2262              		.loc 1 884 14 is_stmt 0 view .LVU706
 2263 003a 2368     		ldr	r3, [r4]
 869:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 2264              		.loc 1 869 12 view .LVU707
 2265 003c 656A     		ldr	r5, [r4, #36]
 884:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2266              		.loc 1 884 27 view .LVU708
 2267 003e 9A68     		ldr	r2, [r3, #8]
 875:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 2268              		.loc 1 875 53 view .LVU709
ARM GAS  /tmp/ccD5U4Dk.s 			page 71


 2269 0040 0B48     		ldr	r0, .L162
 2270              	.LVL160:
 875:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 2271              		.loc 1 875 53 view .LVU710
 2272 0042 0C49     		ldr	r1, .L162+4
 884:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2273              		.loc 1 884 27 view .LVU711
 2274 0044 42F44042 		orr	r2, r2, #49152
 875:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 2275              		.loc 1 875 53 view .LVU712
 2276 0048 002D     		cmp	r5, #0
 2277 004a 18BF     		it	ne
 2278 004c 0146     		movne	r1, r0
 866:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2279              		.loc 1 866 19 view .LVU713
 2280 004e A069     		ldr	r0, [r4, #24]
 879:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2281              		.loc 1 879 36 view .LVU714
 2282 0050 6569     		ldr	r5, [r4, #20]
 2283 0052 C160     		str	r1, [r0, #12]
 866:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2284              		.loc 1 866 35 view .LVU715
 2285 0054 4461     		str	r4, [r0, #20]
 869:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         {
 2286              		.loc 1 869 9 is_stmt 1 view .LVU716
 879:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2287              		.loc 1 879 9 view .LVU717
 2288              	.LBE147:
 2289              	.LBE146:
 2290              		.loc 1 890 1 is_stmt 0 view .LVU718
 2291 0056 3046     		mov	r0, r6
 2292              	.LBB151:
 2293              	.LBB150:
 879:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2294              		.loc 1 879 36 view .LVU719
 2295 0058 6C61     		str	r4, [r5, #20]
 881:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2296              		.loc 1 881 9 is_stmt 1 view .LVU720
 884:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2297              		.loc 1 884 9 view .LVU721
 884:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2298              		.loc 1 884 27 is_stmt 0 view .LVU722
 2299 005a 9A60     		str	r2, [r3, #8]
 887:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 2300              		.loc 1 887 9 is_stmt 1 view .LVU723
 2301              	.LVL161:
 2302              	.LBB148:
 2303              	.LBI148:
 207:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 2304              		.loc 1 207 6 view .LVU724
 2305              	.LBB149:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 2306              		.loc 1 209 5 view .LVU725
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 2307              		.loc 1 209 22 is_stmt 0 view .LVU726
 2308 005c 1A68     		ldr	r2, [r3]
 2309 005e 42F00102 		orr	r2, r2, #1
ARM GAS  /tmp/ccD5U4Dk.s 			page 72


 2310 0062 1A60     		str	r2, [r3]
 2311              	.LVL162:
 209:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
 2312              		.loc 1 209 22 view .LVU727
 2313              	.LBE149:
 2314              	.LBE148:
 2315              	.LBE150:
 2316              	.LBE151:
 2317              		.loc 1 890 1 view .LVU728
 2318 0064 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2319              	.LVL163:
 2320              	.L161:
 861:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             return eResult;
 2321              		.loc 1 861 13 is_stmt 1 view .LVU729
 2322 0066 A069     		ldr	r0, [r4, #24]
 2323              	.LVL164:
 861:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****             return eResult;
 2324              		.loc 1 861 13 is_stmt 0 view .LVU730
 2325 0068 FFF7FEFF 		bl	DMA_vStop_IT
 2326              	.LVL165:
 862:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 2327              		.loc 1 862 13 is_stmt 1 view .LVU731
 862:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         }
 2328              		.loc 1 862 20 is_stmt 0 view .LVU732
 2329 006c DAE7     		b	.L155
 2330              	.L163:
 2331 006e 00BF     		.align	2
 2332              	.L162:
 2333 0070 00000000 		.word	SPI_prvDmaTransmitReceiveRedirect
 2334 0074 00000000 		.word	SPI_prvDmaReceiveRedirect
 2335              		.cfi_endproc
 2336              	.LFE181:
 2338              		.section	.text.SPI_vStop_DMA,"ax",%progbits
 2339              		.align	1
 2340              		.p2align 2,,3
 2341              		.global	SPI_vStop_DMA
 2342              		.syntax unified
 2343              		.thumb
 2344              		.thumb_func
 2345              		.fpu fpv4-sp-d16
 2347              	SPI_vStop_DMA:
 2348              	.LVL166:
 2349              	.LFB182:
 891:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 892:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** /**
 893:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @brief Stops all ongoing DMA-managed transfers over SPI.
 894:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  * @param pxSPI: pointer to the SPI handle structure
 895:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****  */
 896:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** void SPI_vStop_DMA(SPI_HandleType * pxSPI)
 897:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** {
 2350              		.loc 1 897 1 is_stmt 1 view -0
 2351              		.cfi_startproc
 2352              		@ args = 0, pretend = 0, frame = 0
 2353              		@ frame_needed = 0, uses_anonymous_args = 0
 898:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Transmit DMA disable */
 899:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if ((pxSPI->Inst->CFG1 & SPI_CFG1_TXDMAEN) != 0)
 2354              		.loc 1 899 5 view .LVU734
ARM GAS  /tmp/ccD5U4Dk.s 			page 73


 2355              		.loc 1 899 15 is_stmt 0 view .LVU735
 2356 0000 0368     		ldr	r3, [r0]
 2357              		.loc 1 899 21 view .LVU736
 2358 0002 9A68     		ldr	r2, [r3, #8]
 2359              		.loc 1 899 8 view .LVU737
 2360 0004 1104     		lsls	r1, r2, #16
 897:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Transmit DMA disable */
 2361              		.loc 1 897 1 view .LVU738
 2362 0006 10B5     		push	{r4, lr}
 2363              	.LCFI43:
 2364              		.cfi_def_cfa_offset 8
 2365              		.cfi_offset 4, -8
 2366              		.cfi_offset 14, -4
 897:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Transmit DMA disable */
 2367              		.loc 1 897 1 view .LVU739
 2368 0008 0446     		mov	r4, r0
 2369              		.loc 1 899 8 view .LVU740
 2370 000a 03D4     		bmi	.L171
 900:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 901:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint16_t usRemaining;
 902:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->CFG1 &= ~SPI_CFG1_TXDMAEN;
 903:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 904:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Read remaining transfer count */
 905:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         usRemaining = DMA_usGetStatus(pxSPI->DMA.Transmit);
 906:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 907:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Update transfer context */
 908:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.buffer += (pxSPI->TxStream.length - usRemaining)
 909:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->TxStream.size;
 910:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.length = usRemaining;
 911:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 912:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         DMA_vStop_IT(pxSPI->DMA.Transmit);
 913:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 914:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     /* Receive DMA disable */
 915:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     if ((pxSPI->Inst->CFG1 & SPI_CFG1_RXDMAEN) != 0)
 2371              		.loc 1 915 5 is_stmt 1 view .LVU741
 2372              		.loc 1 915 21 is_stmt 0 view .LVU742
 2373 000c 9A68     		ldr	r2, [r3, #8]
 2374              		.loc 1 915 8 view .LVU743
 2375 000e 5204     		lsls	r2, r2, #17
 2376 0010 16D4     		bmi	.L172
 2377              	.LVL167:
 2378              	.L164:
 916:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 917:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         uint16_t usRemaining;
 918:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->CFG1 &= ~SPI_CFG1_RXDMAEN;
 919:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 920:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Read remaining transfer count */
 921:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         usRemaining = DMA_usGetStatus(pxSPI->DMA.Receive);
 922:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 923:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         /* Update transfer context */
 924:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.buffer += (pxSPI->RxStream.length - usRemaining)
 925:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->RxStream.size;
 926:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = usRemaining;
 927:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 928:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         DMA_vStop_IT(pxSPI->DMA.Receive);
 929:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 930:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** }
ARM GAS  /tmp/ccD5U4Dk.s 			page 74


 2379              		.loc 1 930 1 view .LVU744
 2380 0012 10BD     		pop	{r4, pc}
 2381              	.LVL168:
 2382              	.L171:
 2383              	.LBB152:
 901:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->CFG1 &= ~SPI_CFG1_TXDMAEN;
 2384              		.loc 1 901 9 is_stmt 1 view .LVU745
 902:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2385              		.loc 1 902 9 view .LVU746
 902:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2386              		.loc 1 902 27 is_stmt 0 view .LVU747
 2387 0014 9A68     		ldr	r2, [r3, #8]
 905:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2388              		.loc 1 905 23 view .LVU748
 2389 0016 4069     		ldr	r0, [r0, #20]
 2390              	.LVL169:
 902:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2391              		.loc 1 902 27 view .LVU749
 2392 0018 22F40042 		bic	r2, r2, #32768
 2393 001c 9A60     		str	r2, [r3, #8]
 905:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2394              		.loc 1 905 9 is_stmt 1 view .LVU750
 905:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2395              		.loc 1 905 23 is_stmt 0 view .LVU751
 2396 001e FFF7FEFF 		bl	DMA_usGetStatus
 2397              	.LVL170:
 908:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->TxStream.size;
 2398              		.loc 1 908 51 view .LVU752
 2399 0022 238D     		ldrh	r3, [r4, #40]
 2400              	.LVL171:
 908:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->TxStream.size;
 2401              		.loc 1 908 9 is_stmt 1 view .LVU753
 908:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->TxStream.size;
 2402              		.loc 1 908 32 is_stmt 0 view .LVU754
 2403 0024 626A     		ldr	r2, [r4, #36]
 909:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->TxStream.length = usRemaining;
 2404              		.loc 1 909 34 view .LVU755
 2405 0026 618D     		ldrh	r1, [r4, #42]
 908:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->TxStream.size;
 2406              		.loc 1 908 59 view .LVU756
 2407 0028 1B1A     		subs	r3, r3, r0
 910:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2408              		.loc 1 910 32 view .LVU757
 2409 002a 2085     		strh	r0, [r4, #40]	@ movhi
 908:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->TxStream.size;
 2410              		.loc 1 908 32 view .LVU758
 2411 002c 01FB0323 		mla	r3, r1, r3, r2
 912:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 2412              		.loc 1 912 9 view .LVU759
 2413 0030 6069     		ldr	r0, [r4, #20]
 2414              	.LVL172:
 908:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->TxStream.size;
 2415              		.loc 1 908 32 view .LVU760
 2416 0032 6362     		str	r3, [r4, #36]
 910:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2417              		.loc 1 910 9 is_stmt 1 view .LVU761
 912:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
ARM GAS  /tmp/ccD5U4Dk.s 			page 75


 2418              		.loc 1 912 9 view .LVU762
 2419 0034 FFF7FEFF 		bl	DMA_vStop_IT
 2420              	.LVL173:
 912:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 2421              		.loc 1 912 9 is_stmt 0 view .LVU763
 2422 0038 2368     		ldr	r3, [r4]
 2423              	.LBE152:
 915:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 2424              		.loc 1 915 5 is_stmt 1 view .LVU764
 915:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 2425              		.loc 1 915 21 is_stmt 0 view .LVU765
 2426 003a 9A68     		ldr	r2, [r3, #8]
 915:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     {
 2427              		.loc 1 915 8 view .LVU766
 2428 003c 5204     		lsls	r2, r2, #17
 2429 003e E8D5     		bpl	.L164
 2430              	.L172:
 2431              	.LBB153:
 917:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->Inst->CFG1 &= ~SPI_CFG1_RXDMAEN;
 2432              		.loc 1 917 9 is_stmt 1 view .LVU767
 918:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2433              		.loc 1 918 9 view .LVU768
 918:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2434              		.loc 1 918 27 is_stmt 0 view .LVU769
 2435 0040 9A68     		ldr	r2, [r3, #8]
 921:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2436              		.loc 1 921 23 view .LVU770
 2437 0042 A069     		ldr	r0, [r4, #24]
 918:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2438              		.loc 1 918 27 view .LVU771
 2439 0044 22F48042 		bic	r2, r2, #16384
 2440 0048 9A60     		str	r2, [r3, #8]
 921:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2441              		.loc 1 921 9 is_stmt 1 view .LVU772
 921:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2442              		.loc 1 921 23 is_stmt 0 view .LVU773
 2443 004a FFF7FEFF 		bl	DMA_usGetStatus
 2444              	.LVL174:
 924:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->RxStream.size;
 2445              		.loc 1 924 51 view .LVU774
 2446 004e 238C     		ldrh	r3, [r4, #32]
 2447              	.LVL175:
 924:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->RxStream.size;
 2448              		.loc 1 924 9 is_stmt 1 view .LVU775
 924:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->RxStream.size;
 2449              		.loc 1 924 32 is_stmt 0 view .LVU776
 2450 0050 E269     		ldr	r2, [r4, #28]
 925:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****         pxSPI->RxStream.length = usRemaining;
 2451              		.loc 1 925 34 view .LVU777
 2452 0052 618C     		ldrh	r1, [r4, #34]
 924:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->RxStream.size;
 2453              		.loc 1 924 59 view .LVU778
 2454 0054 1B1A     		subs	r3, r3, r0
 926:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2455              		.loc 1 926 32 view .LVU779
 2456 0056 2084     		strh	r0, [r4, #32]	@ movhi
 924:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->RxStream.size;
ARM GAS  /tmp/ccD5U4Dk.s 			page 76


 2457              		.loc 1 924 32 view .LVU780
 2458 0058 01FB0323 		mla	r3, r1, r3, r2
 928:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 2459              		.loc 1 928 9 view .LVU781
 2460 005c A069     		ldr	r0, [r4, #24]
 2461              	.LVL176:
 924:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****                 * pxSPI->RxStream.size;
 2462              		.loc 1 924 32 view .LVU782
 2463 005e E361     		str	r3, [r4, #28]
 926:STM32_XPD/STM32H7_XPD/src/xpd_spi.c **** 
 2464              		.loc 1 926 9 is_stmt 1 view .LVU783
 928:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 2465              		.loc 1 928 9 view .LVU784
 2466              	.LBE153:
 2467              		.loc 1 930 1 is_stmt 0 view .LVU785
 2468 0060 BDE81040 		pop	{r4, lr}
 2469              	.LCFI44:
 2470              		.cfi_restore 14
 2471              		.cfi_restore 4
 2472              		.cfi_def_cfa_offset 0
 2473              	.LVL177:
 2474              	.LBB154:
 928:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 2475              		.loc 1 928 9 view .LVU786
 2476 0064 FFF7FEBF 		b	DMA_vStop_IT
 2477              	.LVL178:
 928:STM32_XPD/STM32H7_XPD/src/xpd_spi.c ****     }
 2478              		.loc 1 928 9 view .LVU787
 2479              	.LBE154:
 2480              		.cfi_endproc
 2481              	.LFE182:
 2483              		.text
 2484              	.Letext0:
 2485              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2486              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2487              		.file 6 "STM32_XPD/STM32H7_XPD/inc/xpd_common.h"
 2488              		.file 7 "STM32_XPD/CMSIS/Include/core_cm7.h"
 2489              		.file 8 "STM32_XPD/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 2490              		.file 9 "STM32_XPD/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 2491              		.file 10 "STM32_XPD/STM32H7_XPD/inc/xpd_rcc.h"
 2492              		.file 11 "STM32_XPD/STM32H7_XPD/inc/xpd_exti.h"
 2493              		.file 12 "STM32_XPD/STM32H7_XPD/inc/xpd_rcc_cc.h"
 2494              		.file 13 "STM32_XPD/STM32H7_XPD/inc/xpd_spi.h"
ARM GAS  /tmp/ccD5U4Dk.s 			page 77


DEFINED SYMBOLS
                            *ABS*:0000000000000000 xpd_spi.c
     /tmp/ccD5U4Dk.s:18     .text.SPI_prvDmaTransmitRedirect:0000000000000000 $t
     /tmp/ccD5U4Dk.s:26     .text.SPI_prvDmaTransmitRedirect:0000000000000000 SPI_prvDmaTransmitRedirect
     /tmp/ccD5U4Dk.s:164    .text.SPI_prvDmaReceiveRedirect:0000000000000000 $t
     /tmp/ccD5U4Dk.s:171    .text.SPI_prvDmaReceiveRedirect:0000000000000000 SPI_prvDmaReceiveRedirect
     /tmp/ccD5U4Dk.s:273    .text.SPI_prvDmaTransmitReceiveRedirect:0000000000000000 $t
     /tmp/ccD5U4Dk.s:280    .text.SPI_prvDmaTransmitReceiveRedirect:0000000000000000 SPI_prvDmaTransmitReceiveRedirect
     /tmp/ccD5U4Dk.s:397    .text.SPI_prvEnable:0000000000000000 $t
     /tmp/ccD5U4Dk.s:405    .text.SPI_prvEnable:0000000000000000 SPI_prvEnable
     /tmp/ccD5U4Dk.s:426    .text.SPI_prvDisable:0000000000000000 $t
     /tmp/ccD5U4Dk.s:434    .text.SPI_prvDisable:0000000000000000 SPI_prvDisable
     /tmp/ccD5U4Dk.s:455    .text.SPI_vInit:0000000000000000 $t
     /tmp/ccD5U4Dk.s:463    .text.SPI_vInit:0000000000000000 SPI_vInit
     /tmp/ccD5U4Dk.s:651    .text.SPI_vDeinit:0000000000000000 $t
     /tmp/ccD5U4Dk.s:659    .text.SPI_vDeinit:0000000000000000 SPI_vDeinit
     /tmp/ccD5U4Dk.s:726    .text.SPI_eGetStatus:0000000000000000 $t
     /tmp/ccD5U4Dk.s:734    .text.SPI_eGetStatus:0000000000000000 SPI_eGetStatus
     /tmp/ccD5U4Dk.s:763    .text.SPI_eGetStatus:0000000000000014 $d
     /tmp/ccD5U4Dk.s:768    .text.SPI_ePollStatus:0000000000000000 $t
     /tmp/ccD5U4Dk.s:776    .text.SPI_ePollStatus:0000000000000000 SPI_ePollStatus
     /tmp/ccD5U4Dk.s:840    .text.SPI_ePollStatus:0000000000000020 $d
     /tmp/ccD5U4Dk.s:845    .text.SPI_eSend:0000000000000000 $t
     /tmp/ccD5U4Dk.s:853    .text.SPI_eSend:0000000000000000 SPI_eSend
     /tmp/ccD5U4Dk.s:1069   .text.SPI_eSend:00000000000000a4 $d
     /tmp/ccD5U4Dk.s:1074   .text.SPI_eSendReceive:0000000000000000 $t
     /tmp/ccD5U4Dk.s:1082   .text.SPI_eSendReceive:0000000000000000 SPI_eSendReceive
     /tmp/ccD5U4Dk.s:1250   .text.SPI_eSendReceive:0000000000000074 $d
     /tmp/ccD5U4Dk.s:1255   .text.SPI_eReceive:0000000000000000 $t
     /tmp/ccD5U4Dk.s:1263   .text.SPI_eReceive:0000000000000000 SPI_eReceive
     /tmp/ccD5U4Dk.s:1427   .text.SPI_vTransmit_IT:0000000000000000 $t
     /tmp/ccD5U4Dk.s:1435   .text.SPI_vTransmit_IT:0000000000000000 SPI_vTransmit_IT
     /tmp/ccD5U4Dk.s:1482   .text.SPI_vReceive_IT:0000000000000000 $t
     /tmp/ccD5U4Dk.s:1490   .text.SPI_vReceive_IT:0000000000000000 SPI_vReceive_IT
     /tmp/ccD5U4Dk.s:1598   .text.SPI_vTransmitReceive_IT:0000000000000000 $t
     /tmp/ccD5U4Dk.s:1606   .text.SPI_vTransmitReceive_IT:0000000000000000 SPI_vTransmitReceive_IT
     /tmp/ccD5U4Dk.s:1670   .text.SPI_vIRQHandler:0000000000000000 $t
     /tmp/ccD5U4Dk.s:1678   .text.SPI_vIRQHandler:0000000000000000 SPI_vIRQHandler
     /tmp/ccD5U4Dk.s:1803   .text.SPI_eTransmit_DMA:0000000000000000 $t
     /tmp/ccD5U4Dk.s:1811   .text.SPI_eTransmit_DMA:0000000000000000 SPI_eTransmit_DMA
     /tmp/ccD5U4Dk.s:1897   .text.SPI_eTransmit_DMA:0000000000000038 $d
     /tmp/ccD5U4Dk.s:1902   .text.SPI_eReceive_DMA:0000000000000000 $t
     /tmp/ccD5U4Dk.s:1910   .text.SPI_eReceive_DMA:0000000000000000 SPI_eReceive_DMA
     /tmp/ccD5U4Dk.s:2159   .text.SPI_eReceive_DMA:00000000000000a4 $d
     /tmp/ccD5U4Dk.s:2167   .text.SPI_eSendReceive_DMA:0000000000000000 $t
     /tmp/ccD5U4Dk.s:2175   .text.SPI_eSendReceive_DMA:0000000000000000 SPI_eSendReceive_DMA
     /tmp/ccD5U4Dk.s:2333   .text.SPI_eSendReceive_DMA:0000000000000070 $d
     /tmp/ccD5U4Dk.s:2339   .text.SPI_vStop_DMA:0000000000000000 $t
     /tmp/ccD5U4Dk.s:2347   .text.SPI_vStop_DMA:0000000000000000 SPI_vStop_DMA

UNDEFINED SYMBOLS
RCC_vClockEnable
RCC_vClockDisable
XPD_pxTimeService
XPD_vWriteFromStream
XPD_vReadToStream
DMA_eStart_IT
ARM GAS  /tmp/ccD5U4Dk.s 			page 78


DMA_eStart
DMA_vStop_IT
DMA_usGetStatus
