[{"DBLP title": "Floating-Point Fused Multiply-Add under HUB Format.", "DBLP authors": ["Javier Hormigo", "Julio Villalba-Moreno", "Sonia Gonzalez-Navarro"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00010", "OA papers": [{"PaperId": "https://openalex.org/W3047182445", "PaperTitle": "Floating\u2013Point Fused Multiply\u2013Add under HUB Format", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Malaga": 3.0}, "Authors": ["Javier Hormigo", "Julio Villalba", "Sonia Gonzalez-Navarro"]}]}, {"DBLP title": "A Correctly-Rounded Fixed-Point-Arithmetic Dot-Product Algorithm.", "DBLP authors": ["Sylvie Boldo", "Diane Gallois-Wong", "Thibault Hilaire"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00011", "OA papers": [{"PaperId": "https://openalex.org/W3047365684", "PaperTitle": "A Correctly-Rounded Fixed-Point-Arithmetic Dot-Product Algorithm", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Laboratoire de Recherche en Informatique": 1.0, "University of Paris-Saclay": 1.0, "LIP6 UMR 7606, Sorbonne Universit\u00e9, F-75005 Paris, France": 1.0}, "Authors": ["Sylvie Boldo", "Diane Gallois-Wong", "Thibault Hilaire"]}]}, {"DBLP title": "Heuristics for the Design of Large Multipliers for FPGAs.", "DBLP authors": ["Andreas B\u00f6ttcher", "Keanu Kullmann", "Martin Kumm"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00012", "OA papers": [{"PaperId": "https://openalex.org/W3047131805", "PaperTitle": "Heuristics for the Design of Large Multipliers for FPGAs", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fulda University of Applied Sciences": 3.0}, "Authors": ["Andreas Bottcher", "Keanu Kullmann", "Martin Kumm"]}]}, {"DBLP title": "Efficient, arbitrarily high precision hardware logarithmic arithmetic for linear algebra.", "DBLP authors": ["Jeff Johnson"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00013", "OA papers": [{"PaperId": "https://openalex.org/W3047358464", "PaperTitle": "Efficient, arbitrarily high precision hardware logarithmic arithmetic for linear algebra", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Meta (United States)": 1.0}, "Authors": ["Jeff Johnson"]}]}, {"DBLP title": "A Novel Method of Modular Multiplication Based on Karatsuba-like Multiplication.", "DBLP authors": ["Zhen Gu", "Shuguo Li"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00014", "OA papers": [{"PaperId": "https://openalex.org/W3047409455", "PaperTitle": "A Novel Method of Modular Multiplication Based on Karatsuba-like Multiplication", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University,Institute of Microelectronics,,Beijing,,China": 2.0}, "Authors": ["Zhen Gu", "Shuguo Li"]}]}, {"DBLP title": "Alternative Split Functions and Dekker's Product.", "DBLP authors": ["Stef Graillat", "Vincent Lef\u00e8vre", "Jean-Michel Muller"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00015", "OA papers": [{"PaperId": "https://openalex.org/W3006551192", "PaperTitle": "Alternative Split Functions and Dekker\u2019s Product", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universit\u00e9 Paris Cit\u00e9": 1.0, "\u00c9cole Normale Sup\u00e9rieure de Lyon": 2.0}, "Authors": ["Stef Graillat", "Vincent Lef\u00e8vre", "Jean-Michel Muller"]}]}, {"DBLP title": "Algorithms for Manipulating Quaternions in Floating-Point Arithmetic.", "DBLP authors": ["Mioara Joldes", "Jean-Michel Muller"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00016", "OA papers": [{"PaperId": "https://openalex.org/W3005104873", "PaperTitle": "Algorithms for Manipulating Quaternions in Floating-Point Arithmetic", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Laboratory for Analysis and Architecture of Systems": 1.0, "University of Lyon System": 1.0}, "Authors": ["Mioara Joldes", "Jean-Michel Muller"]}]}, {"DBLP title": "A Hole in the Ladder : Interleaved Variables in Iterative Conditional Branching.", "DBLP authors": ["Yoann Marquer", "Tania Richmond"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00017", "OA papers": [{"PaperId": "https://openalex.org/W3038458024", "PaperTitle": "A Hole in the Ladder : Interleaved Variables in Iterative Conditional Branching", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 2.0}, "Authors": ["Yoann Marquer", "Tania Richmond"]}]}, {"DBLP title": "Highly Optimized Montgomery Multiplier for SIKE Primes on FPGA.", "DBLP authors": ["Rami Elkhatib", "Reza Azarderakhsh", "Mehran Mozaffari Kermani"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00018", "OA papers": [{"PaperId": "https://openalex.org/W3047593630", "PaperTitle": "Highly Optimized Montgomery Multiplier for SIKE Primes on FPGA", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Florida Atlantic University": 2.0, "University of South Florida": 1.0}, "Authors": ["Rami Elkhatib", "Reza Azarderakhsh", "Mehran Mozaffari Kermani"]}]}, {"DBLP title": "Fast, Small, and Area-Time Efficient Architectures for Key-Exchange on Curve25519.", "DBLP authors": ["Mojtaba Bisheh-Niasar", "Rami El Khatib", "Reza Azarderakhsh", "Mehran Mozaffari Kermani"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00019", "OA papers": [{"PaperId": "https://openalex.org/W3047159940", "PaperTitle": "Fast, Small, and Area-Time Efficient Architectures for Key-Exchange on Curve25519", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Florida Atlantic University": 3.0, "University of South Florida": 1.0}, "Authors": ["Mojtaba Bisheh Niasar", "Rami El Khatib", "Reza Azarderakhsh", "Mehran Mozaffari Kermani"]}]}, {"DBLP title": "An asymptotically faster version of FV supported on HPR.", "DBLP authors": ["Jean-Claude Bajard", "Julien Eynard", "Paulo Martins", "Leonel Sousa", "Vincent Zucca"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00020", "OA papers": [{"PaperId": "https://openalex.org/W3047535409", "PaperTitle": "An asymptotically faster version of FV supported on HPR", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jean-Claude Bajard", "Julien Eynard", "Paulo A.F. Martins", "Leonel Sousa", "Vincent Zucca"]}]}, {"DBLP title": "Maximum Delay Models for Parallel-Prefix Adders in the Presence of Threshold Voltage Variations.", "DBLP authors": ["Kleanthis Papachatzopoulos", "Vassilis Paliouras"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00021", "OA papers": [{"PaperId": "https://openalex.org/W3047200798", "PaperTitle": "Maximum Delay Models for Parallel-Prefix Adders in the Presence of Threshold Voltage Variations", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Patras": 2.0}, "Authors": ["Kleanthis Papachatzopoulos", "Vassilis Paliouras"]}]}, {"DBLP title": "Variable Precision 16-Bit Floating-Point Vector Unit for Embedded Processors.", "DBLP authors": ["Alberto Nannarelli"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00022", "OA papers": [{"PaperId": "https://openalex.org/W3047333257", "PaperTitle": "Variable Precision 16-Bit Floating-Point Vector Unit for Embedded Processors", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Denmark": 1.0}, "Authors": ["Alberto Nannarelli"]}]}, {"DBLP title": "A Framework for Semi-Automatic Precision and Accuracy Analysis for Fast and Rigorous Deep Learning.", "DBLP authors": ["Christoph Quirin Lauter", "Anastasia Volkova"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00023", "OA papers": [{"PaperId": "https://openalex.org/W3047354260", "PaperTitle": "A Framework for Semi-Automatic Precision and Accuracy Analysis for Fast and Rigorous Deep Learning", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Alaska Anchorage": 1.0, "Nantes Universit\u00e9": 1.0}, "Authors": ["Christoph Lauter", "Anastasia Volkova"]}]}, {"DBLP title": "Variable-Radix Coding of the Reals.", "DBLP authors": ["Peter Lindstrom"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00024", "OA papers": [{"PaperId": "https://openalex.org/W3047008417", "PaperTitle": "Variable-Radix Coding of the Reals", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Lawrence Livermore National Laboratory": 1.0}, "Authors": ["Peter Lindstrom"]}]}, {"DBLP title": "Automatic Design Space Exploration for an Error Tolerant Application.", "DBLP authors": ["Samuel Coward", "Theo Drane", "Yoav Harel"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00025", "OA papers": [{"PaperId": "https://openalex.org/W3047479066", "PaperTitle": "Automatic Design Space Exploration for an Error Tolerant Application", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Samuel R. L. Coward", "Theo Drane", "Yoav Harel"]}]}, {"DBLP title": "Custom-Precision Mathematical Library Explorations for Code Profiling and Optimization.", "DBLP authors": ["David Defour", "Pablo de Oliveira Castro", "Matei Istoan", "Eric Petit"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00026", "OA papers": [{"PaperId": "https://openalex.org/W3047086065", "PaperTitle": "Custom-Precision Mathematical Library Explorations for Code Profiling and Optimization", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Perpignan": 1.0, "Institut Lavoisier de Versailles": 2.0, "Exascale (United Kingdom)": 1.0}, "Authors": ["David Defour", "Pablo de Oliveira Castro", "Matei Istoan", "Eric J. Petit"]}]}, {"DBLP title": "SIMD Multi Format Floating-Point Unit on the IBM z15(TM).", "DBLP authors": ["Stefan Payer", "C\u00e9dric Lichtenau", "Michael Klein", "Kerstin Schelm", "Petra Leber", "Nicol Hofmann", "Tina Babinsky"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00027", "OA papers": [{"PaperId": "https://openalex.org/W3047503493", "PaperTitle": "SIMD Multi Format Floating-Point Unit on the IBM z15(TM)", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM (Germany)": 7.0}, "Authors": ["Stefan E. Payer", "Cedric Lichtenau", "Michael L. Klein", "Kerstin Schelm", "Petra Leber", "Nicol Hofmann", "Tina Babinsky"]}]}, {"DBLP title": "Issues with rounding in the GCC implementation of the ISO 18037: 2008 standard fixed-point arithmetic.", "DBLP authors": ["Mantas Mikaitis"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00028", "OA papers": [{"PaperId": "https://openalex.org/W3101344892", "PaperTitle": "Issues with rounding in the GCC implementation of the ISO 18037:2008 standard fixed-point arithmetic", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Manchester": 1.0}, "Authors": ["Mantas Mikaitis"]}]}, {"DBLP title": "Intel Nervana Neural Network Processor-T (NNP-T) Fused Floating Point Many-Term Dot Product.", "DBLP authors": ["Brian Hickmann", "Jieasheng Chen", "Michael Rotzin", "Andrew Yang", "Maciej Urbanski", "Sasikanth Avancha"], "year": 2020, "doi": "https://doi.org/10.1109/ARITH48897.2020.00029", "OA papers": [{"PaperId": "https://openalex.org/W3047486355", "PaperTitle": "Intel Nervana Neural Network Processor-T (NNP-T) Fused Floating Point Many-Term Dot Product", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Intel (United States)": 4.0, "Intel (Poland)": 1.0, "Intel (India)": 1.0}, "Authors": ["Brian J. Hickmann", "Jieasheng Chen", "Rotzin Michael", "Andrew Yang", "Urbanski Maciej", "Sasikanth Avancha"]}]}]