{
  "Top": "multihart_ip",
  "RtlTop": "multihart_ip",
  "RtlPrefix": "",
  "RtlSubPrefix": "multihart_ip_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ip_num": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ip_num",
          "usage": "data",
          "direction": "in"
        }]
    },
    "running_hart_set": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "running_hart_set",
          "usage": "data",
          "direction": "in"
        }]
    },
    "start_pc": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "start_pc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ip_code_ram": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "ip_code_ram",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ip_data_ram": {
      "index": "4",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "ip_data_ram_PORTA",
          "name": "",
          "usage": "data",
          "direction": "inout"
        }]
    },
    "data_ram": {
      "index": "5",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "data_ram_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "data_ram_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "nb_instruction": {
      "index": "6",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "nb_cycle": {
      "index": "7",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -vivado_clock=10",
      "config_export -rtl=verilog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "multihart_ip"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "multihart_ip",
    "Version": "1.0",
    "DisplayName": "Multihart_ip",
    "Revision": "2113760715",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_multihart_ip_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/wb.cpp",
      "..\/..\/..\/..\/type.cpp",
      "..\/..\/..\/..\/print.cpp",
      "..\/..\/..\/..\/new_cycle.cpp",
      "..\/..\/..\/..\/multihart_ip.cpp",
      "..\/..\/..\/..\/mem_access.cpp",
      "..\/..\/..\/..\/mem.cpp",
      "..\/..\/..\/..\/issue.cpp",
      "..\/..\/..\/..\/immediate.cpp",
      "..\/..\/..\/..\/fetch.cpp",
      "..\/..\/..\/..\/execute.cpp",
      "..\/..\/..\/..\/emulate.cpp",
      "..\/..\/..\/..\/disassemble.cpp",
      "..\/..\/..\/..\/decode.cpp",
      "..\/..\/..\/..\/compute.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/testbench_seq_multihart_ip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/multihart_ip_control_s_axi.vhd",
      "impl\/vhdl\/multihart_ip_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/multihart_ip_gmem_m_axi.vhd",
      "impl\/vhdl\/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_197_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_5_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_3_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_13_3_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_13_5_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_15_6_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_17_7_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_65_5_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_65_5_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/multihart_ip_control_s_axi.v",
      "impl\/verilog\/multihart_ip_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/multihart_ip_gmem_m_axi.v",
      "impl\/verilog\/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_197_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_5_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_3_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_13_3_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_13_5_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_15_6_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_17_7_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_65_5_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_65_5_32_1_1.v",
      "impl\/verilog\/multihart_ip.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.mdd",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.tcl",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.yaml",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip.c",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip.h",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_hw.h",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_linux.c",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/multihart_ip.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "18",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "start_pc": {
          "offset": "32",
          "range": "8"
        },
        "ip_code_ram": {
          "offset": "131072",
          "range": "131072"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ip_num",
          "access": "W",
          "description": "Data signal of ip_num",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ip_num",
              "access": "W",
              "description": "Bit 31 to 0 of ip_num"
            }]
        },
        {
          "offset": "0x18",
          "name": "running_hart_set",
          "access": "W",
          "description": "Data signal of running_hart_set",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "running_hart_set",
              "access": "W",
              "description": "Bit 31 to 0 of running_hart_set"
            }]
        },
        {
          "offset": "0x28",
          "name": "data_ram_1",
          "access": "W",
          "description": "Data signal of data_ram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "data_ram",
              "access": "W",
              "description": "Bit 31 to 0 of data_ram"
            }]
        },
        {
          "offset": "0x2c",
          "name": "data_ram_2",
          "access": "W",
          "description": "Data signal of data_ram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "data_ram",
              "access": "W",
              "description": "Bit 63 to 32 of data_ram"
            }]
        },
        {
          "offset": "0x34",
          "name": "nb_instruction",
          "access": "R",
          "description": "Data signal of nb_instruction",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_instruction",
              "access": "R",
              "description": "Bit 31 to 0 of nb_instruction"
            }]
        },
        {
          "offset": "0x38",
          "name": "nb_instruction_ctrl",
          "access": "R",
          "description": "Control signal of nb_instruction",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_instruction_ap_vld",
              "access": "R",
              "description": "Control signal nb_instruction_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x44",
          "name": "nb_cycle",
          "access": "R",
          "description": "Data signal of nb_cycle",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_cycle",
              "access": "R",
              "description": "Bit 31 to 0 of nb_cycle"
            }]
        },
        {
          "offset": "0x48",
          "name": "nb_cycle_ctrl",
          "access": "R",
          "description": "Control signal of nb_cycle",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_cycle_ap_vld",
              "access": "R",
              "description": "Control signal nb_cycle_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "ip_num"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "running_hart_set"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "start_pc"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "131072",
          "argName": "ip_code_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "data_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "nb_instruction"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "nb_cycle"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "data_ram"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "data_ram"
        }
      ]
    },
    "ip_data_ram_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "ip_data_ram_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "131072",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "ip_data_ram_Addr_A": "ADDR",
        "ip_data_ram_EN_A": "EN",
        "ip_data_ram_WEN_A": "WE",
        "ip_data_ram_Din_A": "DIN",
        "ip_data_ram_Dout_A": "DOUT",
        "ip_data_ram_Clk_A": "CLK",
        "ip_data_ram_Rst_A": "RST"
      },
      "ports": [
        "ip_data_ram_Addr_A",
        "ip_data_ram_Clk_A",
        "ip_data_ram_Din_A",
        "ip_data_ram_Dout_A",
        "ip_data_ram_EN_A",
        "ip_data_ram_Rst_A",
        "ip_data_ram_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_storage": "666",
          "argName": "ip_data_ram"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "18"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "18"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "ip_data_ram_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "ip_data_ram_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "ip_data_ram_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "ip_data_ram_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "ip_data_ram_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "ip_data_ram_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "ip_data_ram_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "multihart_ip",
      "BindInstances": "has_exited_fu_207_p2 has_exited_6_fu_221_p2 reg_file_fu_247_p2 control_s_axi_U gmem_m_axi_U",
      "Instances": [{
          "ModuleName": "multihart_ip_Pipeline_VITIS_LOOP_197_1",
          "InstanceName": "grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175",
          "BindInstances": "nbi_3_fu_13281_p2 nbc_3_fu_13287_p2 xor_ln55_fu_4210_p2 c_fu_4216_p2 xor_ln57_fu_4222_p2 c_12_fu_4228_p2 xor_ln73_fu_4234_p2 selected_hart_fu_4240_p2 is_selected_fu_4246_p2 select_ln118_fu_7157_p3 select_ln118_1_fu_7164_p3 xor_ln118_fu_4252_p2 f_state_fetch_pc_6_fu_7171_p3 f_state_fetch_pc_5_fu_7179_p3 or_ln118_fu_4258_p2 f_state_is_full_3_fu_4264_p2 or_ln118_1_fu_4270_p2 f_state_is_full_2_fu_4276_p2 select_ln122_fu_7187_p3 select_ln122_1_fu_7194_p3 xor_ln122_fu_4282_p2 f_state_fetch_pc_9_fu_7201_p3 f_state_fetch_pc_8_fu_7209_p3 or_ln122_fu_4288_p2 f_state_is_full_5_fu_4294_p2 or_ln122_1_fu_4300_p2 f_state_is_full_4_fu_4306_p2 select_ln127_12_fu_4312_p3 xor_ln127_fu_4320_p2 xor_ln127_1_fu_4326_p2 or_ln127_fu_4332_p2 select_ln128_fu_4338_p3 p_ph_fu_4378_p6 and_ln127_fu_4352_p2 sel_tmp3_demorgan_fu_4358_p2 sel_tmp3_fu_4364_p2 sparsemux_7_2_1_1_1_U1 empty_41_fu_7217_p2 fetching_hart_fu_4398_p3 and_ln131_fu_7221_p2 or_ln131_fu_7226_p2 and_ln131_1_fu_7231_p2 instruction2_i_i12246307_idx_fu_7237_p3 select_ln39_fu_7243_p3 select_ln134_fu_11502_p3 select_ln134_1_fu_11509_p3 sel_tmp22_fu_7256_p2 or_ln131_1_fu_7262_p2 xor_ln74_fu_7267_p2 and_ln131_2_fu_7272_p2 and_ln131_3_fu_7278_p2 or_ln131_2_fu_7283_p2 f_state_instruction_3_fu_11516_p3 f_state_instruction_2_fu_11523_p3 and_ln134_demorgan_fu_7289_p2 and_ln134_fu_7295_p2 f_state_is_full_7_fu_7301_p2 not_sel_tmp27_fu_7306_p2 and_ln134_1_fu_7312_p2 f_state_is_full_6_fu_7318_p2 sel_tmp65_fu_7323_p2 and_ln131_4_fu_7329_p2 and_ln131_5_fu_7335_p2 sparsemux_7_2_1_1_1_U10 f_to_d_fetch_pc_1_fu_7367_p3 f_to_d_instruction_1_fu_11530_p3 xor_ln136_fu_4406_p2 c_13_fu_4412_p2 xor_ln138_fu_4418_p2 c_14_fu_4424_p2 selected_hart_1_fu_4430_p2 is_selected_6_fu_4436_p2 select_ln198_fu_7375_p3 select_ln198_1_fu_7382_p3 select_ln198_2_fu_7389_p3 select_ln198_3_fu_7396_p3 xor_ln198_fu_4442_p2 d_state_instruction_4_fu_7403_p3 d_state_instruction_3_fu_7411_p3 d_state_fetch_pc_4_fu_7419_p3 d_state_fetch_pc_3_fu_7427_p3 or_ln198_fu_4448_p2 d_state_is_full_3_fu_4454_p2 or_ln198_1_fu_4460_p2 d_state_is_full_2_fu_4466_p2 xor_ln202_fu_4472_p2 or_ln202_fu_4478_p2 decoding_hart_fu_4484_p3 select_ln203_fu_4492_p3 xor_ln207_fu_4520_p2 d_state_is_full_9_fu_4526_p2 d_state_is_full_8_fu_4532_p2 select_ln102_fu_7440_p3 d_i_is_lui_fu_7457_p2 d_i_is_jal_fu_7463_p2 d_state_d_i_is_jalr_fu_7469_p2 d_i_is_load_1_fu_7475_p2 d_i_is_store_fu_7481_p2 icmp_ln41_fu_7487_p2 or_ln101_fu_7553_p2 or_ln101_1_fu_7559_p2 icmp_ln50_fu_7565_p2 icmp_ln51_fu_7602_p2 or_ln51_fu_7608_p2 or_ln51_1_fu_7614_p2 or_ln51_2_fu_7620_p2 or_ln51_3_fu_7626_p2 icmp_ln54_fu_7632_p2 xor_ln51_fu_7638_p2 d_i_is_rs2_reg_fu_7644_p2 d_i_is_ret_fu_7650_p2 icmp_ln63_fu_7656_p2 d_i_is_r_type_fu_11537_p2 select_ln107_fu_7672_p3 d_to_f_relative_pc_1_ph_v_fu_11665_p3 d_to_f_relative_pc_1_ph_fu_11672_p2 icmp_ln228_fu_7679_p2 xor_ln229_fu_7685_p2 xor_ln228_fu_7691_p2 or_ln228_1_fu_7697_p2 or_ln228_fu_7703_p2 and_ln228_fu_7709_p2 sparsemux_65_5_1_1_1_U2 is_locked_1_fu_4769_p2 sparsemux_65_5_1_1_1_U3 is_locked_2_fu_4911_p2 wait_12_fu_4917_p2 xor_ln80_fu_4923_p2 and_ln80_fu_4929_p2 xor_ln81_fu_4935_p2 c_4_fu_4941_p2 sparsemux_65_5_1_1_1_U4 is_locked_1_1_fu_5083_p2 sparsemux_65_5_1_1_1_U5 is_locked_2_1_fu_5225_p2 wait_12_1_fu_5231_p2 xor_ln91_fu_5237_p2 and_ln91_fu_5243_p2 xor_ln92_fu_5249_p2 c_5_fu_5255_p2 or_ln162_fu_5261_p2 selected_hart_2_fu_5267_p2 is_selected_7_fu_5273_p2 i_state_relative_pc_11_fu_11708_p3 i_state_relative_pc_10_fu_11715_p3 i_state_d_i_is_r_type_7_fu_7979_p3 i_state_d_i_is_r_type_4_fu_7986_p3 i_state_d_i_has_no_dest_7_fu_5279_p3 i_state_d_i_has_no_dest_4_fu_5287_p3 i_state_d_i_is_lui_7_fu_7993_p3 i_state_d_i_is_lui_4_fu_8000_p3 i_state_d_i_is_ret_7_fu_8007_p3 i_state_d_i_is_ret_4_fu_8014_p3 i_state_d_i_is_jal_7_fu_8021_p3 i_state_d_i_is_jal_4_fu_8028_p3 i_state_d_i_is_jalr_7_fu_8035_p3 i_state_d_i_is_jalr_4_fu_8042_p3 i_state_d_i_is_branch_7_fu_8049_p3 i_state_d_i_is_branch_4_fu_8056_p3 i_state_d_i_is_store_7_fu_8063_p3 i_state_d_i_is_store_4_fu_8070_p3 i_state_d_i_is_load_7_fu_8077_p3 i_state_d_i_is_load_4_fu_8084_p3 i_state_d_i_is_rs2_reg_7_fu_5295_p3 i_state_d_i_is_rs2_reg_4_fu_5303_p3 i_state_d_i_is_rs1_reg_7_fu_5311_p3 i_state_d_i_is_rs1_reg_4_fu_5319_p3 i_state_d_i_imm_11_fu_8091_p3 i_state_d_i_imm_10_fu_8098_p3 i_state_d_i_type_7_fu_8105_p3 i_state_d_i_type_4_fu_8112_p3 i_state_d_i_func7_7_fu_8119_p3 i_state_d_i_func7_4_fu_8126_p3 i_state_d_i_rs2_11_fu_5327_p3 i_state_d_i_rs2_10_fu_5335_p3 i_state_d_i_rs1_11_fu_5343_p3 i_state_d_i_rs1_10_fu_5351_p3 i_state_d_i_func3_11_fu_8133_p3 i_state_d_i_func3_10_fu_8140_p3 i_state_d_i_rd_7_fu_5359_p3 i_state_d_i_rd_4_fu_5367_p3 i_state_fetch_pc_11_fu_8147_p3 i_state_fetch_pc_10_fu_8154_p3 xor_ln210_fu_8161_p2 sparsemux_65_5_1_1_1_U6 sparsemux_65_5_1_1_1_U7 select_ln30_fu_5647_p3 is_locked_1_2_fu_5655_p2 sparsemux_65_5_1_1_1_U8 sparsemux_65_5_1_1_1_U9 select_ln33_fu_5933_p3 is_locked_2_2_fu_5941_p2 i_state_wait_12_2_fu_5947_p2 select_ln34_fu_5953_p3 select_ln34_1_fu_5961_p3 i_state_wait_12_4_fu_5969_p3 i_state_wait_12_3_fu_5977_p3 i_state_relative_pc_6_fu_11722_p3 i_state_relative_pc_5_fu_11730_p3 i_state_d_i_is_r_type_6_fu_8166_p3 i_state_d_i_is_r_type_5_fu_8174_p3 i_state_d_i_has_no_dest_6_fu_5985_p3 i_state_d_i_has_no_dest_5_fu_5993_p3 i_state_d_i_is_lui_6_fu_8182_p3 i_state_d_i_is_lui_5_fu_8190_p3 i_state_d_i_is_ret_6_fu_8198_p3 i_state_d_i_is_ret_5_fu_8206_p3 i_state_d_i_is_jal_6_fu_8214_p3 i_state_d_i_is_jal_5_fu_8222_p3 i_state_d_i_is_jalr_6_fu_8230_p3 i_state_d_i_is_jalr_5_fu_8238_p3 i_state_d_i_is_branch_6_fu_8246_p3 i_state_d_i_is_branch_5_fu_8254_p3 i_state_d_i_is_store_6_fu_8262_p3 i_state_d_i_is_store_5_fu_8270_p3 i_state_d_i_is_load_6_fu_8278_p3 i_state_d_i_is_load_5_fu_8286_p3 i_state_d_i_is_rs2_reg_6_fu_6001_p3 i_state_d_i_is_rs2_reg_5_fu_6009_p3 i_state_d_i_is_rs1_reg_6_fu_6017_p3 i_state_d_i_is_rs1_reg_5_fu_6025_p3 i_state_d_i_imm_6_fu_8294_p3 i_state_d_i_imm_5_fu_8302_p3 i_state_d_i_type_6_fu_8310_p3 i_state_d_i_type_5_fu_8318_p3 i_state_d_i_func7_6_fu_8326_p3 i_state_d_i_func7_5_fu_8334_p3 i_state_d_i_rs2_6_fu_6033_p3 i_state_d_i_rs2_5_fu_6041_p3 i_state_d_i_rs1_6_fu_6049_p3 i_state_d_i_rs1_5_fu_6057_p3 i_state_d_i_func3_6_fu_8342_p3 i_state_d_i_func3_5_fu_8350_p3 i_state_d_i_rd_6_fu_6065_p3 i_state_d_i_rd_5_fu_6073_p3 i_state_fetch_pc_6_fu_8358_p3 i_state_fetch_pc_5_fu_8366_p3 i_state_is_full_3_fu_8374_p2 i_state_is_full_5_fu_8379_p2 i_state_is_full_2_fu_8385_p2 i_state_is_full_4_fu_8391_p2 xor_ln214_fu_6081_p2 or_ln214_fu_6087_p2 select_ln215_fu_6093_p3 issuing_hart_fu_6101_p3 i_to_e_d_i_has_no_dest_fu_6109_p3 xor_ln221_fu_8397_p2 select_ln216_fu_6117_p3 select_ln221_3_fu_6125_p3 xor_ln221_1_fu_6133_p2 or_ln215_fu_6139_p2 and_ln215_fu_6145_p2 cmp_i_i3786375_fu_8402_p3 empty_43_fu_8408_p3 conv_i30_i6373_fu_8413_p3 i_to_e_d_i_rd_fu_8418_p3 i_hart_1_fu_8660_p2 i_destination_1_fu_8680_p2 i_to_e_d_i_rs1_fu_8440_p3 i_to_e_d_i_rs2_fu_8446_p3 sparsemux_65_5_32_1_1_U18 sparsemux_65_5_32_1_1_U19 i_to_e_rv1_fu_12706_p3 sparsemux_65_5_32_1_1_U20 sparsemux_65_5_32_1_1_U21 i_to_e_rv2_fu_12983_p3 i_to_e_fetch_pc_fu_8452_p3 i_to_e_d_i_func3_fu_8460_p3 i_to_e_d_i_func7_fu_8468_p3 i_to_e_d_i_type_fu_8476_p3 i_to_e_d_i_imm_fu_8484_p3 i_to_e_d_i_is_load_fu_8492_p3 i_to_e_d_i_is_store_fu_8500_p3 i_to_e_d_i_is_branch_fu_8508_p3 i_to_e_d_i_is_jalr_fu_8516_p3 i_to_e_d_i_is_jal_fu_8524_p3 i_to_e_d_i_is_ret_fu_8532_p3 i_to_e_d_i_is_lui_fu_8540_p3 i_to_e_d_i_is_r_type_fu_8548_p3 i_to_e_relative_pc_fu_11738_p3 or_ln215_1_fu_6151_p2 xor_ln215_fu_6157_p2 and_ln215_1_fu_6163_p2 and_ln216_fu_8556_p2 cmp_i_i3786374_fu_8560_p3 conv_i30_i6372_fu_8567_p3 i_destination_1_fu_8680_p4 xor_ln216_fu_8579_p2 and_ln216_1_fu_8584_p2 or_ln216_fu_8589_p2 i_state_is_full_7_demorgan_fu_8594_p2 i_state_is_full_7_fu_8600_p2 i_state_is_full_9_fu_8606_p2 not_sel_tmp192_fu_8612_p2 i_state_is_full_6_fu_8618_p2 i_state_is_full_8_fu_8624_p2 sel_tmp212_fu_8630_p2 and_ln215_2_fu_8635_p2 or_ln216_1_fu_8640_p2 and_ln216_2_fu_8646_p2 sparsemux_7_2_1_1_1_U11 sparsemux_7_2_5_1_1_U12 empty_44_fu_8700_p2 i_to_e_hart_1_fu_8706_p3 i_to_e_fetch_pc_1_fu_8713_p3 i_to_e_d_i_rd_1_fu_8720_p3 i_to_e_d_i_func3_1_fu_8728_p3 i_to_e_d_i_rs2_1_fu_8735_p3 i_to_e_d_i_func7_1_fu_8743_p3 i_to_e_d_i_type_1_fu_8751_p3 i_to_e_d_i_imm_1_fu_8759_p3 i_to_e_d_i_is_load_1_fu_8766_p3 i_to_e_d_i_is_store_1_fu_8773_p3 i_to_e_d_i_is_branch_1_fu_8780_p3 i_to_e_d_i_is_jalr_1_fu_8788_p3 i_to_e_d_i_is_jal_1_fu_8796_p3 i_to_e_d_i_is_ret_1_fu_8804_p3 i_to_e_d_i_is_lui_1_fu_8812_p3 i_to_e_d_i_has_no_dest_1_fu_8820_p3 i_to_e_d_i_is_r_type_1_fu_8828_p3 i_to_e_relative_pc_1_fu_11745_p3 i_to_e_rv1_1_fu_12990_p3 i_to_e_rv2_1_fu_12996_p3 xor_ln115_fu_2995_p2 c_15_fu_6169_p2 xor_ln117_fu_6174_p2 c_16_fu_6179_p2 selected_hart_3_fu_6185_p2 is_selected_8_fu_6190_p2 select_ln187_fu_11752_p3 select_ln187_1_fu_11759_p3 select_ln187_2_fu_11766_p3 select_ln187_3_fu_11773_p3 select_ln187_4_fu_8836_p3 select_ln187_5_fu_8843_p3 select_ln187_6_fu_8850_p3 select_ln187_7_fu_8857_p3 select_ln187_8_fu_8864_p3 select_ln187_9_fu_8871_p3 select_ln187_10_fu_8878_p3 select_ln187_11_fu_8885_p3 select_ln187_12_fu_8892_p3 select_ln187_13_fu_8899_p3 select_ln187_14_fu_8906_p3 select_ln187_15_fu_8913_p3 select_ln187_16_fu_8920_p3 select_ln187_17_fu_8927_p3 select_ln187_18_fu_8934_p3 select_ln187_19_fu_8941_p3 select_ln187_20_fu_6196_p3 select_ln187_21_fu_6204_p3 select_ln187_22_fu_6212_p3 select_ln187_23_fu_6220_p3 select_ln187_24_fu_6228_p3 select_ln187_25_fu_6236_p3 select_ln187_26_fu_8948_p3 select_ln187_27_fu_8955_p3 select_ln187_28_fu_8962_p3 select_ln187_29_fu_8969_p3 select_ln187_30_fu_8976_p3 select_ln187_31_fu_8983_p3 select_ln187_32_fu_6244_p3 select_ln187_33_fu_6252_p3 select_ln187_34_fu_8990_p3 select_ln187_35_fu_8997_p3 select_ln187_36_fu_6260_p3 select_ln187_37_fu_6268_p3 xor_ln187_fu_6276_p2 e_state_relative_pc_1_fu_11780_p3 e_state_relative_pc_fu_11788_p3 e_state_rv2_4_fu_11796_p3 e_state_rv2_3_fu_11804_p3 e_state_rv1_4_fu_9004_p3 e_state_rv1_3_fu_9012_p3 e_state_d_i_is_r_type_4_fu_9020_p3 e_state_d_i_is_r_type_3_fu_9028_p3 e_state_d_i_has_no_dest_4_fu_9036_p3 e_state_d_i_has_no_dest_3_fu_9044_p3 e_state_d_i_is_lui_4_fu_9052_p3 e_state_d_i_is_lui_3_fu_9060_p3 e_state_d_i_is_ret_4_fu_9068_p3 e_state_d_i_is_ret_3_fu_9076_p3 e_state_d_i_is_jal_4_fu_9084_p3 e_state_d_i_is_jal_3_fu_9092_p3 e_state_d_i_is_jalr_4_fu_9100_p3 e_state_d_i_is_jalr_3_fu_9108_p3 e_state_d_i_is_branch_4_fu_9116_p3 e_state_d_i_is_branch_3_fu_9124_p3 e_state_d_i_is_store_4_fu_6282_p3 e_state_d_i_is_store_3_fu_6290_p3 e_state_d_i_is_load_4_fu_6298_p3 e_state_d_i_is_load_3_fu_6306_p3 e_state_d_i_imm_4_fu_6314_p3 e_state_d_i_imm_3_fu_6322_p3 e_state_d_i_type_4_fu_9132_p3 e_state_d_i_type_3_fu_9140_p3 e_state_d_i_func7_4_fu_9148_p3 e_state_d_i_func7_3_fu_9156_p3 e_state_d_i_rs2_4_fu_9164_p3 e_state_d_i_rs2_3_fu_9172_p3 e_state_d_i_func3_4_fu_6330_p3 e_state_d_i_func3_3_fu_6338_p3 e_state_d_i_rd_4_fu_9180_p3 e_state_d_i_rd_3_fu_9188_p3 e_state_fetch_pc_4_fu_6346_p3 e_state_fetch_pc_3_fu_6354_p3 or_ln187_fu_6362_p2 e_state_is_full_3_fu_6368_p2 or_ln187_1_fu_6374_p2 e_state_is_full_2_fu_6380_p2 executing_hart_fu_6386_p3 select_ln192_fu_6394_p3 select_ln42_fu_9196_p3 rv2_fu_11812_p3 func3_fu_6400_p3 icmp_ln24_fu_11819_p2 result_24_fu_11918_p14 result_24_fu_11918_p10 result_24_fu_11918_p8 result_24_fu_11918_p6 icmp_ln18_fu_11845_p2 result_24_fu_11918_p4 result_24_fu_11918_p2 icmp_ln8_fu_11861_p2 icmp_ln8_1_fu_11866_p2 icmp_ln8_2_fu_11871_p2 icmp_ln8_3_fu_11876_p2 icmp_ln8_4_fu_11881_p2 icmp_ln8_5_fu_11886_p2 icmp_ln8_6_fu_11891_p2 or_ln8_fu_11896_p2 sparsemux_15_6_1_1_1_U15 d_i_rs2_2_fu_11954_p3 d_i_imm_7_fu_9207_p3 d_i_is_r_type_1_fu_9212_p3 f7_6_fu_9235_p3 shift_2_fu_11963_p3 rv2_2_fu_11970_p3 result_25_fu_12075_p16 and_ln45_fu_11981_p2 result_2_fu_11985_p2 result_3_fu_11990_p2 result_25_fu_12075_p14 result_25_fu_12075_p12 result_6_fu_12012_p2 result_7_fu_12021_p2 result_25_fu_12075_p6 result_9_fu_12035_p2 result_10_fu_12040_p2 result_25_fu_12075_p4 result_25_fu_12075_p2 sparsemux_17_7_32_1_1_U16 pc_fu_6408_p3 d_i_type_1_fu_9246_p3 d_i_is_load_fu_6416_p3 d_i_is_jalr_fu_9253_p3 d_i_is_lui_1_fu_9260_p3 npc4_fu_9280_p2 result_15_fu_9290_p2 result_16_fu_9300_p2 result_26_fu_9377_p4 result_26_fu_9377_p10 icmp_ln78_fu_9321_p2 icmp_ln78_1_fu_9327_p2 icmp_ln78_2_fu_9333_p2 icmp_ln78_3_fu_9339_p2 sel_tmp502_fu_9345_p2 sel_tmp504_fu_9351_p2 sel_tmp505_fu_9357_p2 sparsemux_13_5_32_1_1_U13 j_b_target_pc_fu_9419_p2 add_ln121_fu_9428_p2 next_pc_fu_9444_p3 select_ln64_fu_9452_p3 and_ln64_fu_12115_p2 or_ln64_fu_12120_p2 select_ln63_fu_12125_p3 e_to_f_target_pc_fu_12132_p3 or_ln68_fu_9459_p2 e_to_m_is_ret_fu_9465_p3 icmp_ln71_fu_9472_p2 xor_ln70_fu_9478_p2 or_ln70_fu_9484_p2 e_state_is_target_fu_9490_p3 e_to_m_rd_fu_9498_p3 e_to_m_has_no_dest_fu_9505_p3 e_to_m_is_store_fu_6424_p3 select_ln98_fu_9516_p3 or_ln98_fu_9523_p2 or_ln98_1_fu_9529_p2 e_to_m_value_s_fu_12156_p8 xor_ln191_fu_6432_p2 and_ln191_fu_6438_p2 xor_ln192_fu_6444_p2 and_ln192_fu_6450_p2 or_ln192_fu_6456_p2 e_state_is_full_5_demorgan_fu_6462_p2 e_state_is_full_5_fu_6468_p2 e_state_is_full_7_fu_6474_p2 not_sel_tmp514_fu_6480_p2 e_state_is_full_4_fu_6486_p2 e_state_is_full_6_fu_6492_p2 or_ln134_fu_6498_p2 xor_ln134_fu_6504_p2 and_ln192_1_fu_6510_p2 or_ln192_1_fu_6516_p2 and_ln192_2_fu_9535_p2 and_ln192_3_fu_9540_p2 and_ln192_4_fu_9545_p2 sparsemux_9_3_32_1_1_U17 e_to_m_address_1_fu_9551_p3 sparsemux_7_2_1_1_1_U14 e_to_m_func3_1_fu_6522_p3 e_to_m_is_store_1_fu_6529_p3 e_to_m_is_load_1_fu_6536_p3 e_to_m_has_no_dest_1_fu_9584_p3 e_to_m_rd_1_fu_9590_p3 e_to_m_hart_1_fu_6543_p3 e_to_f_target_pc_2_fu_12178_p3 e_to_f_hart_fu_6550_p3 e_to_f_is_valid_fu_9596_p2 selected_hart_5_fu_3001_p2 c_17_fu_3007_p2 xor_ln93_fu_3013_p2 c_18_fu_3019_p2 selected_hart_4_fu_3025_p2 is_selected_4_fu_3031_p2 select_ln154_fu_3041_p3 xor_ln154_fu_3049_p2 xor_ln40_fu_3089_p2 m_state_is_local_ip_2_fu_3095_p2 select_ln158_fu_3101_p3 select_ln158_1_fu_3109_p3 select_ln158_2_fu_3117_p3 select_ln158_3_fu_3125_p3 select_ln158_4_fu_3133_p3 select_ln158_5_fu_3141_p3 select_ln158_6_fu_9601_p3 select_ln158_7_fu_9608_p3 select_ln158_8_fu_13749_p3 select_ln158_9_fu_13755_p3 select_ln158_10_fu_3149_p3 select_ln158_11_fu_3157_p3 select_ln158_12_fu_9615_p3 select_ln158_13_fu_9622_p3 select_ln158_14_fu_3165_p3 select_ln158_15_fu_3173_p3 select_ln158_16_fu_3181_p3 select_ln158_17_fu_3189_p3 select_ln158_18_fu_3197_p3 select_ln158_19_fu_3205_p3 select_ln158_20_fu_6558_p3 select_ln158_21_fu_6565_p3 select_ln158_22_fu_6572_p3 select_ln158_23_fu_6579_p3 xor_ln158_fu_6586_p2 m_state_accessed_ip_4_fu_3213_p3 m_state_accessed_ip_3_fu_3221_p3 m_state_accessed_h_4_fu_3229_p3 m_state_accessed_h_3_fu_3237_p3 m_state_is_local_ip_4_fu_3245_p3 m_state_is_local_ip_3_fu_3253_p3 m_state_result_4_fu_9629_p3 m_state_result_3_fu_9637_p3 m_state_value_3_fu_13761_p3 m_state_value_2_fu_13769_p3 m_state_address_4_fu_3261_p3 m_state_address_3_fu_3269_p3 m_state_is_ret_4_fu_9645_p3 m_state_is_ret_3_fu_9653_p3 m_state_func3_4_fu_3277_p3 m_state_func3_3_fu_3285_p3 m_state_is_store_4_fu_3293_p3 m_state_is_store_3_fu_3301_p3 m_state_is_load_4_fu_3309_p3 m_state_is_load_3_fu_3317_p3 m_state_has_no_dest_4_fu_6591_p3 m_state_has_no_dest_3_fu_6599_p3 m_state_rd_4_fu_6607_p3 m_state_rd_3_fu_6615_p3 or_ln158_fu_6623_p2 m_state_is_full_3_fu_6628_p2 or_ln158_1_fu_6633_p2 m_state_is_full_2_fu_6639_p2 empty_45_fu_3325_p2 m_to_w_is_valid_1_fu_3331_p2 accessing_hart_fu_3337_p3 xor_ln166_fu_6744_p2 m_state_is_full_9_fu_6749_p2 m_state_is_full_8_fu_6755_p2 ip_fu_3395_p3 hart_8_fu_3403_p3 is_local_fu_3411_p3 m_to_w_is_load_1_fu_3419_p3 is_store_fu_3427_p3 select_ln78_fu_3435_p3 msize_fu_3457_p3 select_ln65_fu_13787_p3 add_ln104_fu_3495_p2 shl_ln108_fu_3509_p2 shl_ln108_2_fu_13830_p2 shl_ln102_fu_3547_p2 shl_ln102_2_fu_13847_p2 add_ln91_fu_3567_p2 shl_ln95_fu_3581_p2 shl_ln95_2_fu_13881_p2 shl_ln89_fu_3611_p2 shl_ln89_2_fu_13898_p2 sparsemux_7_2_8_1_1_U22 h_fu_14002_p3 sparsemux_13_3_32_1_1_U23 select_ln60_fu_14048_p3 select_ln60_1_fu_14054_p3 m_to_w_rd_1_fu_6760_p3 m_to_w_has_no_dest_1_fu_6767_p3 m_to_w_is_ret_1_fu_9886_p3 m_to_w_value_1_fu_14076_p3 m_to_w_result_1_fu_9893_p3 is_selected_5_fu_3704_p2 select_ln127_fu_6806_p3 select_ln127_1_fu_6813_p3 select_ln127_2_fu_13366_p3 select_ln127_3_fu_13373_p3 select_ln127_4_fu_6820_p3 select_ln127_5_fu_6827_p3 select_ln127_6_fu_3710_p3 select_ln127_7_fu_3718_p3 select_ln127_8_fu_3726_p3 select_ln127_9_fu_3734_p3 select_ln127_10_fu_3742_p3 select_ln127_11_fu_3750_p3 xor_ln127_2_fu_3758_p2 w_state_result_4_fu_6834_p3 w_state_result_3_fu_6842_p3 w_state_value_4_fu_13380_p3 w_state_value_3_fu_13388_p3 w_state_is_ret_4_fu_6850_p3 w_state_is_ret_3_fu_6858_p3 w_state_is_load_4_fu_3764_p3 w_state_is_load_3_fu_3772_p3 w_state_has_no_dest_4_fu_3780_p3 w_state_has_no_dest_3_fu_3788_p3 w_state_rd_4_fu_3796_p3 w_state_rd_3_fu_3804_p3 or_ln127_1_fu_3812_p2 w_state_is_full_2_fu_3818_p2 or_ln127_2_fu_3824_p2 w_state_is_full_fu_3830_p2 is_writing_fu_3836_p2 writing_hart_fu_3842_p3 select_ln136_fu_3850_p3 xor_ln136_1_fu_9916_p2 is_unlock_fu_9921_p2 select_ln138_fu_3858_p3 w_destination_1_fu_9926_p3 w_hart_1_fu_9932_p3 xor_ln141_fu_6876_p2 w_state_is_full_5_fu_6881_p2 w_state_is_full_4_fu_6886_p2 select_ln47_fu_3896_p3 reg_file_130_fu_6890_p3 reg_file_129_fu_13396_p3 select_ln52_fu_6897_p3 select_ln52_1_fu_6914_p3 icmp_ln52_fu_6921_p2 or_ln53_fu_6937_p2 or_ln53_1_fu_6941_p2 xor_ln91_2_fu_9943_p2 or_ln91_fu_9948_p2 and_ln91_2_fu_9953_p2 xor_ln93_1_fu_9959_p2 and_ln93_fu_9965_p2 and_ln95_fu_9971_p2 xor_ln95_fu_9977_p2 icmp_ln95_fu_9983_p2 or_ln95_fu_9989_p2 and_ln69_fu_3904_p2"
        }]
    },
    "Info": {
      "multihart_ip_Pipeline_VITIS_LOOP_197_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "multihart_ip": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "multihart_ip_Pipeline_VITIS_LOOP_197_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "18.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_197_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "7249",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "11763",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "22",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "multihart_ip": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "18.256"
        },
        "Area": {
          "BRAM_18K": "68",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "24",
          "FF": "8662",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "13177",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "24",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-10-02 20:15:19 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
