
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036365                       # Number of seconds simulated
sim_ticks                                 36364734366                       # Number of ticks simulated
final_tick                               565929114303                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 277084                       # Simulator instruction rate (inst/s)
host_op_rate                                   349963                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3044459                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907692                       # Number of bytes of host memory used
host_seconds                                 11944.56                       # Real time elapsed on the host
sim_insts                                  3309650555                       # Number of instructions simulated
sim_ops                                    4180157444                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2164096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       595456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2216832                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4981120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1394432                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1394432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16907                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4652                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17319                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38915                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10894                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10894                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59510843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16374546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60961039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               136976664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             130236                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38345722                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38345722                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38345722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59510843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16374546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60961039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              175322386                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87205599                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30992521                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25423669                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014007                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13100194                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12092618                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163056                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87228                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32013578                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170111917                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30992521                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15255674                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36573462                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10801622                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7462922                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15661157                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       803451                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84805385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.465603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48231923     56.87%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648466      4.30%     61.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199056      3.77%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437753      4.05%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3021225      3.56%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577651      1.86%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026519      1.21%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2698028      3.18%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17964764     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84805385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355396                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.950699                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33684946                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7039466                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34785181                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546813                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8748970                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075202                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6977                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201784846                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51050                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8748970                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35346364                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3392861                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       935560                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33636003                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2745619                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194968689                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11694                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1721301                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748835                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           57                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270729679                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909160767                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909160767                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102470415                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33786                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17755                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7264171                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19255928                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239915                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3161868                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183899436                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33759                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147762791                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       285736                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60994405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186451251                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1715                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84805385                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742375                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907660                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30589701     36.07%     36.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17871756     21.07%     57.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11954275     14.10%     71.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7625218      8.99%     80.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7549297      8.90%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4437419      5.23%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3376564      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746076      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655079      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84805385                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082548     70.01%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204053     13.20%     83.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259663     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121560791     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013512      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15734074     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8438392      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147762791                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694419                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546306                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010465                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382163005                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244928658                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143614975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149309097                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262004                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7043799                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          487                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1075                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2288626                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          573                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8748970                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2620067                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161646                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183933195                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       303895                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19255928                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030299                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17737                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115908                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6673                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1075                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230382                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2359246                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145180173                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14792867                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582614                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22987959                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582597                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8195092                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.664803                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143760250                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143614975                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93701697                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261697859                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.646855                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358053                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61515090                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038996                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76056415                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609620                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.167091                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30744841     40.42%     40.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454318     26.89%     67.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8381401     11.02%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291371      5.64%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3680570      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1807456      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1996119      2.62%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008299      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3692040      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76056415                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3692040                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256301385                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376631212                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2400214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872056                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872056                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146715                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146715                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655489000                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196984420                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189232860                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87205599                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32048869                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26127587                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2140165                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13574844                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12531544                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3457755                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95035                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32061502                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             176029087                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32048869                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15989299                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39112331                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11373708                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5314336                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15831052                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1040601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85695349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46583018     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2587152      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4840499      5.65%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4819393      5.62%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2987230      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2379223      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1490725      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1396931      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18611178     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85695349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367509                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018553                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33437021                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5252924                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37567609                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       230867                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9206921                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5421196                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     211212497                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9206921                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35866980                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1022236                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       904980                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35321767                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3372459                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     203643652                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1403662                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1031570                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    285923589                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    950052543                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    950052543                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176886246                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109037284                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36238                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17418                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9380073                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18858066                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9615892                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120850                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3241057                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192025029                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34836                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152959141                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       298984                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64936414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    198649319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85695349                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784918                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897785                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29237251     34.12%     34.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18680782     21.80%     55.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12305166     14.36%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8085905      9.44%     79.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8521555      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4115310      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3254406      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       738686      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       756288      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85695349                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         954248     72.46%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        182492     13.86%     86.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       180245     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127943106     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2055248      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17417      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14793324      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8150046      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152959141                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.754006                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1316985                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008610                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    393229597                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    256996633                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149466896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154276126                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       477110                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7326856                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2047                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2310945                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9206921                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         522274                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91481                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    192059868                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       382144                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18858066                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9615892                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17418                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71616                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1337811                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1190338                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2528149                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150937396                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14117372                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2021742                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22073241                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21399783                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7955869                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730822                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149513737                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149466896                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95275418                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        273429435                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713960                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348446                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103018109                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126845310                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65215014                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34836                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2166053                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76488428                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658359                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150627                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28881883     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21495849     28.10%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8933698     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4447993      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4439588      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1791134      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1798844      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       964512      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3734927      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76488428                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103018109                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126845310                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18836154                       # Number of memory references committed
system.switch_cpus1.commit.loads             11531207                       # Number of loads committed
system.switch_cpus1.commit.membars              17418                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18308723                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114277898                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2616160                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3734927                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264813825                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          393333588                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32582                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1510250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103018109                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126845310                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103018109                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846507                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846507                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181324                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181324                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       678038322                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207620282                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      194018396                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34836                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87205599                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30655137                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24911951                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2091456                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13016186                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11980867                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3237928                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88627                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30777936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169972745                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30655137                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15218795                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37398227                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11235395                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7026902                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15075531                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       900951                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84300173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.491451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46901946     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3280476      3.89%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2660529      3.16%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6456516      7.66%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1760388      2.09%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2253191      2.67%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1618104      1.92%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          909646      1.08%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18459377     21.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84300173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.351527                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.949104                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32199827                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6840090                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35961792                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       243242                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9055213                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5237788                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42189                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203243447                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        83476                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9055213                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34558182                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1449760                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1912538                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33791079                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3533393                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196052105                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        30526                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1467136                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1097699                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1327                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    274426012                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    915290717                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    915290717                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168318684                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106107280                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40497                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22920                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9681784                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18290501                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9310389                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145599                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3085054                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185433830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39025                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147325273                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       288379                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64036006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195605087                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6417                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84300173                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.747627                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.884766                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29669445     35.19%     35.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18020243     21.38%     56.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11833376     14.04%     70.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8725704     10.35%     80.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7497654      8.89%     89.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3901121      4.63%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3315201      3.93%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       625693      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       711736      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84300173                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         863076     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        174865     14.43%     85.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174164     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122750589     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2096758      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16304      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14630440      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7831182      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147325273                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.689402                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1212112                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008227                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380451209                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    249509507                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143579262                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148537385                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       552408                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7212975                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2876                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          647                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2382476                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9055213                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         606355                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81370                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185472857                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       403575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18290501                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9310389                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22721                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72908                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          647                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1251494                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1174653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2426147                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144987817                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13724752                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2337455                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21351746                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20452376                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7626994                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.662598                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143674989                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143579262                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93572502                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        264182861                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.646445                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354196                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98607080                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121098971                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64374724                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2096029                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75244960                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.609396                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.134981                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29652065     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20670774     27.47%     66.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8411653     11.18%     78.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4725079      6.28%     84.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3867035      5.14%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1571366      2.09%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1867496      2.48%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       936228      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3543264      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75244960                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98607080                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121098971                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18005435                       # Number of memory references committed
system.switch_cpus2.commit.loads             11077523                       # Number of loads committed
system.switch_cpus2.commit.membars              16304                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17399617                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109114540                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2465371                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3543264                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257175391                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          380008402                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2905426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98607080                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121098971                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98607080                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.884375                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.884375                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.130743                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.130743                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       652272899                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198430496                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187521793                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32608                       # number of misc regfile writes
system.l20.replacements                         16917                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          676981                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27157                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.928416                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.804377                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.784742                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5820.698951                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4401.711929                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001348                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000370                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.568428                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.429855                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79076                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79076                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17752                       # number of Writeback hits
system.l20.Writeback_hits::total                17752                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79076                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79076                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79076                       # number of overall hits
system.l20.overall_hits::total                  79076                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16907                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16917                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16907                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16917                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16907                       # number of overall misses
system.l20.overall_misses::total                16917                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2213116430                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2214321625                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2213116430                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2214321625                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2213116430                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2214321625                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95983                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95993                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17752                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17752                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95983                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95993                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95983                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95993                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176146                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176232                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176146                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176232                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176146                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176232                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130899.416218                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130893.280428                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130899.416218                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130893.280428                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130899.416218                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130893.280428                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4210                       # number of writebacks
system.l20.writebacks::total                     4210                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16907                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16917                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16907                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16917                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16907                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16917                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2053917384                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2055028675                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2053917384                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2055028675                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2053917384                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2055028675                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176146                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176232                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176146                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176232                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176146                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176232                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121483.254510                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121477.133948                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121483.254510                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121477.133948                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121483.254510                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121477.133948                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4667                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          373474                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14907                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.053599                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.091223                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.509613                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2184.159183                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7728.239982                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030771                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001222                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.213297                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.754711                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35475                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35475                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10662                       # number of Writeback hits
system.l21.Writeback_hits::total                10662                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35475                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35475                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35475                       # number of overall hits
system.l21.overall_hits::total                  35475                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4652                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4666                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4652                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4666                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4652                       # number of overall misses
system.l21.overall_misses::total                 4666                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1723536                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    604443679                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      606167215                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1723536                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    604443679                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       606167215                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1723536                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    604443679                       # number of overall miss cycles
system.l21.overall_miss_latency::total      606167215                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40127                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40141                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10662                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10662                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40127                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40141                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40127                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40141                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115932                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116240                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115932                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116240                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115932                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116240                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 123109.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 129932.003224                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 129911.533433                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 123109.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 129932.003224                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 129911.533433                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 123109.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 129932.003224                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 129911.533433                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3341                       # number of writebacks
system.l21.writebacks::total                     3341                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4652                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4666                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4652                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4666                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4652                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4666                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1592304                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    560596767                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    562189071                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1592304                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    560596767                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    562189071                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1592304                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    560596767                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    562189071                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115932                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116240                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115932                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116240                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115932                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116240                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       113736                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 120506.613715                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 120486.298971                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       113736                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 120506.613715                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 120486.298971                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       113736                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 120506.613715                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 120486.298971                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17332                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          765201                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29620                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.833930                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          403.647915                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.491383                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3812.410987                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.202906                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8062.246809                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032849                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000772                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.310255                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000017                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.656107                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        54372                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  54372                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20322                       # number of Writeback hits
system.l22.Writeback_hits::total                20322                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        54372                       # number of demand (read+write) hits
system.l22.demand_hits::total                   54372                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        54372                       # number of overall hits
system.l22.overall_hits::total                  54372                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17319                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17332                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17319                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17332                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17319                       # number of overall misses
system.l22.overall_misses::total                17332                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1511674                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2299538933                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2301050607                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1511674                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2299538933                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2301050607                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1511674                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2299538933                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2301050607                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71691                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71704                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20322                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20322                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71691                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71704                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71691                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71704                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.241578                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.241716                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.241578                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.241716                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.241578                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.241716                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 116282.615385                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 132775.502800                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 132763.132183                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 116282.615385                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 132775.502800                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 132763.132183                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 116282.615385                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 132775.502800                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 132763.132183                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3343                       # number of writebacks
system.l22.writebacks::total                     3343                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17319                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17332                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17319                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17332                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17319                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17332                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1388332                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2136355068                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2137743400                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1388332                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2136355068                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2137743400                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1388332                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2136355068                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2137743400                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241578                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.241716                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.241578                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.241716                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.241578                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.241716                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 106794.769231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 123353.257578                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 123340.837757                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 106794.769231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 123353.257578                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 123340.837757                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 106794.769231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 123353.257578                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 123340.837757                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997702                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015668807                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846670.558182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997702                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15661146                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15661146                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15661146                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15661146                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15661146                       # number of overall hits
system.cpu0.icache.overall_hits::total       15661146                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15661157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15661157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15661157                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15661157                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15661157                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15661157                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95983                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191892616                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96239                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1993.917393                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490799                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509201                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11628373                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11628373                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16974                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16974                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19337798                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19337798                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19337798                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19337798                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358258                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358258                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358358                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358358                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358358                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358358                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14798682765                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14798682765                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8299270                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8299270                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14806982035                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14806982035                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14806982035                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14806982035                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11986631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11986631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19696156                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19696156                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19696156                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19696156                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029888                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029888                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018194                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018194                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018194                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018194                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41307.333723                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41307.333723                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82992.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82992.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41318.966048                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41318.966048                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41318.966048                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41318.966048                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17752                       # number of writebacks
system.cpu0.dcache.writebacks::total            17752                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262275                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262275                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262375                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262375                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262375                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262375                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95983                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95983                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95983                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95983                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95983                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95983                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2893665277                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2893665277                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2893665277                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2893665277                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2893665277                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2893665277                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008008                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008008                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004873                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004873                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004873                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004873                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30147.685288                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30147.685288                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30147.685288                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30147.685288                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30147.685288                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30147.685288                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997745                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018790909                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2200412.330454                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997745                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15831035                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15831035                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15831035                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15831035                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15831035                       # number of overall hits
system.cpu1.icache.overall_hits::total       15831035                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2360190                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2360190                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2360190                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2360190                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2360190                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2360190                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15831052                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15831052                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15831052                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15831052                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15831052                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15831052                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138834.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138834.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138834.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138834.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138834.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138834.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1761206                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1761206                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1761206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1761206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1761206                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1761206                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125800.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 125800.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40127                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170177626                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40383                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4214.090731                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.875388                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.124612                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905763                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094237                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10772343                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10772343                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7270683                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7270683                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17418                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17418                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17418                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17418                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18043026                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18043026                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18043026                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18043026                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103700                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103700                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103700                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103700                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103700                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103700                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4667325893                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4667325893                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4667325893                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4667325893                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4667325893                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4667325893                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10876043                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10876043                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7270683                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7270683                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17418                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17418                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18146726                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18146726                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18146726                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18146726                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009535                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009535                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005715                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005715                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005715                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005715                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45007.964253                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45007.964253                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45007.964253                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45007.964253                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45007.964253                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45007.964253                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10662                       # number of writebacks
system.cpu1.dcache.writebacks::total            10662                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63573                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63573                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63573                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63573                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63573                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63573                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40127                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40127                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40127                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40127                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40127                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40127                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    838146143                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    838146143                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    838146143                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    838146143                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    838146143                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    838146143                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20887.336282                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20887.336282                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20887.336282                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20887.336282                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20887.336282                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20887.336282                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996752                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020156269                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056766.671371                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996752                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15075514                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15075514                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15075514                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15075514                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15075514                       # number of overall hits
system.cpu2.icache.overall_hits::total       15075514                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2033227                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2033227                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2033227                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2033227                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2033227                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2033227                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15075531                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15075531                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15075531                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15075531                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15075531                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15075531                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 119601.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 119601.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 119601.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 119601.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 119601.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 119601.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1554684                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1554684                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1554684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1554684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1554684                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1554684                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 119591.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 119591.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71691                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181089808                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71947                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2516.989006                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.707501                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.292499                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901201                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098799                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10422277                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10422277                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6895302                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6895302                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22365                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22365                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16304                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16304                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17317579                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17317579                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17317579                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17317579                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156810                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156810                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       156810                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        156810                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       156810                       # number of overall misses
system.cpu2.dcache.overall_misses::total       156810                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8550397573                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8550397573                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8550397573                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8550397573                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8550397573                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8550397573                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10579087                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10579087                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6895302                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6895302                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16304                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16304                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17474389                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17474389                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17474389                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17474389                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014823                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014823                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008974                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008974                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008974                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008974                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 54527.119272                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54527.119272                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 54527.119272                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54527.119272                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 54527.119272                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54527.119272                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20322                       # number of writebacks
system.cpu2.dcache.writebacks::total            20322                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85119                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85119                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85119                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85119                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85119                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85119                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71691                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71691                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71691                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71691                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71691                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71691                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2729387016                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2729387016                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2729387016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2729387016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2729387016                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2729387016                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004103                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004103                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38071.543374                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38071.543374                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 38071.543374                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38071.543374                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 38071.543374                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38071.543374                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
