
verticle_plotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e00c  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  0800e1e4  0800e1e4  0000f1e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e644  0800e644  000101d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e644  0800e644  0000f644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e64c  0800e64c  000101d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e64c  0800e64c  0000f64c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e650  0800e650  0000f650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800e654  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020ec  200001d4  0800e828  000101d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200022c0  0800e828  000102c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ae5e  00000000  00000000  00010204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005294  00000000  00000000  0003b062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b70  00000000  00000000  000402f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001545  00000000  00000000  00041e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d7e8  00000000  00000000  000433ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029f02  00000000  00000000  00070b95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00119861  00000000  00000000  0009aa97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b42f8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000079bc  00000000  00000000  001b433c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001bbcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200001d4 	.word	0x200001d4
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800e1cc 	.word	0x0800e1cc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200001d8 	.word	0x200001d8
 8000214:	0800e1cc 	.word	0x0800e1cc

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2iz>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d215      	bcs.n	80009ea <__aeabi_d2iz+0x36>
 80009be:	d511      	bpl.n	80009e4 <__aeabi_d2iz+0x30>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d912      	bls.n	80009f0 <__aeabi_d2iz+0x3c>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009da:	fa23 f002 	lsr.w	r0, r3, r2
 80009de:	bf18      	it	ne
 80009e0:	4240      	negne	r0, r0
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ee:	d105      	bne.n	80009fc <__aeabi_d2iz+0x48>
 80009f0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	bf08      	it	eq
 80009f6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_d2uiz>:
 8000a04:	004a      	lsls	r2, r1, #1
 8000a06:	d211      	bcs.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a0c:	d211      	bcs.n	8000a32 <__aeabi_d2uiz+0x2e>
 8000a0e:	d50d      	bpl.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a10:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d40e      	bmi.n	8000a38 <__aeabi_d2uiz+0x34>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d102      	bne.n	8000a3e <__aeabi_d2uiz+0x3a>
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	4770      	bx	lr
 8000a3e:	f04f 0000 	mov.w	r0, #0
 8000a42:	4770      	bx	lr

08000a44 <__aeabi_d2f>:
 8000a44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a48:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a4c:	bf24      	itt	cs
 8000a4e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a52:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a56:	d90d      	bls.n	8000a74 <__aeabi_d2f+0x30>
 8000a58:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a5c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a60:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a64:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a68:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a6c:	bf08      	it	eq
 8000a6e:	f020 0001 	biceq.w	r0, r0, #1
 8000a72:	4770      	bx	lr
 8000a74:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a78:	d121      	bne.n	8000abe <__aeabi_d2f+0x7a>
 8000a7a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a7e:	bfbc      	itt	lt
 8000a80:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a84:	4770      	bxlt	lr
 8000a86:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a8a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a8e:	f1c2 0218 	rsb	r2, r2, #24
 8000a92:	f1c2 0c20 	rsb	ip, r2, #32
 8000a96:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a9a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	f040 0001 	orrne.w	r0, r0, #1
 8000aa4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aac:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab0:	ea40 000c 	orr.w	r0, r0, ip
 8000ab4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ab8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000abc:	e7cc      	b.n	8000a58 <__aeabi_d2f+0x14>
 8000abe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ac2:	d107      	bne.n	8000ad4 <__aeabi_d2f+0x90>
 8000ac4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ac8:	bf1e      	ittt	ne
 8000aca:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ace:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ad2:	4770      	bxne	lr
 8000ad4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ad8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000adc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_uldivmod>:
 8000ae4:	b953      	cbnz	r3, 8000afc <__aeabi_uldivmod+0x18>
 8000ae6:	b94a      	cbnz	r2, 8000afc <__aeabi_uldivmod+0x18>
 8000ae8:	2900      	cmp	r1, #0
 8000aea:	bf08      	it	eq
 8000aec:	2800      	cmpeq	r0, #0
 8000aee:	bf1c      	itt	ne
 8000af0:	f04f 31ff 	movne.w	r1, #4294967295
 8000af4:	f04f 30ff 	movne.w	r0, #4294967295
 8000af8:	f000 b988 	b.w	8000e0c <__aeabi_idiv0>
 8000afc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b04:	f000 f806 	bl	8000b14 <__udivmoddi4>
 8000b08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b10:	b004      	add	sp, #16
 8000b12:	4770      	bx	lr

08000b14 <__udivmoddi4>:
 8000b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b18:	9d08      	ldr	r5, [sp, #32]
 8000b1a:	468e      	mov	lr, r1
 8000b1c:	4604      	mov	r4, r0
 8000b1e:	4688      	mov	r8, r1
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d14a      	bne.n	8000bba <__udivmoddi4+0xa6>
 8000b24:	428a      	cmp	r2, r1
 8000b26:	4617      	mov	r7, r2
 8000b28:	d962      	bls.n	8000bf0 <__udivmoddi4+0xdc>
 8000b2a:	fab2 f682 	clz	r6, r2
 8000b2e:	b14e      	cbz	r6, 8000b44 <__udivmoddi4+0x30>
 8000b30:	f1c6 0320 	rsb	r3, r6, #32
 8000b34:	fa01 f806 	lsl.w	r8, r1, r6
 8000b38:	fa20 f303 	lsr.w	r3, r0, r3
 8000b3c:	40b7      	lsls	r7, r6
 8000b3e:	ea43 0808 	orr.w	r8, r3, r8
 8000b42:	40b4      	lsls	r4, r6
 8000b44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b48:	fa1f fc87 	uxth.w	ip, r7
 8000b4c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b50:	0c23      	lsrs	r3, r4, #16
 8000b52:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b56:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b5a:	fb01 f20c 	mul.w	r2, r1, ip
 8000b5e:	429a      	cmp	r2, r3
 8000b60:	d909      	bls.n	8000b76 <__udivmoddi4+0x62>
 8000b62:	18fb      	adds	r3, r7, r3
 8000b64:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b68:	f080 80ea 	bcs.w	8000d40 <__udivmoddi4+0x22c>
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	f240 80e7 	bls.w	8000d40 <__udivmoddi4+0x22c>
 8000b72:	3902      	subs	r1, #2
 8000b74:	443b      	add	r3, r7
 8000b76:	1a9a      	subs	r2, r3, r2
 8000b78:	b2a3      	uxth	r3, r4
 8000b7a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b7e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b86:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b8a:	459c      	cmp	ip, r3
 8000b8c:	d909      	bls.n	8000ba2 <__udivmoddi4+0x8e>
 8000b8e:	18fb      	adds	r3, r7, r3
 8000b90:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b94:	f080 80d6 	bcs.w	8000d44 <__udivmoddi4+0x230>
 8000b98:	459c      	cmp	ip, r3
 8000b9a:	f240 80d3 	bls.w	8000d44 <__udivmoddi4+0x230>
 8000b9e:	443b      	add	r3, r7
 8000ba0:	3802      	subs	r0, #2
 8000ba2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ba6:	eba3 030c 	sub.w	r3, r3, ip
 8000baa:	2100      	movs	r1, #0
 8000bac:	b11d      	cbz	r5, 8000bb6 <__udivmoddi4+0xa2>
 8000bae:	40f3      	lsrs	r3, r6
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	e9c5 3200 	strd	r3, r2, [r5]
 8000bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bba:	428b      	cmp	r3, r1
 8000bbc:	d905      	bls.n	8000bca <__udivmoddi4+0xb6>
 8000bbe:	b10d      	cbz	r5, 8000bc4 <__udivmoddi4+0xb0>
 8000bc0:	e9c5 0100 	strd	r0, r1, [r5]
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	4608      	mov	r0, r1
 8000bc8:	e7f5      	b.n	8000bb6 <__udivmoddi4+0xa2>
 8000bca:	fab3 f183 	clz	r1, r3
 8000bce:	2900      	cmp	r1, #0
 8000bd0:	d146      	bne.n	8000c60 <__udivmoddi4+0x14c>
 8000bd2:	4573      	cmp	r3, lr
 8000bd4:	d302      	bcc.n	8000bdc <__udivmoddi4+0xc8>
 8000bd6:	4282      	cmp	r2, r0
 8000bd8:	f200 8105 	bhi.w	8000de6 <__udivmoddi4+0x2d2>
 8000bdc:	1a84      	subs	r4, r0, r2
 8000bde:	eb6e 0203 	sbc.w	r2, lr, r3
 8000be2:	2001      	movs	r0, #1
 8000be4:	4690      	mov	r8, r2
 8000be6:	2d00      	cmp	r5, #0
 8000be8:	d0e5      	beq.n	8000bb6 <__udivmoddi4+0xa2>
 8000bea:	e9c5 4800 	strd	r4, r8, [r5]
 8000bee:	e7e2      	b.n	8000bb6 <__udivmoddi4+0xa2>
 8000bf0:	2a00      	cmp	r2, #0
 8000bf2:	f000 8090 	beq.w	8000d16 <__udivmoddi4+0x202>
 8000bf6:	fab2 f682 	clz	r6, r2
 8000bfa:	2e00      	cmp	r6, #0
 8000bfc:	f040 80a4 	bne.w	8000d48 <__udivmoddi4+0x234>
 8000c00:	1a8a      	subs	r2, r1, r2
 8000c02:	0c03      	lsrs	r3, r0, #16
 8000c04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c08:	b280      	uxth	r0, r0
 8000c0a:	b2bc      	uxth	r4, r7
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c12:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c1a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d907      	bls.n	8000c32 <__udivmoddi4+0x11e>
 8000c22:	18fb      	adds	r3, r7, r3
 8000c24:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c28:	d202      	bcs.n	8000c30 <__udivmoddi4+0x11c>
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	f200 80e0 	bhi.w	8000df0 <__udivmoddi4+0x2dc>
 8000c30:	46c4      	mov	ip, r8
 8000c32:	1a9b      	subs	r3, r3, r2
 8000c34:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c38:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c3c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c40:	fb02 f404 	mul.w	r4, r2, r4
 8000c44:	429c      	cmp	r4, r3
 8000c46:	d907      	bls.n	8000c58 <__udivmoddi4+0x144>
 8000c48:	18fb      	adds	r3, r7, r3
 8000c4a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c4e:	d202      	bcs.n	8000c56 <__udivmoddi4+0x142>
 8000c50:	429c      	cmp	r4, r3
 8000c52:	f200 80ca 	bhi.w	8000dea <__udivmoddi4+0x2d6>
 8000c56:	4602      	mov	r2, r0
 8000c58:	1b1b      	subs	r3, r3, r4
 8000c5a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c5e:	e7a5      	b.n	8000bac <__udivmoddi4+0x98>
 8000c60:	f1c1 0620 	rsb	r6, r1, #32
 8000c64:	408b      	lsls	r3, r1
 8000c66:	fa22 f706 	lsr.w	r7, r2, r6
 8000c6a:	431f      	orrs	r7, r3
 8000c6c:	fa0e f401 	lsl.w	r4, lr, r1
 8000c70:	fa20 f306 	lsr.w	r3, r0, r6
 8000c74:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c78:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c7c:	4323      	orrs	r3, r4
 8000c7e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c82:	fa1f fc87 	uxth.w	ip, r7
 8000c86:	fbbe f0f9 	udiv	r0, lr, r9
 8000c8a:	0c1c      	lsrs	r4, r3, #16
 8000c8c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c90:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c94:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c98:	45a6      	cmp	lr, r4
 8000c9a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x1a0>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ca6:	f080 809c 	bcs.w	8000de2 <__udivmoddi4+0x2ce>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8099 	bls.w	8000de2 <__udivmoddi4+0x2ce>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	eba4 040e 	sub.w	r4, r4, lr
 8000cb8:	fa1f fe83 	uxth.w	lr, r3
 8000cbc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cc0:	fb09 4413 	mls	r4, r9, r3, r4
 8000cc4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cc8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ccc:	45a4      	cmp	ip, r4
 8000cce:	d908      	bls.n	8000ce2 <__udivmoddi4+0x1ce>
 8000cd0:	193c      	adds	r4, r7, r4
 8000cd2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cd6:	f080 8082 	bcs.w	8000dde <__udivmoddi4+0x2ca>
 8000cda:	45a4      	cmp	ip, r4
 8000cdc:	d97f      	bls.n	8000dde <__udivmoddi4+0x2ca>
 8000cde:	3b02      	subs	r3, #2
 8000ce0:	443c      	add	r4, r7
 8000ce2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ce6:	eba4 040c 	sub.w	r4, r4, ip
 8000cea:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cee:	4564      	cmp	r4, ip
 8000cf0:	4673      	mov	r3, lr
 8000cf2:	46e1      	mov	r9, ip
 8000cf4:	d362      	bcc.n	8000dbc <__udivmoddi4+0x2a8>
 8000cf6:	d05f      	beq.n	8000db8 <__udivmoddi4+0x2a4>
 8000cf8:	b15d      	cbz	r5, 8000d12 <__udivmoddi4+0x1fe>
 8000cfa:	ebb8 0203 	subs.w	r2, r8, r3
 8000cfe:	eb64 0409 	sbc.w	r4, r4, r9
 8000d02:	fa04 f606 	lsl.w	r6, r4, r6
 8000d06:	fa22 f301 	lsr.w	r3, r2, r1
 8000d0a:	431e      	orrs	r6, r3
 8000d0c:	40cc      	lsrs	r4, r1
 8000d0e:	e9c5 6400 	strd	r6, r4, [r5]
 8000d12:	2100      	movs	r1, #0
 8000d14:	e74f      	b.n	8000bb6 <__udivmoddi4+0xa2>
 8000d16:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d1a:	0c01      	lsrs	r1, r0, #16
 8000d1c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d20:	b280      	uxth	r0, r0
 8000d22:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d26:	463b      	mov	r3, r7
 8000d28:	4638      	mov	r0, r7
 8000d2a:	463c      	mov	r4, r7
 8000d2c:	46b8      	mov	r8, r7
 8000d2e:	46be      	mov	lr, r7
 8000d30:	2620      	movs	r6, #32
 8000d32:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d36:	eba2 0208 	sub.w	r2, r2, r8
 8000d3a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d3e:	e766      	b.n	8000c0e <__udivmoddi4+0xfa>
 8000d40:	4601      	mov	r1, r0
 8000d42:	e718      	b.n	8000b76 <__udivmoddi4+0x62>
 8000d44:	4610      	mov	r0, r2
 8000d46:	e72c      	b.n	8000ba2 <__udivmoddi4+0x8e>
 8000d48:	f1c6 0220 	rsb	r2, r6, #32
 8000d4c:	fa2e f302 	lsr.w	r3, lr, r2
 8000d50:	40b7      	lsls	r7, r6
 8000d52:	40b1      	lsls	r1, r6
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d62:	b2bc      	uxth	r4, r7
 8000d64:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d68:	0c11      	lsrs	r1, r2, #16
 8000d6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6e:	fb08 f904 	mul.w	r9, r8, r4
 8000d72:	40b0      	lsls	r0, r6
 8000d74:	4589      	cmp	r9, r1
 8000d76:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d7a:	b280      	uxth	r0, r0
 8000d7c:	d93e      	bls.n	8000dfc <__udivmoddi4+0x2e8>
 8000d7e:	1879      	adds	r1, r7, r1
 8000d80:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d84:	d201      	bcs.n	8000d8a <__udivmoddi4+0x276>
 8000d86:	4589      	cmp	r9, r1
 8000d88:	d81f      	bhi.n	8000dca <__udivmoddi4+0x2b6>
 8000d8a:	eba1 0109 	sub.w	r1, r1, r9
 8000d8e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d92:	fb09 f804 	mul.w	r8, r9, r4
 8000d96:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d9a:	b292      	uxth	r2, r2
 8000d9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000da0:	4542      	cmp	r2, r8
 8000da2:	d229      	bcs.n	8000df8 <__udivmoddi4+0x2e4>
 8000da4:	18ba      	adds	r2, r7, r2
 8000da6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000daa:	d2c4      	bcs.n	8000d36 <__udivmoddi4+0x222>
 8000dac:	4542      	cmp	r2, r8
 8000dae:	d2c2      	bcs.n	8000d36 <__udivmoddi4+0x222>
 8000db0:	f1a9 0102 	sub.w	r1, r9, #2
 8000db4:	443a      	add	r2, r7
 8000db6:	e7be      	b.n	8000d36 <__udivmoddi4+0x222>
 8000db8:	45f0      	cmp	r8, lr
 8000dba:	d29d      	bcs.n	8000cf8 <__udivmoddi4+0x1e4>
 8000dbc:	ebbe 0302 	subs.w	r3, lr, r2
 8000dc0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000dc4:	3801      	subs	r0, #1
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	e796      	b.n	8000cf8 <__udivmoddi4+0x1e4>
 8000dca:	eba7 0909 	sub.w	r9, r7, r9
 8000dce:	4449      	add	r1, r9
 8000dd0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dd4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dd8:	fb09 f804 	mul.w	r8, r9, r4
 8000ddc:	e7db      	b.n	8000d96 <__udivmoddi4+0x282>
 8000dde:	4673      	mov	r3, lr
 8000de0:	e77f      	b.n	8000ce2 <__udivmoddi4+0x1ce>
 8000de2:	4650      	mov	r0, sl
 8000de4:	e766      	b.n	8000cb4 <__udivmoddi4+0x1a0>
 8000de6:	4608      	mov	r0, r1
 8000de8:	e6fd      	b.n	8000be6 <__udivmoddi4+0xd2>
 8000dea:	443b      	add	r3, r7
 8000dec:	3a02      	subs	r2, #2
 8000dee:	e733      	b.n	8000c58 <__udivmoddi4+0x144>
 8000df0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000df4:	443b      	add	r3, r7
 8000df6:	e71c      	b.n	8000c32 <__udivmoddi4+0x11e>
 8000df8:	4649      	mov	r1, r9
 8000dfa:	e79c      	b.n	8000d36 <__udivmoddi4+0x222>
 8000dfc:	eba1 0109 	sub.w	r1, r1, r9
 8000e00:	46c4      	mov	ip, r8
 8000e02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e06:	fb09 f804 	mul.w	r8, r9, r4
 8000e0a:	e7c4      	b.n	8000d96 <__udivmoddi4+0x282>

08000e0c <__aeabi_idiv0>:
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop

08000e10 <ADC_DMA_Init>:

#include "ADC_DMA.h"

void ADC_DMA_Init(ADC_DMA *adc_dma, ADC_HandleTypeDef *hadc,
                 uint16_t *buffer, uint32_t buffer_length,
                 uint8_t num_channels, float vref, float resolution) {
 8000e10:	b480      	push	{r7}
 8000e12:	b089      	sub	sp, #36	@ 0x24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6178      	str	r0, [r7, #20]
 8000e18:	6139      	str	r1, [r7, #16]
 8000e1a:	60fa      	str	r2, [r7, #12]
 8000e1c:	60bb      	str	r3, [r7, #8]
 8000e1e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000e22:	edc7 0a00 	vstr	s1, [r7]

    adc_dma->hadc = hadc;
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	601a      	str	r2, [r3, #0]
    adc_dma->dma_buffer = buffer;
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	68fa      	ldr	r2, [r7, #12]
 8000e30:	605a      	str	r2, [r3, #4]
    adc_dma->buffer_length = buffer_length;
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	68ba      	ldr	r2, [r7, #8]
 8000e36:	609a      	str	r2, [r3, #8]
    adc_dma->num_channels = num_channels;
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000e3e:	731a      	strb	r2, [r3, #12]
    adc_dma->adc_vref = vref;
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	687a      	ldr	r2, [r7, #4]
 8000e44:	611a      	str	r2, [r3, #16]
    adc_dma->adc_resolution = resolution;
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	683a      	ldr	r2, [r7, #0]
 8000e4a:	615a      	str	r2, [r3, #20]

    // Initialize DMA buffer
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	61fb      	str	r3, [r7, #28]
 8000e50:	e008      	b.n	8000e64 <ADC_DMA_Init+0x54>
        buffer[i] = 0;
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	68fa      	ldr	r2, [r7, #12]
 8000e58:	4413      	add	r3, r2
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	3301      	adds	r3, #1
 8000e62:	61fb      	str	r3, [r7, #28]
 8000e64:	69fa      	ldr	r2, [r7, #28]
 8000e66:	68bb      	ldr	r3, [r7, #8]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d3f2      	bcc.n	8000e52 <ADC_DMA_Init+0x42>
    }
}
 8000e6c:	bf00      	nop
 8000e6e:	bf00      	nop
 8000e70:	3724      	adds	r7, #36	@ 0x24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr

08000e7a <ADC_DMA_Start>:

void ADC_DMA_Start(ADC_DMA *adc_dma) {
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b082      	sub	sp, #8
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
    // Perform ADC calibration
    HAL_ADCEx_Calibration_Start(adc_dma->hadc, ADC_SINGLE_ENDED);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	217f      	movs	r1, #127	@ 0x7f
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f006 fb49 	bl	8007520 <HAL_ADCEx_Calibration_Start>

    // Start ADC with DMA
    HAL_ADC_Start_DMA(adc_dma->hadc, (uint32_t*)adc_dma->dma_buffer, adc_dma->buffer_length);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6818      	ldr	r0, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6859      	ldr	r1, [r3, #4]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	f005 fc32 	bl	8006704 <HAL_ADC_Start_DMA>
}
 8000ea0:	bf00      	nop
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <ADC_DMA_GetValue>:

void ADC_DMA_Stop(ADC_DMA *adc_dma) {
    HAL_ADC_Stop_DMA(adc_dma->hadc);
}

float ADC_DMA_GetValue(ADC_DMA *adc_dma, uint8_t channel_index) {
 8000ea8:	b480      	push	{r7}
 8000eaa:	b087      	sub	sp, #28
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	460b      	mov	r3, r1
 8000eb2:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	617b      	str	r3, [r7, #20]
    uint32_t samples = 0;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	613b      	str	r3, [r7, #16]

    // Average all samples for this channel
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8000ebc:	78fb      	ldrb	r3, [r7, #3]
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	e012      	b.n	8000ee8 <ADC_DMA_GetValue+0x40>
        sum += adc_dma->dma_buffer[j];
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685a      	ldr	r2, [r3, #4]
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	4413      	add	r3, r2
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	461a      	mov	r2, r3
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	617b      	str	r3, [r7, #20]
        samples++;
 8000ed6:	693b      	ldr	r3, [r7, #16]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	613b      	str	r3, [r7, #16]
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	7b1b      	ldrb	r3, [r3, #12]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	4413      	add	r3, r2
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	689b      	ldr	r3, [r3, #8]
 8000eec:	68fa      	ldr	r2, [r7, #12]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d3e7      	bcc.n	8000ec2 <ADC_DMA_GetValue+0x1a>
    }


    // Calculate raw ADC value and convert to voltage
    if (samples > 0) {
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d00f      	beq.n	8000f18 <ADC_DMA_GetValue+0x70>
        float raw_value = (float)sum / samples;
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	ee07 3a90 	vmov	s15, r3
 8000efe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	ee07 3a90 	vmov	s15, r3
 8000f08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f10:	edc7 7a02 	vstr	s15, [r7, #8]
        return raw_value;
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	e001      	b.n	8000f1c <ADC_DMA_GetValue+0x74>
    }

    return 0.0f;
 8000f18:	f04f 0300 	mov.w	r3, #0
}
 8000f1c:	ee07 3a90 	vmov	s15, r3
 8000f20:	eeb0 0a67 	vmov.f32	s0, s15
 8000f24:	371c      	adds	r7, #28
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
	...

08000f30 <ADC_DMA_GetJoystick>:

    // Compute current using WCS1700 formula
    return 15.1793457908771 * voltage - 24.8674344063837;
}

float ADC_DMA_GetJoystick(ADC_DMA *adc_dma, uint8_t channel_index, float joydata) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	460b      	mov	r3, r1
 8000f3a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f3e:	72fb      	strb	r3, [r7, #11]
    float value = ADC_DMA_GetValue(adc_dma, channel_index);
 8000f40:	7afb      	ldrb	r3, [r7, #11]
 8000f42:	4619      	mov	r1, r3
 8000f44:	68f8      	ldr	r0, [r7, #12]
 8000f46:	f7ff ffaf 	bl	8000ea8 <ADC_DMA_GetValue>
 8000f4a:	ed87 0a05 	vstr	s0, [r7, #20]

    return mapf(value, 0.0, adc_dma->adc_resolution, 0.0, joydata);
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	edd3 7a05 	vldr	s15, [r3, #20]
 8000f54:	ed97 2a01 	vldr	s4, [r7, #4]
 8000f58:	eddf 1a08 	vldr	s3, [pc, #32]	@ 8000f7c <ADC_DMA_GetJoystick+0x4c>
 8000f5c:	eeb0 1a67 	vmov.f32	s2, s15
 8000f60:	eddf 0a06 	vldr	s1, [pc, #24]	@ 8000f7c <ADC_DMA_GetJoystick+0x4c>
 8000f64:	ed97 0a05 	vldr	s0, [r7, #20]
 8000f68:	f000 fb54 	bl	8001614 <mapf>
 8000f6c:	eef0 7a40 	vmov.f32	s15, s0
}
 8000f70:	eeb0 0a67 	vmov.f32	s0, s15
 8000f74:	3718      	adds	r7, #24
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	00000000 	.word	0x00000000

08000f80 <PWM_Satuation>:
 *  Created on: Apr 14, 2024
 *      Author: beamk
 */
#include "Controller.h"

int32_t PWM_Satuation(float _u, int32_t _upper_limit, int32_t _lower_limit) {
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f8a:	60b8      	str	r0, [r7, #8]
 8000f8c:	6079      	str	r1, [r7, #4]
  if (_u > _upper_limit) return _upper_limit;
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	ee07 3a90 	vmov	s15, r3
 8000f94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f98:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa4:	dd01      	ble.n	8000faa <PWM_Satuation+0x2a>
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	e013      	b.n	8000fd2 <PWM_Satuation+0x52>
  else if (_u < _lower_limit) return _lower_limit;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	ee07 3a90 	vmov	s15, r3
 8000fb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fb4:	ed97 7a03 	vldr	s14, [r7, #12]
 8000fb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc0:	d501      	bpl.n	8000fc6 <PWM_Satuation+0x46>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	e005      	b.n	8000fd2 <PWM_Satuation+0x52>
  return (int32_t)_u;
 8000fc6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fce:	ee17 3a90 	vmov	r3, s15
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3714      	adds	r7, #20
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr

08000fde <PID_CONTROLLER_Init>:

void PID_CONTROLLER_Init(PID_CONTROLLER *controller, float _Kp, float _Ki, float _Kd, float _u_max) {
 8000fde:	b480      	push	{r7}
 8000fe0:	b087      	sub	sp, #28
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6178      	str	r0, [r7, #20]
 8000fe6:	ed87 0a04 	vstr	s0, [r7, #16]
 8000fea:	edc7 0a03 	vstr	s1, [r7, #12]
 8000fee:	ed87 1a02 	vstr	s2, [r7, #8]
 8000ff2:	edc7 1a01 	vstr	s3, [r7, #4]
  controller->Kp = _Kp;
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	601a      	str	r2, [r3, #0]
  controller->Ki = _Ki;
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	68fa      	ldr	r2, [r7, #12]
 8001000:	605a      	str	r2, [r3, #4]
  controller->Kd = _Kd;
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	68ba      	ldr	r2, [r7, #8]
 8001006:	609a      	str	r2, [r3, #8]
  controller->u_max = _u_max;
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	60da      	str	r2, [r3, #12]
  controller->ek_1 = 0;
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	f04f 0200 	mov.w	r2, #0
 8001014:	611a      	str	r2, [r3, #16]
  controller->ek_2 = 0;
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	f04f 0200 	mov.w	r2, #0
 800101c:	615a      	str	r2, [r3, #20]
  controller->u = 0;
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	f04f 0200 	mov.w	r2, #0
 8001024:	619a      	str	r2, [r3, #24]

}
 8001026:	bf00      	nop
 8001028:	371c      	adds	r7, #28
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr

08001032 <PID_CONTROLLER_Compute>:

float PID_CONTROLLER_Compute(PID_CONTROLLER *controller, float ek) {
 8001032:	b480      	push	{r7}
 8001034:	b083      	sub	sp, #12
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
 800103a:	ed87 0a00 	vstr	s0, [r7]
    if (!((controller->u >= controller->u_max && ek > 0) || (controller->u <= -controller->u_max && ek < 0))) {
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	ed93 7a06 	vldr	s14, [r3, #24]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	edd3 7a03 	vldr	s15, [r3, #12]
 800104a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800104e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001052:	bfac      	ite	ge
 8001054:	2301      	movge	r3, #1
 8001056:	2300      	movlt	r3, #0
 8001058:	b2db      	uxtb	r3, r3
 800105a:	f083 0301 	eor.w	r3, r3, #1
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b00      	cmp	r3, #0
 8001062:	d10e      	bne.n	8001082 <PID_CONTROLLER_Compute+0x50>
 8001064:	edd7 7a00 	vldr	s15, [r7]
 8001068:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800106c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001070:	bfcc      	ite	gt
 8001072:	2301      	movgt	r3, #1
 8001074:	2300      	movle	r3, #0
 8001076:	b2db      	uxtb	r3, r3
 8001078:	f083 0301 	eor.w	r3, r3, #1
 800107c:	b2db      	uxtb	r3, r3
 800107e:	2b00      	cmp	r3, #0
 8001080:	d057      	beq.n	8001132 <PID_CONTROLLER_Compute+0x100>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	ed93 7a06 	vldr	s14, [r3, #24]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	edd3 7a03 	vldr	s15, [r3, #12]
 800108e:	eef1 7a67 	vneg.f32	s15, s15
 8001092:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800109a:	bf94      	ite	ls
 800109c:	2301      	movls	r3, #1
 800109e:	2300      	movhi	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	f083 0301 	eor.w	r3, r3, #1
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d10e      	bne.n	80010ca <PID_CONTROLLER_Compute+0x98>
 80010ac:	edd7 7a00 	vldr	s15, [r7]
 80010b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b8:	bf4c      	ite	mi
 80010ba:	2301      	movmi	r3, #1
 80010bc:	2300      	movpl	r3, #0
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	f083 0301 	eor.w	r3, r3, #1
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d033      	beq.n	8001132 <PID_CONTROLLER_Compute+0x100>
        controller->u += ((controller->Kp + controller->Ki + controller->Kd) * ek)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	ed93 7a06 	vldr	s14, [r3, #24]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	edd3 6a00 	vldr	s13, [r3]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80010dc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80010e6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80010ea:	edd7 7a00 	vldr	s15, [r7]
 80010ee:	ee66 6aa7 	vmul.f32	s13, s13, s15
                         - ((controller->Kp + (2 * controller->Kd)) * controller->ek_1)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	ed93 6a00 	vldr	s12, [r3]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80010fe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001102:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	edd3 7a04 	vldr	s15, [r3, #16]
 800110c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001110:	ee76 6ae7 	vsub.f32	s13, s13, s15
                         + (controller->Kd * controller->ek_2);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	ed93 6a02 	vldr	s12, [r3, #8]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001120:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001124:	ee76 7aa7 	vadd.f32	s15, s13, s15
        controller->u += ((controller->Kp + controller->Ki + controller->Kd) * ek)
 8001128:	ee77 7a27 	vadd.f32	s15, s14, s15
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	edc3 7a06 	vstr	s15, [r3, #24]
    }
    controller->ek_2 = controller->ek_1;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	691a      	ldr	r2, [r3, #16]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	615a      	str	r2, [r3, #20]
    controller->ek_1 = ek;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	683a      	ldr	r2, [r7, #0]
 800113e:	611a      	str	r2, [r3, #16]
    return controller->u;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	699b      	ldr	r3, [r3, #24]
 8001144:	ee07 3a90 	vmov	s15, r3
}
 8001148:	eeb0 0a67 	vmov.f32	s0, s15
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <MDXX_GPIO_init>:
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
	mdxx->mode = 0;
}

void MDXX_GPIO_init(MDXX *mdxx, TIM_HandleTypeDef *htimp, uint16_t timp_chx,
		GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8001156:	b580      	push	{r7, lr}
 8001158:	b084      	sub	sp, #16
 800115a:	af00      	add	r7, sp, #0
 800115c:	60f8      	str	r0, [r7, #12]
 800115e:	60b9      	str	r1, [r7, #8]
 8001160:	603b      	str	r3, [r7, #0]
 8001162:	4613      	mov	r3, r2
 8001164:	80fb      	strh	r3, [r7, #6]
	mdxx->htimp = htimp;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	68ba      	ldr	r2, [r7, #8]
 800116a:	609a      	str	r2, [r3, #8]
	mdxx->timp_chx = timp_chx;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	88fa      	ldrh	r2, [r7, #6]
 8001170:	819a      	strh	r2, [r3, #12]
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	3328      	adds	r3, #40	@ 0x28
 8001176:	88fa      	ldrh	r2, [r7, #6]
 8001178:	68b9      	ldr	r1, [r7, #8]
 800117a:	4618      	mov	r0, r3
 800117c:	f001 fd3e 	bl	8002bfc <PWM_init>
	mdxx->GPIOx = GPIOx;
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	645a      	str	r2, [r3, #68]	@ 0x44
	mdxx->GPIO_Pin = GPIO_Pin;
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	8b3a      	ldrh	r2, [r7, #24]
 800118a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	mdxx->mode = 1;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	2201      	movs	r2, #1
 8001192:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 8001196:	bf00      	nop
 8001198:	3710      	adds	r7, #16
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
	...

080011a0 <MDXX_set_range>:
			mdxx->cmd = fabs(duty);
		}
	}
}

void MDXX_set_range(MDXX *mdxx, float freq, float duty) {
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	ed87 0a02 	vstr	s0, [r7, #8]
 80011ac:	edc7 0a01 	vstr	s1, [r7, #4]
	if (mdxx->mode == 0) {
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d15f      	bne.n	800127a <MDXX_set_range+0xda>
		if (duty == 0) {
 80011ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80011be:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c6:	d115      	bne.n	80011f4 <MDXX_set_range+0x54>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	3310      	adds	r3, #16
 80011cc:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 800134c <MDXX_set_range+0x1ac>
 80011d0:	ed97 0a02 	vldr	s0, [r7, #8]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f001 fe37 	bl	8002e48 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	3328      	adds	r3, #40	@ 0x28
 80011de:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 800134c <MDXX_set_range+0x1ac>
 80011e2:	ed97 0a02 	vldr	s0, [r7, #8]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f001 fe2e 	bl	8002e48 <PWM_write_range>
			mdxx->cmd = 0;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	2200      	movs	r2, #0
 80011f0:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
			mdxx->cmd = fabs(duty);
		}
	}
}
 80011f2:	e0a6      	b.n	8001342 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80011f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80011f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001200:	dd1a      	ble.n	8001238 <MDXX_set_range+0x98>
			PWM_write_range(&(mdxx->dir), freq, 0);
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	3310      	adds	r3, #16
 8001206:	eddf 0a51 	vldr	s1, [pc, #324]	@ 800134c <MDXX_set_range+0x1ac>
 800120a:	ed97 0a02 	vldr	s0, [r7, #8]
 800120e:	4618      	mov	r0, r3
 8001210:	f001 fe1a 	bl	8002e48 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	3328      	adds	r3, #40	@ 0x28
 8001218:	edd7 0a01 	vldr	s1, [r7, #4]
 800121c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001220:	4618      	mov	r0, r3
 8001222:	f001 fe11 	bl	8002e48 <PWM_write_range>
			mdxx->cmd = duty;
 8001226:	edd7 7a01 	vldr	s15, [r7, #4]
 800122a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800122e:	ee17 2a90 	vmov	r2, s15
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001236:	e084      	b.n	8001342 <MDXX_set_range+0x1a2>
			PWM_write_range(&(mdxx->dir), freq, 100);
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	3310      	adds	r3, #16
 800123c:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8001350 <MDXX_set_range+0x1b0>
 8001240:	ed97 0a02 	vldr	s0, [r7, #8]
 8001244:	4618      	mov	r0, r3
 8001246:	f001 fdff 	bl	8002e48 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	3328      	adds	r3, #40	@ 0x28
 800124e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001252:	eef0 7ae7 	vabs.f32	s15, s15
 8001256:	eef0 0a67 	vmov.f32	s1, s15
 800125a:	ed97 0a02 	vldr	s0, [r7, #8]
 800125e:	4618      	mov	r0, r3
 8001260:	f001 fdf2 	bl	8002e48 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001264:	edd7 7a01 	vldr	s15, [r7, #4]
 8001268:	eef0 7ae7 	vabs.f32	s15, s15
 800126c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001270:	ee17 2a90 	vmov	r2, s15
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001278:	e063      	b.n	8001342 <MDXX_set_range+0x1a2>
	} else if (mdxx->mode == 1) {
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001280:	2b01      	cmp	r3, #1
 8001282:	d15e      	bne.n	8001342 <MDXX_set_range+0x1a2>
		if (duty == 0) {
 8001284:	edd7 7a01 	vldr	s15, [r7, #4]
 8001288:	eef5 7a40 	vcmp.f32	s15, #0.0
 800128c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001290:	d115      	bne.n	80012be <MDXX_set_range+0x11e>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800129c:	2200      	movs	r2, #0
 800129e:	4619      	mov	r1, r3
 80012a0:	f007 f884 	bl	80083ac <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3328      	adds	r3, #40	@ 0x28
 80012a8:	eddf 0a28 	vldr	s1, [pc, #160]	@ 800134c <MDXX_set_range+0x1ac>
 80012ac:	ed97 0a02 	vldr	s0, [r7, #8]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f001 fdc9 	bl	8002e48 <PWM_write_range>
			mdxx->cmd = 0;
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	2200      	movs	r2, #0
 80012ba:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80012bc:	e041      	b.n	8001342 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80012be:	edd7 7a01 	vldr	s15, [r7, #4]
 80012c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ca:	dd1a      	ble.n	8001302 <MDXX_set_range+0x162>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80012d6:	2200      	movs	r2, #0
 80012d8:	4619      	mov	r1, r3
 80012da:	f007 f867 	bl	80083ac <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	3328      	adds	r3, #40	@ 0x28
 80012e2:	edd7 0a01 	vldr	s1, [r7, #4]
 80012e6:	ed97 0a02 	vldr	s0, [r7, #8]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f001 fdac 	bl	8002e48 <PWM_write_range>
			mdxx->cmd = duty;
 80012f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012f8:	ee17 2a90 	vmov	r2, s15
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001300:	e01f      	b.n	8001342 <MDXX_set_range+0x1a2>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800130c:	2201      	movs	r2, #1
 800130e:	4619      	mov	r1, r3
 8001310:	f007 f84c 	bl	80083ac <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	3328      	adds	r3, #40	@ 0x28
 8001318:	edd7 7a01 	vldr	s15, [r7, #4]
 800131c:	eef0 7ae7 	vabs.f32	s15, s15
 8001320:	eef0 0a67 	vmov.f32	s1, s15
 8001324:	ed97 0a02 	vldr	s0, [r7, #8]
 8001328:	4618      	mov	r0, r3
 800132a:	f001 fd8d 	bl	8002e48 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 800132e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001332:	eef0 7ae7 	vabs.f32	s15, s15
 8001336:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800133a:	ee17 2a90 	vmov	r2, s15
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001342:	bf00      	nop
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	00000000 	.word	0x00000000
 8001350:	42c80000 	.word	0x42c80000

08001354 <REVOLUTE_MOTOR_FFD_Init>:
    .slide_rail_mass = 1893.96e-3, 		// kg
    .c = 64.83e-3,           			// m
    .prismatic_pulley_radius = 1.5915e-2 		// m
};

void REVOLUTE_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx){
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	683a      	ldr	r2, [r7, #0]
 8001362:	601a      	str	r2, [r3, #0]
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <REVOLUTE_MOTOR_DFD_Init>:
    float v = qd * transfer_function;

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
}

void REVOLUTE_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	68ba      	ldr	r2, [r7, #8]
 8001380:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	605a      	str	r2, [r3, #4]
}
 8001388:	bf00      	nop
 800138a:	3714      	adds	r7, #20
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr

08001394 <PRISMATIC_MOTOR_FFD_Init>:
    float v = (gravity_compensate_plotter + gravity_compensate_rail + mass_torque) * transfer_function;

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
}

void PRISMATIC_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx) {
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	683a      	ldr	r2, [r7, #0]
 80013a2:	601a      	str	r2, [r3, #0]
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <PRISMATIC_MOTOR_DFD_Init>:
    float v = sd * transfer_function;

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
}

void PRISMATIC_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	605a      	str	r2, [r3, #4]
}
 80013c8:	bf00      	nop
 80013ca:	3714      	adds	r7, #20
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <FIR_init>:
 *      Author: transporter
 */
#include "FIR.h"
#include "arm_math.h"

void FIR_init(FIR *fir, uint16_t numTaps, float cutoffFreq, float samplingFreq) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	ed2d 8b02 	vpush	{d8}
 80013da:	b08a      	sub	sp, #40	@ 0x28
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	460b      	mov	r3, r1
 80013e2:	ed87 0a01 	vstr	s0, [r7, #4]
 80013e6:	edc7 0a00 	vstr	s1, [r7]
 80013ea:	817b      	strh	r3, [r7, #10]
    // Make sure numTaps is odd
    if (numTaps % 2 == 0) {
 80013ec:	897b      	ldrh	r3, [r7, #10]
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d102      	bne.n	80013fe <FIR_init+0x2a>
        numTaps += 1;
 80013f8:	897b      	ldrh	r3, [r7, #10]
 80013fa:	3301      	adds	r3, #1
 80013fc:	817b      	strh	r3, [r7, #10]
    }

    fir->numTaps = numTaps;
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	897a      	ldrh	r2, [r7, #10]
 8001402:	811a      	strh	r2, [r3, #8]
    fir->bufferIndex = 0;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	2200      	movs	r2, #0
 8001408:	815a      	strh	r2, [r3, #10]

    // Allocate memory for coefficients and buffer
    fir->coeffs = (float*)malloc(numTaps * sizeof(float));
 800140a:	897b      	ldrh	r3, [r7, #10]
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	4618      	mov	r0, r3
 8001410:	f00c f83e 	bl	800d490 <malloc>
 8001414:	4603      	mov	r3, r0
 8001416:	461a      	mov	r2, r3
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	601a      	str	r2, [r3, #0]
    fir->buffer = (float*)malloc(numTaps * sizeof(float));
 800141c:	897b      	ldrh	r3, [r7, #10]
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	4618      	mov	r0, r3
 8001422:	f00c f835 	bl	800d490 <malloc>
 8001426:	4603      	mov	r3, r0
 8001428:	461a      	mov	r2, r3
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	605a      	str	r2, [r3, #4]

    if (fir->coeffs != NULL && fir->buffer != NULL) {
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2b00      	cmp	r3, #0
 8001434:	f000 80e0 	beq.w	80015f8 <FIR_init+0x224>
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	2b00      	cmp	r3, #0
 800143e:	f000 80db 	beq.w	80015f8 <FIR_init+0x224>
        // Clear buffer
        for (uint16_t i = 0; i < numTaps; i++) {
 8001442:	2300      	movs	r3, #0
 8001444:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001446:	e00a      	b.n	800145e <FIR_init+0x8a>
            fir->buffer[i] = 0.0f;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	685a      	ldr	r2, [r3, #4]
 800144c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	4413      	add	r3, r2
 8001452:	f04f 0200 	mov.w	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001458:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800145a:	3301      	adds	r3, #1
 800145c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800145e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001460:	897b      	ldrh	r3, [r7, #10]
 8001462:	429a      	cmp	r2, r3
 8001464:	d3f0      	bcc.n	8001448 <FIR_init+0x74>
        }

        // Calculate normalized cutoff frequency (0 to 0.5)
        float omega = cutoffFreq / samplingFreq;
 8001466:	edd7 6a01 	vldr	s13, [r7, #4]
 800146a:	ed97 7a00 	vldr	s14, [r7]
 800146e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001472:	edc7 7a06 	vstr	s15, [r7, #24]

        // Calculate filter coefficients (low-pass)
        int16_t half_taps = numTaps / 2;
 8001476:	897b      	ldrh	r3, [r7, #10]
 8001478:	085b      	lsrs	r3, r3, #1
 800147a:	b29b      	uxth	r3, r3
 800147c:	82fb      	strh	r3, [r7, #22]
        for (int16_t i = 0; i < numTaps; i++) {
 800147e:	2300      	movs	r3, #0
 8001480:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001482:	e077      	b.n	8001574 <FIR_init+0x1a0>
            if (i == half_taps) {
 8001484:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001488:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800148c:	429a      	cmp	r2, r3
 800148e:	d10c      	bne.n	80014aa <FIR_init+0xd6>
                // Center tap
                fir->coeffs[i] = 2.0f * omega;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	4413      	add	r3, r2
 800149c:	edd7 7a06 	vldr	s15, [r7, #24]
 80014a0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80014a4:	edc3 7a00 	vstr	s15, [r3]
 80014a8:	e02c      	b.n	8001504 <FIR_init+0x130>
            } else {
                // Side taps
                int16_t n = i - half_taps;
 80014aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80014ac:	8afb      	ldrh	r3, [r7, #22]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	82bb      	strh	r3, [r7, #20]
                fir->coeffs[i] = sinf(2.0f * PI * omega * n) / (PI * n);
 80014b4:	edd7 7a06 	vldr	s15, [r7, #24]
 80014b8:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001604 <FIR_init+0x230>
 80014bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014c0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80014c4:	ee07 3a90 	vmov	s15, r3
 80014c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d0:	eeb0 0a67 	vmov.f32	s0, s15
 80014d4:	f00c f946 	bl	800d764 <sinf>
 80014d8:	eef0 6a40 	vmov.f32	s13, s0
 80014dc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80014e0:	ee07 3a90 	vmov	s15, r3
 80014e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014e8:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001608 <FIR_init+0x234>
 80014ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	4413      	add	r3, r2
 80014fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001500:	edc3 7a00 	vstr	s15, [r3]
            }

            // Apply Hamming window
            fir->coeffs[i] *= (0.54f - 0.46f * cosf(2.0f * PI * i / (numTaps - 1)));
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	4413      	add	r3, r2
 8001510:	ed93 8a00 	vldr	s16, [r3]
 8001514:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001518:	ee07 3a90 	vmov	s15, r3
 800151c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001520:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001604 <FIR_init+0x230>
 8001524:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001528:	897b      	ldrh	r3, [r7, #10]
 800152a:	3b01      	subs	r3, #1
 800152c:	ee07 3a90 	vmov	s15, r3
 8001530:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001534:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001538:	eeb0 0a66 	vmov.f32	s0, s13
 800153c:	f00c f8ce 	bl	800d6dc <cosf>
 8001540:	eef0 7a40 	vmov.f32	s15, s0
 8001544:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800160c <FIR_init+0x238>
 8001548:	ee67 7a87 	vmul.f32	s15, s15, s14
 800154c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001610 <FIR_init+0x23c>
 8001550:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	4413      	add	r3, r2
 8001560:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001564:	edc3 7a00 	vstr	s15, [r3]
        for (int16_t i = 0; i < numTaps; i++) {
 8001568:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800156c:	b29b      	uxth	r3, r3
 800156e:	3301      	adds	r3, #1
 8001570:	b29b      	uxth	r3, r3
 8001572:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001574:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001578:	897b      	ldrh	r3, [r7, #10]
 800157a:	429a      	cmp	r2, r3
 800157c:	db82      	blt.n	8001484 <FIR_init+0xb0>
        }

        // Normalize gain
        float sum = 0.0f;
 800157e:	f04f 0300 	mov.w	r3, #0
 8001582:	623b      	str	r3, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001584:	2300      	movs	r3, #0
 8001586:	83fb      	strh	r3, [r7, #30]
 8001588:	e00f      	b.n	80015aa <FIR_init+0x1d6>
            sum += fir->coeffs[i];
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	8bfb      	ldrh	r3, [r7, #30]
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	edd3 7a00 	vldr	s15, [r3]
 8001598:	ed97 7a08 	vldr	s14, [r7, #32]
 800159c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015a0:	edc7 7a08 	vstr	s15, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 80015a4:	8bfb      	ldrh	r3, [r7, #30]
 80015a6:	3301      	adds	r3, #1
 80015a8:	83fb      	strh	r3, [r7, #30]
 80015aa:	8bfa      	ldrh	r2, [r7, #30]
 80015ac:	897b      	ldrh	r3, [r7, #10]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d3eb      	bcc.n	800158a <FIR_init+0x1b6>
        }

        if (sum != 0.0f) {
 80015b2:	edd7 7a08 	vldr	s15, [r7, #32]
 80015b6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80015ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015be:	d01b      	beq.n	80015f8 <FIR_init+0x224>
            for (uint16_t i = 0; i < numTaps; i++) {
 80015c0:	2300      	movs	r3, #0
 80015c2:	83bb      	strh	r3, [r7, #28]
 80015c4:	e014      	b.n	80015f0 <FIR_init+0x21c>
                fir->coeffs[i] /= sum;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	8bbb      	ldrh	r3, [r7, #28]
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	edd3 6a00 	vldr	s13, [r3]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	8bbb      	ldrh	r3, [r7, #28]
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	4413      	add	r3, r2
 80015de:	ed97 7a08 	vldr	s14, [r7, #32]
 80015e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015e6:	edc3 7a00 	vstr	s15, [r3]
            for (uint16_t i = 0; i < numTaps; i++) {
 80015ea:	8bbb      	ldrh	r3, [r7, #28]
 80015ec:	3301      	adds	r3, #1
 80015ee:	83bb      	strh	r3, [r7, #28]
 80015f0:	8bba      	ldrh	r2, [r7, #28]
 80015f2:	897b      	ldrh	r3, [r7, #10]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d3e6      	bcc.n	80015c6 <FIR_init+0x1f2>
            }
        }
    }
}
 80015f8:	bf00      	nop
 80015fa:	3728      	adds	r7, #40	@ 0x28
 80015fc:	46bd      	mov	sp, r7
 80015fe:	ecbd 8b02 	vpop	{d8}
 8001602:	bd80      	pop	{r7, pc}
 8001604:	40c90fdb 	.word	0x40c90fdb
 8001608:	40490fdb 	.word	0x40490fdb
 800160c:	3eeb851f 	.word	0x3eeb851f
 8001610:	3f0a3d71 	.word	0x3f0a3d71

08001614 <mapf>:

}

//Scaling a range of value
float mapf(float input, float min_input, float max_input, float min_output,
		float max_output) {
 8001614:	b480      	push	{r7}
 8001616:	b089      	sub	sp, #36	@ 0x24
 8001618:	af00      	add	r7, sp, #0
 800161a:	ed87 0a05 	vstr	s0, [r7, #20]
 800161e:	edc7 0a04 	vstr	s1, [r7, #16]
 8001622:	ed87 1a03 	vstr	s2, [r7, #12]
 8001626:	edc7 1a02 	vstr	s3, [r7, #8]
 800162a:	ed87 2a01 	vstr	s4, [r7, #4]

	// First, find the ratio of the input within the input range
	float input_ratio = (input - min_input) / (max_input - min_input);
 800162e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001632:	edd7 7a04 	vldr	s15, [r7, #16]
 8001636:	ee77 6a67 	vsub.f32	s13, s14, s15
 800163a:	ed97 7a03 	vldr	s14, [r7, #12]
 800163e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001642:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001646:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800164a:	edc7 7a07 	vstr	s15, [r7, #28]
	// Then, scale this ratio to the output range
	float output = (input_ratio * (max_output - min_output)) + min_output;
 800164e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001652:	edd7 7a02 	vldr	s15, [r7, #8]
 8001656:	ee37 7a67 	vsub.f32	s14, s14, s15
 800165a:	edd7 7a07 	vldr	s15, [r7, #28]
 800165e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001662:	ed97 7a02 	vldr	s14, [r7, #8]
 8001666:	ee77 7a27 	vadd.f32	s15, s14, s15
 800166a:	edc7 7a06 	vstr	s15, [r7, #24]

	return output;
 800166e:	69bb      	ldr	r3, [r7, #24]
 8001670:	ee07 3a90 	vmov	s15, r3
}
 8001674:	eeb0 0a67 	vmov.f32	s0, s15
 8001678:	3724      	adds	r7, #36	@ 0x24
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
	...

08001684 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001688:	4b0d      	ldr	r3, [pc, #52]	@ (80016c0 <modbus_1t5_Timeout+0x3c>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2201      	movs	r2, #1
 800168e:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001690:	4b0b      	ldr	r3, [pc, #44]	@ (80016c0 <modbus_1t5_Timeout+0x3c>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2200      	movs	r2, #0
 800169a:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 800169c:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <modbus_1t5_Timeout+0x3c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	691b      	ldr	r3, [r3, #16]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	4b06      	ldr	r3, [pc, #24]	@ (80016c0 <modbus_1t5_Timeout+0x3c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	691b      	ldr	r3, [r3, #16]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f042 0201 	orr.w	r2, r2, #1
 80016b2:	601a      	str	r2, [r3, #0]
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	200001f0 	.word	0x200001f0

080016c4 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 80016cc:	4b04      	ldr	r3, [pc, #16]	@ (80016e0 <modbus_3t5_Timeout+0x1c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2201      	movs	r2, #1
 80016d2:	755a      	strb	r2, [r3, #21]

}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	200001f0 	.word	0x200001f0

080016e4 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f00a fd07 	bl	800c100 <HAL_UART_GetError>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b20      	cmp	r3, #32
 80016f6:	d101      	bne.n	80016fc <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 80016f8:	f7ff ffc4 	bl	8001684 <modbus_1t5_Timeout>

	}
}
 80016fc:	bf00      	nop
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,UART_HandleTypeDef* huart,TIM_HandleTypeDef* htim ,u16u8_t* RegisterStartAddress,uint8_t slaveAddress,uint32_t RegisterSize)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
 8001710:	603b      	str	r3, [r7, #0]
	hModbus = hmodbus;
 8001712:	4a2d      	ldr	r2, [pc, #180]	@ (80017c8 <Modbus_init+0xc4>)
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	6013      	str	r3, [r2, #0]

	hModbus->huart = huart;
 8001718:	4b2b      	ldr	r3, [pc, #172]	@ (80017c8 <Modbus_init+0xc4>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	68ba      	ldr	r2, [r7, #8]
 800171e:	60da      	str	r2, [r3, #12]
	hModbus->htim = htim;
 8001720:	4b29      	ldr	r3, [pc, #164]	@ (80017c8 <Modbus_init+0xc4>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	611a      	str	r2, [r3, #16]
	hModbus->RegisterAddress = RegisterStartAddress;
 8001728:	4b27      	ldr	r3, [pc, #156]	@ (80017c8 <Modbus_init+0xc4>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	683a      	ldr	r2, [r7, #0]
 800172e:	605a      	str	r2, [r3, #4]
	hModbus->slaveAddress = slaveAddress;
 8001730:	4b25      	ldr	r3, [pc, #148]	@ (80017c8 <Modbus_init+0xc4>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	7e3a      	ldrb	r2, [r7, #24]
 8001736:	701a      	strb	r2, [r3, #0]
	hModbus->RegisterSize = RegisterSize;
 8001738:	4b23      	ldr	r3, [pc, #140]	@ (80017c8 <Modbus_init+0xc4>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	69fa      	ldr	r2, [r7, #28]
 800173e:	609a      	str	r2, [r3, #8]
	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	691b      	ldr	r3, [r3, #16]
 8001744:	4a21      	ldr	r2, [pc, #132]	@ (80017cc <Modbus_init+0xc8>)
 8001746:	210e      	movs	r1, #14
 8001748:	4618      	mov	r0, r3
 800174a:	f008 ff87 	bl	800a65c <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	2110      	movs	r1, #16
 8001754:	4618      	mov	r0, r3
 8001756:	f00a fc7d 	bl	800c054 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	4618      	mov	r0, r3
 8001760:	f00a fc94 	bl	800c08c <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	4a19      	ldr	r2, [pc, #100]	@ (80017d0 <Modbus_init+0xcc>)
 800176a:	2104      	movs	r1, #4
 800176c:	4618      	mov	r0, r3
 800176e:	f009 ffc5 	bl	800b6fc <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001772:	4b15      	ldr	r3, [pc, #84]	@ (80017c8 <Modbus_init+0xc4>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001778:	4b13      	ldr	r3, [pc, #76]	@ (80017c8 <Modbus_init+0xc4>)
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	4b12      	ldr	r3, [pc, #72]	@ (80017c8 <Modbus_init+0xc4>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001784:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001788:	4413      	add	r3, r2
 800178a:	3302      	adds	r3, #2
 800178c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001790:	4619      	mov	r1, r3
 8001792:	f00a f86d 	bl	800b870 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001796:	4b0c      	ldr	r3, [pc, #48]	@ (80017c8 <Modbus_init+0xc4>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	691b      	ldr	r3, [r3, #16]
 800179c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d10c      	bne.n	80017c0 <Modbus_init+0xbc>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 80017a6:	4b08      	ldr	r3, [pc, #32]	@ (80017c8 <Modbus_init+0xc4>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	691b      	ldr	r3, [r3, #16]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f007 ff31 	bl	8009614 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 80017b2:	4b05      	ldr	r3, [pc, #20]	@ (80017c8 <Modbus_init+0xc4>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	691b      	ldr	r3, [r3, #16]
 80017b8:	2100      	movs	r1, #0
 80017ba:	4618      	mov	r0, r3
 80017bc:	f008 f980 	bl	8009ac0 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 80017c0:	bf00      	nop
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	200001f0 	.word	0x200001f0
 80017cc:	080016c5 	.word	0x080016c5
 80017d0:	080016e5 	.word	0x080016e5

080017d4 <MotorKalman_Init>:
#include <string.h>
#include "MotorMatrixGenerator.h"

void MotorKalman_Init(MotorKalman* filter, float32_t dt, float32_t J, float32_t b,
                      float32_t K_t, float32_t K_e, float32_t R_a, float32_t L_a,
                      float32_t Q, float32_t R) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b08c      	sub	sp, #48	@ 0x30
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6278      	str	r0, [r7, #36]	@ 0x24
 80017dc:	ed87 0a08 	vstr	s0, [r7, #32]
 80017e0:	edc7 0a07 	vstr	s1, [r7, #28]
 80017e4:	ed87 1a06 	vstr	s2, [r7, #24]
 80017e8:	edc7 1a05 	vstr	s3, [r7, #20]
 80017ec:	ed87 2a04 	vstr	s4, [r7, #16]
 80017f0:	edc7 2a03 	vstr	s5, [r7, #12]
 80017f4:	ed87 3a02 	vstr	s6, [r7, #8]
 80017f8:	edc7 3a01 	vstr	s7, [r7, #4]
 80017fc:	ed87 4a00 	vstr	s8, [r7]
    // Store motor parameters
    filter->dt = dt;
 8001800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001802:	6a3a      	ldr	r2, [r7, #32]
 8001804:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338
    filter->J = J;
 8001808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800180a:	69fa      	ldr	r2, [r7, #28]
 800180c:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c
    filter->b = b;
 8001810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    filter->K_t = K_t;
 8001818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181a:	697a      	ldr	r2, [r7, #20]
 800181c:	f8c3 2344 	str.w	r2, [r3, #836]	@ 0x344
    filter->K_e = K_e;
 8001820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001822:	693a      	ldr	r2, [r7, #16]
 8001824:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
    filter->R_a = R_a;
 8001828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    filter->L_a = L_a;
 8001830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001832:	68ba      	ldr	r2, [r7, #8]
 8001834:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350

    // Initialize state vector to zeros
    memset(filter->X, 0, sizeof(filter->X));
 8001838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183a:	2210      	movs	r2, #16
 800183c:	2100      	movs	r1, #0
 800183e:	4618      	mov	r0, r3
 8001840:	f00b fedc 	bl	800d5fc <memset>

    // Initialize covariance matrix with high values on diagonal to reflect uncertainty
    memset(filter->P, 0, sizeof(filter->P));
 8001844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001846:	3310      	adds	r3, #16
 8001848:	2240      	movs	r2, #64	@ 0x40
 800184a:	2100      	movs	r1, #0
 800184c:	4618      	mov	r0, r3
 800184e:	f00b fed5 	bl	800d5fc <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001852:	2300      	movs	r3, #0
 8001854:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001856:	e00c      	b.n	8001872 <MotorKalman_Init+0x9e>
        filter->P[i * MOTOR_KALMAN_NUM_STATES + i] = 100.0f;
 8001858:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800185a:	4613      	mov	r3, r2
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	4413      	add	r3, r2
 8001860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001862:	3304      	adds	r3, #4
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	4413      	add	r3, r2
 8001868:	4a79      	ldr	r2, [pc, #484]	@ (8001a50 <MotorKalman_Init+0x27c>)
 800186a:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800186c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800186e:	3301      	adds	r3, #1
 8001870:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001874:	2b03      	cmp	r3, #3
 8001876:	ddef      	ble.n	8001858 <MotorKalman_Init+0x84>
    }

    // Initialize identity matrix
    memset(filter->I_data, 0, sizeof(filter->I_data));
 8001878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800187a:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 800187e:	2240      	movs	r2, #64	@ 0x40
 8001880:	2100      	movs	r1, #0
 8001882:	4618      	mov	r0, r3
 8001884:	f00b feba 	bl	800d5fc <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001888:	2300      	movs	r3, #0
 800188a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800188c:	e00d      	b.n	80018aa <MotorKalman_Init+0xd6>
        filter->I_data[i * MOTOR_KALMAN_NUM_STATES + i] = 1.0f;
 800188e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001890:	4613      	mov	r3, r2
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	4413      	add	r3, r2
 8001896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001898:	33be      	adds	r3, #190	@ 0xbe
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	4413      	add	r3, r2
 800189e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80018a2:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80018a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018a6:	3301      	adds	r3, #1
 80018a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80018aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ac:	2b03      	cmp	r3, #3
 80018ae:	ddee      	ble.n	800188e <MotorKalman_Init+0xba>
    }

    // Initialize output matrix C - measuring only position by default
    memset(filter->C, 0, sizeof(filter->C));
 80018b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b2:	33f0      	adds	r3, #240	@ 0xf0
 80018b4:	2210      	movs	r2, #16
 80018b6:	2100      	movs	r1, #0
 80018b8:	4618      	mov	r0, r3
 80018ba:	f00b fe9f 	bl	800d5fc <memset>
    filter->C[0] = 1.0f; // We only measure the position (first state) by default
 80018be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80018c4:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

    // Initialize process noise input matrix G
    memset(filter->G, 0, sizeof(filter->G));
 80018c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ca:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80018ce:	2210      	movs	r2, #16
 80018d0:	2100      	movs	r1, #0
 80018d2:	4618      	mov	r0, r3
 80018d4:	f00b fe92 	bl	800d5fc <memset>
    filter->G[1] = 1.0f; // Process noise primarily affects the velocity state (index 1)
 80018d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018da:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80018de:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104


    // Set process and measurement noise values
    MotorKalman_SetProcessNoise(filter, Q);
 80018e2:	ed97 0a01 	vldr	s0, [r7, #4]
 80018e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80018e8:	f000 f922 	bl	8001b30 <MotorKalman_SetProcessNoise>
    MotorKalman_SetMeasurementNoise(filter, R);
 80018ec:	ed97 0a00 	vldr	s0, [r7]
 80018f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80018f2:	f000 f94d 	bl	8001b90 <MotorKalman_SetMeasurementNoise>

    // Initialize ARM CMSIS DSP matrix instances - essential for safely using the functions
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 80018f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f8:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 80018fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fe:	2201      	movs	r2, #1
 8001900:	2104      	movs	r1, #4
 8001902:	f00b fcfc 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8001906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001908:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 800190c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190e:	3310      	adds	r3, #16
 8001910:	2204      	movs	r2, #4
 8001912:	2104      	movs	r1, #4
 8001914:	f00b fcf3 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->I_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->I_data);
 8001918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800191a:	f503 703c 	add.w	r0, r3, #752	@ 0x2f0
 800191e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001920:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8001924:	2204      	movs	r2, #4
 8001926:	2104      	movs	r1, #4
 8001928:	f00b fce9 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->R_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->R);
 800192c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192e:	f503 70e6 	add.w	r0, r3, #460	@ 0x1cc
 8001932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001934:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8001938:	2201      	movs	r2, #1
 800193a:	2101      	movs	r1, #1
 800193c:	f00b fcdf 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->measurement_matrix, MOTOR_KALMAN_NUM_OUTPUTS, 1, filter->measurement_data);
 8001940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001942:	f503 7036 	add.w	r0, r3, #728	@ 0x2d8
 8001946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001948:	f503 733a 	add.w	r3, r3, #744	@ 0x2e8
 800194c:	2201      	movs	r2, #1
 800194e:	2101      	movs	r1, #1
 8001950:	f00b fcd5 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->input_matrix, MOTOR_KALMAN_NUM_INPUTS, 1, filter->input_data);
 8001954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001956:	f503 7038 	add.w	r0, r3, #736	@ 0x2e0
 800195a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800195c:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 8001960:	2201      	movs	r2, #1
 8001962:	2101      	movs	r1, #1
 8001964:	f00b fccb 	bl	800d2fe <arm_mat_init_f32>

    // Initialize matrices for transposed versions
    arm_mat_init_f32(&filter->A_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_transpose_data);
 8001968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196a:	f503 70ee 	add.w	r0, r3, #476	@ 0x1dc
 800196e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001970:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8001974:	2204      	movs	r2, #4
 8001976:	2104      	movs	r1, #4
 8001978:	f00b fcc1 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->C_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->C_transpose_data);
 800197c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800197e:	f503 70f2 	add.w	r0, r3, #484	@ 0x1e4
 8001982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001984:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 8001988:	2201      	movs	r2, #1
 800198a:	2104      	movs	r1, #4
 800198c:	f00b fcb7 	bl	800d2fe <arm_mat_init_f32>

    // Initialize temp matrices essential for calculations
    arm_mat_init_f32(&filter->temp_state_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->temp_state_data);
 8001990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001992:	f503 700f 	add.w	r0, r3, #572	@ 0x23c
 8001996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001998:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800199c:	2201      	movs	r2, #1
 800199e:	2104      	movs	r1, #4
 80019a0:	f00b fcad 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_state_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->temp_state_state_data);
 80019a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a6:	f503 7011 	add.w	r0, r3, #580	@ 0x244
 80019aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ac:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 80019b0:	2204      	movs	r2, #4
 80019b2:	2104      	movs	r1, #4
 80019b4:	f00b fca3 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_state_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_STATES, filter->temp_output_state_data);
 80019b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ba:	f503 7013 	add.w	r0, r3, #588	@ 0x24c
 80019be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c0:	f503 732d 	add.w	r3, r3, #692	@ 0x2b4
 80019c4:	2204      	movs	r2, #4
 80019c6:	2101      	movs	r1, #1
 80019c8:	f00b fc99 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_output_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_output_output_data);
 80019cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ce:	f503 7015 	add.w	r0, r3, #596	@ 0x254
 80019d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d4:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 80019d8:	2201      	movs	r2, #1
 80019da:	2101      	movs	r1, #1
 80019dc:	f00b fc8f 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_output_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_state_output_data);
 80019e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e2:	f503 7017 	add.w	r0, r3, #604	@ 0x25c
 80019e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e8:	f503 7332 	add.w	r3, r3, #712	@ 0x2c8
 80019ec:	2201      	movs	r2, #1
 80019ee:	2104      	movs	r1, #4
 80019f0:	f00b fc85 	bl	800d2fe <arm_mat_init_f32>

    // Generate continuous-time matrices and discretize the model
    MotorKalman_DiscretizeModel(filter);
 80019f4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80019f6:	f000 f82d 	bl	8001a54 <MotorKalman_DiscretizeModel>

    // Initialize system matrices after discretization
    arm_mat_init_f32(&filter->A_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_d);
 80019fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fc:	f503 70da 	add.w	r0, r3, #436	@ 0x1b4
 8001a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a02:	3390      	adds	r3, #144	@ 0x90
 8001a04:	2204      	movs	r2, #4
 8001a06:	2104      	movs	r1, #4
 8001a08:	f00b fc79 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->B_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_INPUTS, filter->B_d);
 8001a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a0e:	f503 70de 	add.w	r0, r3, #444	@ 0x1bc
 8001a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a14:	33e0      	adds	r3, #224	@ 0xe0
 8001a16:	2201      	movs	r2, #1
 8001a18:	2104      	movs	r1, #4
 8001a1a:	f00b fc70 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->Q_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->Q_d);
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a20:	f503 70e2 	add.w	r0, r3, #452	@ 0x1c4
 8001a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a26:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001a2a:	2204      	movs	r2, #4
 8001a2c:	2104      	movs	r1, #4
 8001a2e:	f00b fc66 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->K_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->K);
 8001a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a34:	f503 70ea 	add.w	r0, r3, #468	@ 0x1d4
 8001a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a3a:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 8001a3e:	2201      	movs	r2, #1
 8001a40:	2104      	movs	r1, #4
 8001a42:	f00b fc5c 	bl	800d2fe <arm_mat_init_f32>
}
 8001a46:	bf00      	nop
 8001a48:	3730      	adds	r7, #48	@ 0x30
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	42c80000 	.word	0x42c80000

08001a54 <MotorKalman_DiscretizeModel>:

void MotorKalman_DiscretizeModel(MotorKalman* filter) {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
    // Use the GenerateMotorMatrices function to discretize the model
    GenerateMotorMatrices(
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	edd3 7ad3 	vldr	s15, [r3, #844]	@ 0x34c
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	ed93 7ad4 	vldr	s14, [r3, #848]	@ 0x350
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	edd3 6acf 	vldr	s13, [r3, #828]	@ 0x33c
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	ed93 6ad0 	vldr	s12, [r3, #832]	@ 0x340
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	edd3 5ad2 	vldr	s11, [r3, #840]	@ 0x348
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	ed93 5ad1 	vldr	s10, [r3, #836]	@ 0x344
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	edd3 4ace 	vldr	s9, [r3, #824]	@ 0x338
        filter->J,       // Motor inertia
        filter->b,       // Viscous friction coefficient
        filter->K_e,     // Back-EMF constant
        filter->K_t,     // Torque constant
        filter->dt,      // Sample time
        filter->A_d,     // Output discrete state matrix
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f103 0290 	add.w	r2, r3, #144	@ 0x90
        filter->B_d      // Output discrete input matrix
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	33e0      	adds	r3, #224	@ 0xe0
    GenerateMotorMatrices(
 8001a90:	4619      	mov	r1, r3
 8001a92:	4610      	mov	r0, r2
 8001a94:	eeb0 3a64 	vmov.f32	s6, s9
 8001a98:	eef0 2a45 	vmov.f32	s5, s10
 8001a9c:	eeb0 2a65 	vmov.f32	s4, s11
 8001aa0:	eef0 1a46 	vmov.f32	s3, s12
 8001aa4:	eeb0 1a66 	vmov.f32	s2, s13
 8001aa8:	eef0 0a47 	vmov.f32	s1, s14
 8001aac:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab0:	f001 f83c 	bl	8002b2c <GenerateMotorMatrices>
    );

    // Initialize discrete process noise matrix Q_d (simplified for stability)
    memset(filter->Q_d, 0, sizeof(filter->Q_d));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001aba:	2240      	movs	r2, #64	@ 0x40
 8001abc:	2100      	movs	r1, #0
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f00b fd9c 	bl	800d5fc <memset>

    // Set diagonal elements for process noise (simpler but reliable approach)
    filter->Q_d[0 * MOTOR_KALMAN_NUM_STATES + 0] = 0.01f * filter->dt * filter->dt; // Position noise
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8001aca:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001b28 <MotorKalman_DiscretizeModel+0xd4>
 8001ace:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8001ad8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
    filter->Q_d[1 * MOTOR_KALMAN_NUM_STATES + 1] = filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] * filter->dt; // Velocity noise (main process noise)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	ed93 7a49 	vldr	s14, [r3, #292]	@ 0x124
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8001aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
    filter->Q_d[2 * MOTOR_KALMAN_NUM_STATES + 2] = 0.1f * filter->dt; // Load torque noise
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8001afe:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001b2c <MotorKalman_DiscretizeModel+0xd8>
 8001b02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
    filter->Q_d[3 * MOTOR_KALMAN_NUM_STATES + 3] = 0.01f * filter->dt; // Current noise
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8001b12:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001b28 <MotorKalman_DiscretizeModel+0xd4>
 8001b16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
}
 8001b20:	bf00      	nop
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	3c23d70a 	.word	0x3c23d70a
 8001b2c:	3dcccccd 	.word	0x3dcccccd

08001b30 <MotorKalman_SetProcessNoise>:

void MotorKalman_SetProcessNoise(MotorKalman* filter, float32_t Q) {
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	ed87 0a00 	vstr	s0, [r7]
    // Set the process noise covariance matrix Q (continuous)
    memset(filter->Q, 0, sizeof(filter->Q));
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8001b42:	2240      	movs	r2, #64	@ 0x40
 8001b44:	2100      	movs	r1, #0
 8001b46:	4618      	mov	r0, r3
 8001b48:	f00b fd58 	bl	800d5fc <memset>

    // Only the velocity state (index 1) has process noise per G = [0;1;0;0]
    filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] = Q * Q;
 8001b4c:	edd7 7a00 	vldr	s15, [r7]
 8001b50:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
    filter->sigma_ml = Q;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	683a      	ldr	r2, [r7, #0]
 8001b5e:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354

    // Update the discrete process noise matrix if A_d has already been initialized
    if (filter->A_d[0] != 0.0f || filter->A_d[1] != 0.0f) {
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8001b68:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b70:	d107      	bne.n	8001b82 <MotorKalman_SetProcessNoise+0x52>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8001b78:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b80:	d002      	beq.n	8001b88 <MotorKalman_SetProcessNoise+0x58>
        MotorKalman_DiscretizeModel(filter); // Recompute discretization with new Q
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff ff66 	bl	8001a54 <MotorKalman_DiscretizeModel>
    }
}
 8001b88:	bf00      	nop
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <MotorKalman_SetMeasurementNoise>:

void MotorKalman_SetMeasurementNoise(MotorKalman* filter, float32_t R) {
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	ed87 0a00 	vstr	s0, [r7]
    // Store the noise value
    filter->sigma_pos = sqrtf(R);
 8001b9c:	ed97 0a00 	vldr	s0, [r7]
 8001ba0:	f00b fd7e 	bl	800d6a0 <sqrtf>
 8001ba4:	eef0 7a40 	vmov.f32	s15, s0
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	edc3 7ad6 	vstr	s15, [r3, #856]	@ 0x358

    // Set the measurement noise covariance matrix R
    filter->R[0] = R;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <MotorKalman_Predict>:
    filter->velocity = 0.0f;
    filter->load_torque = 0.0f;
    filter->current = 0.0f;
}

void MotorKalman_Predict(MotorKalman* filter, float32_t voltage_input) {
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b0b2      	sub	sp, #200	@ 0xc8
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
 8001bc6:	ed87 0a00 	vstr	s0, [r7]
    // Store input for next step
    filter->input_data[0] = voltage_input;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec

    // 1. State prediction using simplified method (more stable in embedded systems)
    // Compute x = A*x + B*u directly without using matrix operations
    float32_t new_state[MOTOR_KALMAN_NUM_STATES] = {0};
 8001bd2:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	605a      	str	r2, [r3, #4]
 8001bdc:	609a      	str	r2, [r3, #8]
 8001bde:	60da      	str	r2, [r3, #12]

    // Calculate A*x (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001be0:	2300      	movs	r3, #0
 8001be2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001be6:	e041      	b.n	8001c6c <MotorKalman_Predict+0xae>
        new_state[i] = 0;
 8001be8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	33c8      	adds	r3, #200	@ 0xc8
 8001bf0:	443b      	add	r3, r7
 8001bf2:	3b3c      	subs	r3, #60	@ 0x3c
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001c00:	e02b      	b.n	8001c5a <MotorKalman_Predict+0x9c>
            new_state[i] += filter->A_d[i * MOTOR_KALMAN_NUM_STATES + j] * filter->X[j];
 8001c02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	33c8      	adds	r3, #200	@ 0xc8
 8001c0a:	443b      	add	r3, r7
 8001c0c:	3b3c      	subs	r3, #60	@ 0x3c
 8001c0e:	ed93 7a00 	vldr	s14, [r3]
 8001c12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001c16:	009a      	lsls	r2, r3, #2
 8001c18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001c1c:	4413      	add	r3, r2
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	3324      	adds	r3, #36	@ 0x24
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	4413      	add	r3, r2
 8001c26:	edd3 6a00 	vldr	s13, [r3]
 8001c2a:	687a      	ldr	r2, [r7, #4]
 8001c2c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	edd3 7a00 	vldr	s15, [r3]
 8001c38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	33c8      	adds	r3, #200	@ 0xc8
 8001c48:	443b      	add	r3, r7
 8001c4a:	3b3c      	subs	r3, #60	@ 0x3c
 8001c4c:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8001c50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001c54:	3301      	adds	r3, #1
 8001c56:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001c5a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001c5e:	2b03      	cmp	r3, #3
 8001c60:	ddcf      	ble.n	8001c02 <MotorKalman_Predict+0x44>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001c62:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001c66:	3301      	adds	r3, #1
 8001c68:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001c6c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001c70:	2b03      	cmp	r3, #3
 8001c72:	ddb9      	ble.n	8001be8 <MotorKalman_Predict+0x2a>
        }
    }

    // Add B*u (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001c74:	2300      	movs	r3, #0
 8001c76:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001c7a:	e021      	b.n	8001cc0 <MotorKalman_Predict+0x102>
        filter->X[i] = new_state[i] + filter->B_d[i] * voltage_input;
 8001c7c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	33c8      	adds	r3, #200	@ 0xc8
 8001c84:	443b      	add	r3, r7
 8001c86:	3b3c      	subs	r3, #60	@ 0x3c
 8001c88:	ed93 7a00 	vldr	s14, [r3]
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001c92:	3338      	adds	r3, #56	@ 0x38
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4413      	add	r3, r2
 8001c98:	edd3 6a00 	vldr	s13, [r3]
 8001c9c:	edd7 7a00 	vldr	s15, [r7]
 8001ca0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ca4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	4413      	add	r3, r2
 8001cb2:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001cb6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001cba:	3301      	adds	r3, #1
 8001cbc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001cc0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001cc4:	2b03      	cmp	r3, #3
 8001cc6:	ddd9      	ble.n	8001c7c <MotorKalman_Predict+0xbe>
    }

    // 2. Covariance prediction using simplified method (Joseph form for stability)
    // Using direct matrix computation for P = A*P*A' + Q
    float32_t AP[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8001cc8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001ccc:	2240      	movs	r2, #64	@ 0x40
 8001cce:	2100      	movs	r1, #0
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f00b fc93 	bl	800d5fc <memset>
    float32_t APAT[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8001cd6:	f107 030c 	add.w	r3, r7, #12
 8001cda:	2240      	movs	r2, #64	@ 0x40
 8001cdc:	2100      	movs	r1, #0
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f00b fc8c 	bl	800d5fc <memset>

    // Compute A*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001cea:	e05f      	b.n	8001dac <MotorKalman_Predict+0x1ee>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8001cec:	2300      	movs	r3, #0
 8001cee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001cf2:	e052      	b.n	8001d9a <MotorKalman_Predict+0x1dc>
            AP[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8001cf4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001cf8:	009a      	lsls	r2, r3, #2
 8001cfa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001cfe:	4413      	add	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	33c8      	adds	r3, #200	@ 0xc8
 8001d04:	443b      	add	r3, r7
 8001d06:	3b7c      	subs	r3, #124	@ 0x7c
 8001d08:	f04f 0200 	mov.w	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8001d0e:	2300      	movs	r3, #0
 8001d10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001d14:	e038      	b.n	8001d88 <MotorKalman_Predict+0x1ca>
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8001d16:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001d1a:	009a      	lsls	r2, r3, #2
 8001d1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001d20:	4413      	add	r3, r2
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	33c8      	adds	r3, #200	@ 0xc8
 8001d26:	443b      	add	r3, r7
 8001d28:	3b7c      	subs	r3, #124	@ 0x7c
 8001d2a:	ed93 7a00 	vldr	s14, [r3]
                    filter->A_d[i * MOTOR_KALMAN_NUM_STATES + k] * filter->P[k * MOTOR_KALMAN_NUM_STATES + j];
 8001d2e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001d32:	009a      	lsls	r2, r3, #2
 8001d34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001d38:	4413      	add	r3, r2
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	3324      	adds	r3, #36	@ 0x24
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	edd3 6a00 	vldr	s13, [r3]
 8001d46:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001d4a:	009a      	lsls	r2, r3, #2
 8001d4c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001d50:	4413      	add	r3, r2
 8001d52:	687a      	ldr	r2, [r7, #4]
 8001d54:	3304      	adds	r3, #4
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	4413      	add	r3, r2
 8001d5a:	edd3 7a00 	vldr	s15, [r3]
 8001d5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8001d62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001d66:	009a      	lsls	r2, r3, #2
 8001d68:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001d6c:	4413      	add	r3, r2
 8001d6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	33c8      	adds	r3, #200	@ 0xc8
 8001d76:	443b      	add	r3, r7
 8001d78:	3b7c      	subs	r3, #124	@ 0x7c
 8001d7a:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8001d7e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001d82:	3301      	adds	r3, #1
 8001d84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001d88:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001d8c:	2b03      	cmp	r3, #3
 8001d8e:	ddc2      	ble.n	8001d16 <MotorKalman_Predict+0x158>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8001d90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001d94:	3301      	adds	r3, #1
 8001d96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001d9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001d9e:	2b03      	cmp	r3, #3
 8001da0:	dda8      	ble.n	8001cf4 <MotorKalman_Predict+0x136>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001da2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001da6:	3301      	adds	r3, #1
 8001da8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001dac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001db0:	2b03      	cmp	r3, #3
 8001db2:	dd9b      	ble.n	8001cec <MotorKalman_Predict+0x12e>
            }
        }
    }

    // Compute (A*P)*A'
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001db4:	2300      	movs	r3, #0
 8001db6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001dba:	e05f      	b.n	8001e7c <MotorKalman_Predict+0x2be>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001dc2:	e052      	b.n	8001e6a <MotorKalman_Predict+0x2ac>
            APAT[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8001dc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001dc8:	009a      	lsls	r2, r3, #2
 8001dca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001dce:	4413      	add	r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	33c8      	adds	r3, #200	@ 0xc8
 8001dd4:	443b      	add	r3, r7
 8001dd6:	3bbc      	subs	r3, #188	@ 0xbc
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8001dde:	2300      	movs	r3, #0
 8001de0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001de4:	e038      	b.n	8001e58 <MotorKalman_Predict+0x29a>
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8001de6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001dea:	009a      	lsls	r2, r3, #2
 8001dec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001df0:	4413      	add	r3, r2
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	33c8      	adds	r3, #200	@ 0xc8
 8001df6:	443b      	add	r3, r7
 8001df8:	3bbc      	subs	r3, #188	@ 0xbc
 8001dfa:	ed93 7a00 	vldr	s14, [r3]
                    AP[i * MOTOR_KALMAN_NUM_STATES + k] * filter->A_d[j * MOTOR_KALMAN_NUM_STATES + k];
 8001dfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e02:	009a      	lsls	r2, r3, #2
 8001e04:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e08:	4413      	add	r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	33c8      	adds	r3, #200	@ 0xc8
 8001e0e:	443b      	add	r3, r7
 8001e10:	3b7c      	subs	r3, #124	@ 0x7c
 8001e12:	edd3 6a00 	vldr	s13, [r3]
 8001e16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001e1a:	009a      	lsls	r2, r3, #2
 8001e1c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e20:	4413      	add	r3, r2
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	3324      	adds	r3, #36	@ 0x24
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	4413      	add	r3, r2
 8001e2a:	edd3 7a00 	vldr	s15, [r3]
 8001e2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8001e32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e36:	009a      	lsls	r2, r3, #2
 8001e38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001e3c:	4413      	add	r3, r2
 8001e3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	33c8      	adds	r3, #200	@ 0xc8
 8001e46:	443b      	add	r3, r7
 8001e48:	3bbc      	subs	r3, #188	@ 0xbc
 8001e4a:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8001e4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e52:	3301      	adds	r3, #1
 8001e54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001e58:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e5c:	2b03      	cmp	r3, #3
 8001e5e:	ddc2      	ble.n	8001de6 <MotorKalman_Predict+0x228>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8001e60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001e64:	3301      	adds	r3, #1
 8001e66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001e6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001e6e:	2b03      	cmp	r3, #3
 8001e70:	dda8      	ble.n	8001dc4 <MotorKalman_Predict+0x206>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001e72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e76:	3301      	adds	r3, #1
 8001e78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001e7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e80:	2b03      	cmp	r3, #3
 8001e82:	dd9b      	ble.n	8001dbc <MotorKalman_Predict+0x1fe>
            }
        }
    }

    // Add Q to get P = A*P*A' + Q
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001e84:	2300      	movs	r3, #0
 8001e86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001e8a:	e037      	b.n	8001efc <MotorKalman_Predict+0x33e>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001e92:	e02a      	b.n	8001eea <MotorKalman_Predict+0x32c>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 8001e94:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001e98:	009a      	lsls	r2, r3, #2
 8001e9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001e9e:	4413      	add	r3, r2
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	33c8      	adds	r3, #200	@ 0xc8
 8001ea4:	443b      	add	r3, r7
 8001ea6:	3bbc      	subs	r3, #188	@ 0xbc
 8001ea8:	ed93 7a00 	vldr	s14, [r3]
 8001eac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001eb0:	009a      	lsls	r2, r3, #2
 8001eb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001eb6:	4413      	add	r3, r2
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	3354      	adds	r3, #84	@ 0x54
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4413      	add	r3, r2
 8001ec0:	edd3 7a00 	vldr	s15, [r3]
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 8001ec4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001ec8:	009a      	lsls	r2, r3, #2
 8001eca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001ece:	4413      	add	r3, r2
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 8001ed0:	ee77 7a27 	vadd.f32	s15, s14, s15
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	3304      	adds	r3, #4
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4413      	add	r3, r2
 8001edc:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8001ee0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001eea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001eee:	2b03      	cmp	r3, #3
 8001ef0:	ddd0      	ble.n	8001e94 <MotorKalman_Predict+0x2d6>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001ef2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001efc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f00:	2b03      	cmp	r3, #3
 8001f02:	ddc3      	ble.n	8001e8c <MotorKalman_Predict+0x2ce>
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689a      	ldr	r2, [r3, #8]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	68da      	ldr	r2, [r3, #12]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next update step
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2201      	movs	r2, #1
 8001f36:	2104      	movs	r1, #4
 8001f38:	f00b f9e1 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	3310      	adds	r3, #16
 8001f46:	2204      	movs	r2, #4
 8001f48:	2104      	movs	r1, #4
 8001f4a:	f00b f9d8 	bl	800d2fe <arm_mat_init_f32>
}
 8001f4e:	bf00      	nop
 8001f50:	37c8      	adds	r7, #200	@ 0xc8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
	...

08001f58 <MotorKalman_Update>:

void MotorKalman_Update(MotorKalman* filter, float32_t position) {
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b0d0      	sub	sp, #320	@ 0x140
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f62:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f66:	6018      	str	r0, [r3, #0]
 8001f68:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f6c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001f70:	ed83 0a00 	vstr	s0, [r3]
    // Store the position measurement
    filter->measurement_data[0] = position;
 8001f74:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f78:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001f82:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 8001f86:	6812      	ldr	r2, [r2, #0]
 8001f88:	f8c3 22e8 	str.w	r2, [r3, #744]	@ 0x2e8

    // 1. Compute innovation: y - C*x (directly, no matrix operations)
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8001f8c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f90:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	ed93 7a3c 	vldr	s14, [r3, #240]	@ 0xf0
 8001f9a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f9e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	edd3 7a00 	vldr	s15, [r3]
 8001fa8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fac:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001fb0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	edd3 6a3d 	vldr	s13, [r3, #244]	@ 0xf4
 8001fba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001fbe:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fc8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fcc:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 8001fd0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001fd4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
 8001fde:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001fe2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	edd3 7a02 	vldr	s15, [r3, #8]
 8001fec:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8001ff0:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 8001ff4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001ff8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	edd3 6a3f 	vldr	s13, [r3, #252]	@ 0xfc
 8002002:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002006:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002010:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002014:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002018:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
    float32_t innovation = position - Cx;
 800201c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002020:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002024:	ed93 7a00 	vldr	s14, [r3]
 8002028:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 800202c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002030:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc

    // 2. Compute innovation covariance: S = C*P*C' + R (directly)
    float32_t CP[MOTOR_KALMAN_NUM_STATES] = {0};
 8002034:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002042:	2300      	movs	r3, #0
 8002044:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002048:	e04d      	b.n	80020e6 <MotorKalman_Update+0x18e>
        CP[i] = 0;
 800204a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002054:	443b      	add	r3, r7
 8002056:	3b58      	subs	r3, #88	@ 0x58
 8002058:	f04f 0200 	mov.w	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800205e:	2300      	movs	r3, #0
 8002060:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002064:	e036      	b.n	80020d4 <MotorKalman_Update+0x17c>
            CP[i] += filter->C[j] * filter->P[j * MOTOR_KALMAN_NUM_STATES + i];
 8002066:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002070:	443b      	add	r3, r7
 8002072:	3b58      	subs	r3, #88	@ 0x58
 8002074:	ed93 7a00 	vldr	s14, [r3]
 8002078:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800207c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002086:	333c      	adds	r3, #60	@ 0x3c
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	4413      	add	r3, r2
 800208c:	edd3 6a00 	vldr	s13, [r3]
 8002090:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002094:	009a      	lsls	r2, r3, #2
 8002096:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800209a:	4413      	add	r3, r2
 800209c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80020a0:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80020a4:	6812      	ldr	r2, [r2, #0]
 80020a6:	3304      	adds	r3, #4
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	edd3 7a00 	vldr	s15, [r3]
 80020b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020b8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80020c2:	443b      	add	r3, r7
 80020c4:	3b58      	subs	r3, #88	@ 0x58
 80020c6:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80020ca:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80020ce:	3301      	adds	r3, #1
 80020d0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80020d4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80020d8:	2b03      	cmp	r3, #3
 80020da:	ddc4      	ble.n	8002066 <MotorKalman_Update+0x10e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80020dc:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80020e0:	3301      	adds	r3, #1
 80020e2:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80020e6:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80020ea:	2b03      	cmp	r3, #3
 80020ec:	ddad      	ble.n	800204a <MotorKalman_Update+0xf2>
        }
    }

    float32_t CPCT = 0;
 80020ee:	f04f 0300 	mov.w	r3, #0
 80020f2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80020f6:	2300      	movs	r3, #0
 80020f8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80020fc:	e021      	b.n	8002142 <MotorKalman_Update+0x1ea>
        CPCT += CP[i] * filter->C[i];
 80020fe:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002108:	443b      	add	r3, r7
 800210a:	3b58      	subs	r3, #88	@ 0x58
 800210c:	ed93 7a00 	vldr	s14, [r3]
 8002110:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002114:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800211e:	333c      	adds	r3, #60	@ 0x3c
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	4413      	add	r3, r2
 8002124:	edd3 7a00 	vldr	s15, [r3]
 8002128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800212c:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 8002130:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002134:	edc7 7a4d 	vstr	s15, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002138:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800213c:	3301      	adds	r3, #1
 800213e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002142:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002146:	2b03      	cmp	r3, #3
 8002148:	ddd9      	ble.n	80020fe <MotorKalman_Update+0x1a6>
    }

    float32_t S = CPCT + filter->R[0];
 800214a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800214e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8002158:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 800215c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002160:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8

    // 3. Compute Kalman gain: K = P*C'/S (directly)
    float32_t PC[MOTOR_KALMAN_NUM_STATES] = {0};
 8002164:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002172:	2300      	movs	r3, #0
 8002174:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002178:	e04d      	b.n	8002216 <MotorKalman_Update+0x2be>
        PC[i] = 0;
 800217a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002184:	443b      	add	r3, r7
 8002186:	3b68      	subs	r3, #104	@ 0x68
 8002188:	f04f 0200 	mov.w	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800218e:	2300      	movs	r3, #0
 8002190:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002194:	e036      	b.n	8002204 <MotorKalman_Update+0x2ac>
            PC[i] += filter->P[i * MOTOR_KALMAN_NUM_STATES + j] * filter->C[j];
 8002196:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80021a0:	443b      	add	r3, r7
 80021a2:	3b68      	subs	r3, #104	@ 0x68
 80021a4:	ed93 7a00 	vldr	s14, [r3]
 80021a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80021ac:	009a      	lsls	r2, r3, #2
 80021ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80021b2:	4413      	add	r3, r2
 80021b4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80021b8:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80021bc:	6812      	ldr	r2, [r2, #0]
 80021be:	3304      	adds	r3, #4
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	4413      	add	r3, r2
 80021c4:	edd3 6a00 	vldr	s13, [r3]
 80021c8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80021cc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80021d6:	333c      	adds	r3, #60	@ 0x3c
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	edd3 7a00 	vldr	s15, [r3]
 80021e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80021f2:	443b      	add	r3, r7
 80021f4:	3b68      	subs	r3, #104	@ 0x68
 80021f6:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80021fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80021fe:	3301      	adds	r3, #1
 8002200:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002204:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002208:	2b03      	cmp	r3, #3
 800220a:	ddc4      	ble.n	8002196 <MotorKalman_Update+0x23e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800220c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002210:	3301      	adds	r3, #1
 8002212:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002216:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800221a:	2b03      	cmp	r3, #3
 800221c:	ddad      	ble.n	800217a <MotorKalman_Update+0x222>
        }
    }

    float32_t K[MOTOR_KALMAN_NUM_STATES] = {0};
 800221e:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]
 8002226:	605a      	str	r2, [r3, #4]
 8002228:	609a      	str	r2, [r3, #8]
 800222a:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800222c:	2300      	movs	r3, #0
 800222e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002232:	e01a      	b.n	800226a <MotorKalman_Update+0x312>
        K[i] = PC[i] / S;
 8002234:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800223e:	443b      	add	r3, r7
 8002240:	3b68      	subs	r3, #104	@ 0x68
 8002242:	edd3 6a00 	vldr	s13, [r3]
 8002246:	ed97 7a3e 	vldr	s14, [r7, #248]	@ 0xf8
 800224a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800224e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002258:	443b      	add	r3, r7
 800225a:	3b78      	subs	r3, #120	@ 0x78
 800225c:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002260:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002264:	3301      	adds	r3, #1
 8002266:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800226a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800226e:	2b03      	cmp	r3, #3
 8002270:	dde0      	ble.n	8002234 <MotorKalman_Update+0x2dc>
    }

    // 4. Update state estimate: x = x + K*innovation (directly)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002272:	2300      	movs	r3, #0
 8002274:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002278:	e029      	b.n	80022ce <MotorKalman_Update+0x376>
        filter->X[i] += K[i] * innovation;
 800227a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800227e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	4413      	add	r3, r2
 800228c:	ed93 7a00 	vldr	s14, [r3]
 8002290:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800229a:	443b      	add	r3, r7
 800229c:	3b78      	subs	r3, #120	@ 0x78
 800229e:	edd3 6a00 	vldr	s13, [r3]
 80022a2:	edd7 7a3f 	vldr	s15, [r7, #252]	@ 0xfc
 80022a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022ae:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80022b2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	4413      	add	r3, r2
 80022c0:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80022c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80022c8:	3301      	adds	r3, #1
 80022ca:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80022ce:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80022d2:	2b03      	cmp	r3, #3
 80022d4:	ddd1      	ble.n	800227a <MotorKalman_Update+0x322>
    }

    // 5. Update covariance matrix: P = (I - K*C)*P (Joseph form for better stability)
    float32_t KC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80022d6:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80022da:	2240      	movs	r2, #64	@ 0x40
 80022dc:	2100      	movs	r1, #0
 80022de:	4618      	mov	r0, r3
 80022e0:	f00b f98c 	bl	800d5fc <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80022e4:	2300      	movs	r3, #0
 80022e6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80022ea:	e035      	b.n	8002358 <MotorKalman_Update+0x400>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80022ec:	2300      	movs	r3, #0
 80022ee:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80022f2:	e028      	b.n	8002346 <MotorKalman_Update+0x3ee>
            KC[i * MOTOR_KALMAN_NUM_STATES + j] = K[i] * filter->C[j];
 80022f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80022fe:	443b      	add	r3, r7
 8002300:	3b78      	subs	r3, #120	@ 0x78
 8002302:	ed93 7a00 	vldr	s14, [r3]
 8002306:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800230a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002314:	333c      	adds	r3, #60	@ 0x3c
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4413      	add	r3, r2
 800231a:	edd3 7a00 	vldr	s15, [r3]
 800231e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002322:	009a      	lsls	r2, r3, #2
 8002324:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002328:	4413      	add	r3, r2
 800232a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002334:	443b      	add	r3, r7
 8002336:	3bb8      	subs	r3, #184	@ 0xb8
 8002338:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800233c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002340:	3301      	adds	r3, #1
 8002342:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002346:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800234a:	2b03      	cmp	r3, #3
 800234c:	ddd2      	ble.n	80022f4 <MotorKalman_Update+0x39c>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800234e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002352:	3301      	adds	r3, #1
 8002354:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002358:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800235c:	2b03      	cmp	r3, #3
 800235e:	ddc5      	ble.n	80022ec <MotorKalman_Update+0x394>
        }
    }

    float32_t IKC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8002360:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002364:	2240      	movs	r2, #64	@ 0x40
 8002366:	2100      	movs	r1, #0
 8002368:	4618      	mov	r0, r3
 800236a:	f00b f947 	bl	800d5fc <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800236e:	2300      	movs	r3, #0
 8002370:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002374:	e038      	b.n	80023e8 <MotorKalman_Update+0x490>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002376:	2300      	movs	r3, #0
 8002378:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800237c:	e02b      	b.n	80023d6 <MotorKalman_Update+0x47e>
            IKC[i * MOTOR_KALMAN_NUM_STATES + j] = (i == j ? 1.0f : 0.0f) - KC[i * MOTOR_KALMAN_NUM_STATES + j];
 800237e:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002382:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002386:	429a      	cmp	r2, r3
 8002388:	d102      	bne.n	8002390 <MotorKalman_Update+0x438>
 800238a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800238e:	e001      	b.n	8002394 <MotorKalman_Update+0x43c>
 8002390:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 80025ac <MotorKalman_Update+0x654>
 8002394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002398:	009a      	lsls	r2, r3, #2
 800239a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800239e:	4413      	add	r3, r2
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80023a6:	443b      	add	r3, r7
 80023a8:	3bb8      	subs	r3, #184	@ 0xb8
 80023aa:	edd3 7a00 	vldr	s15, [r3]
 80023ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023b2:	009a      	lsls	r2, r3, #2
 80023b4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80023b8:	4413      	add	r3, r2
 80023ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80023c4:	443b      	add	r3, r7
 80023c6:	3bf8      	subs	r3, #248	@ 0xf8
 80023c8:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80023cc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80023d0:	3301      	adds	r3, #1
 80023d2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80023d6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80023da:	2b03      	cmp	r3, #3
 80023dc:	ddcf      	ble.n	800237e <MotorKalman_Update+0x426>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80023de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023e2:	3301      	adds	r3, #1
 80023e4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80023e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023ec:	2b03      	cmp	r3, #3
 80023ee:	ddc2      	ble.n	8002376 <MotorKalman_Update+0x41e>
        }
    }

    // Store P temporarily
    float32_t P_temp[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES];
    memcpy(P_temp, filter->P, sizeof(P_temp));
 80023f0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80023f4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f103 0110 	add.w	r1, r3, #16
 80023fe:	f107 0308 	add.w	r3, r7, #8
 8002402:	2240      	movs	r2, #64	@ 0x40
 8002404:	4618      	mov	r0, r3
 8002406:	f00b f93d 	bl	800d684 <memcpy>

    // Compute (I - K*C)*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800240a:	2300      	movs	r3, #0
 800240c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002410:	e06e      	b.n	80024f0 <MotorKalman_Update+0x598>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002412:	2300      	movs	r3, #0
 8002414:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002418:	e061      	b.n	80024de <MotorKalman_Update+0x586>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 800241a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800241e:	009a      	lsls	r2, r3, #2
 8002420:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002424:	4413      	add	r3, r2
 8002426:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800242a:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 800242e:	6812      	ldr	r2, [r2, #0]
 8002430:	3304      	adds	r3, #4
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	4413      	add	r3, r2
 8002436:	f04f 0200 	mov.w	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 800243c:	2300      	movs	r3, #0
 800243e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002442:	e043      	b.n	80024cc <MotorKalman_Update+0x574>
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002444:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002448:	009a      	lsls	r2, r3, #2
 800244a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800244e:	4413      	add	r3, r2
 8002450:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002454:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	3304      	adds	r3, #4
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	4413      	add	r3, r2
 8002460:	ed93 7a00 	vldr	s14, [r3]
                    IKC[i * MOTOR_KALMAN_NUM_STATES + k] * P_temp[k * MOTOR_KALMAN_NUM_STATES + j];
 8002464:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002468:	009a      	lsls	r2, r3, #2
 800246a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800246e:	4413      	add	r3, r2
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002476:	443b      	add	r3, r7
 8002478:	3bf8      	subs	r3, #248	@ 0xf8
 800247a:	edd3 6a00 	vldr	s13, [r3]
 800247e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002482:	009a      	lsls	r2, r3, #2
 8002484:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002488:	4413      	add	r3, r2
 800248a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800248e:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	4413      	add	r3, r2
 8002496:	edd3 7a00 	vldr	s15, [r3]
 800249a:	ee66 7aa7 	vmul.f32	s15, s13, s15
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 800249e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80024a2:	009a      	lsls	r2, r3, #2
 80024a4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80024a8:	4413      	add	r3, r2
 80024aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ae:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80024b2:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80024b6:	6812      	ldr	r2, [r2, #0]
 80024b8:	3304      	adds	r3, #4
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	4413      	add	r3, r2
 80024be:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 80024c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80024c6:	3301      	adds	r3, #1
 80024c8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80024cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80024d0:	2b03      	cmp	r3, #3
 80024d2:	ddb7      	ble.n	8002444 <MotorKalman_Update+0x4ec>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80024d4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80024d8:	3301      	adds	r3, #1
 80024da:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80024de:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80024e2:	2b03      	cmp	r3, #3
 80024e4:	dd99      	ble.n	800241a <MotorKalman_Update+0x4c2>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80024e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80024ea:	3301      	adds	r3, #1
 80024ec:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80024f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80024f4:	2b03      	cmp	r3, #3
 80024f6:	dd8c      	ble.n	8002412 <MotorKalman_Update+0x4ba>
            }
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 80024f8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80024fc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002508:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 8002512:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002516:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	685a      	ldr	r2, [r3, #4]
 800251e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002522:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 800252c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002530:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800253c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8002546:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800254a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68da      	ldr	r2, [r3, #12]
 8002552:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002556:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next time
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8002560:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002564:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 800256e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002572:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2201      	movs	r2, #1
 800257a:	2104      	movs	r1, #4
 800257c:	f00a febf 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002580:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002584:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 800258e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002592:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	3310      	adds	r3, #16
 800259a:	2204      	movs	r2, #4
 800259c:	2104      	movs	r1, #4
 800259e:	f00a feae 	bl	800d2fe <arm_mat_init_f32>
}
 80025a2:	bf00      	nop
 80025a4:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	00000000 	.word	0x00000000

080025b0 <MotorKalman_Estimate>:

float MotorKalman_Estimate(MotorKalman* filter, float32_t voltage_input, float32_t position) {
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	ed87 0a02 	vstr	s0, [r7, #8]
 80025bc:	edc7 0a01 	vstr	s1, [r7, #4]
    // Execute the predict and update steps
    MotorKalman_Predict(filter, voltage_input);
 80025c0:	ed97 0a02 	vldr	s0, [r7, #8]
 80025c4:	68f8      	ldr	r0, [r7, #12]
 80025c6:	f7ff fafa 	bl	8001bbe <MotorKalman_Predict>
    MotorKalman_Update(filter, position);
 80025ca:	ed97 0a01 	vldr	s0, [r7, #4]
 80025ce:	68f8      	ldr	r0, [r7, #12]
 80025d0:	f7ff fcc2 	bl	8001f58 <MotorKalman_Update>

    return filter->velocity;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 80025da:	ee07 3a90 	vmov	s15, r3
}
 80025de:	eeb0 0a67 	vmov.f32	s0, s15
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <matrix_copy>:

#include "MotorMatrixGenerator.h"
#include <math.h>
#include <string.h>

static void matrix_copy(float32_t *src, float32_t *dst, int size) {
 80025e8:	b480      	push	{r7}
 80025ea:	b087      	sub	sp, #28
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < size; i++) {
 80025f4:	2300      	movs	r3, #0
 80025f6:	617b      	str	r3, [r7, #20]
 80025f8:	e00c      	b.n	8002614 <matrix_copy+0x2c>
        dst[i] = src[i];
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	68fa      	ldr	r2, [r7, #12]
 8002600:	441a      	add	r2, r3
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	68b9      	ldr	r1, [r7, #8]
 8002608:	440b      	add	r3, r1
 800260a:	6812      	ldr	r2, [r2, #0]
 800260c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	3301      	adds	r3, #1
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	697a      	ldr	r2, [r7, #20]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	429a      	cmp	r2, r3
 800261a:	dbee      	blt.n	80025fa <matrix_copy+0x12>
    }
}
 800261c:	bf00      	nop
 800261e:	bf00      	nop
 8002620:	371c      	adds	r7, #28
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
	...

0800262c <discretize_system_with_arm>:

static void discretize_system_with_arm(float32_t *A_c, float32_t *B_c, float32_t dt,
                                      float32_t *A_d, float32_t *B_d) {
 800262c:	b590      	push	{r4, r7, lr}
 800262e:	f5ad 7d2f 	sub.w	sp, sp, #700	@ 0x2bc
 8002632:	af00      	add	r7, sp, #0
 8002634:	f507 742e 	add.w	r4, r7, #696	@ 0x2b8
 8002638:	f5a4 7429 	sub.w	r4, r4, #676	@ 0x2a4
 800263c:	6020      	str	r0, [r4, #0]
 800263e:	f507 702e 	add.w	r0, r7, #696	@ 0x2b8
 8002642:	f5a0 702a 	sub.w	r0, r0, #680	@ 0x2a8
 8002646:	6001      	str	r1, [r0, #0]
 8002648:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 800264c:	f5a1 712b 	sub.w	r1, r1, #684	@ 0x2ac
 8002650:	ed81 0a00 	vstr	s0, [r1]
 8002654:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8002658:	f5a1 712c 	sub.w	r1, r1, #688	@ 0x2b0
 800265c:	600a      	str	r2, [r1, #0]
 800265e:	f507 722e 	add.w	r2, r7, #696	@ 0x2b8
 8002662:	f5a2 722d 	sub.w	r2, r2, #692	@ 0x2b4
 8002666:	6013      	str	r3, [r2, #0]
    // Initialize ARM matrix instances
    arm_matrix_instance_f32 A_c_matrix, A_d_matrix, B_c_matrix, B_d_matrix;
    arm_mat_init_f32(&A_c_matrix, 4, 4, A_c);
 8002668:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800266c:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8002670:	f507 7029 	add.w	r0, r7, #676	@ 0x2a4
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2204      	movs	r2, #4
 8002678:	2104      	movs	r1, #4
 800267a:	f00a fe40 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&A_d_matrix, 4, 4, A_d);
 800267e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002682:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002686:	f507 7027 	add.w	r0, r7, #668	@ 0x29c
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2204      	movs	r2, #4
 800268e:	2104      	movs	r1, #4
 8002690:	f00a fe35 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&B_c_matrix, 4, 1, B_c);
 8002694:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002698:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 800269c:	f507 7025 	add.w	r0, r7, #660	@ 0x294
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2201      	movs	r2, #1
 80026a4:	2104      	movs	r1, #4
 80026a6:	f00a fe2a 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&B_d_matrix, 4, 1, B_d);
 80026aa:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80026ae:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 80026b2:	f507 7023 	add.w	r0, r7, #652	@ 0x28c
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2201      	movs	r2, #1
 80026ba:	2104      	movs	r1, #4
 80026bc:	f00a fe1f 	bl	800d2fe <arm_mat_init_f32>

    // Create identity matrix
    float32_t I_data[16] = {0};
 80026c0:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80026c4:	2240      	movs	r2, #64	@ 0x40
 80026c6:	2100      	movs	r1, #0
 80026c8:	4618      	mov	r0, r3
 80026ca:	f00a ff97 	bl	800d5fc <memset>
    arm_matrix_instance_f32 I_matrix;
    arm_mat_init_f32(&I_matrix, 4, 4, I_data);
 80026ce:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80026d2:	f507 7011 	add.w	r0, r7, #580	@ 0x244
 80026d6:	2204      	movs	r2, #4
 80026d8:	2104      	movs	r1, #4
 80026da:	f00a fe10 	bl	800d2fe <arm_mat_init_f32>
    for (int i = 0; i < 4; i++) {
 80026de:	2300      	movs	r3, #0
 80026e0:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 80026e4:	e011      	b.n	800270a <discretize_system_with_arm+0xde>
        I_data[i*4 + i] = 1.0f;
 80026e6:	f8d7 22b4 	ldr.w	r2, [r7, #692]	@ 0x2b4
 80026ea:	4613      	mov	r3, r2
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	4413      	add	r3, r2
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	f503 732e 	add.w	r3, r3, #696	@ 0x2b8
 80026f6:	443b      	add	r3, r7
 80026f8:	3b6c      	subs	r3, #108	@ 0x6c
 80026fa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80026fe:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8002700:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8002704:	3301      	adds	r3, #1
 8002706:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 800270a:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 800270e:	2b03      	cmp	r3, #3
 8002710:	dde9      	ble.n	80026e6 <discretize_system_with_arm+0xba>
    }

    // Create scaled A matrix (A*dt)
    float32_t A_dt_data[16];
    arm_matrix_instance_f32 A_dt_matrix;
    arm_mat_init_f32(&A_dt_matrix, 4, 4, A_dt_data);
 8002712:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8002716:	f507 70fe 	add.w	r0, r7, #508	@ 0x1fc
 800271a:	2204      	movs	r2, #4
 800271c:	2104      	movs	r1, #4
 800271e:	f00a fdee 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_scale_f32(&A_c_matrix, dt, &A_dt_matrix);
 8002722:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002726:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800272a:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800272e:	f507 7229 	add.w	r2, r7, #676	@ 0x2a4
 8002732:	ed93 0a00 	vldr	s0, [r3]
 8002736:	4610      	mov	r0, r2
 8002738:	f00a fe73 	bl	800d422 <arm_mat_scale_f32>

    // Calculate A_d = exp(A*dt) using Taylor series approximation
    // Initialize A_d to identity matrix
    matrix_copy(I_data, A_d, 16);
 800273c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002740:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002744:	f507 7013 	add.w	r0, r7, #588	@ 0x24c
 8002748:	2210      	movs	r2, #16
 800274a:	6819      	ldr	r1, [r3, #0]
 800274c:	f7ff ff4c 	bl	80025e8 <matrix_copy>

    // Calculate powers of A*dt and add them to A_d
    float32_t A_power_data[16];
    float32_t temp_data[16];
    arm_matrix_instance_f32 A_power_matrix, temp_matrix;
    arm_mat_init_f32(&A_power_matrix, 4, 4, A_power_data);
 8002750:	f507 73de 	add.w	r3, r7, #444	@ 0x1bc
 8002754:	f507 70ba 	add.w	r0, r7, #372	@ 0x174
 8002758:	2204      	movs	r2, #4
 800275a:	2104      	movs	r1, #4
 800275c:	f00a fdcf 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_init_f32(&temp_matrix, 4, 4, temp_data);
 8002760:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8002764:	f507 70b6 	add.w	r0, r7, #364	@ 0x16c
 8002768:	2204      	movs	r2, #4
 800276a:	2104      	movs	r1, #4
 800276c:	f00a fdc7 	bl	800d2fe <arm_mat_init_f32>

    // First term: I + A*dt
    arm_mat_add_f32(&I_matrix, &A_dt_matrix, &A_d_matrix);
 8002770:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8002774:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002778:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 800277c:	4618      	mov	r0, r3
 800277e:	f00a fd83 	bl	800d288 <arm_mat_add_f32>

    // Copy A*dt to A_power for computing higher powers
    matrix_copy(A_dt_data, A_power_data, 16);
 8002782:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8002786:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 800278a:	2210      	movs	r2, #16
 800278c:	4618      	mov	r0, r3
 800278e:	f7ff ff2b 	bl	80025e8 <matrix_copy>

    // Compute higher order terms using Taylor series
    // A_d = I + A*dt + (A*dt)^2/2 + (A*dt)^3/6 + ...
    float32_t factorial = 1.0f;
 8002792:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002796:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 800279a:	2302      	movs	r3, #2
 800279c:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 80027a0:	e03a      	b.n	8002818 <discretize_system_with_arm+0x1ec>
        factorial *= term;
 80027a2:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 80027a6:	ee07 3a90 	vmov	s15, r3
 80027aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027ae:	ed97 7aac 	vldr	s14, [r7, #688]	@ 0x2b0
 80027b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027b6:	edc7 7aac 	vstr	s15, [r7, #688]	@ 0x2b0

        // Compute next power: A_power = A_power * A_dt
        arm_mat_mult_f32(&A_power_matrix, &A_dt_matrix, &temp_matrix);
 80027ba:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 80027be:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 80027c2:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 80027c6:	4618      	mov	r0, r3
 80027c8:	f00a fdb1 	bl	800d32e <arm_mat_mult_f32>
        matrix_copy(temp_data, A_power_data, 16);
 80027cc:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 80027d0:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 80027d4:	2210      	movs	r2, #16
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff ff06 	bl	80025e8 <matrix_copy>

        // Scale by 1/factorial
        arm_mat_scale_f32(&A_power_matrix, 1.0f/factorial, &temp_matrix);
 80027dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027e0:	edd7 7aac 	vldr	s15, [r7, #688]	@ 0x2b0
 80027e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027e8:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 80027ec:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 80027f0:	4611      	mov	r1, r2
 80027f2:	eeb0 0a47 	vmov.f32	s0, s14
 80027f6:	4618      	mov	r0, r3
 80027f8:	f00a fe13 	bl	800d422 <arm_mat_scale_f32>

        // Add to A_d
        arm_mat_add_f32(&A_d_matrix, &temp_matrix, &A_d_matrix);
 80027fc:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8002800:	f507 71b6 	add.w	r1, r7, #364	@ 0x16c
 8002804:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 8002808:	4618      	mov	r0, r3
 800280a:	f00a fd3d 	bl	800d288 <arm_mat_add_f32>
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 800280e:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002812:	3301      	adds	r3, #1
 8002814:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8002818:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 800281c:	2b0a      	cmp	r3, #10
 800281e:	ddc0      	ble.n	80027a2 <discretize_system_with_arm+0x176>

    // We can approximate this integral using the Taylor series for e^(A*s):
    // B_d = [dt*I + (A*dt^2)/2 + (A^2*dt^3)/6 + (A^3*dt^4)/24 + ...] * B_c

    // First term: dt*I * B_c = dt * B_c
    arm_mat_scale_f32(&B_c_matrix, dt, &B_d_matrix);
 8002820:	f507 7123 	add.w	r1, r7, #652	@ 0x28c
 8002824:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002828:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800282c:	f507 7225 	add.w	r2, r7, #660	@ 0x294
 8002830:	ed93 0a00 	vldr	s0, [r3]
 8002834:	4610      	mov	r0, r2
 8002836:	f00a fdf4 	bl	800d422 <arm_mat_scale_f32>

    // Second term: (A*dt^2)/2 * B_c
    float32_t AB_c[4] = {0};
 800283a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800283e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8002842:	461a      	mov	r2, r3
 8002844:	2300      	movs	r3, #0
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	6053      	str	r3, [r2, #4]
 800284a:	6093      	str	r3, [r2, #8]
 800284c:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 AB_c_matrix;
    arm_mat_init_f32(&AB_c_matrix, 4, 1, AB_c);
 800284e:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8002852:	f507 70aa 	add.w	r0, r7, #340	@ 0x154
 8002856:	2201      	movs	r2, #1
 8002858:	2104      	movs	r1, #4
 800285a:	f00a fd50 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &B_c_matrix, &AB_c_matrix);
 800285e:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 8002862:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8002866:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 800286a:	4618      	mov	r0, r3
 800286c:	f00a fd5f 	bl	800d32e <arm_mat_mult_f32>

    float32_t temp_B[4];
    arm_matrix_instance_f32 temp_B_matrix;
    arm_mat_init_f32(&temp_B_matrix, 4, 1, temp_B);
 8002870:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8002874:	f507 709e 	add.w	r0, r7, #316	@ 0x13c
 8002878:	2201      	movs	r2, #1
 800287a:	2104      	movs	r1, #4
 800287c:	f00a fd3f 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_scale_f32(&AB_c_matrix, dt*dt/2.0f, &temp_B_matrix);
 8002880:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002884:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002888:	edd3 7a00 	vldr	s15, [r3]
 800288c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002890:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002894:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002898:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 800289c:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 80028a0:	4611      	mov	r1, r2
 80028a2:	eeb0 0a47 	vmov.f32	s0, s14
 80028a6:	4618      	mov	r0, r3
 80028a8:	f00a fdbb 	bl	800d422 <arm_mat_scale_f32>

    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 80028ac:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 80028b0:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 80028b4:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 80028b8:	4618      	mov	r0, r3
 80028ba:	f00a fce5 	bl	800d288 <arm_mat_add_f32>

    // Third term: (A^2*dt^3)/6 * B_c
    float32_t A2_data[16] = {0};
 80028be:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80028c2:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80028c6:	4618      	mov	r0, r3
 80028c8:	2340      	movs	r3, #64	@ 0x40
 80028ca:	461a      	mov	r2, r3
 80028cc:	2100      	movs	r1, #0
 80028ce:	f00a fe95 	bl	800d5fc <memset>
    arm_matrix_instance_f32 A2_matrix;
    arm_mat_init_f32(&A2_matrix, 4, 4, A2_data);
 80028d2:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80028d6:	f107 00f4 	add.w	r0, r7, #244	@ 0xf4
 80028da:	2204      	movs	r2, #4
 80028dc:	2104      	movs	r1, #4
 80028de:	f00a fd0e 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &A_c_matrix, &A2_matrix);
 80028e2:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 80028e6:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 80028ea:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 80028ee:	4618      	mov	r0, r3
 80028f0:	f00a fd1d 	bl	800d32e <arm_mat_mult_f32>

    float32_t A2B_c[4] = {0};
 80028f4:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80028f8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80028fc:	461a      	mov	r2, r3
 80028fe:	2300      	movs	r3, #0
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	6053      	str	r3, [r2, #4]
 8002904:	6093      	str	r3, [r2, #8]
 8002906:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A2B_c_matrix;
    arm_mat_init_f32(&A2B_c_matrix, 4, 1, A2B_c);
 8002908:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800290c:	f107 00dc 	add.w	r0, r7, #220	@ 0xdc
 8002910:	2201      	movs	r2, #1
 8002912:	2104      	movs	r1, #4
 8002914:	f00a fcf3 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &B_c_matrix, &A2B_c_matrix);
 8002918:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 800291c:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8002920:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002924:	4618      	mov	r0, r3
 8002926:	f00a fd02 	bl	800d32e <arm_mat_mult_f32>

    arm_mat_scale_f32(&A2B_c_matrix, dt*dt*dt/6.0f, &temp_B_matrix);
 800292a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800292e:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002932:	edd3 7a00 	vldr	s15, [r3]
 8002936:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800293a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800293e:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002942:	edd3 7a00 	vldr	s15, [r3]
 8002946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800294a:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 800294e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002952:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8002956:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800295a:	4611      	mov	r1, r2
 800295c:	eeb0 0a47 	vmov.f32	s0, s14
 8002960:	4618      	mov	r0, r3
 8002962:	f00a fd5e 	bl	800d422 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8002966:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 800296a:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 800296e:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8002972:	4618      	mov	r0, r3
 8002974:	f00a fc88 	bl	800d288 <arm_mat_add_f32>

    // Fourth term: (A^3*dt^4)/24 * B_c
    float32_t A3_data[16] = {0};
 8002978:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800297c:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8002980:	4618      	mov	r0, r3
 8002982:	2340      	movs	r3, #64	@ 0x40
 8002984:	461a      	mov	r2, r3
 8002986:	2100      	movs	r1, #0
 8002988:	f00a fe38 	bl	800d5fc <memset>
    arm_matrix_instance_f32 A3_matrix;
    arm_mat_init_f32(&A3_matrix, 4, 4, A3_data);
 800298c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002990:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8002994:	2204      	movs	r2, #4
 8002996:	2104      	movs	r1, #4
 8002998:	f00a fcb1 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &A_c_matrix, &A3_matrix);
 800299c:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 80029a0:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 80029a4:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80029a8:	4618      	mov	r0, r3
 80029aa:	f00a fcc0 	bl	800d32e <arm_mat_mult_f32>

    float32_t A3B_c[4] = {0};
 80029ae:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80029b2:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80029b6:	461a      	mov	r2, r3
 80029b8:	2300      	movs	r3, #0
 80029ba:	6013      	str	r3, [r2, #0]
 80029bc:	6053      	str	r3, [r2, #4]
 80029be:	6093      	str	r3, [r2, #8]
 80029c0:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A3B_c_matrix;
    arm_mat_init_f32(&A3B_c_matrix, 4, 1, A3B_c);
 80029c2:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80029c6:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 80029ca:	2201      	movs	r2, #1
 80029cc:	2104      	movs	r1, #4
 80029ce:	f00a fc96 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &B_c_matrix, &A3B_c_matrix);
 80029d2:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 80029d6:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 80029da:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80029de:	4618      	mov	r0, r3
 80029e0:	f00a fca5 	bl	800d32e <arm_mat_mult_f32>

    arm_mat_scale_f32(&A3B_c_matrix, dt*dt*dt*dt/24.0f, &temp_B_matrix);
 80029e4:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80029e8:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80029ec:	edd3 7a00 	vldr	s15, [r3]
 80029f0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80029f4:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80029f8:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80029fc:	edd3 7a00 	vldr	s15, [r3]
 8002a00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a04:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002a08:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002a0c:	edd3 7a00 	vldr	s15, [r3]
 8002a10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a14:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 8002a18:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002a1c:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8002a20:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002a24:	4611      	mov	r1, r2
 8002a26:	eeb0 0a47 	vmov.f32	s0, s14
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f00a fcf9 	bl	800d422 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8002a30:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8002a34:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8002a38:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f00a fc23 	bl	800d288 <arm_mat_add_f32>

    // Fifth term: (A^4*dt^5)/120 * B_c
    float32_t A4_data[16] = {0};
 8002a42:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002a46:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	2340      	movs	r3, #64	@ 0x40
 8002a4e:	461a      	mov	r2, r3
 8002a50:	2100      	movs	r1, #0
 8002a52:	f00a fdd3 	bl	800d5fc <memset>
    arm_matrix_instance_f32 A4_matrix;
    arm_mat_init_f32(&A4_matrix, 4, 4, A4_data);
 8002a56:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002a5a:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8002a5e:	2204      	movs	r2, #4
 8002a60:	2104      	movs	r1, #4
 8002a62:	f00a fc4c 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &A_c_matrix, &A4_matrix);
 8002a66:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8002a6a:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 8002a6e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002a72:	4618      	mov	r0, r3
 8002a74:	f00a fc5b 	bl	800d32e <arm_mat_mult_f32>

    float32_t A4B_c[4] = {0};
 8002a78:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002a7c:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8002a80:	461a      	mov	r2, r3
 8002a82:	2300      	movs	r3, #0
 8002a84:	6013      	str	r3, [r2, #0]
 8002a86:	6053      	str	r3, [r2, #4]
 8002a88:	6093      	str	r3, [r2, #8]
 8002a8a:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A4B_c_matrix;
    arm_mat_init_f32(&A4B_c_matrix, 4, 1, A4B_c);
 8002a8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a90:	f107 001c 	add.w	r0, r7, #28
 8002a94:	2201      	movs	r2, #1
 8002a96:	2104      	movs	r1, #4
 8002a98:	f00a fc31 	bl	800d2fe <arm_mat_init_f32>
    arm_mat_mult_f32(&A4_matrix, &B_c_matrix, &A4B_c_matrix);
 8002a9c:	f107 021c 	add.w	r2, r7, #28
 8002aa0:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8002aa4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f00a fc40 	bl	800d32e <arm_mat_mult_f32>

    arm_mat_scale_f32(&A4B_c_matrix, dt*dt*dt*dt*dt/120.0f, &temp_B_matrix);
 8002aae:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002ab2:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002ab6:	edd3 7a00 	vldr	s15, [r3]
 8002aba:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002abe:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002ac2:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002ac6:	edd3 7a00 	vldr	s15, [r3]
 8002aca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ace:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002ad2:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002ad6:	edd3 7a00 	vldr	s15, [r3]
 8002ada:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ade:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002ae2:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002ae6:	edd3 7a00 	vldr	s15, [r3]
 8002aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aee:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8002b28 <discretize_system_with_arm+0x4fc>
 8002af2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002af6:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8002afa:	f107 031c 	add.w	r3, r7, #28
 8002afe:	4611      	mov	r1, r2
 8002b00:	eeb0 0a47 	vmov.f32	s0, s14
 8002b04:	4618      	mov	r0, r3
 8002b06:	f00a fc8c 	bl	800d422 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8002b0a:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8002b0e:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8002b12:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8002b16:	4618      	mov	r0, r3
 8002b18:	f00a fbb6 	bl	800d288 <arm_mat_add_f32>
}
 8002b1c:	bf00      	nop
 8002b1e:	f507 772f 	add.w	r7, r7, #700	@ 0x2bc
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd90      	pop	{r4, r7, pc}
 8002b26:	bf00      	nop
 8002b28:	42f00000 	.word	0x42f00000

08002b2c <GenerateMotorMatrices>:

void GenerateMotorMatrices(float32_t R_a, float32_t L_a, float32_t J, float32_t b,
                          float32_t ke, float32_t kt, float32_t dt,
                          float32_t *A, float32_t *B) {
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b09e      	sub	sp, #120	@ 0x78
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8002b36:	edc7 0a08 	vstr	s1, [r7, #32]
 8002b3a:	ed87 1a07 	vstr	s2, [r7, #28]
 8002b3e:	edc7 1a06 	vstr	s3, [r7, #24]
 8002b42:	ed87 2a05 	vstr	s4, [r7, #20]
 8002b46:	edc7 2a04 	vstr	s5, [r7, #16]
 8002b4a:	ed87 3a03 	vstr	s6, [r7, #12]
 8002b4e:	60b8      	str	r0, [r7, #8]
 8002b50:	6079      	str	r1, [r7, #4]
    // Generate continuous time matrices
    float32_t A_c[16] = {0}; // 4x4 matrix
 8002b52:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002b56:	2240      	movs	r2, #64	@ 0x40
 8002b58:	2100      	movs	r1, #0
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f00a fd4e 	bl	800d5fc <memset>
    float32_t B_c[4] = {0};  // 4x1 matrix
 8002b60:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002b64:	2200      	movs	r2, #0
 8002b66:	601a      	str	r2, [r3, #0]
 8002b68:	605a      	str	r2, [r3, #4]
 8002b6a:	609a      	str	r2, [r3, #8]
 8002b6c:	60da      	str	r2, [r3, #12]
    // State Transition Matrix
    // Ac = [0 1 0 0;
    //       0 -b/J -1/J kt/J;
    //       0 0 0 0;
    //       0 -ke/L 0 -R/L];
    A_c[0*4 + 1] = 1.0f;
 8002b6e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002b72:	63fb      	str	r3, [r7, #60]	@ 0x3c

    A_c[1*4 + 1] = -b/J;
 8002b74:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b78:	eef1 6a67 	vneg.f32	s13, s15
 8002b7c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b84:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    A_c[1*4 + 2] = -1.0f/J;
 8002b88:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 8002b8c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b94:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    A_c[1*4 + 3] = kt/J;
 8002b98:	edd7 6a04 	vldr	s13, [r7, #16]
 8002b9c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002ba0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ba4:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    // Third row all zeros (for load torque state)

    A_c[3*4 + 1] = -ke/L_a;
 8002ba8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bac:	eef1 6a67 	vneg.f32	s13, s15
 8002bb0:	ed97 7a08 	vldr	s14, [r7, #32]
 8002bb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bb8:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    A_c[3*4 + 3] = -R_a/L_a;
 8002bbc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002bc0:	eef1 6a67 	vneg.f32	s13, s15
 8002bc4:	ed97 7a08 	vldr	s14, [r7, #32]
 8002bc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bcc:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

    // Input Matrix
    // Bc = [0; 0; 0; 1/L];
    B_c[3] = 1.0f/L_a;
 8002bd0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bd4:	ed97 7a08 	vldr	s14, [r7, #32]
 8002bd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bdc:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Discretize the system using ARM CMSIS DSP
    discretize_system_with_arm(A_c, B_c, dt, A, B);
 8002be0:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8002be4:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	ed97 0a03 	vldr	s0, [r7, #12]
 8002bf0:	f7ff fd1c 	bl	800262c <discretize_system_with_arm>
}
 8002bf4:	bf00      	nop
 8002bf6:	3778      	adds	r7, #120	@ 0x78
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	4613      	mov	r3, r2
 8002c08:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	4a0b      	ldr	r2, [pc, #44]	@ (8002c3c <PWM_init+0x40>)
 8002c0e:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	68ba      	ldr	r2, [r7, #8]
 8002c14:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	88fa      	ldrh	r2, [r7, #6]
 8002c1a:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 8002c22:	68b8      	ldr	r0, [r7, #8]
 8002c24:	f006 fc86 	bl	8009534 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 8002c28:	88fb      	ldrh	r3, [r7, #6]
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	68b8      	ldr	r0, [r7, #8]
 8002c2e:	f006 fdcd 	bl	80097cc <HAL_TIM_PWM_Start>
}
 8002c32:	bf00      	nop
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	0a21fe80 	.word	0x0a21fe80

08002c40 <PWM_write_duty>:

void PWM_write_duty(PWM* pwm, float freq, float percent_duty){
 8002c40:	b5b0      	push	{r4, r5, r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	ed87 0a02 	vstr	s0, [r7, #8]
 8002c4c:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8002c50:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c54:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c5c:	d137      	bne.n	8002cce <PWM_write_duty+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	889b      	ldrh	r3, [r3, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d105      	bne.n	8002c72 <PWM_write_duty+0x32>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8002c70:	e0e1      	b.n	8002e36 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	889b      	ldrh	r3, [r3, #4]
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	d105      	bne.n	8002c86 <PWM_write_duty+0x46>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	2300      	movs	r3, #0
 8002c82:	6393      	str	r3, [r2, #56]	@ 0x38
 8002c84:	e0d7      	b.n	8002e36 <PWM_write_duty+0x1f6>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	889b      	ldrh	r3, [r3, #4]
 8002c8a:	2b08      	cmp	r3, #8
 8002c8c:	d105      	bne.n	8002c9a <PWM_write_duty+0x5a>
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	2300      	movs	r3, #0
 8002c96:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002c98:	e0cd      	b.n	8002e36 <PWM_write_duty+0x1f6>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	889b      	ldrh	r3, [r3, #4]
 8002c9e:	2b0c      	cmp	r3, #12
 8002ca0:	d105      	bne.n	8002cae <PWM_write_duty+0x6e>
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	2300      	movs	r3, #0
 8002caa:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cac:	e0c3      	b.n	8002e36 <PWM_write_duty+0x1f6>
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	889b      	ldrh	r3, [r3, #4]
 8002cb2:	2b10      	cmp	r3, #16
 8002cb4:	d105      	bne.n	8002cc2 <PWM_write_duty+0x82>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	6493      	str	r3, [r2, #72]	@ 0x48
 8002cc0:	e0b9      	b.n	8002e36 <PWM_write_duty+0x1f6>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	2300      	movs	r3, #0
 8002cca:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8002ccc:	e0b3      	b.n	8002e36 <PWM_write_duty+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	ee07 3a90 	vmov	s15, r3
 8002cd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002cda:	ed97 7a02 	vldr	s14, [r7, #8]
 8002cde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ce2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ce6:	ee17 2a90 	vmov	r2, s15
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8002cf6:	33fe      	adds	r3, #254	@ 0xfe
 8002cf8:	4a51      	ldr	r2, [pc, #324]	@ (8002e40 <PWM_write_duty+0x200>)
 8002cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfe:	0bdb      	lsrs	r3, r3, #15
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	3b01      	subs	r3, #1
 8002d04:	b29a      	uxth	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	ee07 3a90 	vmov	s15, r3
 8002d12:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	899b      	ldrh	r3, [r3, #12]
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	ee07 3a90 	vmov	s15, r3
 8002d20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d24:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002d28:	ed97 7a02 	vldr	s14, [r7, #8]
 8002d2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002d34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002d38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d3c:	ee17 3a90 	vmov	r3, s15
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	89db      	ldrh	r3, [r3, #14]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fd fbb6 	bl	80004bc <__aeabi_i2d>
 8002d50:	4604      	mov	r4, r0
 8002d52:	460d      	mov	r5, r1
 8002d54:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d58:	eef0 7ae7 	vabs.f32	s15, s15
 8002d5c:	ee17 0a90 	vmov	r0, s15
 8002d60:	f7fd fbbe 	bl	80004e0 <__aeabi_f2d>
 8002d64:	4602      	mov	r2, r0
 8002d66:	460b      	mov	r3, r1
 8002d68:	4620      	mov	r0, r4
 8002d6a:	4629      	mov	r1, r5
 8002d6c:	f7fd fc10 	bl	8000590 <__aeabi_dmul>
 8002d70:	4602      	mov	r2, r0
 8002d72:	460b      	mov	r3, r1
 8002d74:	4610      	mov	r0, r2
 8002d76:	4619      	mov	r1, r3
 8002d78:	f04f 0200 	mov.w	r2, #0
 8002d7c:	4b31      	ldr	r3, [pc, #196]	@ (8002e44 <PWM_write_duty+0x204>)
 8002d7e:	f7fd fd31 	bl	80007e4 <__aeabi_ddiv>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	4610      	mov	r0, r2
 8002d88:	4619      	mov	r1, r3
 8002d8a:	f7fd fe3b 	bl	8000a04 <__aeabi_d2uiz>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	461a      	mov	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	899a      	ldrh	r2, [r3, #12]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	89da      	ldrh	r2, [r3, #14]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	89da      	ldrh	r2, [r3, #14]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	889b      	ldrh	r3, [r3, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d106      	bne.n	8002dd0 <PWM_write_duty+0x190>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	6952      	ldr	r2, [r2, #20]
 8002dcc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002dce:	e032      	b.n	8002e36 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	889b      	ldrh	r3, [r3, #4]
 8002dd4:	2b04      	cmp	r3, #4
 8002dd6:	d106      	bne.n	8002de6 <PWM_write_duty+0x1a6>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002de4:	e027      	b.n	8002e36 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	889b      	ldrh	r3, [r3, #4]
 8002dea:	2b08      	cmp	r3, #8
 8002dec:	d106      	bne.n	8002dfc <PWM_write_duty+0x1bc>
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002dfa:	e01c      	b.n	8002e36 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	889b      	ldrh	r3, [r3, #4]
 8002e00:	2b0c      	cmp	r3, #12
 8002e02:	d106      	bne.n	8002e12 <PWM_write_duty+0x1d2>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002e10:	e011      	b.n	8002e36 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	889b      	ldrh	r3, [r3, #4]
 8002e16:	2b10      	cmp	r3, #16
 8002e18:	d106      	bne.n	8002e28 <PWM_write_duty+0x1e8>
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8002e26:	e006      	b.n	8002e36 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8002e34:	e7ff      	b.n	8002e36 <PWM_write_duty+0x1f6>
 8002e36:	bf00      	nop
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bdb0      	pop	{r4, r5, r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	80008001 	.word	0x80008001
 8002e44:	40590000 	.word	0x40590000

08002e48 <PWM_write_range>:

void PWM_write_range(PWM* pwm, float freq, float duty){
 8002e48:	b5b0      	push	{r4, r5, r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	ed87 0a02 	vstr	s0, [r7, #8]
 8002e54:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8002e58:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e5c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e64:	d137      	bne.n	8002ed6 <PWM_write_range+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	889b      	ldrh	r3, [r3, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d105      	bne.n	8002e7a <PWM_write_range+0x32>
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2200      	movs	r2, #0
 8002e76:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8002e78:	e0e1      	b.n	800303e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	889b      	ldrh	r3, [r3, #4]
 8002e7e:	2b04      	cmp	r3, #4
 8002e80:	d105      	bne.n	8002e8e <PWM_write_range+0x46>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	2300      	movs	r3, #0
 8002e8a:	6393      	str	r3, [r2, #56]	@ 0x38
 8002e8c:	e0d7      	b.n	800303e <PWM_write_range+0x1f6>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	889b      	ldrh	r3, [r3, #4]
 8002e92:	2b08      	cmp	r3, #8
 8002e94:	d105      	bne.n	8002ea2 <PWM_write_range+0x5a>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002ea0:	e0cd      	b.n	800303e <PWM_write_range+0x1f6>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	889b      	ldrh	r3, [r3, #4]
 8002ea6:	2b0c      	cmp	r3, #12
 8002ea8:	d105      	bne.n	8002eb6 <PWM_write_range+0x6e>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eb4:	e0c3      	b.n	800303e <PWM_write_range+0x1f6>
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	889b      	ldrh	r3, [r3, #4]
 8002eba:	2b10      	cmp	r3, #16
 8002ebc:	d105      	bne.n	8002eca <PWM_write_range+0x82>
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	6493      	str	r3, [r2, #72]	@ 0x48
 8002ec8:	e0b9      	b.n	800303e <PWM_write_range+0x1f6>
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8002ed4:	e0b3      	b.n	800303e <PWM_write_range+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	ee07 3a90 	vmov	s15, r3
 8002ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ee2:	ed97 7a02 	vldr	s14, [r7, #8]
 8002ee6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002eea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002eee:	ee17 2a90 	vmov	r2, s15
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8002efe:	33fe      	adds	r3, #254	@ 0xfe
 8002f00:	4a53      	ldr	r2, [pc, #332]	@ (8003050 <PWM_write_range+0x208>)
 8002f02:	fba2 2303 	umull	r2, r3, r2, r3
 8002f06:	0bdb      	lsrs	r3, r3, #15
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	b29a      	uxth	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	691b      	ldr	r3, [r3, #16]
 8002f16:	ee07 3a90 	vmov	s15, r3
 8002f1a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	899b      	ldrh	r3, [r3, #12]
 8002f22:	3301      	adds	r3, #1
 8002f24:	ee07 3a90 	vmov	s15, r3
 8002f28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f2c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002f30:	ed97 7a02 	vldr	s14, [r7, #8]
 8002f34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f44:	ee17 3a90 	vmov	r3, s15
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	89db      	ldrh	r3, [r3, #14]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fd fab2 	bl	80004bc <__aeabi_i2d>
 8002f58:	4604      	mov	r4, r0
 8002f5a:	460d      	mov	r5, r1
 8002f5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f60:	eef0 7ae7 	vabs.f32	s15, s15
 8002f64:	ee17 0a90 	vmov	r0, s15
 8002f68:	f7fd faba 	bl	80004e0 <__aeabi_f2d>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	460b      	mov	r3, r1
 8002f70:	4620      	mov	r0, r4
 8002f72:	4629      	mov	r1, r5
 8002f74:	f7fd fb0c 	bl	8000590 <__aeabi_dmul>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	4610      	mov	r0, r2
 8002f7e:	4619      	mov	r1, r3
 8002f80:	a331      	add	r3, pc, #196	@ (adr r3, 8003048 <PWM_write_range+0x200>)
 8002f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f86:	f7fd fc2d 	bl	80007e4 <__aeabi_ddiv>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	4610      	mov	r0, r2
 8002f90:	4619      	mov	r1, r3
 8002f92:	f7fd fd37 	bl	8000a04 <__aeabi_d2uiz>
 8002f96:	4603      	mov	r3, r0
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	899a      	ldrh	r2, [r3, #12]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	89da      	ldrh	r2, [r3, #14]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	89da      	ldrh	r2, [r3, #14]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	889b      	ldrh	r3, [r3, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d106      	bne.n	8002fd8 <PWM_write_range+0x190>
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	6952      	ldr	r2, [r2, #20]
 8002fd4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002fd6:	e032      	b.n	800303e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	889b      	ldrh	r3, [r3, #4]
 8002fdc:	2b04      	cmp	r3, #4
 8002fde:	d106      	bne.n	8002fee <PWM_write_range+0x1a6>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002fec:	e027      	b.n	800303e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	889b      	ldrh	r3, [r3, #4]
 8002ff2:	2b08      	cmp	r3, #8
 8002ff4:	d106      	bne.n	8003004 <PWM_write_range+0x1bc>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	695b      	ldr	r3, [r3, #20]
 8003000:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8003002:	e01c      	b.n	800303e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	889b      	ldrh	r3, [r3, #4]
 8003008:	2b0c      	cmp	r3, #12
 800300a:	d106      	bne.n	800301a <PWM_write_range+0x1d2>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	695b      	ldr	r3, [r3, #20]
 8003016:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003018:	e011      	b.n	800303e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	889b      	ldrh	r3, [r3, #4]
 800301e:	2b10      	cmp	r3, #16
 8003020:	d106      	bne.n	8003030 <PWM_write_range+0x1e8>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	695b      	ldr	r3, [r3, #20]
 800302c:	6493      	str	r3, [r2, #72]	@ 0x48
}
 800302e:	e006      	b.n	800303e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800303c:	e7ff      	b.n	800303e <PWM_write_range+0x1f6>
 800303e:	bf00      	nop
 8003040:	3710      	adds	r7, #16
 8003042:	46bd      	mov	sp, r7
 8003044:	bdb0      	pop	{r4, r5, r7, pc}
 8003046:	bf00      	nop
 8003048:	00000000 	.word	0x00000000
 800304c:	40efffe0 	.word	0x40efffe0
 8003050:	80008001 	.word	0x80008001

08003054 <QEI_init>:
* Author: pboon
*/

#include "QEI.h"

void QEI_init(QEI *qei, TIM_HandleTypeDef *htimx, int32_t ppr, uint32_t freq, float ratio, float pulley_diameter) {
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af00      	add	r7, sp, #0
 800305a:	6178      	str	r0, [r7, #20]
 800305c:	6139      	str	r1, [r7, #16]
 800305e:	60fa      	str	r2, [r7, #12]
 8003060:	60bb      	str	r3, [r7, #8]
 8003062:	ed87 0a01 	vstr	s0, [r7, #4]
 8003066:	edc7 0a00 	vstr	s1, [r7]
    qei->htimx = htimx;
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	619a      	str	r2, [r3, #24]
    qei->ppr = ppr;
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	621a      	str	r2, [r3, #32]
    qei->freq = freq;
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	68ba      	ldr	r2, [r7, #8]
 800307a:	629a      	str	r2, [r3, #40]	@ 0x28
    qei->gear_ratio = ratio;
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	655a      	str	r2, [r3, #84]	@ 0x54
    qei->pulley_diameter = pulley_diameter;
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	659a      	str	r2, [r3, #88]	@ 0x58

    qei->c[NOW] = 0;
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	2200      	movs	r2, #0
 800308c:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	2200      	movs	r2, #0
 8003092:	605a      	str	r2, [r3, #4]
    qei->r[NOW] = 0;
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	f04f 0200 	mov.w	r2, #0
 800309a:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	f04f 0200 	mov.w	r2, #0
 80030a2:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	f04f 0200 	mov.w	r2, #0
 80030aa:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	f04f 0200 	mov.w	r2, #0
 80030b2:	615a      	str	r2, [r3, #20]

    qei->enc_period = 65536 - (65536 % ppr);
 80030b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	fb93 f2f2 	sdiv	r2, r3, r2
 80030be:	68f9      	ldr	r1, [r7, #12]
 80030c0:	fb01 f202 	mul.w	r2, r1, r2
 80030c4:	1a9b      	subs	r3, r3, r2
 80030c6:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	61da      	str	r2, [r3, #28]

    qei->diff_counts = 0;
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	2200      	movs	r2, #0
 80030d2:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->pulses = 0;
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	2200      	movs	r2, #0
 80030d8:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->rads = 0;
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	649a      	str	r2, [r3, #72]	@ 0x48
    qei->revs = 0;
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	f04f 0200 	mov.w	r2, #0
 80030f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    qei->pps = 0;
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	f04f 0200 	mov.w	r2, #0
 80030f8:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->radps = 0;
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	f04f 0200 	mov.w	r2, #0
 8003100:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->mmps = 0;
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	64da      	str	r2, [r3, #76]	@ 0x4c
    qei->rpm = 0;
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	f04f 0200 	mov.w	r2, #0
 8003110:	631a      	str	r2, [r3, #48]	@ 0x30

    qei->radpss = 0;
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	f04f 0200 	mov.w	r2, #0
 8003118:	645a      	str	r2, [r3, #68]	@ 0x44
    qei->mmpss = 0;
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	f04f 0200 	mov.w	r2, #0
 8003120:	651a      	str	r2, [r3, #80]	@ 0x50

    HAL_TIM_Encoder_Start(htimx, TIM_CHANNEL_ALL);
 8003122:	213c      	movs	r1, #60	@ 0x3c
 8003124:	6938      	ldr	r0, [r7, #16]
 8003126:	f006 fe0d 	bl	8009d44 <HAL_TIM_Encoder_Start>
}
 800312a:	bf00      	nop
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	0000      	movs	r0, r0
 8003134:	0000      	movs	r0, r0
	...

08003138 <QEI_get_diff_count>:

void QEI_get_diff_count(QEI *qei) {
 8003138:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800313c:	b084      	sub	sp, #16
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
    // Get current counter value
    qei->c[NOW] = __HAL_TIM_GET_COUNTER(qei->htimx);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	601a      	str	r2, [r3, #0]

    // Calculate difference with handling for timer overflow/underflow
    int32_t diff_counts = qei->c[NOW] - qei->c[PREV];
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	60fb      	str	r3, [r7, #12]

    // Handle counter overflow/underflow
    if (diff_counts > qei->enc_period / 2) {
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	0fda      	lsrs	r2, r3, #31
 8003160:	4413      	add	r3, r2
 8003162:	105b      	asrs	r3, r3, #1
 8003164:	461a      	mov	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	4293      	cmp	r3, r2
 800316a:	dd05      	ble.n	8003178 <QEI_get_diff_count+0x40>
        diff_counts -= qei->enc_period;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	69db      	ldr	r3, [r3, #28]
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	e00e      	b.n	8003196 <QEI_get_diff_count+0x5e>
    } else if (diff_counts < -(qei->enc_period / 2)) {
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	69db      	ldr	r3, [r3, #28]
 800317c:	0fda      	lsrs	r2, r3, #31
 800317e:	4413      	add	r3, r2
 8003180:	105b      	asrs	r3, r3, #1
 8003182:	425b      	negs	r3, r3
 8003184:	461a      	mov	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4293      	cmp	r3, r2
 800318a:	da04      	bge.n	8003196 <QEI_get_diff_count+0x5e>
        diff_counts += qei->enc_period;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	69db      	ldr	r3, [r3, #28]
 8003190:	68fa      	ldr	r2, [r7, #12]
 8003192:	4413      	add	r3, r2
 8003194:	60fb      	str	r3, [r7, #12]
    }

    qei->diff_counts = diff_counts;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	625a      	str	r2, [r3, #36]	@ 0x24

    // Update position counters
    qei->pulses += qei->diff_counts;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a4:	441a      	add	r2, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs += (qei->diff_counts / (float)(qei->ppr)) * qei->gear_ratio;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b4:	ee07 3a90 	vmov	s15, r3
 80031b8:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	ee07 3a90 	vmov	s15, r3
 80031c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031c8:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80031d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    qei->rads += (qei->diff_counts / (float)(qei->ppr)) * 2 * M_PI * qei->gear_ratio;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7fd f97b 	bl	80004e0 <__aeabi_f2d>
 80031ea:	4604      	mov	r4, r0
 80031ec:	460d      	mov	r5, r1
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f2:	ee07 3a90 	vmov	s15, r3
 80031f6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a1b      	ldr	r3, [r3, #32]
 80031fe:	ee07 3a90 	vmov	s15, r3
 8003202:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003206:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800320a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800320e:	ee17 0a90 	vmov	r0, s15
 8003212:	f7fd f965 	bl	80004e0 <__aeabi_f2d>
 8003216:	a33c      	add	r3, pc, #240	@ (adr r3, 8003308 <QEI_get_diff_count+0x1d0>)
 8003218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800321c:	f7fd f9b8 	bl	8000590 <__aeabi_dmul>
 8003220:	4602      	mov	r2, r0
 8003222:	460b      	mov	r3, r1
 8003224:	4690      	mov	r8, r2
 8003226:	4699      	mov	r9, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800322c:	4618      	mov	r0, r3
 800322e:	f7fd f957 	bl	80004e0 <__aeabi_f2d>
 8003232:	4602      	mov	r2, r0
 8003234:	460b      	mov	r3, r1
 8003236:	4640      	mov	r0, r8
 8003238:	4649      	mov	r1, r9
 800323a:	f7fd f9a9 	bl	8000590 <__aeabi_dmul>
 800323e:	4602      	mov	r2, r0
 8003240:	460b      	mov	r3, r1
 8003242:	4620      	mov	r0, r4
 8003244:	4629      	mov	r1, r5
 8003246:	f7fc ffed 	bl	8000224 <__adddf3>
 800324a:	4602      	mov	r2, r0
 800324c:	460b      	mov	r3, r1
 800324e:	4610      	mov	r0, r2
 8003250:	4619      	mov	r1, r3
 8003252:	f7fd fbf7 	bl	8000a44 <__aeabi_d2f>
 8003256:	4602      	mov	r2, r0
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm += (qei->diff_counts / (float)(qei->ppr)) * M_PI * qei->pulley_diameter * qei->gear_ratio;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003260:	4618      	mov	r0, r3
 8003262:	f7fd f93d 	bl	80004e0 <__aeabi_f2d>
 8003266:	4604      	mov	r4, r0
 8003268:	460d      	mov	r5, r1
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326e:	ee07 3a90 	vmov	s15, r3
 8003272:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a1b      	ldr	r3, [r3, #32]
 800327a:	ee07 3a90 	vmov	s15, r3
 800327e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003282:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003286:	ee16 0a90 	vmov	r0, s13
 800328a:	f7fd f929 	bl	80004e0 <__aeabi_f2d>
 800328e:	a31e      	add	r3, pc, #120	@ (adr r3, 8003308 <QEI_get_diff_count+0x1d0>)
 8003290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003294:	f7fd f97c 	bl	8000590 <__aeabi_dmul>
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	4690      	mov	r8, r2
 800329e:	4699      	mov	r9, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7fd f91b 	bl	80004e0 <__aeabi_f2d>
 80032aa:	4602      	mov	r2, r0
 80032ac:	460b      	mov	r3, r1
 80032ae:	4640      	mov	r0, r8
 80032b0:	4649      	mov	r1, r9
 80032b2:	f7fd f96d 	bl	8000590 <__aeabi_dmul>
 80032b6:	4602      	mov	r2, r0
 80032b8:	460b      	mov	r3, r1
 80032ba:	4690      	mov	r8, r2
 80032bc:	4699      	mov	r9, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7fd f90c 	bl	80004e0 <__aeabi_f2d>
 80032c8:	4602      	mov	r2, r0
 80032ca:	460b      	mov	r3, r1
 80032cc:	4640      	mov	r0, r8
 80032ce:	4649      	mov	r1, r9
 80032d0:	f7fd f95e 	bl	8000590 <__aeabi_dmul>
 80032d4:	4602      	mov	r2, r0
 80032d6:	460b      	mov	r3, r1
 80032d8:	4620      	mov	r0, r4
 80032da:	4629      	mov	r1, r5
 80032dc:	f7fc ffa2 	bl	8000224 <__adddf3>
 80032e0:	4602      	mov	r2, r0
 80032e2:	460b      	mov	r3, r1
 80032e4:	4610      	mov	r0, r2
 80032e6:	4619      	mov	r1, r3
 80032e8:	f7fd fbac 	bl	8000a44 <__aeabi_d2f>
 80032ec:	4602      	mov	r2, r0
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	649a      	str	r2, [r3, #72]	@ 0x48

    // Store the current counter value for next calculation
    qei->c[PREV] = qei->c[NOW];
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	605a      	str	r2, [r3, #4]
}
 80032fa:	bf00      	nop
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003304:	f3af 8000 	nop.w
 8003308:	54442d18 	.word	0x54442d18
 800330c:	400921fb 	.word	0x400921fb

08003310 <QEI_compute_data>:

void QEI_compute_data(QEI *qei) {
 8003310:	b5b0      	push	{r4, r5, r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
    // Calculate velocity in pulses per second
    qei->pps = qei->diff_counts * ((int)(qei->freq));
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003320:	fb02 f303 	mul.w	r3, r2, r3
 8003324:	ee07 3a90 	vmov	s15, r3
 8003328:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Calculate angular velocity in different units
    qei->rpm = qei->pps * 60.0 / (float)(qei->ppr) * qei->gear_ratio;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003336:	4618      	mov	r0, r3
 8003338:	f7fd f8d2 	bl	80004e0 <__aeabi_f2d>
 800333c:	f04f 0200 	mov.w	r2, #0
 8003340:	4b83      	ldr	r3, [pc, #524]	@ (8003550 <QEI_compute_data+0x240>)
 8003342:	f7fd f925 	bl	8000590 <__aeabi_dmul>
 8003346:	4602      	mov	r2, r0
 8003348:	460b      	mov	r3, r1
 800334a:	4614      	mov	r4, r2
 800334c:	461d      	mov	r5, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a1b      	ldr	r3, [r3, #32]
 8003352:	ee07 3a90 	vmov	s15, r3
 8003356:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800335a:	ee17 0a90 	vmov	r0, s15
 800335e:	f7fd f8bf 	bl	80004e0 <__aeabi_f2d>
 8003362:	4602      	mov	r2, r0
 8003364:	460b      	mov	r3, r1
 8003366:	4620      	mov	r0, r4
 8003368:	4629      	mov	r1, r5
 800336a:	f7fd fa3b 	bl	80007e4 <__aeabi_ddiv>
 800336e:	4602      	mov	r2, r0
 8003370:	460b      	mov	r3, r1
 8003372:	4614      	mov	r4, r2
 8003374:	461d      	mov	r5, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800337a:	4618      	mov	r0, r3
 800337c:	f7fd f8b0 	bl	80004e0 <__aeabi_f2d>
 8003380:	4602      	mov	r2, r0
 8003382:	460b      	mov	r3, r1
 8003384:	4620      	mov	r0, r4
 8003386:	4629      	mov	r1, r5
 8003388:	f7fd f902 	bl	8000590 <__aeabi_dmul>
 800338c:	4602      	mov	r2, r0
 800338e:	460b      	mov	r3, r1
 8003390:	4610      	mov	r0, r2
 8003392:	4619      	mov	r1, r3
 8003394:	f7fd fb56 	bl	8000a44 <__aeabi_d2f>
 8003398:	4602      	mov	r2, r0
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->radps = qei->pps * 2 * M_PI / (float)(qei->ppr) * qei->gear_ratio;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80033a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80033a8:	ee17 0a90 	vmov	r0, s15
 80033ac:	f7fd f898 	bl	80004e0 <__aeabi_f2d>
 80033b0:	a365      	add	r3, pc, #404	@ (adr r3, 8003548 <QEI_compute_data+0x238>)
 80033b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b6:	f7fd f8eb 	bl	8000590 <__aeabi_dmul>
 80033ba:	4602      	mov	r2, r0
 80033bc:	460b      	mov	r3, r1
 80033be:	4614      	mov	r4, r2
 80033c0:	461d      	mov	r5, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	ee07 3a90 	vmov	s15, r3
 80033ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033ce:	ee17 0a90 	vmov	r0, s15
 80033d2:	f7fd f885 	bl	80004e0 <__aeabi_f2d>
 80033d6:	4602      	mov	r2, r0
 80033d8:	460b      	mov	r3, r1
 80033da:	4620      	mov	r0, r4
 80033dc:	4629      	mov	r1, r5
 80033de:	f7fd fa01 	bl	80007e4 <__aeabi_ddiv>
 80033e2:	4602      	mov	r2, r0
 80033e4:	460b      	mov	r3, r1
 80033e6:	4614      	mov	r4, r2
 80033e8:	461d      	mov	r5, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fd f876 	bl	80004e0 <__aeabi_f2d>
 80033f4:	4602      	mov	r2, r0
 80033f6:	460b      	mov	r3, r1
 80033f8:	4620      	mov	r0, r4
 80033fa:	4629      	mov	r1, r5
 80033fc:	f7fd f8c8 	bl	8000590 <__aeabi_dmul>
 8003400:	4602      	mov	r2, r0
 8003402:	460b      	mov	r3, r1
 8003404:	4610      	mov	r0, r2
 8003406:	4619      	mov	r1, r3
 8003408:	f7fd fb1c 	bl	8000a44 <__aeabi_d2f>
 800340c:	4602      	mov	r2, r0
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	635a      	str	r2, [r3, #52]	@ 0x34

    // Calculate linear velocity
    qei->mmps = qei->pps * M_PI * qei->pulley_diameter / (float)(qei->ppr) * qei->gear_ratio;  // Assuming 10mm per rev
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003416:	4618      	mov	r0, r3
 8003418:	f7fd f862 	bl	80004e0 <__aeabi_f2d>
 800341c:	a34a      	add	r3, pc, #296	@ (adr r3, 8003548 <QEI_compute_data+0x238>)
 800341e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003422:	f7fd f8b5 	bl	8000590 <__aeabi_dmul>
 8003426:	4602      	mov	r2, r0
 8003428:	460b      	mov	r3, r1
 800342a:	4614      	mov	r4, r2
 800342c:	461d      	mov	r5, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003432:	4618      	mov	r0, r3
 8003434:	f7fd f854 	bl	80004e0 <__aeabi_f2d>
 8003438:	4602      	mov	r2, r0
 800343a:	460b      	mov	r3, r1
 800343c:	4620      	mov	r0, r4
 800343e:	4629      	mov	r1, r5
 8003440:	f7fd f8a6 	bl	8000590 <__aeabi_dmul>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	4614      	mov	r4, r2
 800344a:	461d      	mov	r5, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	ee07 3a90 	vmov	s15, r3
 8003454:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003458:	ee17 0a90 	vmov	r0, s15
 800345c:	f7fd f840 	bl	80004e0 <__aeabi_f2d>
 8003460:	4602      	mov	r2, r0
 8003462:	460b      	mov	r3, r1
 8003464:	4620      	mov	r0, r4
 8003466:	4629      	mov	r1, r5
 8003468:	f7fd f9bc 	bl	80007e4 <__aeabi_ddiv>
 800346c:	4602      	mov	r2, r0
 800346e:	460b      	mov	r3, r1
 8003470:	4614      	mov	r4, r2
 8003472:	461d      	mov	r5, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003478:	4618      	mov	r0, r3
 800347a:	f7fd f831 	bl	80004e0 <__aeabi_f2d>
 800347e:	4602      	mov	r2, r0
 8003480:	460b      	mov	r3, r1
 8003482:	4620      	mov	r0, r4
 8003484:	4629      	mov	r1, r5
 8003486:	f7fd f883 	bl	8000590 <__aeabi_dmul>
 800348a:	4602      	mov	r2, r0
 800348c:	460b      	mov	r3, r1
 800348e:	4610      	mov	r0, r2
 8003490:	4619      	mov	r1, r3
 8003492:	f7fd fad7 	bl	8000a44 <__aeabi_d2f>
 8003496:	4602      	mov	r2, r0
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Store current angular velocity for acceleration calculation
    qei->r[NOW] = qei->radps;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	609a      	str	r2, [r3, #8]

    // Store current linear velocity for acceleration calculation
    qei->m[NOW] = qei->mmps;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	611a      	str	r2, [r3, #16]

    // Calculate acceleration
    float diff_angular_velocity = qei->r[NOW] - qei->r[PREV];
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	ed93 7a02 	vldr	s14, [r3, #8]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	edd3 7a03 	vldr	s15, [r3, #12]
 80034b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034bc:	edc7 7a03 	vstr	s15, [r7, #12]
    qei->radpss = (diff_angular_velocity == 0) ? 0 : diff_angular_velocity * qei->freq;
 80034c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80034c4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80034c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034cc:	d00a      	beq.n	80034e4 <QEI_compute_data+0x1d4>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d2:	ee07 3a90 	vmov	s15, r3
 80034d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80034da:	edd7 7a03 	vldr	s15, [r7, #12]
 80034de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034e2:	e001      	b.n	80034e8 <QEI_compute_data+0x1d8>
 80034e4:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8003554 <QEI_compute_data+0x244>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    float diff_linear_velocity = qei->m[NOW] - qei->m[PREV];
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	ed93 7a04 	vldr	s14, [r3, #16]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	edd3 7a05 	vldr	s15, [r3, #20]
 80034fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034fe:	edc7 7a02 	vstr	s15, [r7, #8]
    qei->mmpss = (diff_linear_velocity == 0) ? 0 : diff_linear_velocity * qei->freq;
 8003502:	edd7 7a02 	vldr	s15, [r7, #8]
 8003506:	eef5 7a40 	vcmp.f32	s15, #0.0
 800350a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800350e:	d00a      	beq.n	8003526 <QEI_compute_data+0x216>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003514:	ee07 3a90 	vmov	s15, r3
 8003518:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800351c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003524:	e001      	b.n	800352a <QEI_compute_data+0x21a>
 8003526:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8003554 <QEI_compute_data+0x244>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    // Store current velocity for next acceleration calculation
    qei->r[PREV] = qei->r[NOW];
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	60da      	str	r2, [r3, #12]
    qei->m[PREV] = qei->m[NOW];
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	691a      	ldr	r2, [r3, #16]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	615a      	str	r2, [r3, #20]
}
 8003540:	bf00      	nop
 8003542:	3710      	adds	r7, #16
 8003544:	46bd      	mov	sp, r7
 8003546:	bdb0      	pop	{r4, r5, r7, pc}
 8003548:	54442d18 	.word	0x54442d18
 800354c:	400921fb 	.word	0x400921fb
 8003550:	404e0000 	.word	0x404e0000
 8003554:	00000000 	.word	0x00000000

08003558 <Trapezoidal_Generator>:
 */

#include "Trapezoidal.h"

void Trapezoidal_Generator(volatile Trapezoidal_GenStruct *trapGen,
        float32_t initial_p, float32_t target_p, float32_t vmax, float32_t amax) {
 8003558:	b580      	push	{r7, lr}
 800355a:	b08e      	sub	sp, #56	@ 0x38
 800355c:	af00      	add	r7, sp, #0
 800355e:	6178      	str	r0, [r7, #20]
 8003560:	ed87 0a04 	vstr	s0, [r7, #16]
 8003564:	edc7 0a03 	vstr	s1, [r7, #12]
 8003568:	ed87 1a02 	vstr	s2, [r7, #8]
 800356c:	edc7 1a01 	vstr	s3, [r7, #4]
    // Set default values
    trapGen->dir = 0;
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	2200      	movs	r2, #0
 8003574:	741a      	strb	r2, [r3, #16]
    trapGen->time_total = 0.0f;
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	f04f 0200 	mov.w	r2, #0
 800357c:	60da      	str	r2, [r3, #12]
    trapGen->t1 = 0.0f;
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	f04f 0200 	mov.w	r2, #0
 8003584:	601a      	str	r2, [r3, #0]
    trapGen->t2 = 0.0f;
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	f04f 0200 	mov.w	r2, #0
 800358c:	605a      	str	r2, [r3, #4]
    trapGen->t3 = 0.0f;
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	f04f 0200 	mov.w	r2, #0
 8003594:	609a      	str	r2, [r3, #8]

    // Calculate the distance to travel
    float32_t distance = fabsf(target_p - initial_p);
 8003596:	ed97 7a03 	vldr	s14, [r7, #12]
 800359a:	edd7 7a04 	vldr	s15, [r7, #16]
 800359e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035a2:	eef0 7ae7 	vabs.f32	s15, s15
 80035a6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Determine the direction of the motion
    if (target_p - initial_p < 0) {
 80035aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80035ae:	edd7 7a04 	vldr	s15, [r7, #16]
 80035b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035be:	d503      	bpl.n	80035c8 <Trapezoidal_Generator+0x70>
        trapGen->dir = -1;
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	22ff      	movs	r2, #255	@ 0xff
 80035c4:	741a      	strb	r2, [r3, #16]
 80035c6:	e002      	b.n	80035ce <Trapezoidal_Generator+0x76>
    } else {
        trapGen->dir = 1;
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	2201      	movs	r2, #1
 80035cc:	741a      	strb	r2, [r3, #16]
    }

    // If no movement required or zero acceleration
    if (distance == 0.0f || amax == 0.0f) {
 80035ce:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80035d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80035d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035da:	d006      	beq.n	80035ea <Trapezoidal_Generator+0x92>
 80035dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80035e0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80035e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035e8:	d104      	bne.n	80035f4 <Trapezoidal_Generator+0x9c>
        trapGen->time_total = 0.0f;
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f04f 0200 	mov.w	r2, #0
 80035f0:	60da      	str	r2, [r3, #12]
        return;
 80035f2:	e06f      	b.n	80036d4 <Trapezoidal_Generator+0x17c>
    }

    // Time to reach maximum velocity (assuming we can)
    float32_t ta = vmax / amax;
 80035f4:	edd7 6a02 	vldr	s13, [r7, #8]
 80035f8:	ed97 7a01 	vldr	s14, [r7, #4]
 80035fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003600:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Distance traveled during acceleration and deceleration phases
    float32_t sa = 0.5f * amax * ta * ta;  // Distance in acceleration phase
 8003604:	edd7 7a01 	vldr	s15, [r7, #4]
 8003608:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800360c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003610:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003614:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003618:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800361c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003620:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float32_t sd = sa;                     // Distance in deceleration phase (same as acceleration)
 8003624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003626:	62bb      	str	r3, [r7, #40]	@ 0x28
    float32_t s_accdec = sa + sd;          // Total distance for acceleration + deceleration
 8003628:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800362c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003630:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003634:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Check if we have enough distance to reach maximum velocity
    if (distance >= s_accdec) {
 8003638:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800363c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003640:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003648:	db27      	blt.n	800369a <Trapezoidal_Generator+0x142>
        // Trapezoidal profile - we can reach maximum velocity
        float32_t sc = distance - s_accdec;  // Distance at constant velocity
 800364a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800364e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003652:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003656:	edc7 7a07 	vstr	s15, [r7, #28]
        float32_t tc = sc / vmax;            // Time at constant velocity
 800365a:	edd7 6a07 	vldr	s13, [r7, #28]
 800365e:	ed97 7a02 	vldr	s14, [r7, #8]
 8003662:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003666:	edc7 7a06 	vstr	s15, [r7, #24]

        trapGen->t1 = ta;                    // End of acceleration phase
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800366e:	601a      	str	r2, [r3, #0]
        trapGen->t2 = ta + tc;               // End of constant velocity phase
 8003670:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003674:	edd7 7a06 	vldr	s15, [r7, #24]
 8003678:	ee77 7a27 	vadd.f32	s15, s14, s15
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	edc3 7a01 	vstr	s15, [r3, #4]
        trapGen->t3 = 2 * ta + tc;           // End of deceleration phase
 8003682:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003686:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800368a:	edd7 7a06 	vldr	s15, [r7, #24]
 800368e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	edc3 7a02 	vstr	s15, [r3, #8]
 8003698:	e018      	b.n	80036cc <Trapezoidal_Generator+0x174>
        // For a triangular profile, we need to find the time to reach peak velocity
        // and the peak velocity itself

        // Using distance = 2 * (0.5 * amax * tp^2) and solving for tp
        // where tp is the time to reach peak velocity (half the total time)
        float32_t tp = sqrtf(distance / amax);
 800369a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800369e:	edd7 7a01 	vldr	s15, [r7, #4]
 80036a2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80036a6:	eeb0 0a66 	vmov.f32	s0, s13
 80036aa:	f009 fff9 	bl	800d6a0 <sqrtf>
 80036ae:	ed87 0a08 	vstr	s0, [r7, #32]

        trapGen->t1 = tp;                    // End of acceleration phase
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	6a3a      	ldr	r2, [r7, #32]
 80036b6:	601a      	str	r2, [r3, #0]
        trapGen->t2 = tp;                    // No constant velocity phase
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	6a3a      	ldr	r2, [r7, #32]
 80036bc:	605a      	str	r2, [r3, #4]
        trapGen->t3 = 2 * tp;                // End of deceleration phase
 80036be:	edd7 7a08 	vldr	s15, [r7, #32]
 80036c2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    trapGen->time_total = trapGen->t3;
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	60da      	str	r2, [r3, #12]
}
 80036d4:	3738      	adds	r7, #56	@ 0x38
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
	...

080036dc <Trapezoidal_Evaluated>:

void Trapezoidal_Evaluated(volatile Trapezoidal_GenStruct *trapGen,
        volatile Trapezoidal_EvaStruct *evaTrapezoidal, float32_t initial_p,
        float32_t target_p, float32_t vmax, float32_t amax) {
 80036dc:	b480      	push	{r7}
 80036de:	b08d      	sub	sp, #52	@ 0x34
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6178      	str	r0, [r7, #20]
 80036e4:	6139      	str	r1, [r7, #16]
 80036e6:	ed87 0a03 	vstr	s0, [r7, #12]
 80036ea:	edc7 0a02 	vstr	s1, [r7, #8]
 80036ee:	ed87 1a01 	vstr	s2, [r7, #4]
 80036f2:	edc7 1a00 	vstr	s3, [r7]

    // Update current time (assuming 1ms intervals)
    evaTrapezoidal->t += 1.0f / 1000.0f;
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80036fc:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8003980 <Trapezoidal_Evaluated+0x2a4>
 8003700:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	edc3 7a03 	vstr	s15, [r3, #12]

    // Check if trajectory is still active
    if (evaTrapezoidal->t <= trapGen->time_total) {
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	ed93 7a03 	vldr	s14, [r3, #12]
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	edd3 7a03 	vldr	s15, [r3, #12]
 8003716:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800371a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800371e:	f200 811b 	bhi.w	8003958 <Trapezoidal_Evaluated+0x27c>
        evaTrapezoidal->isFinised = false;
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	2200      	movs	r2, #0
 8003726:	741a      	strb	r2, [r3, #16]

        // Calculate direction-adjusted acceleration
        float32_t accel = amax * trapGen->dir;
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	7c1b      	ldrb	r3, [r3, #16]
 800372c:	b25b      	sxtb	r3, r3
 800372e:	ee07 3a90 	vmov	s15, r3
 8003732:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003736:	ed97 7a00 	vldr	s14, [r7]
 800373a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800373e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // Calculate peak velocity (might be vmax or lower for triangular profile)
        float32_t peak_vel;
        if (trapGen->t1 == trapGen->t2) {
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	ed93 7a00 	vldr	s14, [r3]
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	edd3 7a01 	vldr	s15, [r3, #4]
 800374e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003756:	d109      	bne.n	800376c <Trapezoidal_Evaluated+0x90>
            // Triangular profile - peak velocity is at t1
            peak_vel = accel * trapGen->t1;
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	edd3 7a00 	vldr	s15, [r3]
 800375e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003762:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003766:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 800376a:	e00c      	b.n	8003786 <Trapezoidal_Evaluated+0xaa>
        } else {
            // Trapezoidal profile - peak velocity is vmax with direction
            peak_vel = vmax * trapGen->dir;
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	7c1b      	ldrb	r3, [r3, #16]
 8003770:	b25b      	sxtb	r3, r3
 8003772:	ee07 3a90 	vmov	s15, r3
 8003776:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800377a:	ed97 7a01 	vldr	s14, [r7, #4]
 800377e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003782:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        }

        // Acceleration phase
        if (evaTrapezoidal->t <= trapGen->t1) {
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	ed93 7a03 	vldr	s14, [r3, #12]
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	edd3 7a00 	vldr	s15, [r3]
 8003792:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800379a:	d824      	bhi.n	80037e6 <Trapezoidal_Evaluated+0x10a>
            // Position calculation: p = p0 + 0.5*a*t²
            evaTrapezoidal->setposition = initial_p + 0.5f * accel * evaTrapezoidal->t * evaTrapezoidal->t;
 800379c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80037a0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80037a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	edd3 7a03 	vldr	s15, [r3, #12]
 80037ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	edd3 7a03 	vldr	s15, [r3, #12]
 80037b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80037c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	edc3 7a00 	vstr	s15, [r3]

            // Velocity calculation: v = a*t
            evaTrapezoidal->setvelocity = accel * evaTrapezoidal->t;
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	ed93 7a03 	vldr	s14, [r3, #12]
 80037d0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80037d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	edc3 7a01 	vstr	s15, [r3, #4]

            // Constant acceleration
            evaTrapezoidal->setacceleration = accel;
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037e2:	609a      	str	r2, [r3, #8]
        // Ensure final position is exactly target_p
        evaTrapezoidal->setposition = target_p;
        evaTrapezoidal->setvelocity = 0.0f;
        evaTrapezoidal->setacceleration = 0.0f;
    }
}
 80037e4:	e0c6      	b.n	8003974 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t2) {
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	ed93 7a03 	vldr	s14, [r3, #12]
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80037f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037fa:	d830      	bhi.n	800385e <Trapezoidal_Evaluated+0x182>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 80037fc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003800:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003804:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	edd3 7a00 	vldr	s15, [r3]
 800380e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	edd3 7a00 	vldr	s15, [r3]
 8003818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800381c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003820:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003824:	edc7 7a06 	vstr	s15, [r7, #24]
            evaTrapezoidal->setposition = p1 + peak_vel * (evaTrapezoidal->t - trapGen->t1);
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	ed93 7a03 	vldr	s14, [r3, #12]
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	edd3 7a00 	vldr	s15, [r3]
 8003834:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003838:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800383c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003840:	edd7 7a06 	vldr	s15, [r7, #24]
 8003844:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel;
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003852:	605a      	str	r2, [r3, #4]
            evaTrapezoidal->setacceleration = 0.0f;
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	f04f 0200 	mov.w	r2, #0
 800385a:	609a      	str	r2, [r3, #8]
}
 800385c:	e08a      	b.n	8003974 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t3) {
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	ed93 7a03 	vldr	s14, [r3, #12]
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	edd3 7a02 	vldr	s15, [r3, #8]
 800386a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800386e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003872:	d900      	bls.n	8003876 <Trapezoidal_Evaluated+0x19a>
}
 8003874:	e07e      	b.n	8003974 <Trapezoidal_Evaluated+0x298>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8003876:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800387a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800387e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	edd3 7a00 	vldr	s15, [r3]
 8003888:	ee27 7a27 	vmul.f32	s14, s14, s15
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	edd3 7a00 	vldr	s15, [r3]
 8003892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003896:	ed97 7a03 	vldr	s14, [r7, #12]
 800389a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800389e:	edc7 7a08 	vstr	s15, [r7, #32]
            float32_t p2 = p1;
 80038a2:	6a3b      	ldr	r3, [r7, #32]
 80038a4:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (trapGen->t2 > trapGen->t1) {
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	ed93 7a01 	vldr	s14, [r3, #4]
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	edd3 7a00 	vldr	s15, [r3]
 80038b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038ba:	dd11      	ble.n	80038e0 <Trapezoidal_Evaluated+0x204>
                p2 += peak_vel * (trapGen->t2 - trapGen->t1);
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	ed93 7a01 	vldr	s14, [r3, #4]
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	edd3 7a00 	vldr	s15, [r3]
 80038c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80038cc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80038d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038d4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80038d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038dc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float32_t td = evaTrapezoidal->t - trapGen->t2;
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	ed93 7a03 	vldr	s14, [r3, #12]
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80038ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038f0:	edc7 7a07 	vstr	s15, [r7, #28]
            evaTrapezoidal->setposition = p2 + peak_vel * td - 0.5f * accel * td * td;
 80038f4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80038f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80038fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003900:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003904:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003908:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800390c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003910:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003914:	edd7 7a07 	vldr	s15, [r7, #28]
 8003918:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800391c:	edd7 7a07 	vldr	s15, [r7, #28]
 8003920:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003924:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel - accel * td;
 800392e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003932:	edd7 7a07 	vldr	s15, [r7, #28]
 8003936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800393a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800393e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	edc3 7a01 	vstr	s15, [r3, #4]
            evaTrapezoidal->setacceleration = -accel;
 8003948:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800394c:	eef1 7a67 	vneg.f32	s15, s15
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003956:	e00d      	b.n	8003974 <Trapezoidal_Evaluated+0x298>
        evaTrapezoidal->isFinised = true;
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	2201      	movs	r2, #1
 800395c:	741a      	strb	r2, [r3, #16]
        evaTrapezoidal->setposition = target_p;
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	68ba      	ldr	r2, [r7, #8]
 8003962:	601a      	str	r2, [r3, #0]
        evaTrapezoidal->setvelocity = 0.0f;
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	f04f 0200 	mov.w	r2, #0
 800396a:	605a      	str	r2, [r3, #4]
        evaTrapezoidal->setacceleration = 0.0f;
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	f04f 0200 	mov.w	r2, #0
 8003972:	609a      	str	r2, [r3, #8]
}
 8003974:	bf00      	nop
 8003976:	3734      	adds	r7, #52	@ 0x34
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr
 8003980:	3a83126f 	.word	0x3a83126f

08003984 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b08c      	sub	sp, #48	@ 0x30
 8003988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800398a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800398e:	2200      	movs	r2, #0
 8003990:	601a      	str	r2, [r3, #0]
 8003992:	605a      	str	r2, [r3, #4]
 8003994:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003996:	1d3b      	adds	r3, r7, #4
 8003998:	2220      	movs	r2, #32
 800399a:	2100      	movs	r1, #0
 800399c:	4618      	mov	r0, r3
 800399e:	f009 fe2d 	bl	800d5fc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80039a2:	4b39      	ldr	r3, [pc, #228]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039a4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80039a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80039aa:	4b37      	ldr	r3, [pc, #220]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039ac:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80039b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80039b2:	4b35      	ldr	r3, [pc, #212]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80039b8:	4b33      	ldr	r3, [pc, #204]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039ba:	2200      	movs	r2, #0
 80039bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80039be:	4b32      	ldr	r3, [pc, #200]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80039c4:	4b30      	ldr	r3, [pc, #192]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039c6:	2201      	movs	r2, #1
 80039c8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80039ca:	4b2f      	ldr	r3, [pc, #188]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039cc:	2204      	movs	r2, #4
 80039ce:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80039d0:	4b2d      	ldr	r3, [pc, #180]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80039d6:	4b2c      	ldr	r3, [pc, #176]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039d8:	2201      	movs	r2, #1
 80039da:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 80039dc:	4b2a      	ldr	r3, [pc, #168]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039de:	2202      	movs	r2, #2
 80039e0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80039e2:	4b29      	ldr	r3, [pc, #164]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80039ea:	4b27      	ldr	r3, [pc, #156]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80039f0:	4b25      	ldr	r3, [pc, #148]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80039f6:	4b24      	ldr	r3, [pc, #144]	@ (8003a88 <MX_ADC1_Init+0x104>)
 80039f8:	2201      	movs	r2, #1
 80039fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80039fe:	4b22      	ldr	r3, [pc, #136]	@ (8003a88 <MX_ADC1_Init+0x104>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003a04:	4b20      	ldr	r3, [pc, #128]	@ (8003a88 <MX_ADC1_Init+0x104>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003a0c:	481e      	ldr	r0, [pc, #120]	@ (8003a88 <MX_ADC1_Init+0x104>)
 8003a0e:	f002 fcbd 	bl	800638c <HAL_ADC_Init>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003a18:	f000 fe1c 	bl	8004654 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003a20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a24:	4619      	mov	r1, r3
 8003a26:	4818      	ldr	r0, [pc, #96]	@ (8003a88 <MX_ADC1_Init+0x104>)
 8003a28:	f003 fddc 	bl	80075e4 <HAL_ADCEx_MultiModeConfigChannel>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003a32:	f000 fe0f 	bl	8004654 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8003a36:	4b15      	ldr	r3, [pc, #84]	@ (8003a8c <MX_ADC1_Init+0x108>)
 8003a38:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003a3a:	2306      	movs	r3, #6
 8003a3c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8003a3e:	2307      	movs	r3, #7
 8003a40:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003a42:	237f      	movs	r3, #127	@ 0x7f
 8003a44:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003a46:	2304      	movs	r3, #4
 8003a48:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003a4e:	1d3b      	adds	r3, r7, #4
 8003a50:	4619      	mov	r1, r3
 8003a52:	480d      	ldr	r0, [pc, #52]	@ (8003a88 <MX_ADC1_Init+0x104>)
 8003a54:	f002 ff48 	bl	80068e8 <HAL_ADC_ConfigChannel>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d001      	beq.n	8003a62 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8003a5e:	f000 fdf9 	bl	8004654 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8003a62:	4b0b      	ldr	r3, [pc, #44]	@ (8003a90 <MX_ADC1_Init+0x10c>)
 8003a64:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003a66:	230c      	movs	r3, #12
 8003a68:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003a6a:	1d3b      	adds	r3, r7, #4
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	4806      	ldr	r0, [pc, #24]	@ (8003a88 <MX_ADC1_Init+0x104>)
 8003a70:	f002 ff3a 	bl	80068e8 <HAL_ADC_ConfigChannel>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8003a7a:	f000 fdeb 	bl	8004654 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003a7e:	bf00      	nop
 8003a80:	3730      	adds	r7, #48	@ 0x30
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	200001f4 	.word	0x200001f4
 8003a8c:	19200040 	.word	0x19200040
 8003a90:	1d500080 	.word	0x1d500080

08003a94 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b09e      	sub	sp, #120	@ 0x78
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a9c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]
 8003aa4:	605a      	str	r2, [r3, #4]
 8003aa6:	609a      	str	r2, [r3, #8]
 8003aa8:	60da      	str	r2, [r3, #12]
 8003aaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003aac:	f107 0310 	add.w	r3, r7, #16
 8003ab0:	2254      	movs	r2, #84	@ 0x54
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f009 fda1 	bl	800d5fc <memset>
  if(adcHandle->Instance==ADC1)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ac2:	d15e      	bne.n	8003b82 <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003ac4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ac8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003aca:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003ace:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ad0:	f107 0310 	add.w	r3, r7, #16
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f005 fa7b 	bl	8008fd0 <HAL_RCCEx_PeriphCLKConfig>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d001      	beq.n	8003ae4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003ae0:	f000 fdb8 	bl	8004654 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003ae4:	4b29      	ldr	r3, [pc, #164]	@ (8003b8c <HAL_ADC_MspInit+0xf8>)
 8003ae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ae8:	4a28      	ldr	r2, [pc, #160]	@ (8003b8c <HAL_ADC_MspInit+0xf8>)
 8003aea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003aee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003af0:	4b26      	ldr	r3, [pc, #152]	@ (8003b8c <HAL_ADC_MspInit+0xf8>)
 8003af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003af8:	60fb      	str	r3, [r7, #12]
 8003afa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003afc:	4b23      	ldr	r3, [pc, #140]	@ (8003b8c <HAL_ADC_MspInit+0xf8>)
 8003afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b00:	4a22      	ldr	r2, [pc, #136]	@ (8003b8c <HAL_ADC_MspInit+0xf8>)
 8003b02:	f043 0304 	orr.w	r3, r3, #4
 8003b06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b08:	4b20      	ldr	r3, [pc, #128]	@ (8003b8c <HAL_ADC_MspInit+0xf8>)
 8003b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b0c:	f003 0304 	and.w	r3, r3, #4
 8003b10:	60bb      	str	r3, [r7, #8]
 8003b12:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003b14:	2303      	movs	r3, #3
 8003b16:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b20:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003b24:	4619      	mov	r1, r3
 8003b26:	481a      	ldr	r0, [pc, #104]	@ (8003b90 <HAL_ADC_MspInit+0xfc>)
 8003b28:	f004 faa6 	bl	8008078 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003b2c:	4b19      	ldr	r3, [pc, #100]	@ (8003b94 <HAL_ADC_MspInit+0x100>)
 8003b2e:	4a1a      	ldr	r2, [pc, #104]	@ (8003b98 <HAL_ADC_MspInit+0x104>)
 8003b30:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003b32:	4b18      	ldr	r3, [pc, #96]	@ (8003b94 <HAL_ADC_MspInit+0x100>)
 8003b34:	2205      	movs	r2, #5
 8003b36:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b38:	4b16      	ldr	r3, [pc, #88]	@ (8003b94 <HAL_ADC_MspInit+0x100>)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b3e:	4b15      	ldr	r3, [pc, #84]	@ (8003b94 <HAL_ADC_MspInit+0x100>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003b44:	4b13      	ldr	r3, [pc, #76]	@ (8003b94 <HAL_ADC_MspInit+0x100>)
 8003b46:	2280      	movs	r2, #128	@ 0x80
 8003b48:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b4a:	4b12      	ldr	r3, [pc, #72]	@ (8003b94 <HAL_ADC_MspInit+0x100>)
 8003b4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b50:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b52:	4b10      	ldr	r3, [pc, #64]	@ (8003b94 <HAL_ADC_MspInit+0x100>)
 8003b54:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b58:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8003b94 <HAL_ADC_MspInit+0x100>)
 8003b5c:	2220      	movs	r2, #32
 8003b5e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003b60:	4b0c      	ldr	r3, [pc, #48]	@ (8003b94 <HAL_ADC_MspInit+0x100>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003b66:	480b      	ldr	r0, [pc, #44]	@ (8003b94 <HAL_ADC_MspInit+0x100>)
 8003b68:	f003 ff54 	bl	8007a14 <HAL_DMA_Init>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 8003b72:	f000 fd6f 	bl	8004654 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a06      	ldr	r2, [pc, #24]	@ (8003b94 <HAL_ADC_MspInit+0x100>)
 8003b7a:	655a      	str	r2, [r3, #84]	@ 0x54
 8003b7c:	4a05      	ldr	r2, [pc, #20]	@ (8003b94 <HAL_ADC_MspInit+0x100>)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003b82:	bf00      	nop
 8003b84:	3778      	adds	r7, #120	@ 0x78
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	48000800 	.word	0x48000800
 8003b94:	20000260 	.word	0x20000260
 8003b98:	40020008 	.word	0x40020008

08003b9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003ba2:	4b22      	ldr	r3, [pc, #136]	@ (8003c2c <MX_DMA_Init+0x90>)
 8003ba4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ba6:	4a21      	ldr	r2, [pc, #132]	@ (8003c2c <MX_DMA_Init+0x90>)
 8003ba8:	f043 0304 	orr.w	r3, r3, #4
 8003bac:	6493      	str	r3, [r2, #72]	@ 0x48
 8003bae:	4b1f      	ldr	r3, [pc, #124]	@ (8003c2c <MX_DMA_Init+0x90>)
 8003bb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bb2:	f003 0304 	and.w	r3, r3, #4
 8003bb6:	607b      	str	r3, [r7, #4]
 8003bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003bba:	4b1c      	ldr	r3, [pc, #112]	@ (8003c2c <MX_DMA_Init+0x90>)
 8003bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bbe:	4a1b      	ldr	r2, [pc, #108]	@ (8003c2c <MX_DMA_Init+0x90>)
 8003bc0:	f043 0301 	orr.w	r3, r3, #1
 8003bc4:	6493      	str	r3, [r2, #72]	@ 0x48
 8003bc6:	4b19      	ldr	r3, [pc, #100]	@ (8003c2c <MX_DMA_Init+0x90>)
 8003bc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bca:	f003 0301 	and.w	r3, r3, #1
 8003bce:	603b      	str	r3, [r7, #0]
 8003bd0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	2100      	movs	r1, #0
 8003bd6:	200b      	movs	r0, #11
 8003bd8:	f003 fee7 	bl	80079aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003bdc:	200b      	movs	r0, #11
 8003bde:	f003 fefe 	bl	80079de <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003be2:	2200      	movs	r2, #0
 8003be4:	2100      	movs	r1, #0
 8003be6:	200c      	movs	r0, #12
 8003be8:	f003 fedf 	bl	80079aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003bec:	200c      	movs	r0, #12
 8003bee:	f003 fef6 	bl	80079de <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	200d      	movs	r0, #13
 8003bf8:	f003 fed7 	bl	80079aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003bfc:	200d      	movs	r0, #13
 8003bfe:	f003 feee 	bl	80079de <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003c02:	2200      	movs	r2, #0
 8003c04:	2100      	movs	r1, #0
 8003c06:	200e      	movs	r0, #14
 8003c08:	f003 fecf 	bl	80079aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003c0c:	200e      	movs	r0, #14
 8003c0e:	f003 fee6 	bl	80079de <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8003c12:	2200      	movs	r2, #0
 8003c14:	2100      	movs	r1, #0
 8003c16:	200f      	movs	r0, #15
 8003c18:	f003 fec7 	bl	80079aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003c1c:	200f      	movs	r0, #15
 8003c1e:	f003 fede 	bl	80079de <HAL_NVIC_EnableIRQ>

}
 8003c22:	bf00      	nop
 8003c24:	3708      	adds	r7, #8
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	40021000 	.word	0x40021000

08003c30 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b08a      	sub	sp, #40	@ 0x28
 8003c34:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c36:	f107 0314 	add.w	r3, r7, #20
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	601a      	str	r2, [r3, #0]
 8003c3e:	605a      	str	r2, [r3, #4]
 8003c40:	609a      	str	r2, [r3, #8]
 8003c42:	60da      	str	r2, [r3, #12]
 8003c44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c46:	4b4f      	ldr	r3, [pc, #316]	@ (8003d84 <MX_GPIO_Init+0x154>)
 8003c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c4a:	4a4e      	ldr	r2, [pc, #312]	@ (8003d84 <MX_GPIO_Init+0x154>)
 8003c4c:	f043 0304 	orr.w	r3, r3, #4
 8003c50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c52:	4b4c      	ldr	r3, [pc, #304]	@ (8003d84 <MX_GPIO_Init+0x154>)
 8003c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c56:	f003 0304 	and.w	r3, r3, #4
 8003c5a:	613b      	str	r3, [r7, #16]
 8003c5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003c5e:	4b49      	ldr	r3, [pc, #292]	@ (8003d84 <MX_GPIO_Init+0x154>)
 8003c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c62:	4a48      	ldr	r2, [pc, #288]	@ (8003d84 <MX_GPIO_Init+0x154>)
 8003c64:	f043 0320 	orr.w	r3, r3, #32
 8003c68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c6a:	4b46      	ldr	r3, [pc, #280]	@ (8003d84 <MX_GPIO_Init+0x154>)
 8003c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c6e:	f003 0320 	and.w	r3, r3, #32
 8003c72:	60fb      	str	r3, [r7, #12]
 8003c74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c76:	4b43      	ldr	r3, [pc, #268]	@ (8003d84 <MX_GPIO_Init+0x154>)
 8003c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c7a:	4a42      	ldr	r2, [pc, #264]	@ (8003d84 <MX_GPIO_Init+0x154>)
 8003c7c:	f043 0301 	orr.w	r3, r3, #1
 8003c80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c82:	4b40      	ldr	r3, [pc, #256]	@ (8003d84 <MX_GPIO_Init+0x154>)
 8003c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	60bb      	str	r3, [r7, #8]
 8003c8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c8e:	4b3d      	ldr	r3, [pc, #244]	@ (8003d84 <MX_GPIO_Init+0x154>)
 8003c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c92:	4a3c      	ldr	r2, [pc, #240]	@ (8003d84 <MX_GPIO_Init+0x154>)
 8003c94:	f043 0302 	orr.w	r3, r3, #2
 8003c98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c9a:	4b3a      	ldr	r3, [pc, #232]	@ (8003d84 <MX_GPIO_Init+0x154>)
 8003c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	607b      	str	r3, [r7, #4]
 8003ca4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9|PILOT_Pin, GPIO_PIN_RESET);
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003cac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003cb0:	f004 fb7c 	bl	80083ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003cba:	4833      	ldr	r0, [pc, #204]	@ (8003d88 <MX_GPIO_Init+0x158>)
 8003cbc:	f004 fb76 	bl	80083ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003cc0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003cc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003cc6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003cca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003cd0:	f107 0314 	add.w	r3, r7, #20
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	482c      	ldr	r0, [pc, #176]	@ (8003d88 <MX_GPIO_Init+0x158>)
 8003cd8:	f004 f9ce 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 PILOT_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9|PILOT_Pin;
 8003cdc:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 8003ce0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cea:	2300      	movs	r3, #0
 8003cec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cee:	f107 0314 	add.w	r3, r7, #20
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003cf8:	f004 f9be 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : UPPER_LIM_Pin LOWER_LIM_Pin UPPER_PHOTO_Pin EMER_Pin
                           PROX_Pin SAVE_Pin */
  GPIO_InitStruct.Pin = UPPER_LIM_Pin|LOWER_LIM_Pin|UPPER_PHOTO_Pin|EMER_Pin
 8003cfc:	f241 03b6 	movw	r3, #4278	@ 0x10b6
 8003d00:	617b      	str	r3, [r7, #20]
                          |PROX_Pin|SAVE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d02:	2300      	movs	r3, #0
 8003d04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d06:	2300      	movs	r3, #0
 8003d08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d0a:	f107 0314 	add.w	r3, r7, #20
 8003d0e:	4619      	mov	r1, r3
 8003d10:	481e      	ldr	r0, [pc, #120]	@ (8003d8c <MX_GPIO_Init+0x15c>)
 8003d12:	f004 f9b1 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003d16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d20:	2300      	movs	r3, #0
 8003d22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d24:	2300      	movs	r3, #0
 8003d26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d28:	f107 0314 	add.w	r3, r7, #20
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	4816      	ldr	r0, [pc, #88]	@ (8003d88 <MX_GPIO_Init+0x158>)
 8003d30:	f004 f9a2 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pin : LOWER_PHOTO_Pin */
  GPIO_InitStruct.Pin = LOWER_PHOTO_Pin;
 8003d34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LOWER_PHOTO_GPIO_Port, &GPIO_InitStruct);
 8003d42:	f107 0314 	add.w	r3, r7, #20
 8003d46:	4619      	mov	r1, r3
 8003d48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d4c:	f004 f994 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : START_Pin DELETE_Pin RESET_SYS_Pin */
  GPIO_InitStruct.Pin = START_Pin|DELETE_Pin|RESET_SYS_Pin;
 8003d50:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8003d54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d56:	2300      	movs	r3, #0
 8003d58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d5e:	f107 0314 	add.w	r3, r7, #20
 8003d62:	4619      	mov	r1, r3
 8003d64:	4808      	ldr	r0, [pc, #32]	@ (8003d88 <MX_GPIO_Init+0x158>)
 8003d66:	f004 f987 	bl	8008078 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	2028      	movs	r0, #40	@ 0x28
 8003d70:	f003 fe1b 	bl	80079aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003d74:	2028      	movs	r0, #40	@ 0x28
 8003d76:	f003 fe32 	bl	80079de <HAL_NVIC_EnableIRQ>

}
 8003d7a:	bf00      	nop
 8003d7c:	3728      	adds	r7, #40	@ 0x28
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	40021000 	.word	0x40021000
 8003d88:	48000800 	.word	0x48000800
 8003d8c:	48000400 	.word	0x48000400

08003d90 <Kalman_Start>:
	  arm_mat_mult_f32(&temp_matrix4, &filter->P_k_matrix, &filter->P_k_matrix);			// (I - (K * C)) * P_k
	  filter->Kalman_Speed = filter->X_k[1];
	  return  filter->Kalman_Speed;
}

void Kalman_Start(KalmanFilter* filter, float32_t* A_matrix, float32_t* B_matrix, float32_t Q, float32_t R){
 8003d90:	b5b0      	push	{r4, r5, r7, lr}
 8003d92:	b0a4      	sub	sp, #144	@ 0x90
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6178      	str	r0, [r7, #20]
 8003d98:	6139      	str	r1, [r7, #16]
 8003d9a:	60fa      	str	r2, [r7, #12]
 8003d9c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003da0:	edc7 0a01 	vstr	s1, [r7, #4]
	filter->Q = Q; //1.0
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	68ba      	ldr	r2, [r7, #8]
 8003da8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
	filter->R[0] = R; //0.05
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

	float32_t c[4] = {1.0f, 0.0f, 0.0f, 0.0f};
 8003db4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003db8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003dba:	f04f 0300 	mov.w	r3, #0
 8003dbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003dc2:	f04f 0300 	mov.w	r3, #0
 8003dc6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003dca:	f04f 0300 	mov.w	r3, #0
 8003dce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

	float32_t g[4] = {0.0f,
 8003dd2:	f04f 0300 	mov.w	r3, #0
 8003dd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003dd8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003ddc:	673b      	str	r3, [r7, #112]	@ 0x70
 8003dde:	f04f 0300 	mov.w	r3, #0
 8003de2:	677b      	str	r3, [r7, #116]	@ 0x74
 8003de4:	f04f 0300 	mov.w	r3, #0
 8003de8:	67bb      	str	r3, [r7, #120]	@ 0x78
					  1.0f,
					  0.0f,
					  0.0f};

	float32_t iden[16] = {1.0f, 0.0f, 0.0f, 0.0f,
 8003dea:	4bc6      	ldr	r3, [pc, #792]	@ (8004104 <Kalman_Start+0x374>)
 8003dec:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8003df0:	461d      	mov	r5, r3
 8003df2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003df4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003df6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003df8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003dfa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003dfc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003dfe:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003e02:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			  	  	 0.0f, 1.0f, 0.0f, 0.0f,
					 0.0f, 0.0f, 1.0f, 0.0f,
					 0.0f, 0.0f, 0.0f, 1.0f,};

	float32_t x_k[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 8003e06:	f107 031c 	add.w	r3, r7, #28
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	605a      	str	r2, [r3, #4]
 8003e10:	609a      	str	r2, [r3, #8]
 8003e12:	60da      	str	r2, [r3, #12]

	filter->Es_velocity[1] = 0.0f;
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	f04f 0200 	mov.w	r2, #0
 8003e1a:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260

	int i;
	for(i=0;i<16;i++)
 8003e1e:	2300      	movs	r3, #0
 8003e20:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003e24:	e028      	b.n	8003e78 <Kalman_Start+0xe8>
	{
		filter->A[i] = A_matrix[i];
 8003e26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	4413      	add	r3, r2
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	6979      	ldr	r1, [r7, #20]
 8003e34:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e38:	3314      	adds	r3, #20
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	440b      	add	r3, r1
 8003e3e:	601a      	str	r2, [r3, #0]
		filter->eye[i] = iden[i];
 8003e40:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	3390      	adds	r3, #144	@ 0x90
 8003e48:	443b      	add	r3, r7
 8003e4a:	3b64      	subs	r3, #100	@ 0x64
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	6979      	ldr	r1, [r7, #20]
 8003e50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e54:	3398      	adds	r3, #152	@ 0x98
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	440b      	add	r3, r1
 8003e5a:	601a      	str	r2, [r3, #0]
		filter->P_k[i] = 0.0f;
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e62:	3304      	adds	r3, #4
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	4413      	add	r3, r2
 8003e68:	f04f 0200 	mov.w	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]
	for(i=0;i<16;i++)
 8003e6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e72:	3301      	adds	r3, #1
 8003e74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003e78:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e7c:	2b0f      	cmp	r3, #15
 8003e7e:	ddd2      	ble.n	8003e26 <Kalman_Start+0x96>
	}

	for(i=0;i<4;i++)
 8003e80:	2300      	movs	r3, #0
 8003e82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003e86:	e03a      	b.n	8003efe <Kalman_Start+0x16e>
	{
		filter->X_k[i] = x_k[i];
 8003e88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	3390      	adds	r3, #144	@ 0x90
 8003e90:	443b      	add	r3, r7
 8003e92:	3b74      	subs	r3, #116	@ 0x74
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	6979      	ldr	r1, [r7, #20]
 8003e98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	440b      	add	r3, r1
 8003ea0:	601a      	str	r2, [r3, #0]
		filter->B[i] = B_matrix[i];
 8003ea2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	68fa      	ldr	r2, [r7, #12]
 8003eaa:	4413      	add	r3, r2
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	6979      	ldr	r1, [r7, #20]
 8003eb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003eb4:	3324      	adds	r3, #36	@ 0x24
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	440b      	add	r3, r1
 8003eba:	601a      	str	r2, [r3, #0]
		filter->C[i] = c[i];
 8003ebc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	3390      	adds	r3, #144	@ 0x90
 8003ec4:	443b      	add	r3, r7
 8003ec6:	3b14      	subs	r3, #20
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	6979      	ldr	r1, [r7, #20]
 8003ecc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ed0:	3328      	adds	r3, #40	@ 0x28
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	440b      	add	r3, r1
 8003ed6:	601a      	str	r2, [r3, #0]
		filter->G[i] = g[i];
 8003ed8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	3390      	adds	r3, #144	@ 0x90
 8003ee0:	443b      	add	r3, r7
 8003ee2:	3b24      	subs	r3, #36	@ 0x24
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	6979      	ldr	r1, [r7, #20]
 8003ee8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003eec:	332c      	adds	r3, #44	@ 0x2c
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	440b      	add	r3, r1
 8003ef2:	601a      	str	r2, [r3, #0]
	for(i=0;i<4;i++)
 8003ef4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ef8:	3301      	adds	r3, #1
 8003efa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003efe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f02:	2b03      	cmp	r3, #3
 8003f04:	ddc0      	ble.n	8003e88 <Kalman_Start+0xf8>

	}

	arm_mat_init_f32(&filter->X_k_matrix, 4, 1,filter->X_k);
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	f503 7029 	add.w	r0, r3, #676	@ 0x2a4
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	2104      	movs	r1, #4
 8003f12:	f009 f9f4 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->P_k_matrix, 4, 4,filter->P_k);
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	3310      	adds	r3, #16
 8003f20:	2204      	movs	r2, #4
 8003f22:	2104      	movs	r1, #4
 8003f24:	f009 f9eb 	bl	800d2fe <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_matrix, 4, 4,filter->A);
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	3350      	adds	r3, #80	@ 0x50
 8003f32:	2204      	movs	r2, #4
 8003f34:	2104      	movs	r1, #4
 8003f36:	f009 f9e2 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->B_matrix, 4, 1,filter->B);
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	f503 7033 	add.w	r0, r3, #716	@ 0x2cc
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	3390      	adds	r3, #144	@ 0x90
 8003f44:	2201      	movs	r2, #1
 8003f46:	2104      	movs	r1, #4
 8003f48:	f009 f9d9 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_matrix, 1, 4,filter->C);
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	33a0      	adds	r3, #160	@ 0xa0
 8003f56:	2204      	movs	r2, #4
 8003f58:	2101      	movs	r1, #1
 8003f5a:	f009 f9d0 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_matrix, 4, 1,filter->G);
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	f503 7039 	add.w	r0, r3, #740	@ 0x2e4
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	33b0      	adds	r3, #176	@ 0xb0
 8003f68:	2201      	movs	r2, #1
 8003f6a:	2104      	movs	r1, #4
 8003f6c:	f009 f9c7 	bl	800d2fe <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_transpose_matrix, 4, 4, filter->A_transpose);
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	f503 702f 	add.w	r0, r3, #700	@ 0x2bc
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	33c8      	adds	r3, #200	@ 0xc8
 8003f7a:	2204      	movs	r2, #4
 8003f7c:	2104      	movs	r1, #4
 8003f7e:	f009 f9be 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_transpose_matrix, 4, 1, filter->C_transpose);
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	f503 7037 	add.w	r0, r3, #732	@ 0x2dc
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8003f8e:	2201      	movs	r2, #1
 8003f90:	2104      	movs	r1, #4
 8003f92:	f009 f9b4 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_transpose_matrix, 1, 4, filter->G_transpose);
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	f503 703b 	add.w	r0, r3, #748	@ 0x2ec
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 8003fa2:	2204      	movs	r2, #4
 8003fa4:	2101      	movs	r1, #1
 8003fa6:	f009 f9aa 	bl	800d2fe <arm_mat_init_f32>

	arm_mat_init_f32(&filter->GGT_matrix, 4, 4, filter->GGT);
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	f503 703f 	add.w	r0, r3, #764	@ 0x2fc
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003fb6:	2204      	movs	r2, #4
 8003fb8:	2104      	movs	r1, #4
 8003fba:	f009 f9a0 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->GQGT_matrix, 4, 4, filter->GQGT);
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003fca:	2204      	movs	r2, #4
 8003fcc:	2104      	movs	r1, #4
 8003fce:	f009 f996 	bl	800d2fe <arm_mat_init_f32>

	// Compute Xk = Ax + Bu
	arm_mat_init_f32(&filter->Bu_matrix, 4, 1, filter->Bu_data);
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	f503 7043 	add.w	r0, r3, #780	@ 0x30c
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8003fde:	2201      	movs	r2, #1
 8003fe0:	2104      	movs	r1, #4
 8003fe2:	f009 f98c 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Ax_matrix, 4, 1, filter->Ax_data);
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	f503 73d4 	add.w	r3, r3, #424	@ 0x1a8
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	2104      	movs	r1, #4
 8003ff6:	f009 f982 	bl	800d2fe <arm_mat_init_f32>

	// Compute (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CP_matrix, 1, 4, filter->CP);
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f503 7047 	add.w	r0, r3, #796	@ 0x31c
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8004006:	2204      	movs	r2, #4
 8004008:	2101      	movs	r1, #1
 800400a:	f009 f978 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCT_matrix, 1, 1, filter->CPCT);
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 800401a:	2201      	movs	r2, #1
 800401c:	2101      	movs	r1, #1
 800401e:	f009 f96e 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCTR_matrix, 1, 1, filter->CPCTR);
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f503 704b 	add.w	r0, r3, #812	@ 0x32c
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 800402e:	2201      	movs	r2, #1
 8004030:	2101      	movs	r1, #1
 8004032:	f009 f964 	bl	800d2fe <arm_mat_init_f32>

	// Compute Kalman Gain: K = P_k * C^T * inv(C * P_k * C^T + R)
	arm_mat_init_f32(&filter->K_matrix, 4, 1, filter->K);
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8004042:	2201      	movs	r2, #1
 8004044:	2104      	movs	r1, #4
 8004046:	f009 f95a 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->PCT_matrix, 4, 1,filter->PCT);
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	f503 704f 	add.w	r0, r3, #828	@ 0x33c
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8004056:	2201      	movs	r2, #1
 8004058:	2104      	movs	r1, #4
 800405a:	f009 f950 	bl	800d2fe <arm_mat_init_f32>

	// Compute inverse of (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CPCTRinv_matrix, 1, 1,filter->CPCTRinv);
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	f503 7051 	add.w	r0, r3, #836	@ 0x344
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800406a:	2201      	movs	r2, #1
 800406c:	2101      	movs	r1, #1
 800406e:	f009 f946 	bl	800d2fe <arm_mat_init_f32>

	// Computation of the estimated state
	arm_mat_init_f32(&filter->Cx_matrix, 1, 1, filter->Cx);
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	f503 7053 	add.w	r0, r3, #844	@ 0x34c
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	f503 7311 	add.w	r3, r3, #580	@ 0x244
 800407e:	2201      	movs	r2, #1
 8004080:	2101      	movs	r1, #1
 8004082:	f009 f93c 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->yCx_matrix, 1, 1, filter->yCx);
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	f503 7055 	add.w	r0, r3, #852	@ 0x354
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	f503 7312 	add.w	r3, r3, #584	@ 0x248
 8004092:	2201      	movs	r2, #1
 8004094:	2101      	movs	r1, #1
 8004096:	f009 f932 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->KyCx_matrix, 4, 1, filter->KyCx);
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	f503 7057 	add.w	r0, r3, #860	@ 0x35c
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	f503 7313 	add.w	r3, r3, #588	@ 0x24c
 80040a6:	2201      	movs	r2, #1
 80040a8:	2104      	movs	r1, #4
 80040aa:	f009 f928 	bl	800d2fe <arm_mat_init_f32>

	arm_mat_init_f32(&filter->Output_matrix, 1, 1, filter->Es_velocity);
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	f503 703d 	add.w	r0, r3, #756	@ 0x2f4
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80040ba:	2201      	movs	r2, #1
 80040bc:	2101      	movs	r1, #1
 80040be:	f009 f91e 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->eye_matrix, 4, 4, filter->eye);
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f503 7031 	add.w	r0, r3, #708	@ 0x2c4
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80040ce:	2204      	movs	r2, #4
 80040d0:	2104      	movs	r1, #4
 80040d2:	f009 f914 	bl	800d2fe <arm_mat_init_f32>

	arm_mat_init_f32(&filter->R_matrix, 1, 1, filter->R);
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	f503 7059 	add.w	r0, r3, #868	@ 0x364
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	33c4      	adds	r3, #196	@ 0xc4
 80040e0:	2201      	movs	r2, #1
 80040e2:	2101      	movs	r1, #1
 80040e4:	f009 f90b 	bl	800d2fe <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Z_matrix, 1, 1, filter->Z);
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80040f4:	2201      	movs	r2, #1
 80040f6:	2101      	movs	r1, #1
 80040f8:	f009 f901 	bl	800d2fe <arm_mat_init_f32>
}
 80040fc:	bf00      	nop
 80040fe:	3790      	adds	r7, #144	@ 0x90
 8004100:	46bd      	mov	sp, r7
 8004102:	bdb0      	pop	{r4, r5, r7, pc}
 8004104:	0800e1e4 	.word	0x0800e1e4

08004108 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8004108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800410c:	ed2d 8b02 	vpush	{d8}
 8004110:	af00      	add	r7, sp, #0

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8004112:	f001 fe86 	bl	8005e22 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8004116:	f000 f8d5 	bl	80042c4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800411a:	f7ff fd89 	bl	8003c30 <MX_GPIO_Init>
	MX_DMA_Init();
 800411e:	f7ff fd3d 	bl	8003b9c <MX_DMA_Init>
	MX_ADC1_Init();
 8004122:	f7ff fc2f 	bl	8003984 <MX_ADC1_Init>
	MX_TIM2_Init();
 8004126:	f001 f88f 	bl	8005248 <MX_TIM2_Init>
	MX_TIM3_Init();
 800412a:	f001 f8db 	bl	80052e4 <MX_TIM3_Init>
	MX_TIM4_Init();
 800412e:	f001 f92f 	bl	8005390 <MX_TIM4_Init>
	MX_TIM5_Init();
 8004132:	f001 f983 	bl	800543c <MX_TIM5_Init>
	MX_TIM8_Init();
 8004136:	f001 f9cf 	bl	80054d8 <MX_TIM8_Init>
	MX_USART2_UART_Init();
 800413a:	f001 fc9b 	bl	8005a74 <MX_USART2_UART_Init>
	MX_TIM16_Init();
 800413e:	f001 fa93 	bl	8005668 <MX_TIM16_Init>
	MX_TIM1_Init();
 8004142:	f000 ffed 	bl	8005120 <MX_TIM1_Init>
	MX_LPUART1_UART_Init();
 8004146:	f001 fc4b 	bl	80059e0 <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */
	plotter_begin();
 800414a:	f000 fa89 	bl	8004660 <plotter_begin>
	MotorKalman_Init(&motor_filter, 1e-3, ZGX45RGG_400RPM_Constant.J,
 800414e:	4b50      	ldr	r3, [pc, #320]	@ (8004290 <main+0x188>)
 8004150:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004154:	4610      	mov	r0, r2
 8004156:	4619      	mov	r1, r3
 8004158:	f7fc fc74 	bl	8000a44 <__aeabi_d2f>
 800415c:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 800415e:	4b4c      	ldr	r3, [pc, #304]	@ (8004290 <main+0x188>)
 8004160:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
	MotorKalman_Init(&motor_filter, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8004164:	4610      	mov	r0, r2
 8004166:	4619      	mov	r1, r3
 8004168:	f7fc fc6c 	bl	8000a44 <__aeabi_d2f>
 800416c:	4605      	mov	r5, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 800416e:	4b48      	ldr	r3, [pc, #288]	@ (8004290 <main+0x188>)
 8004170:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	MotorKalman_Init(&motor_filter, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8004174:	4610      	mov	r0, r2
 8004176:	4619      	mov	r1, r3
 8004178:	f7fc fc64 	bl	8000a44 <__aeabi_d2f>
 800417c:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 800417e:	4b44      	ldr	r3, [pc, #272]	@ (8004290 <main+0x188>)
 8004180:	e9d3 2300 	ldrd	r2, r3, [r3]
	MotorKalman_Init(&motor_filter, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8004184:	4610      	mov	r0, r2
 8004186:	4619      	mov	r1, r3
 8004188:	f7fc fc5c 	bl	8000a44 <__aeabi_d2f>
 800418c:	4680      	mov	r8, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 800418e:	4b40      	ldr	r3, [pc, #256]	@ (8004290 <main+0x188>)
 8004190:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
	MotorKalman_Init(&motor_filter, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8004194:	4610      	mov	r0, r2
 8004196:	4619      	mov	r1, r3
 8004198:	f7fc fc54 	bl	8000a44 <__aeabi_d2f>
 800419c:	4681      	mov	r9, r0
			ZGX45RGG_400RPM_Constant.L, 1.0, 1.0);
 800419e:	4b3c      	ldr	r3, [pc, #240]	@ (8004290 <main+0x188>)
 80041a0:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	MotorKalman_Init(&motor_filter, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80041a4:	4610      	mov	r0, r2
 80041a6:	4619      	mov	r1, r3
 80041a8:	f7fc fc4c 	bl	8000a44 <__aeabi_d2f>
 80041ac:	4603      	mov	r3, r0
 80041ae:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 80041b2:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 80041b6:	ee03 3a10 	vmov	s6, r3
 80041ba:	ee02 9a90 	vmov	s5, r9
 80041be:	ee02 8a10 	vmov	s4, r8
 80041c2:	ee01 6a90 	vmov	s3, r6
 80041c6:	ee01 5a10 	vmov	s2, r5
 80041ca:	ee00 4a90 	vmov	s1, r4
 80041ce:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8004294 <main+0x18c>
 80041d2:	4831      	ldr	r0, [pc, #196]	@ (8004298 <main+0x190>)
 80041d4:	f7fd fafe 	bl	80017d4 <MotorKalman_Init>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		plotter_update_sensors();
 80041d8:	f000 fd16 	bl	8004c08 <plotter_update_sensors>

		if (b1 && !button_pressed_previous && !pristrajectoryActive) {
 80041dc:	4b2f      	ldr	r3, [pc, #188]	@ (800429c <main+0x194>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d04e      	beq.n	8004282 <main+0x17a>
 80041e4:	4b2e      	ldr	r3, [pc, #184]	@ (80042a0 <main+0x198>)
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d14a      	bne.n	8004282 <main+0x17a>
 80041ec:	4b2d      	ldr	r3, [pc, #180]	@ (80042a4 <main+0x19c>)
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	f083 0301 	eor.w	r3, r3, #1
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d043      	beq.n	8004282 <main+0x17a>
			prisEva.t = 0.0f;
 80041fa:	4b2b      	ldr	r3, [pc, #172]	@ (80042a8 <main+0x1a0>)
 80041fc:	f04f 0200 	mov.w	r2, #0
 8004200:	60da      	str	r2, [r3, #12]
			prisEva.isFinised = false;
 8004202:	4b29      	ldr	r3, [pc, #164]	@ (80042a8 <main+0x1a0>)
 8004204:	2200      	movs	r2, #0
 8004206:	741a      	strb	r2, [r3, #16]

			pris_initial_p = prismatic_encoder.mm;
 8004208:	4b28      	ldr	r3, [pc, #160]	@ (80042ac <main+0x1a4>)
 800420a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800420c:	4a28      	ldr	r2, [pc, #160]	@ (80042b0 <main+0x1a8>)
 800420e:	6013      	str	r3, [r2, #0]

			pris_target_p = trajectory_sequence[trajectory_sequence_index];
 8004210:	4b28      	ldr	r3, [pc, #160]	@ (80042b4 <main+0x1ac>)
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	4a28      	ldr	r2, [pc, #160]	@ (80042b8 <main+0x1b0>)
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	4413      	add	r3, r2
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a27      	ldr	r2, [pc, #156]	@ (80042bc <main+0x1b4>)
 800421e:	6013      	str	r3, [r2, #0]

			Trapezoidal_Generator(&prisGen, pris_initial_p, pris_target_p,
 8004220:	4b23      	ldr	r3, [pc, #140]	@ (80042b0 <main+0x1a8>)
 8004222:	ed93 8a00 	vldr	s16, [r3]
 8004226:	4b25      	ldr	r3, [pc, #148]	@ (80042bc <main+0x1b4>)
 8004228:	edd3 8a00 	vldr	s17, [r3]
					ZGX45RGG_400RPM_Constant.sd_max,
 800422c:	4b18      	ldr	r3, [pc, #96]	@ (8004290 <main+0x188>)
 800422e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
			Trapezoidal_Generator(&prisGen, pris_initial_p, pris_target_p,
 8004232:	4610      	mov	r0, r2
 8004234:	4619      	mov	r1, r3
 8004236:	f7fc fc05 	bl	8000a44 <__aeabi_d2f>
 800423a:	4604      	mov	r4, r0
					ZGX45RGG_400RPM_Constant.sdd_max);
 800423c:	4b14      	ldr	r3, [pc, #80]	@ (8004290 <main+0x188>)
 800423e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
			Trapezoidal_Generator(&prisGen, pris_initial_p, pris_target_p,
 8004242:	4610      	mov	r0, r2
 8004244:	4619      	mov	r1, r3
 8004246:	f7fc fbfd 	bl	8000a44 <__aeabi_d2f>
 800424a:	4603      	mov	r3, r0
 800424c:	ee01 3a90 	vmov	s3, r3
 8004250:	ee01 4a10 	vmov	s2, r4
 8004254:	eef0 0a68 	vmov.f32	s1, s17
 8004258:	eeb0 0a48 	vmov.f32	s0, s16
 800425c:	4818      	ldr	r0, [pc, #96]	@ (80042c0 <main+0x1b8>)
 800425e:	f7ff f97b 	bl	8003558 <Trapezoidal_Generator>

			pristrajectoryActive = true;
 8004262:	4b10      	ldr	r3, [pc, #64]	@ (80042a4 <main+0x19c>)
 8004264:	2201      	movs	r2, #1
 8004266:	701a      	strb	r2, [r3, #0]

			trajectory_sequence_index = (trajectory_sequence_index + 1) % 4;
 8004268:	4b12      	ldr	r3, [pc, #72]	@ (80042b4 <main+0x1ac>)
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	3301      	adds	r3, #1
 800426e:	425a      	negs	r2, r3
 8004270:	f003 0303 	and.w	r3, r3, #3
 8004274:	f002 0203 	and.w	r2, r2, #3
 8004278:	bf58      	it	pl
 800427a:	4253      	negpl	r3, r2
 800427c:	b2da      	uxtb	r2, r3
 800427e:	4b0d      	ldr	r3, [pc, #52]	@ (80042b4 <main+0x1ac>)
 8004280:	701a      	strb	r2, [r3, #0]
		}
		button_pressed_previous = b1;
 8004282:	4b06      	ldr	r3, [pc, #24]	@ (800429c <main+0x194>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	b2da      	uxtb	r2, r3
 8004288:	4b05      	ldr	r3, [pc, #20]	@ (80042a0 <main+0x198>)
 800428a:	701a      	strb	r2, [r3, #0]
		plotter_update_sensors();
 800428c:	e7a4      	b.n	80041d8 <main+0xd0>
 800428e:	bf00      	nop
 8004290:	20000060 	.word	0x20000060
 8004294:	3a83126f 	.word	0x3a83126f
 8004298:	20000314 	.word	0x20000314
 800429c:	200018b4 	.word	0x200018b4
 80042a0:	20000681 	.word	0x20000681
 80042a4:	200002e8 	.word	0x200002e8
 80042a8:	200002d4 	.word	0x200002d4
 80042ac:	2000071c 	.word	0x2000071c
 80042b0:	200002ec 	.word	0x200002ec
 80042b4:	20000680 	.word	0x20000680
 80042b8:	0800e224 	.word	0x0800e224
 80042bc:	200002f0 	.word	0x200002f0
 80042c0:	200002c0 	.word	0x200002c0

080042c4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b094      	sub	sp, #80	@ 0x50
 80042c8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80042ca:	f107 0318 	add.w	r3, r7, #24
 80042ce:	2238      	movs	r2, #56	@ 0x38
 80042d0:	2100      	movs	r1, #0
 80042d2:	4618      	mov	r0, r3
 80042d4:	f009 f992 	bl	800d5fc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80042d8:	1d3b      	adds	r3, r7, #4
 80042da:	2200      	movs	r2, #0
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	605a      	str	r2, [r3, #4]
 80042e0:	609a      	str	r2, [r3, #8]
 80042e2:	60da      	str	r2, [r3, #12]
 80042e4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80042e6:	2000      	movs	r0, #0
 80042e8:	f004 f890 	bl	800840c <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80042ec:	2302      	movs	r3, #2
 80042ee:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80042f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80042f4:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80042f6:	2340      	movs	r3, #64	@ 0x40
 80042f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80042fa:	2302      	movs	r3, #2
 80042fc:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80042fe:	2302      	movs	r3, #2
 8004300:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8004302:	2304      	movs	r3, #4
 8004304:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8004306:	2355      	movs	r3, #85	@ 0x55
 8004308:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800430a:	2302      	movs	r3, #2
 800430c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800430e:	2302      	movs	r3, #2
 8004310:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004312:	2302      	movs	r3, #2
 8004314:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004316:	f107 0318 	add.w	r3, r7, #24
 800431a:	4618      	mov	r0, r3
 800431c:	f004 f92a 	bl	8008574 <HAL_RCC_OscConfig>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <SystemClock_Config+0x66>
		Error_Handler();
 8004326:	f000 f995 	bl	8004654 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800432a:	230f      	movs	r3, #15
 800432c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800432e:	2303      	movs	r3, #3
 8004330:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004332:	2300      	movs	r3, #0
 8004334:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004336:	2300      	movs	r3, #0
 8004338:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800433a:	2300      	movs	r3, #0
 800433c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800433e:	1d3b      	adds	r3, r7, #4
 8004340:	2104      	movs	r1, #4
 8004342:	4618      	mov	r0, r3
 8004344:	f004 fc28 	bl	8008b98 <HAL_RCC_ClockConfig>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <SystemClock_Config+0x8e>
		Error_Handler();
 800434e:	f000 f981 	bl	8004654 <Error_Handler>
	}
}
 8004352:	bf00      	nop
 8004354:	3750      	adds	r7, #80	@ 0x50
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
	...

0800435c <HAL_GPIO_EXTI_Callback>:
//		return 10;
//	default:
//		return 0;
//	}
//}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	4603      	mov	r3, r0
 8004364:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == EMER_Pin) {
 8004366:	88fb      	ldrh	r3, [r7, #6]
 8004368:	2b10      	cmp	r3, #16
 800436a:	d105      	bne.n	8004378 <HAL_GPIO_EXTI_Callback+0x1c>
		rs_current_state = RS_EMERGENCY_TRIGGED;
 800436c:	4b05      	ldr	r3, [pc, #20]	@ (8004384 <HAL_GPIO_EXTI_Callback+0x28>)
 800436e:	2205      	movs	r2, #5
 8004370:	701a      	strb	r2, [r3, #0]
		emer_state = PUSHED;
 8004372:	4b05      	ldr	r3, [pc, #20]	@ (8004388 <HAL_GPIO_EXTI_Callback+0x2c>)
 8004374:	2200      	movs	r2, #0
 8004376:	701a      	strb	r2, [r3, #0]
	}
}
 8004378:	bf00      	nop
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr
 8004384:	200000d4 	.word	0x200000d4
 8004388:	200000d7 	.word	0x200000d7

0800438c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800438c:	b480      	push	{r7}
 800438e:	b083      	sub	sp, #12
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
	if (huart == &hlpuart1) {

	}
}
 8004394:	bf00      	nop
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80043a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80043a4:	ed2d 8b02 	vpush	{d8}
 80043a8:	b083      	sub	sp, #12
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a8f      	ldr	r2, [pc, #572]	@ (80045f0 <HAL_TIM_PeriodElapsedCallback+0x250>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	f040 8114 	bne.w	80045e0 <HAL_TIM_PeriodElapsedCallback+0x240>
//		pris_cmd_ux = PWM_Satuation(
//				PID_CONTROLLER_Compute(&prismatic_velocity_pid, pris_vel_error),
//				ZGX45RGG_400RPM_Constant.U_max,
//				-ZGX45RGG_400RPM_Constant.U_max);

		MDXX_set_range(&prismatic_motor, 2000, pris_cmd_ux);
 80043b8:	4b8e      	ldr	r3, [pc, #568]	@ (80045f4 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80043ba:	edd3 7a00 	vldr	s15, [r3]
 80043be:	eef0 0a67 	vmov.f32	s1, s15
 80043c2:	ed9f 0a8d 	vldr	s0, [pc, #564]	@ 80045f8 <HAL_TIM_PeriodElapsedCallback+0x258>
 80043c6:	488d      	ldr	r0, [pc, #564]	@ (80045fc <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80043c8:	f7fc feea 	bl	80011a0 <MDXX_set_range>

		if (pristrajectoryActive && !prisEva.isFinised) {
 80043cc:	4b8c      	ldr	r3, [pc, #560]	@ (8004600 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	f000 80e3 	beq.w	800459c <HAL_TIM_PeriodElapsedCallback+0x1fc>
 80043d6:	4b8b      	ldr	r3, [pc, #556]	@ (8004604 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80043d8:	7c1b      	ldrb	r3, [r3, #16]
 80043da:	f083 0301 	eor.w	r3, r3, #1
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f000 80db 	beq.w	800459c <HAL_TIM_PeriodElapsedCallback+0x1fc>
			Trapezoidal_Evaluated(&prisGen, &prisEva, pris_initial_p, pris_target_p,
 80043e6:	4b88      	ldr	r3, [pc, #544]	@ (8004608 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80043e8:	ed93 8a00 	vldr	s16, [r3]
 80043ec:	4b87      	ldr	r3, [pc, #540]	@ (800460c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80043ee:	edd3 8a00 	vldr	s17, [r3]
					ZGX45RGG_400RPM_Constant.sd_max,
 80043f2:	4b87      	ldr	r3, [pc, #540]	@ (8004610 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80043f4:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
			Trapezoidal_Evaluated(&prisGen, &prisEva, pris_initial_p, pris_target_p,
 80043f8:	4610      	mov	r0, r2
 80043fa:	4619      	mov	r1, r3
 80043fc:	f7fc fb22 	bl	8000a44 <__aeabi_d2f>
 8004400:	4606      	mov	r6, r0
					ZGX45RGG_400RPM_Constant.sdd_max);
 8004402:	4b83      	ldr	r3, [pc, #524]	@ (8004610 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8004404:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
			Trapezoidal_Evaluated(&prisGen, &prisEva, pris_initial_p, pris_target_p,
 8004408:	4610      	mov	r0, r2
 800440a:	4619      	mov	r1, r3
 800440c:	f7fc fb1a 	bl	8000a44 <__aeabi_d2f>
 8004410:	4603      	mov	r3, r0
 8004412:	ee01 3a90 	vmov	s3, r3
 8004416:	ee01 6a10 	vmov	s2, r6
 800441a:	eef0 0a68 	vmov.f32	s1, s17
 800441e:	eeb0 0a48 	vmov.f32	s0, s16
 8004422:	4978      	ldr	r1, [pc, #480]	@ (8004604 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8004424:	487b      	ldr	r0, [pc, #492]	@ (8004614 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8004426:	f7ff f959 	bl	80036dc <Trapezoidal_Evaluated>

			prismatic_pos = prisEva.setposition;
 800442a:	4b76      	ldr	r3, [pc, #472]	@ (8004604 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a7a      	ldr	r2, [pc, #488]	@ (8004618 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8004430:	6013      	str	r3, [r2, #0]
			prismatic_vel = prisEva.setvelocity;
 8004432:	4b74      	ldr	r3, [pc, #464]	@ (8004604 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	4a79      	ldr	r2, [pc, #484]	@ (800461c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8004438:	6013      	str	r3, [r2, #0]

			QEI_get_diff_count(&prismatic_encoder);
 800443a:	4879      	ldr	r0, [pc, #484]	@ (8004620 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800443c:	f7fe fe7c 	bl	8003138 <QEI_get_diff_count>
			QEI_compute_data(&prismatic_encoder);
 8004440:	4877      	ldr	r0, [pc, #476]	@ (8004620 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8004442:	f7fe ff65 	bl	8003310 <QEI_compute_data>

			pris_vin = mapf(pris_cmd_ux, -65535.0, 65535.0, -12.0, 12.0);
 8004446:	4b6b      	ldr	r3, [pc, #428]	@ (80045f4 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8004448:	edd3 7a00 	vldr	s15, [r3]
 800444c:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 8004450:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8004454:	ed9f 1a73 	vldr	s2, [pc, #460]	@ 8004624 <HAL_TIM_PeriodElapsedCallback+0x284>
 8004458:	eddf 0a73 	vldr	s1, [pc, #460]	@ 8004628 <HAL_TIM_PeriodElapsedCallback+0x288>
 800445c:	eeb0 0a67 	vmov.f32	s0, s15
 8004460:	f7fd f8d8 	bl	8001614 <mapf>
 8004464:	eef0 7a40 	vmov.f32	s15, s0
 8004468:	4b70      	ldr	r3, [pc, #448]	@ (800462c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800446a:	edc3 7a00 	vstr	s15, [r3]

			pris_kal_filt = MotorKalman_Estimate(&motor_filter, pris_vin,
 800446e:	4b6f      	ldr	r3, [pc, #444]	@ (800462c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8004470:	edd3 7a00 	vldr	s15, [r3]
 8004474:	4b6a      	ldr	r3, [pc, #424]	@ (8004620 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8004476:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 800447a:	eef0 0a47 	vmov.f32	s1, s14
 800447e:	eeb0 0a67 	vmov.f32	s0, s15
 8004482:	486b      	ldr	r0, [pc, #428]	@ (8004630 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8004484:	f7fe f894 	bl	80025b0 <MotorKalman_Estimate>
 8004488:	eeb0 7a40 	vmov.f32	s14, s0
							prismatic_encoder.rads)
							* Disturbance_Constant.prismatic_pulley_radius * 1000;
 800448c:	4b69      	ldr	r3, [pc, #420]	@ (8004634 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800448e:	edd3 7a04 	vldr	s15, [r3, #16]
 8004492:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004496:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8004638 <HAL_TIM_PeriodElapsedCallback+0x298>
 800449a:	ee67 7a87 	vmul.f32	s15, s15, s14
			pris_kal_filt = MotorKalman_Estimate(&motor_filter, pris_vin,
 800449e:	4b67      	ldr	r3, [pc, #412]	@ (800463c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80044a0:	edc3 7a00 	vstr	s15, [r3]

			if (isnan(pris_kal_filt)) {
 80044a4:	4b65      	ldr	r3, [pc, #404]	@ (800463c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80044a6:	edd3 7a00 	vldr	s15, [r3]
 80044aa:	eef4 7a67 	vcmp.f32	s15, s15
 80044ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044b2:	d703      	bvc.n	80044bc <HAL_TIM_PeriodElapsedCallback+0x11c>
						pris_kal_filt = 0.0f;
 80044b4:	4b61      	ldr	r3, [pc, #388]	@ (800463c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80044b6:	f04f 0200 	mov.w	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]
					}

			pris_pos_error = prismatic_pos - prismatic_encoder.mm;
 80044bc:	4b56      	ldr	r3, [pc, #344]	@ (8004618 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80044be:	ed93 7a00 	vldr	s14, [r3]
 80044c2:	4b57      	ldr	r3, [pc, #348]	@ (8004620 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80044c4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80044c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044cc:	4b5c      	ldr	r3, [pc, #368]	@ (8004640 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80044ce:	edc3 7a00 	vstr	s15, [r3]

			pris_cmd_vx = PWM_Satuation(
 80044d2:	4b5b      	ldr	r3, [pc, #364]	@ (8004640 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80044d4:	edd3 7a00 	vldr	s15, [r3]
 80044d8:	eeb0 0a67 	vmov.f32	s0, s15
 80044dc:	4859      	ldr	r0, [pc, #356]	@ (8004644 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80044de:	f7fc fda8 	bl	8001032 <PID_CONTROLLER_Compute>
 80044e2:	eeb0 8a40 	vmov.f32	s16, s0
					PID_CONTROLLER_Compute(&prismatic_position_pid,
							pris_pos_error), ZGX45RGG_400RPM_Constant.sd_max,
 80044e6:	4b4a      	ldr	r3, [pc, #296]	@ (8004610 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80044e8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
			pris_cmd_vx = PWM_Satuation(
 80044ec:	4610      	mov	r0, r2
 80044ee:	4619      	mov	r1, r3
 80044f0:	f7fc fa60 	bl	80009b4 <__aeabi_d2iz>
 80044f4:	4606      	mov	r6, r0
					-ZGX45RGG_400RPM_Constant.sd_max);
 80044f6:	4b46      	ldr	r3, [pc, #280]	@ (8004610 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80044f8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80044fc:	4690      	mov	r8, r2
 80044fe:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
			pris_cmd_vx = PWM_Satuation(
 8004502:	4640      	mov	r0, r8
 8004504:	4649      	mov	r1, r9
 8004506:	f7fc fa55 	bl	80009b4 <__aeabi_d2iz>
 800450a:	4603      	mov	r3, r0
 800450c:	4619      	mov	r1, r3
 800450e:	4630      	mov	r0, r6
 8004510:	eeb0 0a48 	vmov.f32	s0, s16
 8004514:	f7fc fd34 	bl	8000f80 <PWM_Satuation>
 8004518:	ee07 0a90 	vmov	s15, r0
 800451c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004520:	4b49      	ldr	r3, [pc, #292]	@ (8004648 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004522:	edc3 7a00 	vstr	s15, [r3]

			pris_vel_error = pris_cmd_vx + prismatic_vel - pris_kal_filt;
 8004526:	4b48      	ldr	r3, [pc, #288]	@ (8004648 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004528:	ed93 7a00 	vldr	s14, [r3]
 800452c:	4b3b      	ldr	r3, [pc, #236]	@ (800461c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800452e:	edd3 7a00 	vldr	s15, [r3]
 8004532:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004536:	4b41      	ldr	r3, [pc, #260]	@ (800463c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8004538:	edd3 7a00 	vldr	s15, [r3]
 800453c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004540:	4b42      	ldr	r3, [pc, #264]	@ (800464c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004542:	edc3 7a00 	vstr	s15, [r3]

			pris_cmd_ux = PWM_Satuation(
 8004546:	4b41      	ldr	r3, [pc, #260]	@ (800464c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004548:	edd3 7a00 	vldr	s15, [r3]
 800454c:	eeb0 0a67 	vmov.f32	s0, s15
 8004550:	483f      	ldr	r0, [pc, #252]	@ (8004650 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8004552:	f7fc fd6e 	bl	8001032 <PID_CONTROLLER_Compute>
 8004556:	eeb0 8a40 	vmov.f32	s16, s0
					PID_CONTROLLER_Compute(&prismatic_velocity_pid,
							pris_vel_error), ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 800455a:	4b2d      	ldr	r3, [pc, #180]	@ (8004610 <HAL_TIM_PeriodElapsedCallback+0x270>)
 800455c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
			pris_cmd_ux = PWM_Satuation(
 8004560:	4610      	mov	r0, r2
 8004562:	4619      	mov	r1, r3
 8004564:	f7fc fa26 	bl	80009b4 <__aeabi_d2iz>
 8004568:	4606      	mov	r6, r0
							pris_vel_error), ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 800456a:	4b29      	ldr	r3, [pc, #164]	@ (8004610 <HAL_TIM_PeriodElapsedCallback+0x270>)
 800456c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8004570:	4614      	mov	r4, r2
 8004572:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
			pris_cmd_ux = PWM_Satuation(
 8004576:	4620      	mov	r0, r4
 8004578:	4629      	mov	r1, r5
 800457a:	f7fc fa1b 	bl	80009b4 <__aeabi_d2iz>
 800457e:	4603      	mov	r3, r0
 8004580:	4619      	mov	r1, r3
 8004582:	4630      	mov	r0, r6
 8004584:	eeb0 0a48 	vmov.f32	s0, s16
 8004588:	f7fc fcfa 	bl	8000f80 <PWM_Satuation>
 800458c:	ee07 0a90 	vmov	s15, r0
 8004590:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004594:	4b17      	ldr	r3, [pc, #92]	@ (80045f4 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8004596:	edc3 7a00 	vstr	s15, [r3]
 800459a:	e017      	b.n	80045cc <HAL_TIM_PeriodElapsedCallback+0x22c>
		} else {
			pristrajectoryActive = false;
 800459c:	4b18      	ldr	r3, [pc, #96]	@ (8004600 <HAL_TIM_PeriodElapsedCallback+0x260>)
 800459e:	2200      	movs	r2, #0
 80045a0:	701a      	strb	r2, [r3, #0]
			pris_cmd_ux = 0;
 80045a2:	4b14      	ldr	r3, [pc, #80]	@ (80045f4 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80045a4:	f04f 0200 	mov.w	r2, #0
 80045a8:	601a      	str	r2, [r3, #0]
			pris_vin = 0;
 80045aa:	4b20      	ldr	r3, [pc, #128]	@ (800462c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80045ac:	f04f 0200 	mov.w	r2, #0
 80045b0:	601a      	str	r2, [r3, #0]
			MotorKalman_Estimate(&motor_filter, pris_vin, prismatic_encoder.rads);
 80045b2:	4b1e      	ldr	r3, [pc, #120]	@ (800462c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80045b4:	edd3 7a00 	vldr	s15, [r3]
 80045b8:	4b19      	ldr	r3, [pc, #100]	@ (8004620 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80045ba:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 80045be:	eef0 0a47 	vmov.f32	s1, s14
 80045c2:	eeb0 0a67 	vmov.f32	s0, s15
 80045c6:	481a      	ldr	r0, [pc, #104]	@ (8004630 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80045c8:	f7fd fff2 	bl	80025b0 <MotorKalman_Estimate>
		}

		MDXX_set_range(&prismatic_motor, 2000, pris_cmd_ux);
 80045cc:	4b09      	ldr	r3, [pc, #36]	@ (80045f4 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80045ce:	edd3 7a00 	vldr	s15, [r3]
 80045d2:	eef0 0a67 	vmov.f32	s1, s15
 80045d6:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80045f8 <HAL_TIM_PeriodElapsedCallback+0x258>
 80045da:	4808      	ldr	r0, [pc, #32]	@ (80045fc <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80045dc:	f7fc fde0 	bl	80011a0 <MDXX_set_range>
	}
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	ecbd 8b02 	vpop	{d8}
 80045ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80045ee:	bf00      	nop
 80045f0:	20001994 	.word	0x20001994
 80045f4:	2000030c 	.word	0x2000030c
 80045f8:	44fa0000 	.word	0x44fa0000
 80045fc:	20000684 	.word	0x20000684
 8004600:	200002e8 	.word	0x200002e8
 8004604:	200002d4 	.word	0x200002d4
 8004608:	200002ec 	.word	0x200002ec
 800460c:	200002f0 	.word	0x200002f0
 8004610:	20000060 	.word	0x20000060
 8004614:	200002c0 	.word	0x200002c0
 8004618:	200002f4 	.word	0x200002f4
 800461c:	200002f8 	.word	0x200002f8
 8004620:	2000071c 	.word	0x2000071c
 8004624:	477fff00 	.word	0x477fff00
 8004628:	c77fff00 	.word	0xc77fff00
 800462c:	20000308 	.word	0x20000308
 8004630:	20000314 	.word	0x20000314
 8004634:	200000c0 	.word	0x200000c0
 8004638:	447a0000 	.word	0x447a0000
 800463c:	20000304 	.word	0x20000304
 8004640:	200002fc 	.word	0x200002fc
 8004644:	200007d4 	.word	0x200007d4
 8004648:	20000310 	.word	0x20000310
 800464c:	20000300 	.word	0x20000300
 8004650:	200007f0 	.word	0x200007f0

08004654 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8004654:	b480      	push	{r7}
 8004656:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004658:	b672      	cpsid	i
}
 800465a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800465c:	bf00      	nop
 800465e:	e7fd      	b.n	800465c <Error_Handler+0x8>

08004660 <plotter_begin>:
float prismatic_current = 0.0f;
float revolute_current = 0.0f;

int prox, emer, up_photo, low_photo, up_lim, low_lim, b1, b2, b3, b4;

void plotter_begin() {
 8004660:	b5b0      	push	{r4, r5, r7, lr}
 8004662:	ed2d 8b02 	vpush	{d8}
 8004666:	b082      	sub	sp, #8
 8004668:	af02      	add	r7, sp, #8
	SIGNAL_init(&sine_sg_PWM, SIGNAL_SINE);
 800466a:	2100      	movs	r1, #0
 800466c:	48ca      	ldr	r0, [pc, #808]	@ (8004998 <plotter_begin+0x338>)
 800466e:	f000 fb87 	bl	8004d80 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_PWM, SINE_AMPLITUDE, SINE_FREQUENCY, SINE_PHASE,
 8004672:	eddf 2aca 	vldr	s5, [pc, #808]	@ 800499c <plotter_begin+0x33c>
 8004676:	ed9f 2aca 	vldr	s4, [pc, #808]	@ 80049a0 <plotter_begin+0x340>
 800467a:	eddf 1aca 	vldr	s3, [pc, #808]	@ 80049a4 <plotter_begin+0x344>
 800467e:	ed9f 1ac9 	vldr	s2, [pc, #804]	@ 80049a4 <plotter_begin+0x344>
 8004682:	eddf 0ac9 	vldr	s1, [pc, #804]	@ 80049a8 <plotter_begin+0x348>
 8004686:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800499c <plotter_begin+0x33c>
 800468a:	48c3      	ldr	r0, [pc, #780]	@ (8004998 <plotter_begin+0x338>)
 800468c:	f000 fbd6 	bl	8004e3c <SIGNAL_config_sine>
	SINE_OFFSET, SINE_MIN_SETPOINT, SINE_MAX_SETPOINT);

	SIGNAL_init(&square_sg_PWM, SIGNAL_SQUARE);
 8004690:	2102      	movs	r1, #2
 8004692:	48c6      	ldr	r0, [pc, #792]	@ (80049ac <plotter_begin+0x34c>)
 8004694:	f000 fb74 	bl	8004d80 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_PWM, SQUARE_AMPLITUDE, SQUARE_FREQUENCY,
 8004698:	ed9f 3ac0 	vldr	s6, [pc, #768]	@ 800499c <plotter_begin+0x33c>
 800469c:	eddf 2ac0 	vldr	s5, [pc, #768]	@ 80049a0 <plotter_begin+0x340>
 80046a0:	ed9f 2ac0 	vldr	s4, [pc, #768]	@ 80049a4 <plotter_begin+0x344>
 80046a4:	eddf 1abf 	vldr	s3, [pc, #764]	@ 80049a4 <plotter_begin+0x344>
 80046a8:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80046ac:	eddf 0abe 	vldr	s1, [pc, #760]	@ 80049a8 <plotter_begin+0x348>
 80046b0:	ed9f 0aba 	vldr	s0, [pc, #744]	@ 800499c <plotter_begin+0x33c>
 80046b4:	48bd      	ldr	r0, [pc, #756]	@ (80049ac <plotter_begin+0x34c>)
 80046b6:	f000 fbec 	bl	8004e92 <SIGNAL_config_square>
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT, SQUARE_MAX_SETPOINT);

	SIGNAL_init(&sine_sg_cascade, SIGNAL_SINE);
 80046ba:	2100      	movs	r1, #0
 80046bc:	48bc      	ldr	r0, [pc, #752]	@ (80049b0 <plotter_begin+0x350>)
 80046be:	f000 fb5f 	bl	8004d80 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_cascade, SINE_AMPLITUDE_CASCADE, SINE_FREQUENCY,
 80046c2:	eef3 2a09 	vmov.f32	s5, #57	@ 0x41c80000  25.0
 80046c6:	eebb 2a09 	vmov.f32	s4, #185	@ 0xc1c80000 -25.0
 80046ca:	eddf 1ab6 	vldr	s3, [pc, #728]	@ 80049a4 <plotter_begin+0x344>
 80046ce:	ed9f 1ab5 	vldr	s2, [pc, #724]	@ 80049a4 <plotter_begin+0x344>
 80046d2:	eddf 0ab5 	vldr	s1, [pc, #724]	@ 80049a8 <plotter_begin+0x348>
 80046d6:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80046da:	48b5      	ldr	r0, [pc, #724]	@ (80049b0 <plotter_begin+0x350>)
 80046dc:	f000 fbae 	bl	8004e3c <SIGNAL_config_sine>
	SINE_PHASE,
	SINE_OFFSET, SINE_MIN_SETPOINT_CASCADE, SINE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&square_sg_cascade, SIGNAL_SQUARE);
 80046e0:	2102      	movs	r1, #2
 80046e2:	48b4      	ldr	r0, [pc, #720]	@ (80049b4 <plotter_begin+0x354>)
 80046e4:	f000 fb4c 	bl	8004d80 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_cascade, SQUARE_AMPLITUDE_CASCADE,
 80046e8:	eeb3 3a09 	vmov.f32	s6, #57	@ 0x41c80000  25.0
 80046ec:	eefb 2a09 	vmov.f32	s5, #185	@ 0xc1c80000 -25.0
 80046f0:	ed9f 2aac 	vldr	s4, [pc, #688]	@ 80049a4 <plotter_begin+0x344>
 80046f4:	eddf 1aab 	vldr	s3, [pc, #684]	@ 80049a4 <plotter_begin+0x344>
 80046f8:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80046fc:	eddf 0aaa 	vldr	s1, [pc, #680]	@ 80049a8 <plotter_begin+0x348>
 8004700:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8004704:	48ab      	ldr	r0, [pc, #684]	@ (80049b4 <plotter_begin+0x354>)
 8004706:	f000 fbc4 	bl	8004e92 <SIGNAL_config_square>
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT_CASCADE, SQUARE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&sine_sg_prismatic, SIGNAL_SINE);
 800470a:	2100      	movs	r1, #0
 800470c:	48aa      	ldr	r0, [pc, #680]	@ (80049b8 <plotter_begin+0x358>)
 800470e:	f000 fb37 	bl	8004d80 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8004712:	4baa      	ldr	r3, [pc, #680]	@ (80049bc <plotter_begin+0x35c>)
 8004714:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8004718:	4610      	mov	r0, r2
 800471a:	4619      	mov	r1, r3
 800471c:	f7fc f992 	bl	8000a44 <__aeabi_d2f>
 8004720:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_400RPM_Constant.qd_max,
 8004722:	4ba6      	ldr	r3, [pc, #664]	@ (80049bc <plotter_begin+0x35c>)
 8004724:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8004728:	4610      	mov	r0, r2
 800472a:	4619      	mov	r1, r3
 800472c:	f7fc f98a 	bl	8000a44 <__aeabi_d2f>
 8004730:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8004732:	ee07 3a90 	vmov	s15, r3
 8004736:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_400RPM_Constant.qd_max);
 800473a:	4ba0      	ldr	r3, [pc, #640]	@ (80049bc <plotter_begin+0x35c>)
 800473c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8004740:	4610      	mov	r0, r2
 8004742:	4619      	mov	r1, r3
 8004744:	f7fc f97e 	bl	8000a44 <__aeabi_d2f>
 8004748:	4603      	mov	r3, r0
 800474a:	ee02 3a90 	vmov	s5, r3
 800474e:	eeb0 2a48 	vmov.f32	s4, s16
 8004752:	eddf 1a94 	vldr	s3, [pc, #592]	@ 80049a4 <plotter_begin+0x344>
 8004756:	ed9f 1a93 	vldr	s2, [pc, #588]	@ 80049a4 <plotter_begin+0x344>
 800475a:	eddf 0a93 	vldr	s1, [pc, #588]	@ 80049a8 <plotter_begin+0x348>
 800475e:	ee00 4a10 	vmov	s0, r4
 8004762:	4895      	ldr	r0, [pc, #596]	@ (80049b8 <plotter_begin+0x358>)
 8004764:	f000 fb6a 	bl	8004e3c <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_prismatic, SIGNAL_SQUARE);
 8004768:	2102      	movs	r1, #2
 800476a:	4895      	ldr	r0, [pc, #596]	@ (80049c0 <plotter_begin+0x360>)
 800476c:	f000 fb08 	bl	8004d80 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8004770:	4b92      	ldr	r3, [pc, #584]	@ (80049bc <plotter_begin+0x35c>)
 8004772:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8004776:	4610      	mov	r0, r2
 8004778:	4619      	mov	r1, r3
 800477a:	f7fc f963 	bl	8000a44 <__aeabi_d2f>
 800477e:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 8004780:	4b8e      	ldr	r3, [pc, #568]	@ (80049bc <plotter_begin+0x35c>)
 8004782:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8004786:	4610      	mov	r0, r2
 8004788:	4619      	mov	r1, r3
 800478a:	f7fc f95b 	bl	8000a44 <__aeabi_d2f>
 800478e:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8004790:	ee07 3a90 	vmov	s15, r3
 8004794:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 8004798:	4b88      	ldr	r3, [pc, #544]	@ (80049bc <plotter_begin+0x35c>)
 800479a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 800479e:	4610      	mov	r0, r2
 80047a0:	4619      	mov	r1, r3
 80047a2:	f7fc f94f 	bl	8000a44 <__aeabi_d2f>
 80047a6:	4603      	mov	r3, r0
 80047a8:	ee03 3a10 	vmov	s6, r3
 80047ac:	eef0 2a48 	vmov.f32	s5, s16
 80047b0:	ed9f 2a7c 	vldr	s4, [pc, #496]	@ 80049a4 <plotter_begin+0x344>
 80047b4:	eddf 1a7b 	vldr	s3, [pc, #492]	@ 80049a4 <plotter_begin+0x344>
 80047b8:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80047bc:	eddf 0a7a 	vldr	s1, [pc, #488]	@ 80049a8 <plotter_begin+0x348>
 80047c0:	ee00 4a10 	vmov	s0, r4
 80047c4:	487e      	ldr	r0, [pc, #504]	@ (80049c0 <plotter_begin+0x360>)
 80047c6:	f000 fb64 	bl	8004e92 <SIGNAL_config_square>

	SIGNAL_init(&sine_sg_revolute, SIGNAL_SINE);
 80047ca:	2100      	movs	r1, #0
 80047cc:	487d      	ldr	r0, [pc, #500]	@ (80049c4 <plotter_begin+0x364>)
 80047ce:	f000 fad7 	bl	8004d80 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80047d2:	4b7d      	ldr	r3, [pc, #500]	@ (80049c8 <plotter_begin+0x368>)
 80047d4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80047d8:	4610      	mov	r0, r2
 80047da:	4619      	mov	r1, r3
 80047dc:	f7fc f932 	bl	8000a44 <__aeabi_d2f>
 80047e0:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_150RPM_Constant.qd_max,
 80047e2:	4b79      	ldr	r3, [pc, #484]	@ (80049c8 <plotter_begin+0x368>)
 80047e4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80047e8:	4610      	mov	r0, r2
 80047ea:	4619      	mov	r1, r3
 80047ec:	f7fc f92a 	bl	8000a44 <__aeabi_d2f>
 80047f0:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80047f2:	ee07 3a90 	vmov	s15, r3
 80047f6:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_150RPM_Constant.qd_max);
 80047fa:	4b73      	ldr	r3, [pc, #460]	@ (80049c8 <plotter_begin+0x368>)
 80047fc:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8004800:	4610      	mov	r0, r2
 8004802:	4619      	mov	r1, r3
 8004804:	f7fc f91e 	bl	8000a44 <__aeabi_d2f>
 8004808:	4603      	mov	r3, r0
 800480a:	ee02 3a90 	vmov	s5, r3
 800480e:	eeb0 2a48 	vmov.f32	s4, s16
 8004812:	eddf 1a64 	vldr	s3, [pc, #400]	@ 80049a4 <plotter_begin+0x344>
 8004816:	ed9f 1a63 	vldr	s2, [pc, #396]	@ 80049a4 <plotter_begin+0x344>
 800481a:	eddf 0a63 	vldr	s1, [pc, #396]	@ 80049a8 <plotter_begin+0x348>
 800481e:	ee00 4a10 	vmov	s0, r4
 8004822:	4868      	ldr	r0, [pc, #416]	@ (80049c4 <plotter_begin+0x364>)
 8004824:	f000 fb0a 	bl	8004e3c <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_revolute, SIGNAL_SQUARE);
 8004828:	2102      	movs	r1, #2
 800482a:	4868      	ldr	r0, [pc, #416]	@ (80049cc <plotter_begin+0x36c>)
 800482c:	f000 faa8 	bl	8004d80 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8004830:	4b65      	ldr	r3, [pc, #404]	@ (80049c8 <plotter_begin+0x368>)
 8004832:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8004836:	4610      	mov	r0, r2
 8004838:	4619      	mov	r1, r3
 800483a:	f7fc f903 	bl	8000a44 <__aeabi_d2f>
 800483e:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 8004840:	4b61      	ldr	r3, [pc, #388]	@ (80049c8 <plotter_begin+0x368>)
 8004842:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8004846:	4610      	mov	r0, r2
 8004848:	4619      	mov	r1, r3
 800484a:	f7fc f8fb 	bl	8000a44 <__aeabi_d2f>
 800484e:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8004850:	ee07 3a90 	vmov	s15, r3
 8004854:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 8004858:	4b5b      	ldr	r3, [pc, #364]	@ (80049c8 <plotter_begin+0x368>)
 800485a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 800485e:	4610      	mov	r0, r2
 8004860:	4619      	mov	r1, r3
 8004862:	f7fc f8ef 	bl	8000a44 <__aeabi_d2f>
 8004866:	4603      	mov	r3, r0
 8004868:	ee03 3a10 	vmov	s6, r3
 800486c:	eef0 2a48 	vmov.f32	s5, s16
 8004870:	ed9f 2a4c 	vldr	s4, [pc, #304]	@ 80049a4 <plotter_begin+0x344>
 8004874:	eddf 1a4b 	vldr	s3, [pc, #300]	@ 80049a4 <plotter_begin+0x344>
 8004878:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800487c:	eddf 0a4a 	vldr	s1, [pc, #296]	@ 80049a8 <plotter_begin+0x348>
 8004880:	ee00 4a10 	vmov	s0, r4
 8004884:	4851      	ldr	r0, [pc, #324]	@ (80049cc <plotter_begin+0x36c>)
 8004886:	f000 fb04 	bl	8004e92 <SIGNAL_config_square>

	ZGX45RGG_400RPM_Constant.sd_max = ZGX45RGG_400RPM_Constant.qd_max
 800488a:	4b4c      	ldr	r3, [pc, #304]	@ (80049bc <plotter_begin+0x35c>)
 800488c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
			* Disturbance_Constant.prismatic_pulley_radius * 1000;
 8004890:	4b4f      	ldr	r3, [pc, #316]	@ (80049d0 <plotter_begin+0x370>)
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	4618      	mov	r0, r3
 8004896:	f7fb fe23 	bl	80004e0 <__aeabi_f2d>
 800489a:	4602      	mov	r2, r0
 800489c:	460b      	mov	r3, r1
 800489e:	4620      	mov	r0, r4
 80048a0:	4629      	mov	r1, r5
 80048a2:	f7fb fe75 	bl	8000590 <__aeabi_dmul>
 80048a6:	4602      	mov	r2, r0
 80048a8:	460b      	mov	r3, r1
 80048aa:	4610      	mov	r0, r2
 80048ac:	4619      	mov	r1, r3
 80048ae:	f04f 0200 	mov.w	r2, #0
 80048b2:	4b48      	ldr	r3, [pc, #288]	@ (80049d4 <plotter_begin+0x374>)
 80048b4:	f7fb fe6c 	bl	8000590 <__aeabi_dmul>
 80048b8:	4602      	mov	r2, r0
 80048ba:	460b      	mov	r3, r1
	ZGX45RGG_400RPM_Constant.sd_max = ZGX45RGG_400RPM_Constant.qd_max
 80048bc:	493f      	ldr	r1, [pc, #252]	@ (80049bc <plotter_begin+0x35c>)
 80048be:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	ZGX45RGG_400RPM_Constant.sdd_max = ZGX45RGG_400RPM_Constant.sd_max * 0.5;
 80048c2:	4b3e      	ldr	r3, [pc, #248]	@ (80049bc <plotter_begin+0x35c>)
 80048c4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80048c8:	f04f 0200 	mov.w	r2, #0
 80048cc:	4b42      	ldr	r3, [pc, #264]	@ (80049d8 <plotter_begin+0x378>)
 80048ce:	f7fb fe5f 	bl	8000590 <__aeabi_dmul>
 80048d2:	4602      	mov	r2, r0
 80048d4:	460b      	mov	r3, r1
 80048d6:	4939      	ldr	r1, [pc, #228]	@ (80049bc <plotter_begin+0x35c>)
 80048d8:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
			Disturbance_Constant.prismatic_pulley_radius * 2.0 * 1000.0);
 80048dc:	4b3c      	ldr	r3, [pc, #240]	@ (80049d0 <plotter_begin+0x370>)
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	4618      	mov	r0, r3
 80048e2:	f7fb fdfd 	bl	80004e0 <__aeabi_f2d>
 80048e6:	4602      	mov	r2, r0
 80048e8:	460b      	mov	r3, r1
 80048ea:	f7fb fc9b 	bl	8000224 <__adddf3>
 80048ee:	4602      	mov	r2, r0
 80048f0:	460b      	mov	r3, r1
 80048f2:	4610      	mov	r0, r2
 80048f4:	4619      	mov	r1, r3
 80048f6:	f04f 0200 	mov.w	r2, #0
 80048fa:	4b36      	ldr	r3, [pc, #216]	@ (80049d4 <plotter_begin+0x374>)
 80048fc:	f7fb fe48 	bl	8000590 <__aeabi_dmul>
 8004900:	4602      	mov	r2, r0
 8004902:	460b      	mov	r3, r1
	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
 8004904:	4610      	mov	r0, r2
 8004906:	4619      	mov	r1, r3
 8004908:	f7fc f89c 	bl	8000a44 <__aeabi_d2f>
 800490c:	4603      	mov	r3, r0
 800490e:	ee00 3a90 	vmov	s1, r3
 8004912:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004916:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800491a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800491e:	492f      	ldr	r1, [pc, #188]	@ (80049dc <plotter_begin+0x37c>)
 8004920:	482f      	ldr	r0, [pc, #188]	@ (80049e0 <plotter_begin+0x380>)
 8004922:	f7fe fb97 	bl	8003054 <QEI_init>
	QEI_init(&revolute_encoder, ENC_TIM2, ENC_PPR, ENC_FREQ, MOTOR2_RATIO,
 8004926:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 80049a4 <plotter_begin+0x344>
 800492a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800492e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004932:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004936:	492b      	ldr	r1, [pc, #172]	@ (80049e4 <plotter_begin+0x384>)
 8004938:	482b      	ldr	r0, [pc, #172]	@ (80049e8 <plotter_begin+0x388>)
 800493a:	f7fe fb8b 	bl	8003054 <QEI_init>
	MOTOR2_PULLEY_DIAMETER);

	MDXX_GPIO_init(&prismatic_motor, MOTOR1_TIM, MOTOR1_TIM_CH, MOTOR1_GPIOx,
 800493e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004942:	9300      	str	r3, [sp, #0]
 8004944:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004948:	2204      	movs	r2, #4
 800494a:	4928      	ldr	r1, [pc, #160]	@ (80049ec <plotter_begin+0x38c>)
 800494c:	4828      	ldr	r0, [pc, #160]	@ (80049f0 <plotter_begin+0x390>)
 800494e:	f7fc fc02 	bl	8001156 <MDXX_GPIO_init>
	MOTOR1_GPIO_Pin);
	MDXX_GPIO_init(&revolute_motor, MOTOR2_TIM, MOTOR2_TIM_CH, MOTOR2_GPIOx,
 8004952:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004956:	9300      	str	r3, [sp, #0]
 8004958:	4b26      	ldr	r3, [pc, #152]	@ (80049f4 <plotter_begin+0x394>)
 800495a:	2200      	movs	r2, #0
 800495c:	4923      	ldr	r1, [pc, #140]	@ (80049ec <plotter_begin+0x38c>)
 800495e:	4826      	ldr	r0, [pc, #152]	@ (80049f8 <plotter_begin+0x398>)
 8004960:	f7fc fbf9 	bl	8001156 <MDXX_GPIO_init>
	MOTOR2_GPIO_Pin);

	PWM_init(&servo, SERVO_TIM, SERVO_TIM_CH);
 8004964:	220c      	movs	r2, #12
 8004966:	4925      	ldr	r1, [pc, #148]	@ (80049fc <plotter_begin+0x39c>)
 8004968:	4825      	ldr	r0, [pc, #148]	@ (8004a00 <plotter_begin+0x3a0>)
 800496a:	f7fe f947 	bl	8002bfc <PWM_init>

	MDXX_set_range(&prismatic_motor, 2000, 0);
 800496e:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 80049a4 <plotter_begin+0x344>
 8004972:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 8004a04 <plotter_begin+0x3a4>
 8004976:	481e      	ldr	r0, [pc, #120]	@ (80049f0 <plotter_begin+0x390>)
 8004978:	f7fc fc12 	bl	80011a0 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 800497c:	eddf 0a09 	vldr	s1, [pc, #36]	@ 80049a4 <plotter_begin+0x344>
 8004980:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 8004a04 <plotter_begin+0x3a4>
 8004984:	481c      	ldr	r0, [pc, #112]	@ (80049f8 <plotter_begin+0x398>)
 8004986:	f7fc fc0b 	bl	80011a0 <MDXX_set_range>
	plotter_pen_up();
 800498a:	f000 f9e9 	bl	8004d60 <plotter_pen_up>

	PID_CONTROLLER_Init(&prismatic_position_pid, 200, 1e-10, 100,
			ZGX45RGG_400RPM_Constant.sd_max);
 800498e:	4b0b      	ldr	r3, [pc, #44]	@ (80049bc <plotter_begin+0x35c>)
 8004990:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8004994:	e03e      	b.n	8004a14 <plotter_begin+0x3b4>
 8004996:	bf00      	nop
 8004998:	2000088c 	.word	0x2000088c
 800499c:	477fff00 	.word	0x477fff00
 80049a0:	c77fff00 	.word	0xc77fff00
 80049a4:	00000000 	.word	0x00000000
 80049a8:	3dcccccd 	.word	0x3dcccccd
 80049ac:	200008d0 	.word	0x200008d0
 80049b0:	20000914 	.word	0x20000914
 80049b4:	20000958 	.word	0x20000958
 80049b8:	2000099c 	.word	0x2000099c
 80049bc:	20000060 	.word	0x20000060
 80049c0:	200009e0 	.word	0x200009e0
 80049c4:	20000a24 	.word	0x20000a24
 80049c8:	20000000 	.word	0x20000000
 80049cc:	20000a68 	.word	0x20000a68
 80049d0:	200000c0 	.word	0x200000c0
 80049d4:	408f4000 	.word	0x408f4000
 80049d8:	3fe00000 	.word	0x3fe00000
 80049dc:	20001b2c 	.word	0x20001b2c
 80049e0:	2000071c 	.word	0x2000071c
 80049e4:	20001a60 	.word	0x20001a60
 80049e8:	20000778 	.word	0x20000778
 80049ec:	20001cc4 	.word	0x20001cc4
 80049f0:	20000684 	.word	0x20000684
 80049f4:	48000800 	.word	0x48000800
 80049f8:	200006d0 	.word	0x200006d0
 80049fc:	200018c8 	.word	0x200018c8
 8004a00:	2000085c 	.word	0x2000085c
 8004a04:	44fa0000 	.word	0x44fa0000
 8004a08:	42c80000 	.word	0x42c80000
 8004a0c:	2edbe6ff 	.word	0x2edbe6ff
 8004a10:	43480000 	.word	0x43480000
	PID_CONTROLLER_Init(&prismatic_position_pid, 200, 1e-10, 100,
 8004a14:	4610      	mov	r0, r2
 8004a16:	4619      	mov	r1, r3
 8004a18:	f7fc f814 	bl	8000a44 <__aeabi_d2f>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	ee01 3a90 	vmov	s3, r3
 8004a22:	ed1f 1a07 	vldr	s2, [pc, #-28]	@ 8004a08 <plotter_begin+0x3a8>
 8004a26:	ed5f 0a07 	vldr	s1, [pc, #-28]	@ 8004a0c <plotter_begin+0x3ac>
 8004a2a:	ed1f 0a07 	vldr	s0, [pc, #-28]	@ 8004a10 <plotter_begin+0x3b0>
 8004a2e:	4850      	ldr	r0, [pc, #320]	@ (8004b70 <plotter_begin+0x510>)
 8004a30:	f7fc fad5 	bl	8000fde <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 120, 1, 0,
			ZGX45RGG_400RPM_Constant.U_max);
 8004a34:	4b4f      	ldr	r3, [pc, #316]	@ (8004b74 <plotter_begin+0x514>)
 8004a36:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 120, 1, 0,
 8004a3a:	4610      	mov	r0, r2
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	f7fc f801 	bl	8000a44 <__aeabi_d2f>
 8004a42:	4603      	mov	r3, r0
 8004a44:	ee01 3a90 	vmov	s3, r3
 8004a48:	ed9f 1a4b 	vldr	s2, [pc, #300]	@ 8004b78 <plotter_begin+0x518>
 8004a4c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8004a50:	ed9f 0a4a 	vldr	s0, [pc, #296]	@ 8004b7c <plotter_begin+0x51c>
 8004a54:	484a      	ldr	r0, [pc, #296]	@ (8004b80 <plotter_begin+0x520>)
 8004a56:	f7fc fac2 	bl	8000fde <PID_CONTROLLER_Init>

	PID_CONTROLLER_Init(&revolute_position_pid, 25, 1e-9, 0,
			ZGX45RGG_150RPM_Constant.qd_max);
 8004a5a:	4b4a      	ldr	r3, [pc, #296]	@ (8004b84 <plotter_begin+0x524>)
 8004a5c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	PID_CONTROLLER_Init(&revolute_position_pid, 25, 1e-9, 0,
 8004a60:	4610      	mov	r0, r2
 8004a62:	4619      	mov	r1, r3
 8004a64:	f7fb ffee 	bl	8000a44 <__aeabi_d2f>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	ee01 3a90 	vmov	s3, r3
 8004a6e:	ed9f 1a42 	vldr	s2, [pc, #264]	@ 8004b78 <plotter_begin+0x518>
 8004a72:	eddf 0a45 	vldr	s1, [pc, #276]	@ 8004b88 <plotter_begin+0x528>
 8004a76:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8004a7a:	4844      	ldr	r0, [pc, #272]	@ (8004b8c <plotter_begin+0x52c>)
 8004a7c:	f7fc faaf 	bl	8000fde <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&revolute_velocity_pid, 2000, 80, 0,
			ZGX45RGG_150RPM_Constant.U_max);
 8004a80:	4b40      	ldr	r3, [pc, #256]	@ (8004b84 <plotter_begin+0x524>)
 8004a82:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&revolute_velocity_pid, 2000, 80, 0,
 8004a86:	4610      	mov	r0, r2
 8004a88:	4619      	mov	r1, r3
 8004a8a:	f7fb ffdb 	bl	8000a44 <__aeabi_d2f>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	ee01 3a90 	vmov	s3, r3
 8004a94:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 8004b78 <plotter_begin+0x518>
 8004a98:	eddf 0a3d 	vldr	s1, [pc, #244]	@ 8004b90 <plotter_begin+0x530>
 8004a9c:	ed9f 0a3d 	vldr	s0, [pc, #244]	@ 8004b94 <plotter_begin+0x534>
 8004aa0:	483d      	ldr	r0, [pc, #244]	@ (8004b98 <plotter_begin+0x538>)
 8004aa2:	f7fc fa9c 	bl	8000fde <PID_CONTROLLER_Init>

	REVOLUTE_MOTOR_FFD_Init(&revolute_motor_ffd, &ZGX45RGG_150RPM_Constant);
 8004aa6:	4937      	ldr	r1, [pc, #220]	@ (8004b84 <plotter_begin+0x524>)
 8004aa8:	483c      	ldr	r0, [pc, #240]	@ (8004b9c <plotter_begin+0x53c>)
 8004aaa:	f7fc fc53 	bl	8001354 <REVOLUTE_MOTOR_FFD_Init>
	PRISMATIC_MOTOR_FFD_Init(&prismatic_motor_ffd, &ZGX45RGG_400RPM_Constant);
 8004aae:	4931      	ldr	r1, [pc, #196]	@ (8004b74 <plotter_begin+0x514>)
 8004ab0:	483b      	ldr	r0, [pc, #236]	@ (8004ba0 <plotter_begin+0x540>)
 8004ab2:	f7fc fc6f 	bl	8001394 <PRISMATIC_MOTOR_FFD_Init>

	REVOLUTE_MOTOR_DFD_Init(&revolute_motor_dfd, &ZGX45RGG_150RPM_Constant,
 8004ab6:	4a3b      	ldr	r2, [pc, #236]	@ (8004ba4 <plotter_begin+0x544>)
 8004ab8:	4932      	ldr	r1, [pc, #200]	@ (8004b84 <plotter_begin+0x524>)
 8004aba:	483b      	ldr	r0, [pc, #236]	@ (8004ba8 <plotter_begin+0x548>)
 8004abc:	f7fc fc58 	bl	8001370 <REVOLUTE_MOTOR_DFD_Init>
			&Disturbance_Constant);
	PRISMATIC_MOTOR_DFD_Init(&prismatic_motor_dfd, &ZGX45RGG_400RPM_Constant,
 8004ac0:	4a38      	ldr	r2, [pc, #224]	@ (8004ba4 <plotter_begin+0x544>)
 8004ac2:	492c      	ldr	r1, [pc, #176]	@ (8004b74 <plotter_begin+0x514>)
 8004ac4:	4839      	ldr	r0, [pc, #228]	@ (8004bac <plotter_begin+0x54c>)
 8004ac6:	f7fc fc73 	bl	80013b0 <PRISMATIC_MOTOR_DFD_Init>
			&Disturbance_Constant);

	ADC_DMA_Init(&adc_dma, &hadc1, adc_dma_buffer, ADC_BUFFER_SIZE,
 8004aca:	2304      	movs	r3, #4
 8004acc:	9300      	str	r3, [sp, #0]
 8004ace:	eddf 0a38 	vldr	s1, [pc, #224]	@ 8004bb0 <plotter_begin+0x550>
 8004ad2:	ed9f 0a38 	vldr	s0, [pc, #224]	@ 8004bb4 <plotter_begin+0x554>
 8004ad6:	2328      	movs	r3, #40	@ 0x28
 8004ad8:	4a37      	ldr	r2, [pc, #220]	@ (8004bb8 <plotter_begin+0x558>)
 8004ada:	4938      	ldr	r1, [pc, #224]	@ (8004bbc <plotter_begin+0x55c>)
 8004adc:	4838      	ldr	r0, [pc, #224]	@ (8004bc0 <plotter_begin+0x560>)
 8004ade:	f7fc f997 	bl	8000e10 <ADC_DMA_Init>
	ADC_CHANNELS, 3.3f, 4095.0f);
	ADC_DMA_Start(&adc_dma);
 8004ae2:	4837      	ldr	r0, [pc, #220]	@ (8004bc0 <plotter_begin+0x560>)
 8004ae4:	f7fc f9c9 	bl	8000e7a <ADC_DMA_Start>

	FIR_init(&prismatic_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8004ae8:	eddf 0a36 	vldr	s1, [pc, #216]	@ 8004bc4 <plotter_begin+0x564>
 8004aec:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8004af0:	211f      	movs	r1, #31
 8004af2:	4835      	ldr	r0, [pc, #212]	@ (8004bc8 <plotter_begin+0x568>)
 8004af4:	f7fc fc6e 	bl	80013d4 <FIR_init>
	FIR_init(&prismatic_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8004af8:	eddf 0a32 	vldr	s1, [pc, #200]	@ 8004bc4 <plotter_begin+0x564>
 8004afc:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8004b00:	211f      	movs	r1, #31
 8004b02:	4832      	ldr	r0, [pc, #200]	@ (8004bcc <plotter_begin+0x56c>)
 8004b04:	f7fc fc66 	bl	80013d4 <FIR_init>
	FIR_init(&revolute_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8004b08:	eddf 0a2e 	vldr	s1, [pc, #184]	@ 8004bc4 <plotter_begin+0x564>
 8004b0c:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8004b10:	211f      	movs	r1, #31
 8004b12:	482f      	ldr	r0, [pc, #188]	@ (8004bd0 <plotter_begin+0x570>)
 8004b14:	f7fc fc5e 	bl	80013d4 <FIR_init>
	FIR_init(&revolute_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8004b18:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8004bc4 <plotter_begin+0x564>
 8004b1c:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8004b20:	211f      	movs	r1, #31
 8004b22:	482c      	ldr	r0, [pc, #176]	@ (8004bd4 <plotter_begin+0x574>)
 8004b24:	f7fc fc56 	bl	80013d4 <FIR_init>

	Kalman_Start(&revolute_kalman, revolute_A, revolute_B, REVOLUTE_Q,
 8004b28:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 8004bd8 <plotter_begin+0x578>
 8004b2c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004b30:	4a2a      	ldr	r2, [pc, #168]	@ (8004bdc <plotter_begin+0x57c>)
 8004b32:	492b      	ldr	r1, [pc, #172]	@ (8004be0 <plotter_begin+0x580>)
 8004b34:	482b      	ldr	r0, [pc, #172]	@ (8004be4 <plotter_begin+0x584>)
 8004b36:	f7ff f92b 	bl	8003d90 <Kalman_Start>
	REVOLUTE_R);
	Kalman_Start(&prismatic_kalman, prismatic_A, prismatic_B, PRISMATIC_Q,
 8004b3a:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8004bd8 <plotter_begin+0x578>
 8004b3e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004b42:	4a29      	ldr	r2, [pc, #164]	@ (8004be8 <plotter_begin+0x588>)
 8004b44:	4929      	ldr	r1, [pc, #164]	@ (8004bec <plotter_begin+0x58c>)
 8004b46:	482a      	ldr	r0, [pc, #168]	@ (8004bf0 <plotter_begin+0x590>)
 8004b48:	f7ff f922 	bl	8003d90 <Kalman_Start>
	PRISMATIC_R);

	Modbus_init(&ModBus, MODBUS_USART, MODBUS_DATA_SENDING_PERIOD_TIM,
 8004b4c:	23c8      	movs	r3, #200	@ 0xc8
 8004b4e:	9301      	str	r3, [sp, #4]
 8004b50:	2315      	movs	r3, #21
 8004b52:	9300      	str	r3, [sp, #0]
 8004b54:	4b27      	ldr	r3, [pc, #156]	@ (8004bf4 <plotter_begin+0x594>)
 8004b56:	4a28      	ldr	r2, [pc, #160]	@ (8004bf8 <plotter_begin+0x598>)
 8004b58:	4928      	ldr	r1, [pc, #160]	@ (8004bfc <plotter_begin+0x59c>)
 8004b5a:	4829      	ldr	r0, [pc, #164]	@ (8004c00 <plotter_begin+0x5a0>)
 8004b5c:	f7fc fdd2 	bl	8001704 <Modbus_init>
			registerFrame, MODBUS_SLAVE_ADDRESS, MODBUS_REGISTER_FRAME_SIZE);

	HAL_TIM_Base_Start_IT(CONTROL_TIM);
 8004b60:	4828      	ldr	r0, [pc, #160]	@ (8004c04 <plotter_begin+0x5a4>)
 8004b62:	f004 fd57 	bl	8009614 <HAL_TIM_Base_Start_IT>
}
 8004b66:	bf00      	nop
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	ecbd 8b02 	vpop	{d8}
 8004b6e:	bdb0      	pop	{r4, r5, r7, pc}
 8004b70:	200007d4 	.word	0x200007d4
 8004b74:	20000060 	.word	0x20000060
 8004b78:	00000000 	.word	0x00000000
 8004b7c:	42f00000 	.word	0x42f00000
 8004b80:	200007f0 	.word	0x200007f0
 8004b84:	20000000 	.word	0x20000000
 8004b88:	3089705f 	.word	0x3089705f
 8004b8c:	2000080c 	.word	0x2000080c
 8004b90:	42a00000 	.word	0x42a00000
 8004b94:	44fa0000 	.word	0x44fa0000
 8004b98:	20000828 	.word	0x20000828
 8004b9c:	20000850 	.word	0x20000850
 8004ba0:	20000844 	.word	0x20000844
 8004ba4:	200000c0 	.word	0x200000c0
 8004ba8:	20000854 	.word	0x20000854
 8004bac:	20000848 	.word	0x20000848
 8004bb0:	457ff000 	.word	0x457ff000
 8004bb4:	40533333 	.word	0x40533333
 8004bb8:	200011dc 	.word	0x200011dc
 8004bbc:	200001f4 	.word	0x200001f4
 8004bc0:	20000874 	.word	0x20000874
 8004bc4:	447a0000 	.word	0x447a0000
 8004bc8:	20000ab8 	.word	0x20000ab8
 8004bcc:	20000aac 	.word	0x20000aac
 8004bd0:	20000ad0 	.word	0x20000ad0
 8004bd4:	20000ac4 	.word	0x20000ac4
 8004bd8:	3d4ccccd 	.word	0x3d4ccccd
 8004bdc:	20000168 	.word	0x20000168
 8004be0:	20000128 	.word	0x20000128
 8004be4:	20000e5c 	.word	0x20000e5c
 8004be8:	20000118 	.word	0x20000118
 8004bec:	200000d8 	.word	0x200000d8
 8004bf0:	20000adc 	.word	0x20000adc
 8004bf4:	20001704 	.word	0x20001704
 8004bf8:	20001d90 	.word	0x20001d90
 8004bfc:	20001f28 	.word	0x20001f28
 8004c00:	2000122c 	.word	0x2000122c
 8004c04:	20001994 	.word	0x20001994

08004c08 <plotter_update_sensors>:
void plotter_reset() {
	QEI_reset(&prismatic_encoder);
	QEI_reset(&revolute_encoder);
}

void plotter_update_sensors() {
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	af00      	add	r7, sp, #0
	joystick_x = ADC_DMA_GetJoystick(&adc_dma, JOYSTICK_X_CHANNEL, 1.0);
 8004c0c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004c10:	2106      	movs	r1, #6
 8004c12:	4841      	ldr	r0, [pc, #260]	@ (8004d18 <plotter_update_sensors+0x110>)
 8004c14:	f7fc f98c 	bl	8000f30 <ADC_DMA_GetJoystick>
 8004c18:	eef0 7a40 	vmov.f32	s15, s0
 8004c1c:	4b3f      	ldr	r3, [pc, #252]	@ (8004d1c <plotter_update_sensors+0x114>)
 8004c1e:	edc3 7a00 	vstr	s15, [r3]
	joystick_y = ADC_DMA_GetJoystick(&adc_dma, JOYSTICK_Y_CHANNEL, 1.0);
 8004c22:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004c26:	2107      	movs	r1, #7
 8004c28:	483b      	ldr	r0, [pc, #236]	@ (8004d18 <plotter_update_sensors+0x110>)
 8004c2a:	f7fc f981 	bl	8000f30 <ADC_DMA_GetJoystick>
 8004c2e:	eef0 7a40 	vmov.f32	s15, s0
 8004c32:	4b3b      	ldr	r3, [pc, #236]	@ (8004d20 <plotter_update_sensors+0x118>)
 8004c34:	edc3 7a00 	vstr	s15, [r3]

	b1 = !HAL_GPIO_ReadPin(START_GPIO_Port, START_Pin);
 8004c38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004c3c:	4839      	ldr	r0, [pc, #228]	@ (8004d24 <plotter_update_sensors+0x11c>)
 8004c3e:	f003 fb9d 	bl	800837c <HAL_GPIO_ReadPin>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	bf0c      	ite	eq
 8004c48:	2301      	moveq	r3, #1
 8004c4a:	2300      	movne	r3, #0
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	461a      	mov	r2, r3
 8004c50:	4b35      	ldr	r3, [pc, #212]	@ (8004d28 <plotter_update_sensors+0x120>)
 8004c52:	601a      	str	r2, [r3, #0]
	b2 = !HAL_GPIO_ReadPin(SAVE_GPIO_Port, SAVE_Pin);
 8004c54:	2180      	movs	r1, #128	@ 0x80
 8004c56:	4835      	ldr	r0, [pc, #212]	@ (8004d2c <plotter_update_sensors+0x124>)
 8004c58:	f003 fb90 	bl	800837c <HAL_GPIO_ReadPin>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	bf0c      	ite	eq
 8004c62:	2301      	moveq	r3, #1
 8004c64:	2300      	movne	r3, #0
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	461a      	mov	r2, r3
 8004c6a:	4b31      	ldr	r3, [pc, #196]	@ (8004d30 <plotter_update_sensors+0x128>)
 8004c6c:	601a      	str	r2, [r3, #0]
	b3 = !HAL_GPIO_ReadPin(DELETE_GPIO_Port, DELETE_Pin);
 8004c6e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004c72:	482c      	ldr	r0, [pc, #176]	@ (8004d24 <plotter_update_sensors+0x11c>)
 8004c74:	f003 fb82 	bl	800837c <HAL_GPIO_ReadPin>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	bf0c      	ite	eq
 8004c7e:	2301      	moveq	r3, #1
 8004c80:	2300      	movne	r3, #0
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	461a      	mov	r2, r3
 8004c86:	4b2b      	ldr	r3, [pc, #172]	@ (8004d34 <plotter_update_sensors+0x12c>)
 8004c88:	601a      	str	r2, [r3, #0]
	b4 = !HAL_GPIO_ReadPin(RESET_SYS_GPIO_Port, RESET_SYS_Pin);
 8004c8a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004c8e:	4825      	ldr	r0, [pc, #148]	@ (8004d24 <plotter_update_sensors+0x11c>)
 8004c90:	f003 fb74 	bl	800837c <HAL_GPIO_ReadPin>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	bf0c      	ite	eq
 8004c9a:	2301      	moveq	r3, #1
 8004c9c:	2300      	movne	r3, #0
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	4b25      	ldr	r3, [pc, #148]	@ (8004d38 <plotter_update_sensors+0x130>)
 8004ca4:	601a      	str	r2, [r3, #0]
//	up_photo = HAL_GPIO_ReadPin(UPPER_PHOTO_GPIO_Port, UPPER_PHOTO_Pin);
//	low_photo = HAL_GPIO_ReadPin(LOWER_PHOTO_GPIO_Port, LOWER_PHOTO_Pin);
//	up_lim = HAL_GPIO_ReadPin(UPPER_LIM_GPIO_Port, UPPER_LIM_Pin);
//	low_lim = HAL_GPIO_ReadPin(LOWER_LIM_GPIO_Port, LOWER_LIM_Pin);

	emer = !HAL_GPIO_ReadPin(EMER_GPIO_Port, EMER_Pin);
 8004ca6:	2110      	movs	r1, #16
 8004ca8:	4820      	ldr	r0, [pc, #128]	@ (8004d2c <plotter_update_sensors+0x124>)
 8004caa:	f003 fb67 	bl	800837c <HAL_GPIO_ReadPin>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	bf0c      	ite	eq
 8004cb4:	2301      	moveq	r3, #1
 8004cb6:	2300      	movne	r3, #0
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	461a      	mov	r2, r3
 8004cbc:	4b1f      	ldr	r3, [pc, #124]	@ (8004d3c <plotter_update_sensors+0x134>)
 8004cbe:	601a      	str	r2, [r3, #0]

	if (up_lim) {
 8004cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8004d40 <plotter_update_sensors+0x138>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d003      	beq.n	8004cd0 <plotter_update_sensors+0xc8>
		servo_state = PEN_UP;
 8004cc8:	4b1e      	ldr	r3, [pc, #120]	@ (8004d44 <plotter_update_sensors+0x13c>)
 8004cca:	2202      	movs	r2, #2
 8004ccc:	701a      	strb	r2, [r3, #0]
 8004cce:	e00a      	b.n	8004ce6 <plotter_update_sensors+0xde>
	} else if (low_lim) {
 8004cd0:	4b1d      	ldr	r3, [pc, #116]	@ (8004d48 <plotter_update_sensors+0x140>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d003      	beq.n	8004ce0 <plotter_update_sensors+0xd8>
		servo_state = PEN_DOWN;
 8004cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8004d44 <plotter_update_sensors+0x13c>)
 8004cda:	2201      	movs	r2, #1
 8004cdc:	701a      	strb	r2, [r3, #0]
 8004cde:	e002      	b.n	8004ce6 <plotter_update_sensors+0xde>
	} else {
		servo_state = PEN_IDLE;
 8004ce0:	4b18      	ldr	r3, [pc, #96]	@ (8004d44 <plotter_update_sensors+0x13c>)
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	701a      	strb	r2, [r3, #0]
	}

	if (up_photo) {
 8004ce6:	4b19      	ldr	r3, [pc, #100]	@ (8004d4c <plotter_update_sensors+0x144>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d003      	beq.n	8004cf6 <plotter_update_sensors+0xee>
		prismatic_state = PP_AT_TOP_END_POSITION;
 8004cee:	4b18      	ldr	r3, [pc, #96]	@ (8004d50 <plotter_update_sensors+0x148>)
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	701a      	strb	r2, [r3, #0]
 8004cf4:	e006      	b.n	8004d04 <plotter_update_sensors+0xfc>
	} else if (low_photo) {
 8004cf6:	4b17      	ldr	r3, [pc, #92]	@ (8004d54 <plotter_update_sensors+0x14c>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <plotter_update_sensors+0xfc>
		prismatic_state = PP_AT_BOTTOM_END_POSITION;
 8004cfe:	4b14      	ldr	r3, [pc, #80]	@ (8004d50 <plotter_update_sensors+0x148>)
 8004d00:	2202      	movs	r2, #2
 8004d02:	701a      	strb	r2, [r3, #0]
	}

	if (prox) {
 8004d04:	4b14      	ldr	r3, [pc, #80]	@ (8004d58 <plotter_update_sensors+0x150>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d002      	beq.n	8004d12 <plotter_update_sensors+0x10a>
		revolute_state = RP_AT_HOME_POSITION;
 8004d0c:	4b13      	ldr	r3, [pc, #76]	@ (8004d5c <plotter_update_sensors+0x154>)
 8004d0e:	2200      	movs	r2, #0
 8004d10:	701a      	strb	r2, [r3, #0]
	}

//    prismatic_current = ADC_DMA_ComputeCurrent(&adc_dma, PRISMATIC_CURRENT_CHANNEL, PRISMATIC_CURRENT_OFFSET);
//    revolute_current = ADC_DMA_ComputeCurrent(&adc_dma, REVOLUTE_CURRENT_CHANNEL, REVOLUTE_CURRENT_OFFSET);
}
 8004d12:	bf00      	nop
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	20000874 	.word	0x20000874
 8004d1c:	20001894 	.word	0x20001894
 8004d20:	20001898 	.word	0x20001898
 8004d24:	48000800 	.word	0x48000800
 8004d28:	200018b4 	.word	0x200018b4
 8004d2c:	48000400 	.word	0x48000400
 8004d30:	200018b8 	.word	0x200018b8
 8004d34:	200018bc 	.word	0x200018bc
 8004d38:	200018c0 	.word	0x200018c0
 8004d3c:	200018a0 	.word	0x200018a0
 8004d40:	200018ac 	.word	0x200018ac
 8004d44:	20000682 	.word	0x20000682
 8004d48:	200018b0 	.word	0x200018b0
 8004d4c:	200018a4 	.word	0x200018a4
 8004d50:	200000d5 	.word	0x200000d5
 8004d54:	200018a8 	.word	0x200018a8
 8004d58:	2000189c 	.word	0x2000189c
 8004d5c:	200000d6 	.word	0x200000d6

08004d60 <plotter_pen_up>:

void plotter_pen_up() {
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 7);
 8004d64:	eef1 0a0c 	vmov.f32	s1, #28	@ 0x40e00000  7.0
 8004d68:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8004d78 <plotter_pen_up+0x18>
 8004d6c:	4803      	ldr	r0, [pc, #12]	@ (8004d7c <plotter_pen_up+0x1c>)
 8004d6e:	f7fd ff67 	bl	8002c40 <PWM_write_duty>
}
 8004d72:	bf00      	nop
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	42480000 	.word	0x42480000
 8004d7c:	2000085c 	.word	0x2000085c

08004d80 <SIGNAL_init>:
    if (value > max_setpoint) return max_setpoint;
    return value;
}

// Initialization function
void SIGNAL_init(SignalGenerator* sg, SignalType type) {
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	460b      	mov	r3, r1
 8004d8a:	70fb      	strb	r3, [r7, #3]
    // Reset all parameters
    sg->type = type;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	78fa      	ldrb	r2, [r7, #3]
 8004d90:	701a      	strb	r2, [r3, #0]
    sg->amplitude = 1.0f;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004d98:	605a      	str	r2, [r3, #4]
    sg->frequency = 1.0f;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004da0:	609a      	str	r2, [r3, #8]
    sg->phase = 0.0f;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f04f 0200 	mov.w	r2, #0
 8004da8:	60da      	str	r2, [r3, #12]
    sg->offset = 0.0f;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f04f 0200 	mov.w	r2, #0
 8004db0:	611a      	str	r2, [r3, #16]
    sg->current_phase = 0.0f;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f04f 0200 	mov.w	r2, #0
 8004db8:	635a      	str	r2, [r3, #52]	@ 0x34
    sg->time_elapsed = 0.0f;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f04f 0200 	mov.w	r2, #0
 8004dc0:	639a      	str	r2, [r3, #56]	@ 0x38
    sg->min_setpoint = -1.0f;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a1b      	ldr	r2, [pc, #108]	@ (8004e34 <SIGNAL_init+0xb4>)
 8004dc6:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = 1.0f;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004dce:	641a      	str	r2, [r3, #64]	@ 0x40

    // Type-specific initializations
    switch (type) {
 8004dd0:	78fb      	ldrb	r3, [r7, #3]
 8004dd2:	2b03      	cmp	r3, #3
 8004dd4:	d828      	bhi.n	8004e28 <SIGNAL_init+0xa8>
 8004dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8004ddc <SIGNAL_init+0x5c>)
 8004dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ddc:	08004e27 	.word	0x08004e27
 8004de0:	08004ded 	.word	0x08004ded
 8004de4:	08004e0b 	.word	0x08004e0b
 8004de8:	08004e15 	.word	0x08004e15
        case SIGNAL_SINE:
            break;
        case SIGNAL_CHIRP:
            sg->chirp_type = CHIRP_LINEAR;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	751a      	strb	r2, [r3, #20]
            sg->f_start = 1.0f;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004df8:	619a      	str	r2, [r3, #24]
            sg->f_end = 10.0f;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a0e      	ldr	r2, [pc, #56]	@ (8004e38 <SIGNAL_init+0xb8>)
 8004dfe:	61da      	str	r2, [r3, #28]
            sg->duration = 1.0f;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004e06:	621a      	str	r2, [r3, #32]
            break;
 8004e08:	e00e      	b.n	8004e28 <SIGNAL_init+0xa8>
        case SIGNAL_SQUARE:
            sg->duty_cycle = 0.5f;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8004e10:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 8004e12:	e009      	b.n	8004e28 <SIGNAL_init+0xa8>
        case SIGNAL_RAMP:
            sg->ramp_start = 0.0f;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f04f 0200 	mov.w	r2, #0
 8004e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
            sg->ramp_end = 1.0f;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004e22:	631a      	str	r2, [r3, #48]	@ 0x30
            break;
 8004e24:	e000      	b.n	8004e28 <SIGNAL_init+0xa8>
            break;
 8004e26:	bf00      	nop
    }
}
 8004e28:	bf00      	nop
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr
 8004e34:	bf800000 	.word	0xbf800000
 8004e38:	41200000 	.word	0x41200000

08004e3c <SIGNAL_config_sine>:
                        float32_t amplitude,
                        float32_t frequency,
                        float32_t phase,
                        float32_t offset,
                        float32_t min_setpoint,
                        float32_t max_setpoint) {
 8004e3c:	b480      	push	{r7}
 8004e3e:	b089      	sub	sp, #36	@ 0x24
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	61f8      	str	r0, [r7, #28]
 8004e44:	ed87 0a06 	vstr	s0, [r7, #24]
 8004e48:	edc7 0a05 	vstr	s1, [r7, #20]
 8004e4c:	ed87 1a04 	vstr	s2, [r7, #16]
 8004e50:	edc7 1a03 	vstr	s3, [r7, #12]
 8004e54:	ed87 2a02 	vstr	s4, [r7, #8]
 8004e58:	edc7 2a01 	vstr	s5, [r7, #4]
    sg->type = SIGNAL_SINE;
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	697a      	ldr	r2, [r7, #20]
 8004e6c:	609a      	str	r2, [r3, #8]
    sg->phase = phase;
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	68ba      	ldr	r2, [r7, #8]
 8004e7e:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8004e86:	bf00      	nop
 8004e88:	3724      	adds	r7, #36	@ 0x24
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr

08004e92 <SIGNAL_config_square>:
                          float32_t frequency,
                          float32_t duty_cycle,
                          float32_t phase,
                          float32_t offset,
                          float32_t min_setpoint,
                          float32_t max_setpoint) {
 8004e92:	b480      	push	{r7}
 8004e94:	b089      	sub	sp, #36	@ 0x24
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	61f8      	str	r0, [r7, #28]
 8004e9a:	ed87 0a06 	vstr	s0, [r7, #24]
 8004e9e:	edc7 0a05 	vstr	s1, [r7, #20]
 8004ea2:	ed87 1a04 	vstr	s2, [r7, #16]
 8004ea6:	edc7 1a03 	vstr	s3, [r7, #12]
 8004eaa:	ed87 2a02 	vstr	s4, [r7, #8]
 8004eae:	edc7 2a01 	vstr	s5, [r7, #4]
 8004eb2:	ed87 3a00 	vstr	s6, [r7]
    sg->type = SIGNAL_SQUARE;
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	2202      	movs	r2, #2
 8004eba:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	697a      	ldr	r2, [r7, #20]
 8004ec6:	609a      	str	r2, [r3, #8]
    sg->duty_cycle = duty_cycle;
 8004ec8:	69fb      	ldr	r3, [r7, #28]
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	629a      	str	r2, [r3, #40]	@ 0x28
    sg->phase = phase;
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	68ba      	ldr	r2, [r7, #8]
 8004ed8:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	683a      	ldr	r2, [r7, #0]
 8004ee4:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8004ee6:	bf00      	nop
 8004ee8:	3724      	adds	r7, #36	@ 0x24
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
	...

08004ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004efa:	4b0f      	ldr	r3, [pc, #60]	@ (8004f38 <HAL_MspInit+0x44>)
 8004efc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004efe:	4a0e      	ldr	r2, [pc, #56]	@ (8004f38 <HAL_MspInit+0x44>)
 8004f00:	f043 0301 	orr.w	r3, r3, #1
 8004f04:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f06:	4b0c      	ldr	r3, [pc, #48]	@ (8004f38 <HAL_MspInit+0x44>)
 8004f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f0a:	f003 0301 	and.w	r3, r3, #1
 8004f0e:	607b      	str	r3, [r7, #4]
 8004f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f12:	4b09      	ldr	r3, [pc, #36]	@ (8004f38 <HAL_MspInit+0x44>)
 8004f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f16:	4a08      	ldr	r2, [pc, #32]	@ (8004f38 <HAL_MspInit+0x44>)
 8004f18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f1e:	4b06      	ldr	r3, [pc, #24]	@ (8004f38 <HAL_MspInit+0x44>)
 8004f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f26:	603b      	str	r3, [r7, #0]
 8004f28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004f2a:	f003 fb13 	bl	8008554 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f2e:	bf00      	nop
 8004f30:	3708      	adds	r7, #8
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	40021000 	.word	0x40021000

08004f3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004f40:	bf00      	nop
 8004f42:	e7fd      	b.n	8004f40 <NMI_Handler+0x4>

08004f44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f44:	b480      	push	{r7}
 8004f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f48:	bf00      	nop
 8004f4a:	e7fd      	b.n	8004f48 <HardFault_Handler+0x4>

08004f4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f50:	bf00      	nop
 8004f52:	e7fd      	b.n	8004f50 <MemManage_Handler+0x4>

08004f54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f54:	b480      	push	{r7}
 8004f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f58:	bf00      	nop
 8004f5a:	e7fd      	b.n	8004f58 <BusFault_Handler+0x4>

08004f5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f60:	bf00      	nop
 8004f62:	e7fd      	b.n	8004f60 <UsageFault_Handler+0x4>

08004f64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f64:	b480      	push	{r7}
 8004f66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f68:	bf00      	nop
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr

08004f72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f72:	b480      	push	{r7}
 8004f74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f76:	bf00      	nop
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f80:	b480      	push	{r7}
 8004f82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f84:	bf00      	nop
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr

08004f8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f92:	f000 ff99 	bl	8005ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f96:	bf00      	nop
 8004f98:	bd80      	pop	{r7, pc}
	...

08004f9c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004fa0:	4802      	ldr	r0, [pc, #8]	@ (8004fac <DMA1_Channel1_IRQHandler+0x10>)
 8004fa2:	f002 ff1a 	bl	8007dda <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004fa6:	bf00      	nop
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	20000260 	.word	0x20000260

08004fb0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004fb4:	4802      	ldr	r0, [pc, #8]	@ (8004fc0 <DMA1_Channel2_IRQHandler+0x10>)
 8004fb6:	f002 ff10 	bl	8007dda <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004fba:	bf00      	nop
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	200020b4 	.word	0x200020b4

08004fc4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004fc8:	4802      	ldr	r0, [pc, #8]	@ (8004fd4 <DMA1_Channel3_IRQHandler+0x10>)
 8004fca:	f002 ff06 	bl	8007dda <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8004fce:	bf00      	nop
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	20002114 	.word	0x20002114

08004fd8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8004fdc:	4802      	ldr	r0, [pc, #8]	@ (8004fe8 <DMA1_Channel4_IRQHandler+0x10>)
 8004fde:	f002 fefc 	bl	8007dda <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8004fe2:	bf00      	nop
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	20001ff4 	.word	0x20001ff4

08004fec <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8004ff0:	4802      	ldr	r0, [pc, #8]	@ (8004ffc <DMA1_Channel5_IRQHandler+0x10>)
 8004ff2:	f002 fef2 	bl	8007dda <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004ff6:	bf00      	nop
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	20002054 	.word	0x20002054

08005000 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005004:	4803      	ldr	r0, [pc, #12]	@ (8005014 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8005006:	f004 ff2b 	bl	8009e60 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800500a:	4803      	ldr	r0, [pc, #12]	@ (8005018 <TIM1_UP_TIM16_IRQHandler+0x18>)
 800500c:	f004 ff28 	bl	8009e60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005010:	bf00      	nop
 8005012:	bd80      	pop	{r7, pc}
 8005014:	200018c8 	.word	0x200018c8
 8005018:	20001d90 	.word	0x20001d90

0800501c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005020:	4802      	ldr	r0, [pc, #8]	@ (800502c <TIM2_IRQHandler+0x10>)
 8005022:	f004 ff1d 	bl	8009e60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005026:	bf00      	nop
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	20001994 	.word	0x20001994

08005030 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005034:	4802      	ldr	r0, [pc, #8]	@ (8005040 <TIM3_IRQHandler+0x10>)
 8005036:	f004 ff13 	bl	8009e60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800503a:	bf00      	nop
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	20001a60 	.word	0x20001a60

08005044 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8005048:	4802      	ldr	r0, [pc, #8]	@ (8005054 <TIM4_IRQHandler+0x10>)
 800504a:	f004 ff09 	bl	8009e60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800504e:	bf00      	nop
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	20001b2c 	.word	0x20001b2c

08005058 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800505c:	4802      	ldr	r0, [pc, #8]	@ (8005068 <USART2_IRQHandler+0x10>)
 800505e:	f006 fc53 	bl	800b908 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005062:	bf00      	nop
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	20001f28 	.word	0x20001f28

0800506c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8005070:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005074:	f003 f9b2 	bl	80083dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005078:	bf00      	nop
 800507a:	bd80      	pop	{r7, pc}

0800507c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8005080:	4802      	ldr	r0, [pc, #8]	@ (800508c <LPUART1_IRQHandler+0x10>)
 8005082:	f006 fc41 	bl	800b908 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8005086:	bf00      	nop
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	20001e5c 	.word	0x20001e5c

08005090 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005098:	4a14      	ldr	r2, [pc, #80]	@ (80050ec <_sbrk+0x5c>)
 800509a:	4b15      	ldr	r3, [pc, #84]	@ (80050f0 <_sbrk+0x60>)
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80050a4:	4b13      	ldr	r3, [pc, #76]	@ (80050f4 <_sbrk+0x64>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d102      	bne.n	80050b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80050ac:	4b11      	ldr	r3, [pc, #68]	@ (80050f4 <_sbrk+0x64>)
 80050ae:	4a12      	ldr	r2, [pc, #72]	@ (80050f8 <_sbrk+0x68>)
 80050b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80050b2:	4b10      	ldr	r3, [pc, #64]	@ (80050f4 <_sbrk+0x64>)
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4413      	add	r3, r2
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d207      	bcs.n	80050d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80050c0:	f008 fab4 	bl	800d62c <__errno>
 80050c4:	4603      	mov	r3, r0
 80050c6:	220c      	movs	r2, #12
 80050c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80050ca:	f04f 33ff 	mov.w	r3, #4294967295
 80050ce:	e009      	b.n	80050e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80050d0:	4b08      	ldr	r3, [pc, #32]	@ (80050f4 <_sbrk+0x64>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80050d6:	4b07      	ldr	r3, [pc, #28]	@ (80050f4 <_sbrk+0x64>)
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4413      	add	r3, r2
 80050de:	4a05      	ldr	r2, [pc, #20]	@ (80050f4 <_sbrk+0x64>)
 80050e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80050e2:	68fb      	ldr	r3, [r7, #12]
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3718      	adds	r7, #24
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	20020000 	.word	0x20020000
 80050f0:	00000400 	.word	0x00000400
 80050f4:	200018c4 	.word	0x200018c4
 80050f8:	200022c0 	.word	0x200022c0

080050fc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005100:	4b06      	ldr	r3, [pc, #24]	@ (800511c <SystemInit+0x20>)
 8005102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005106:	4a05      	ldr	r2, [pc, #20]	@ (800511c <SystemInit+0x20>)
 8005108:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800510c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005110:	bf00      	nop
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	e000ed00 	.word	0xe000ed00

08005120 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b098      	sub	sp, #96	@ 0x60
 8005124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005126:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800512a:	2200      	movs	r2, #0
 800512c:	601a      	str	r2, [r3, #0]
 800512e:	605a      	str	r2, [r3, #4]
 8005130:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005132:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005136:	2200      	movs	r2, #0
 8005138:	601a      	str	r2, [r3, #0]
 800513a:	605a      	str	r2, [r3, #4]
 800513c:	609a      	str	r2, [r3, #8]
 800513e:	60da      	str	r2, [r3, #12]
 8005140:	611a      	str	r2, [r3, #16]
 8005142:	615a      	str	r2, [r3, #20]
 8005144:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005146:	1d3b      	adds	r3, r7, #4
 8005148:	2234      	movs	r2, #52	@ 0x34
 800514a:	2100      	movs	r1, #0
 800514c:	4618      	mov	r0, r3
 800514e:	f008 fa55 	bl	800d5fc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005152:	4b3b      	ldr	r3, [pc, #236]	@ (8005240 <MX_TIM1_Init+0x120>)
 8005154:	4a3b      	ldr	r2, [pc, #236]	@ (8005244 <MX_TIM1_Init+0x124>)
 8005156:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005158:	4b39      	ldr	r3, [pc, #228]	@ (8005240 <MX_TIM1_Init+0x120>)
 800515a:	2200      	movs	r2, #0
 800515c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800515e:	4b38      	ldr	r3, [pc, #224]	@ (8005240 <MX_TIM1_Init+0x120>)
 8005160:	2200      	movs	r2, #0
 8005162:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005164:	4b36      	ldr	r3, [pc, #216]	@ (8005240 <MX_TIM1_Init+0x120>)
 8005166:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800516a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800516c:	4b34      	ldr	r3, [pc, #208]	@ (8005240 <MX_TIM1_Init+0x120>)
 800516e:	2200      	movs	r2, #0
 8005170:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005172:	4b33      	ldr	r3, [pc, #204]	@ (8005240 <MX_TIM1_Init+0x120>)
 8005174:	2200      	movs	r2, #0
 8005176:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005178:	4b31      	ldr	r3, [pc, #196]	@ (8005240 <MX_TIM1_Init+0x120>)
 800517a:	2200      	movs	r2, #0
 800517c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800517e:	4830      	ldr	r0, [pc, #192]	@ (8005240 <MX_TIM1_Init+0x120>)
 8005180:	f004 fac0 	bl	8009704 <HAL_TIM_PWM_Init>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d001      	beq.n	800518e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800518a:	f7ff fa63 	bl	8004654 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800518e:	2300      	movs	r3, #0
 8005190:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005192:	2300      	movs	r3, #0
 8005194:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005196:	2300      	movs	r3, #0
 8005198:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800519a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800519e:	4619      	mov	r1, r3
 80051a0:	4827      	ldr	r0, [pc, #156]	@ (8005240 <MX_TIM1_Init+0x120>)
 80051a2:	f006 f8d1 	bl	800b348 <HAL_TIMEx_MasterConfigSynchronization>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d001      	beq.n	80051b0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80051ac:	f7ff fa52 	bl	8004654 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80051b0:	2360      	movs	r3, #96	@ 0x60
 80051b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80051b4:	2300      	movs	r3, #0
 80051b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80051b8:	2300      	movs	r3, #0
 80051ba:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80051bc:	2300      	movs	r3, #0
 80051be:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80051c0:	2300      	movs	r3, #0
 80051c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80051c4:	2300      	movs	r3, #0
 80051c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80051c8:	2300      	movs	r3, #0
 80051ca:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80051cc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80051d0:	220c      	movs	r2, #12
 80051d2:	4619      	mov	r1, r3
 80051d4:	481a      	ldr	r0, [pc, #104]	@ (8005240 <MX_TIM1_Init+0x120>)
 80051d6:	f004 ffbd 	bl	800a154 <HAL_TIM_PWM_ConfigChannel>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d001      	beq.n	80051e4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80051e0:	f7ff fa38 	bl	8004654 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80051e4:	2300      	movs	r3, #0
 80051e6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80051e8:	2300      	movs	r3, #0
 80051ea:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80051ec:	2300      	movs	r3, #0
 80051ee:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80051f0:	2300      	movs	r3, #0
 80051f2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80051f4:	2300      	movs	r3, #0
 80051f6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80051f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80051fc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80051fe:	2300      	movs	r3, #0
 8005200:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005202:	2300      	movs	r3, #0
 8005204:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005206:	2300      	movs	r3, #0
 8005208:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800520a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800520e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005210:	2300      	movs	r3, #0
 8005212:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005214:	2300      	movs	r3, #0
 8005216:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005218:	2300      	movs	r3, #0
 800521a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800521c:	1d3b      	adds	r3, r7, #4
 800521e:	4619      	mov	r1, r3
 8005220:	4807      	ldr	r0, [pc, #28]	@ (8005240 <MX_TIM1_Init+0x120>)
 8005222:	f006 f927 	bl	800b474 <HAL_TIMEx_ConfigBreakDeadTime>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800522c:	f7ff fa12 	bl	8004654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005230:	4803      	ldr	r0, [pc, #12]	@ (8005240 <MX_TIM1_Init+0x120>)
 8005232:	f000 fb5b 	bl	80058ec <HAL_TIM_MspPostInit>

}
 8005236:	bf00      	nop
 8005238:	3760      	adds	r7, #96	@ 0x60
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
 800523e:	bf00      	nop
 8005240:	200018c8 	.word	0x200018c8
 8005244:	40012c00 	.word	0x40012c00

08005248 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b088      	sub	sp, #32
 800524c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800524e:	f107 0310 	add.w	r3, r7, #16
 8005252:	2200      	movs	r2, #0
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	605a      	str	r2, [r3, #4]
 8005258:	609a      	str	r2, [r3, #8]
 800525a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800525c:	1d3b      	adds	r3, r7, #4
 800525e:	2200      	movs	r2, #0
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	605a      	str	r2, [r3, #4]
 8005264:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005266:	4b1e      	ldr	r3, [pc, #120]	@ (80052e0 <MX_TIM2_Init+0x98>)
 8005268:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800526c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800526e:	4b1c      	ldr	r3, [pc, #112]	@ (80052e0 <MX_TIM2_Init+0x98>)
 8005270:	22a9      	movs	r2, #169	@ 0xa9
 8005272:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005274:	4b1a      	ldr	r3, [pc, #104]	@ (80052e0 <MX_TIM2_Init+0x98>)
 8005276:	2200      	movs	r2, #0
 8005278:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800527a:	4b19      	ldr	r3, [pc, #100]	@ (80052e0 <MX_TIM2_Init+0x98>)
 800527c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005280:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005282:	4b17      	ldr	r3, [pc, #92]	@ (80052e0 <MX_TIM2_Init+0x98>)
 8005284:	2200      	movs	r2, #0
 8005286:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005288:	4b15      	ldr	r3, [pc, #84]	@ (80052e0 <MX_TIM2_Init+0x98>)
 800528a:	2200      	movs	r2, #0
 800528c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800528e:	4814      	ldr	r0, [pc, #80]	@ (80052e0 <MX_TIM2_Init+0x98>)
 8005290:	f004 f8ec 	bl	800946c <HAL_TIM_Base_Init>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d001      	beq.n	800529e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800529a:	f7ff f9db 	bl	8004654 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800529e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80052a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80052a4:	f107 0310 	add.w	r3, r7, #16
 80052a8:	4619      	mov	r1, r3
 80052aa:	480d      	ldr	r0, [pc, #52]	@ (80052e0 <MX_TIM2_Init+0x98>)
 80052ac:	f005 f866 	bl	800a37c <HAL_TIM_ConfigClockSource>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80052b6:	f7ff f9cd 	bl	8004654 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80052ba:	2300      	movs	r3, #0
 80052bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80052be:	2300      	movs	r3, #0
 80052c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80052c2:	1d3b      	adds	r3, r7, #4
 80052c4:	4619      	mov	r1, r3
 80052c6:	4806      	ldr	r0, [pc, #24]	@ (80052e0 <MX_TIM2_Init+0x98>)
 80052c8:	f006 f83e 	bl	800b348 <HAL_TIMEx_MasterConfigSynchronization>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80052d2:	f7ff f9bf 	bl	8004654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80052d6:	bf00      	nop
 80052d8:	3720      	adds	r7, #32
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	20001994 	.word	0x20001994

080052e4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08c      	sub	sp, #48	@ 0x30
 80052e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80052ea:	f107 030c 	add.w	r3, r7, #12
 80052ee:	2224      	movs	r2, #36	@ 0x24
 80052f0:	2100      	movs	r1, #0
 80052f2:	4618      	mov	r0, r3
 80052f4:	f008 f982 	bl	800d5fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80052f8:	463b      	mov	r3, r7
 80052fa:	2200      	movs	r2, #0
 80052fc:	601a      	str	r2, [r3, #0]
 80052fe:	605a      	str	r2, [r3, #4]
 8005300:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005302:	4b21      	ldr	r3, [pc, #132]	@ (8005388 <MX_TIM3_Init+0xa4>)
 8005304:	4a21      	ldr	r2, [pc, #132]	@ (800538c <MX_TIM3_Init+0xa8>)
 8005306:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005308:	4b1f      	ldr	r3, [pc, #124]	@ (8005388 <MX_TIM3_Init+0xa4>)
 800530a:	2200      	movs	r2, #0
 800530c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800530e:	4b1e      	ldr	r3, [pc, #120]	@ (8005388 <MX_TIM3_Init+0xa4>)
 8005310:	2200      	movs	r2, #0
 8005312:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005314:	4b1c      	ldr	r3, [pc, #112]	@ (8005388 <MX_TIM3_Init+0xa4>)
 8005316:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800531a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800531c:	4b1a      	ldr	r3, [pc, #104]	@ (8005388 <MX_TIM3_Init+0xa4>)
 800531e:	2200      	movs	r2, #0
 8005320:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005322:	4b19      	ldr	r3, [pc, #100]	@ (8005388 <MX_TIM3_Init+0xa4>)
 8005324:	2200      	movs	r2, #0
 8005326:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005328:	2303      	movs	r3, #3
 800532a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800532c:	2300      	movs	r3, #0
 800532e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005330:	2301      	movs	r3, #1
 8005332:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005334:	2300      	movs	r3, #0
 8005336:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005338:	2300      	movs	r3, #0
 800533a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800533c:	2300      	movs	r3, #0
 800533e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005340:	2301      	movs	r3, #1
 8005342:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005344:	2300      	movs	r3, #0
 8005346:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005348:	2300      	movs	r3, #0
 800534a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800534c:	f107 030c 	add.w	r3, r7, #12
 8005350:	4619      	mov	r1, r3
 8005352:	480d      	ldr	r0, [pc, #52]	@ (8005388 <MX_TIM3_Init+0xa4>)
 8005354:	f004 fc42 	bl	8009bdc <HAL_TIM_Encoder_Init>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800535e:	f7ff f979 	bl	8004654 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005362:	2300      	movs	r3, #0
 8005364:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005366:	2300      	movs	r3, #0
 8005368:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800536a:	463b      	mov	r3, r7
 800536c:	4619      	mov	r1, r3
 800536e:	4806      	ldr	r0, [pc, #24]	@ (8005388 <MX_TIM3_Init+0xa4>)
 8005370:	f005 ffea 	bl	800b348 <HAL_TIMEx_MasterConfigSynchronization>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800537a:	f7ff f96b 	bl	8004654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800537e:	bf00      	nop
 8005380:	3730      	adds	r7, #48	@ 0x30
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	20001a60 	.word	0x20001a60
 800538c:	40000400 	.word	0x40000400

08005390 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b08c      	sub	sp, #48	@ 0x30
 8005394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005396:	f107 030c 	add.w	r3, r7, #12
 800539a:	2224      	movs	r2, #36	@ 0x24
 800539c:	2100      	movs	r1, #0
 800539e:	4618      	mov	r0, r3
 80053a0:	f008 f92c 	bl	800d5fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053a4:	463b      	mov	r3, r7
 80053a6:	2200      	movs	r2, #0
 80053a8:	601a      	str	r2, [r3, #0]
 80053aa:	605a      	str	r2, [r3, #4]
 80053ac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80053ae:	4b21      	ldr	r3, [pc, #132]	@ (8005434 <MX_TIM4_Init+0xa4>)
 80053b0:	4a21      	ldr	r2, [pc, #132]	@ (8005438 <MX_TIM4_Init+0xa8>)
 80053b2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80053b4:	4b1f      	ldr	r3, [pc, #124]	@ (8005434 <MX_TIM4_Init+0xa4>)
 80053b6:	2200      	movs	r2, #0
 80053b8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053ba:	4b1e      	ldr	r3, [pc, #120]	@ (8005434 <MX_TIM4_Init+0xa4>)
 80053bc:	2200      	movs	r2, #0
 80053be:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80053c0:	4b1c      	ldr	r3, [pc, #112]	@ (8005434 <MX_TIM4_Init+0xa4>)
 80053c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80053c6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053c8:	4b1a      	ldr	r3, [pc, #104]	@ (8005434 <MX_TIM4_Init+0xa4>)
 80053ca:	2200      	movs	r2, #0
 80053cc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053ce:	4b19      	ldr	r3, [pc, #100]	@ (8005434 <MX_TIM4_Init+0xa4>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80053d4:	2303      	movs	r3, #3
 80053d6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80053d8:	2300      	movs	r3, #0
 80053da:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80053dc:	2301      	movs	r3, #1
 80053de:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80053e0:	2300      	movs	r3, #0
 80053e2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80053e4:	2300      	movs	r3, #0
 80053e6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80053e8:	2300      	movs	r3, #0
 80053ea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80053ec:	2301      	movs	r3, #1
 80053ee:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80053f0:	2300      	movs	r3, #0
 80053f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80053f4:	2300      	movs	r3, #0
 80053f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80053f8:	f107 030c 	add.w	r3, r7, #12
 80053fc:	4619      	mov	r1, r3
 80053fe:	480d      	ldr	r0, [pc, #52]	@ (8005434 <MX_TIM4_Init+0xa4>)
 8005400:	f004 fbec 	bl	8009bdc <HAL_TIM_Encoder_Init>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	d001      	beq.n	800540e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800540a:	f7ff f923 	bl	8004654 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800540e:	2300      	movs	r3, #0
 8005410:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005412:	2300      	movs	r3, #0
 8005414:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005416:	463b      	mov	r3, r7
 8005418:	4619      	mov	r1, r3
 800541a:	4806      	ldr	r0, [pc, #24]	@ (8005434 <MX_TIM4_Init+0xa4>)
 800541c:	f005 ff94 	bl	800b348 <HAL_TIMEx_MasterConfigSynchronization>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8005426:	f7ff f915 	bl	8004654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800542a:	bf00      	nop
 800542c:	3730      	adds	r7, #48	@ 0x30
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	20001b2c 	.word	0x20001b2c
 8005438:	40000800 	.word	0x40000800

0800543c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b088      	sub	sp, #32
 8005440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005442:	f107 0310 	add.w	r3, r7, #16
 8005446:	2200      	movs	r2, #0
 8005448:	601a      	str	r2, [r3, #0]
 800544a:	605a      	str	r2, [r3, #4]
 800544c:	609a      	str	r2, [r3, #8]
 800544e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005450:	1d3b      	adds	r3, r7, #4
 8005452:	2200      	movs	r2, #0
 8005454:	601a      	str	r2, [r3, #0]
 8005456:	605a      	str	r2, [r3, #4]
 8005458:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800545a:	4b1d      	ldr	r3, [pc, #116]	@ (80054d0 <MX_TIM5_Init+0x94>)
 800545c:	4a1d      	ldr	r2, [pc, #116]	@ (80054d4 <MX_TIM5_Init+0x98>)
 800545e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8005460:	4b1b      	ldr	r3, [pc, #108]	@ (80054d0 <MX_TIM5_Init+0x94>)
 8005462:	22a9      	movs	r2, #169	@ 0xa9
 8005464:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005466:	4b1a      	ldr	r3, [pc, #104]	@ (80054d0 <MX_TIM5_Init+0x94>)
 8005468:	2200      	movs	r2, #0
 800546a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800546c:	4b18      	ldr	r3, [pc, #96]	@ (80054d0 <MX_TIM5_Init+0x94>)
 800546e:	f04f 32ff 	mov.w	r2, #4294967295
 8005472:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005474:	4b16      	ldr	r3, [pc, #88]	@ (80054d0 <MX_TIM5_Init+0x94>)
 8005476:	2200      	movs	r2, #0
 8005478:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800547a:	4b15      	ldr	r3, [pc, #84]	@ (80054d0 <MX_TIM5_Init+0x94>)
 800547c:	2200      	movs	r2, #0
 800547e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005480:	4813      	ldr	r0, [pc, #76]	@ (80054d0 <MX_TIM5_Init+0x94>)
 8005482:	f003 fff3 	bl	800946c <HAL_TIM_Base_Init>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d001      	beq.n	8005490 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800548c:	f7ff f8e2 	bl	8004654 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005490:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005494:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005496:	f107 0310 	add.w	r3, r7, #16
 800549a:	4619      	mov	r1, r3
 800549c:	480c      	ldr	r0, [pc, #48]	@ (80054d0 <MX_TIM5_Init+0x94>)
 800549e:	f004 ff6d 	bl	800a37c <HAL_TIM_ConfigClockSource>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d001      	beq.n	80054ac <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80054a8:	f7ff f8d4 	bl	8004654 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054ac:	2300      	movs	r3, #0
 80054ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054b0:	2300      	movs	r3, #0
 80054b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80054b4:	1d3b      	adds	r3, r7, #4
 80054b6:	4619      	mov	r1, r3
 80054b8:	4805      	ldr	r0, [pc, #20]	@ (80054d0 <MX_TIM5_Init+0x94>)
 80054ba:	f005 ff45 	bl	800b348 <HAL_TIMEx_MasterConfigSynchronization>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d001      	beq.n	80054c8 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80054c4:	f7ff f8c6 	bl	8004654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80054c8:	bf00      	nop
 80054ca:	3720      	adds	r7, #32
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	20001bf8 	.word	0x20001bf8
 80054d4:	40000c00 	.word	0x40000c00

080054d8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b09c      	sub	sp, #112	@ 0x70
 80054dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80054de:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80054e2:	2200      	movs	r2, #0
 80054e4:	601a      	str	r2, [r3, #0]
 80054e6:	605a      	str	r2, [r3, #4]
 80054e8:	609a      	str	r2, [r3, #8]
 80054ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80054ec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80054f0:	2200      	movs	r2, #0
 80054f2:	601a      	str	r2, [r3, #0]
 80054f4:	605a      	str	r2, [r3, #4]
 80054f6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80054f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80054fc:	2200      	movs	r2, #0
 80054fe:	601a      	str	r2, [r3, #0]
 8005500:	605a      	str	r2, [r3, #4]
 8005502:	609a      	str	r2, [r3, #8]
 8005504:	60da      	str	r2, [r3, #12]
 8005506:	611a      	str	r2, [r3, #16]
 8005508:	615a      	str	r2, [r3, #20]
 800550a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800550c:	1d3b      	adds	r3, r7, #4
 800550e:	2234      	movs	r2, #52	@ 0x34
 8005510:	2100      	movs	r1, #0
 8005512:	4618      	mov	r0, r3
 8005514:	f008 f872 	bl	800d5fc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8005518:	4b51      	ldr	r3, [pc, #324]	@ (8005660 <MX_TIM8_Init+0x188>)
 800551a:	4a52      	ldr	r2, [pc, #328]	@ (8005664 <MX_TIM8_Init+0x18c>)
 800551c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800551e:	4b50      	ldr	r3, [pc, #320]	@ (8005660 <MX_TIM8_Init+0x188>)
 8005520:	2200      	movs	r2, #0
 8005522:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005524:	4b4e      	ldr	r3, [pc, #312]	@ (8005660 <MX_TIM8_Init+0x188>)
 8005526:	2200      	movs	r2, #0
 8005528:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800552a:	4b4d      	ldr	r3, [pc, #308]	@ (8005660 <MX_TIM8_Init+0x188>)
 800552c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005530:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005532:	4b4b      	ldr	r3, [pc, #300]	@ (8005660 <MX_TIM8_Init+0x188>)
 8005534:	2200      	movs	r2, #0
 8005536:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005538:	4b49      	ldr	r3, [pc, #292]	@ (8005660 <MX_TIM8_Init+0x188>)
 800553a:	2200      	movs	r2, #0
 800553c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800553e:	4b48      	ldr	r3, [pc, #288]	@ (8005660 <MX_TIM8_Init+0x188>)
 8005540:	2200      	movs	r2, #0
 8005542:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8005544:	4846      	ldr	r0, [pc, #280]	@ (8005660 <MX_TIM8_Init+0x188>)
 8005546:	f003 ff91 	bl	800946c <HAL_TIM_Base_Init>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d001      	beq.n	8005554 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8005550:	f7ff f880 	bl	8004654 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005554:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005558:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800555a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800555e:	4619      	mov	r1, r3
 8005560:	483f      	ldr	r0, [pc, #252]	@ (8005660 <MX_TIM8_Init+0x188>)
 8005562:	f004 ff0b 	bl	800a37c <HAL_TIM_ConfigClockSource>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d001      	beq.n	8005570 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 800556c:	f7ff f872 	bl	8004654 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8005570:	483b      	ldr	r0, [pc, #236]	@ (8005660 <MX_TIM8_Init+0x188>)
 8005572:	f004 f8c7 	bl	8009704 <HAL_TIM_PWM_Init>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d001      	beq.n	8005580 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 800557c:	f7ff f86a 	bl	8004654 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005580:	2300      	movs	r3, #0
 8005582:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005584:	2300      	movs	r3, #0
 8005586:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005588:	2300      	movs	r3, #0
 800558a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800558c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005590:	4619      	mov	r1, r3
 8005592:	4833      	ldr	r0, [pc, #204]	@ (8005660 <MX_TIM8_Init+0x188>)
 8005594:	f005 fed8 	bl	800b348 <HAL_TIMEx_MasterConfigSynchronization>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d001      	beq.n	80055a2 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 800559e:	f7ff f859 	bl	8004654 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80055a2:	2360      	movs	r3, #96	@ 0x60
 80055a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80055a6:	2300      	movs	r3, #0
 80055a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80055aa:	2300      	movs	r3, #0
 80055ac:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80055ae:	2300      	movs	r3, #0
 80055b0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80055b2:	2300      	movs	r3, #0
 80055b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80055b6:	2300      	movs	r3, #0
 80055b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80055ba:	2300      	movs	r3, #0
 80055bc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80055be:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80055c2:	2200      	movs	r2, #0
 80055c4:	4619      	mov	r1, r3
 80055c6:	4826      	ldr	r0, [pc, #152]	@ (8005660 <MX_TIM8_Init+0x188>)
 80055c8:	f004 fdc4 	bl	800a154 <HAL_TIM_PWM_ConfigChannel>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 80055d2:	f7ff f83f 	bl	8004654 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80055d6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80055da:	2204      	movs	r2, #4
 80055dc:	4619      	mov	r1, r3
 80055de:	4820      	ldr	r0, [pc, #128]	@ (8005660 <MX_TIM8_Init+0x188>)
 80055e0:	f004 fdb8 	bl	800a154 <HAL_TIM_PWM_ConfigChannel>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d001      	beq.n	80055ee <MX_TIM8_Init+0x116>
  {
    Error_Handler();
 80055ea:	f7ff f833 	bl	8004654 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80055ee:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80055f2:	2208      	movs	r2, #8
 80055f4:	4619      	mov	r1, r3
 80055f6:	481a      	ldr	r0, [pc, #104]	@ (8005660 <MX_TIM8_Init+0x188>)
 80055f8:	f004 fdac 	bl	800a154 <HAL_TIM_PWM_ConfigChannel>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d001      	beq.n	8005606 <MX_TIM8_Init+0x12e>
  {
    Error_Handler();
 8005602:	f7ff f827 	bl	8004654 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005606:	2300      	movs	r3, #0
 8005608:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800560a:	2300      	movs	r3, #0
 800560c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800560e:	2300      	movs	r3, #0
 8005610:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005612:	2300      	movs	r3, #0
 8005614:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005616:	2300      	movs	r3, #0
 8005618:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800561a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800561e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005620:	2300      	movs	r3, #0
 8005622:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005624:	2300      	movs	r3, #0
 8005626:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005628:	2300      	movs	r3, #0
 800562a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800562c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005630:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005632:	2300      	movs	r3, #0
 8005634:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005636:	2300      	movs	r3, #0
 8005638:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800563a:	2300      	movs	r3, #0
 800563c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800563e:	1d3b      	adds	r3, r7, #4
 8005640:	4619      	mov	r1, r3
 8005642:	4807      	ldr	r0, [pc, #28]	@ (8005660 <MX_TIM8_Init+0x188>)
 8005644:	f005 ff16 	bl	800b474 <HAL_TIMEx_ConfigBreakDeadTime>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d001      	beq.n	8005652 <MX_TIM8_Init+0x17a>
  {
    Error_Handler();
 800564e:	f7ff f801 	bl	8004654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8005652:	4803      	ldr	r0, [pc, #12]	@ (8005660 <MX_TIM8_Init+0x188>)
 8005654:	f000 f94a 	bl	80058ec <HAL_TIM_MspPostInit>

}
 8005658:	bf00      	nop
 800565a:	3770      	adds	r7, #112	@ 0x70
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	20001cc4 	.word	0x20001cc4
 8005664:	40013400 	.word	0x40013400

08005668 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800566c:	4b14      	ldr	r3, [pc, #80]	@ (80056c0 <MX_TIM16_Init+0x58>)
 800566e:	4a15      	ldr	r2, [pc, #84]	@ (80056c4 <MX_TIM16_Init+0x5c>)
 8005670:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8005672:	4b13      	ldr	r3, [pc, #76]	@ (80056c0 <MX_TIM16_Init+0x58>)
 8005674:	22a9      	movs	r2, #169	@ 0xa9
 8005676:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005678:	4b11      	ldr	r3, [pc, #68]	@ (80056c0 <MX_TIM16_Init+0x58>)
 800567a:	2200      	movs	r2, #0
 800567c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 800567e:	4b10      	ldr	r3, [pc, #64]	@ (80056c0 <MX_TIM16_Init+0x58>)
 8005680:	f240 4279 	movw	r2, #1145	@ 0x479
 8005684:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005686:	4b0e      	ldr	r3, [pc, #56]	@ (80056c0 <MX_TIM16_Init+0x58>)
 8005688:	2200      	movs	r2, #0
 800568a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800568c:	4b0c      	ldr	r3, [pc, #48]	@ (80056c0 <MX_TIM16_Init+0x58>)
 800568e:	2200      	movs	r2, #0
 8005690:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005692:	4b0b      	ldr	r3, [pc, #44]	@ (80056c0 <MX_TIM16_Init+0x58>)
 8005694:	2200      	movs	r2, #0
 8005696:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005698:	4809      	ldr	r0, [pc, #36]	@ (80056c0 <MX_TIM16_Init+0x58>)
 800569a:	f003 fee7 	bl	800946c <HAL_TIM_Base_Init>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d001      	beq.n	80056a8 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80056a4:	f7fe ffd6 	bl	8004654 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 80056a8:	2108      	movs	r1, #8
 80056aa:	4805      	ldr	r0, [pc, #20]	@ (80056c0 <MX_TIM16_Init+0x58>)
 80056ac:	f004 f9a0 	bl	80099f0 <HAL_TIM_OnePulse_Init>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d001      	beq.n	80056ba <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 80056b6:	f7fe ffcd 	bl	8004654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80056ba:	bf00      	nop
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	bf00      	nop
 80056c0:	20001d90 	.word	0x20001d90
 80056c4:	40014400 	.word	0x40014400

080056c8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b084      	sub	sp, #16
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a0d      	ldr	r2, [pc, #52]	@ (800570c <HAL_TIM_PWM_MspInit+0x44>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d113      	bne.n	8005702 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80056da:	4b0d      	ldr	r3, [pc, #52]	@ (8005710 <HAL_TIM_PWM_MspInit+0x48>)
 80056dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056de:	4a0c      	ldr	r2, [pc, #48]	@ (8005710 <HAL_TIM_PWM_MspInit+0x48>)
 80056e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80056e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80056e6:	4b0a      	ldr	r3, [pc, #40]	@ (8005710 <HAL_TIM_PWM_MspInit+0x48>)
 80056e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056ee:	60fb      	str	r3, [r7, #12]
 80056f0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80056f2:	2200      	movs	r2, #0
 80056f4:	2100      	movs	r1, #0
 80056f6:	2019      	movs	r0, #25
 80056f8:	f002 f957 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80056fc:	2019      	movs	r0, #25
 80056fe:	f002 f96e 	bl	80079de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005702:	bf00      	nop
 8005704:	3710      	adds	r7, #16
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	40012c00 	.word	0x40012c00
 8005710:	40021000 	.word	0x40021000

08005714 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b086      	sub	sp, #24
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005724:	d114      	bne.n	8005750 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005726:	4b2b      	ldr	r3, [pc, #172]	@ (80057d4 <HAL_TIM_Base_MspInit+0xc0>)
 8005728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800572a:	4a2a      	ldr	r2, [pc, #168]	@ (80057d4 <HAL_TIM_Base_MspInit+0xc0>)
 800572c:	f043 0301 	orr.w	r3, r3, #1
 8005730:	6593      	str	r3, [r2, #88]	@ 0x58
 8005732:	4b28      	ldr	r3, [pc, #160]	@ (80057d4 <HAL_TIM_Base_MspInit+0xc0>)
 8005734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	617b      	str	r3, [r7, #20]
 800573c:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800573e:	2200      	movs	r2, #0
 8005740:	2100      	movs	r1, #0
 8005742:	201c      	movs	r0, #28
 8005744:	f002 f931 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005748:	201c      	movs	r0, #28
 800574a:	f002 f948 	bl	80079de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800574e:	e03c      	b.n	80057ca <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM5)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a20      	ldr	r2, [pc, #128]	@ (80057d8 <HAL_TIM_Base_MspInit+0xc4>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d10c      	bne.n	8005774 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800575a:	4b1e      	ldr	r3, [pc, #120]	@ (80057d4 <HAL_TIM_Base_MspInit+0xc0>)
 800575c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800575e:	4a1d      	ldr	r2, [pc, #116]	@ (80057d4 <HAL_TIM_Base_MspInit+0xc0>)
 8005760:	f043 0308 	orr.w	r3, r3, #8
 8005764:	6593      	str	r3, [r2, #88]	@ 0x58
 8005766:	4b1b      	ldr	r3, [pc, #108]	@ (80057d4 <HAL_TIM_Base_MspInit+0xc0>)
 8005768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800576a:	f003 0308 	and.w	r3, r3, #8
 800576e:	613b      	str	r3, [r7, #16]
 8005770:	693b      	ldr	r3, [r7, #16]
}
 8005772:	e02a      	b.n	80057ca <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM8)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a18      	ldr	r2, [pc, #96]	@ (80057dc <HAL_TIM_Base_MspInit+0xc8>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d10c      	bne.n	8005798 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800577e:	4b15      	ldr	r3, [pc, #84]	@ (80057d4 <HAL_TIM_Base_MspInit+0xc0>)
 8005780:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005782:	4a14      	ldr	r2, [pc, #80]	@ (80057d4 <HAL_TIM_Base_MspInit+0xc0>)
 8005784:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005788:	6613      	str	r3, [r2, #96]	@ 0x60
 800578a:	4b12      	ldr	r3, [pc, #72]	@ (80057d4 <HAL_TIM_Base_MspInit+0xc0>)
 800578c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800578e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005792:	60fb      	str	r3, [r7, #12]
 8005794:	68fb      	ldr	r3, [r7, #12]
}
 8005796:	e018      	b.n	80057ca <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM16)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a10      	ldr	r2, [pc, #64]	@ (80057e0 <HAL_TIM_Base_MspInit+0xcc>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d113      	bne.n	80057ca <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80057a2:	4b0c      	ldr	r3, [pc, #48]	@ (80057d4 <HAL_TIM_Base_MspInit+0xc0>)
 80057a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057a6:	4a0b      	ldr	r2, [pc, #44]	@ (80057d4 <HAL_TIM_Base_MspInit+0xc0>)
 80057a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80057ae:	4b09      	ldr	r3, [pc, #36]	@ (80057d4 <HAL_TIM_Base_MspInit+0xc0>)
 80057b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b6:	60bb      	str	r3, [r7, #8]
 80057b8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80057ba:	2200      	movs	r2, #0
 80057bc:	2100      	movs	r1, #0
 80057be:	2019      	movs	r0, #25
 80057c0:	f002 f8f3 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80057c4:	2019      	movs	r0, #25
 80057c6:	f002 f90a 	bl	80079de <HAL_NVIC_EnableIRQ>
}
 80057ca:	bf00      	nop
 80057cc:	3718      	adds	r7, #24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	40021000 	.word	0x40021000
 80057d8:	40000c00 	.word	0x40000c00
 80057dc:	40013400 	.word	0x40013400
 80057e0:	40014400 	.word	0x40014400

080057e4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b08c      	sub	sp, #48	@ 0x30
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057ec:	f107 031c 	add.w	r3, r7, #28
 80057f0:	2200      	movs	r2, #0
 80057f2:	601a      	str	r2, [r3, #0]
 80057f4:	605a      	str	r2, [r3, #4]
 80057f6:	609a      	str	r2, [r3, #8]
 80057f8:	60da      	str	r2, [r3, #12]
 80057fa:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a37      	ldr	r2, [pc, #220]	@ (80058e0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d131      	bne.n	800586a <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005806:	4b37      	ldr	r3, [pc, #220]	@ (80058e4 <HAL_TIM_Encoder_MspInit+0x100>)
 8005808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800580a:	4a36      	ldr	r2, [pc, #216]	@ (80058e4 <HAL_TIM_Encoder_MspInit+0x100>)
 800580c:	f043 0302 	orr.w	r3, r3, #2
 8005810:	6593      	str	r3, [r2, #88]	@ 0x58
 8005812:	4b34      	ldr	r3, [pc, #208]	@ (80058e4 <HAL_TIM_Encoder_MspInit+0x100>)
 8005814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005816:	f003 0302 	and.w	r3, r3, #2
 800581a:	61bb      	str	r3, [r7, #24]
 800581c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800581e:	4b31      	ldr	r3, [pc, #196]	@ (80058e4 <HAL_TIM_Encoder_MspInit+0x100>)
 8005820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005822:	4a30      	ldr	r2, [pc, #192]	@ (80058e4 <HAL_TIM_Encoder_MspInit+0x100>)
 8005824:	f043 0301 	orr.w	r3, r3, #1
 8005828:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800582a:	4b2e      	ldr	r3, [pc, #184]	@ (80058e4 <HAL_TIM_Encoder_MspInit+0x100>)
 800582c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	617b      	str	r3, [r7, #20]
 8005834:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005836:	23c0      	movs	r3, #192	@ 0xc0
 8005838:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800583a:	2302      	movs	r3, #2
 800583c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800583e:	2300      	movs	r3, #0
 8005840:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005842:	2300      	movs	r3, #0
 8005844:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005846:	2302      	movs	r3, #2
 8005848:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800584a:	f107 031c 	add.w	r3, r7, #28
 800584e:	4619      	mov	r1, r3
 8005850:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005854:	f002 fc10 	bl	8008078 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005858:	2200      	movs	r2, #0
 800585a:	2100      	movs	r1, #0
 800585c:	201d      	movs	r0, #29
 800585e:	f002 f8a4 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005862:	201d      	movs	r0, #29
 8005864:	f002 f8bb 	bl	80079de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8005868:	e036      	b.n	80058d8 <HAL_TIM_Encoder_MspInit+0xf4>
  else if(tim_encoderHandle->Instance==TIM4)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a1e      	ldr	r2, [pc, #120]	@ (80058e8 <HAL_TIM_Encoder_MspInit+0x104>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d131      	bne.n	80058d8 <HAL_TIM_Encoder_MspInit+0xf4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005874:	4b1b      	ldr	r3, [pc, #108]	@ (80058e4 <HAL_TIM_Encoder_MspInit+0x100>)
 8005876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005878:	4a1a      	ldr	r2, [pc, #104]	@ (80058e4 <HAL_TIM_Encoder_MspInit+0x100>)
 800587a:	f043 0304 	orr.w	r3, r3, #4
 800587e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005880:	4b18      	ldr	r3, [pc, #96]	@ (80058e4 <HAL_TIM_Encoder_MspInit+0x100>)
 8005882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005884:	f003 0304 	and.w	r3, r3, #4
 8005888:	613b      	str	r3, [r7, #16]
 800588a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800588c:	4b15      	ldr	r3, [pc, #84]	@ (80058e4 <HAL_TIM_Encoder_MspInit+0x100>)
 800588e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005890:	4a14      	ldr	r2, [pc, #80]	@ (80058e4 <HAL_TIM_Encoder_MspInit+0x100>)
 8005892:	f043 0301 	orr.w	r3, r3, #1
 8005896:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005898:	4b12      	ldr	r3, [pc, #72]	@ (80058e4 <HAL_TIM_Encoder_MspInit+0x100>)
 800589a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800589c:	f003 0301 	and.w	r3, r3, #1
 80058a0:	60fb      	str	r3, [r7, #12]
 80058a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80058a4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80058a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058aa:	2302      	movs	r3, #2
 80058ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058ae:	2300      	movs	r3, #0
 80058b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058b2:	2300      	movs	r3, #0
 80058b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80058b6:	230a      	movs	r3, #10
 80058b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058ba:	f107 031c 	add.w	r3, r7, #28
 80058be:	4619      	mov	r1, r3
 80058c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80058c4:	f002 fbd8 	bl	8008078 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80058c8:	2200      	movs	r2, #0
 80058ca:	2100      	movs	r1, #0
 80058cc:	201e      	movs	r0, #30
 80058ce:	f002 f86c 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80058d2:	201e      	movs	r0, #30
 80058d4:	f002 f883 	bl	80079de <HAL_NVIC_EnableIRQ>
}
 80058d8:	bf00      	nop
 80058da:	3730      	adds	r7, #48	@ 0x30
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	40000400 	.word	0x40000400
 80058e4:	40021000 	.word	0x40021000
 80058e8:	40000800 	.word	0x40000800

080058ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b08a      	sub	sp, #40	@ 0x28
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058f4:	f107 0314 	add.w	r3, r7, #20
 80058f8:	2200      	movs	r2, #0
 80058fa:	601a      	str	r2, [r3, #0]
 80058fc:	605a      	str	r2, [r3, #4]
 80058fe:	609a      	str	r2, [r3, #8]
 8005900:	60da      	str	r2, [r3, #12]
 8005902:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a30      	ldr	r2, [pc, #192]	@ (80059cc <HAL_TIM_MspPostInit+0xe0>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d11c      	bne.n	8005948 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800590e:	4b30      	ldr	r3, [pc, #192]	@ (80059d0 <HAL_TIM_MspPostInit+0xe4>)
 8005910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005912:	4a2f      	ldr	r2, [pc, #188]	@ (80059d0 <HAL_TIM_MspPostInit+0xe4>)
 8005914:	f043 0304 	orr.w	r3, r3, #4
 8005918:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800591a:	4b2d      	ldr	r3, [pc, #180]	@ (80059d0 <HAL_TIM_MspPostInit+0xe4>)
 800591c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800591e:	f003 0304 	and.w	r3, r3, #4
 8005922:	613b      	str	r3, [r7, #16]
 8005924:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005926:	2308      	movs	r3, #8
 8005928:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800592a:	2302      	movs	r3, #2
 800592c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800592e:	2300      	movs	r3, #0
 8005930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005932:	2300      	movs	r3, #0
 8005934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005936:	2302      	movs	r3, #2
 8005938:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800593a:	f107 0314 	add.w	r3, r7, #20
 800593e:	4619      	mov	r1, r3
 8005940:	4824      	ldr	r0, [pc, #144]	@ (80059d4 <HAL_TIM_MspPostInit+0xe8>)
 8005942:	f002 fb99 	bl	8008078 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8005946:	e03d      	b.n	80059c4 <HAL_TIM_MspPostInit+0xd8>
  else if(timHandle->Instance==TIM8)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a22      	ldr	r2, [pc, #136]	@ (80059d8 <HAL_TIM_MspPostInit+0xec>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d138      	bne.n	80059c4 <HAL_TIM_MspPostInit+0xd8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005952:	4b1f      	ldr	r3, [pc, #124]	@ (80059d0 <HAL_TIM_MspPostInit+0xe4>)
 8005954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005956:	4a1e      	ldr	r2, [pc, #120]	@ (80059d0 <HAL_TIM_MspPostInit+0xe4>)
 8005958:	f043 0304 	orr.w	r3, r3, #4
 800595c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800595e:	4b1c      	ldr	r3, [pc, #112]	@ (80059d0 <HAL_TIM_MspPostInit+0xe4>)
 8005960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005962:	f003 0304 	and.w	r3, r3, #4
 8005966:	60fb      	str	r3, [r7, #12]
 8005968:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800596a:	4b19      	ldr	r3, [pc, #100]	@ (80059d0 <HAL_TIM_MspPostInit+0xe4>)
 800596c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800596e:	4a18      	ldr	r2, [pc, #96]	@ (80059d0 <HAL_TIM_MspPostInit+0xe4>)
 8005970:	f043 0302 	orr.w	r3, r3, #2
 8005974:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005976:	4b16      	ldr	r3, [pc, #88]	@ (80059d0 <HAL_TIM_MspPostInit+0xe4>)
 8005978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800597a:	f003 0302 	and.w	r3, r3, #2
 800597e:	60bb      	str	r3, [r7, #8]
 8005980:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005982:	23c0      	movs	r3, #192	@ 0xc0
 8005984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005986:	2302      	movs	r3, #2
 8005988:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800598a:	2300      	movs	r3, #0
 800598c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800598e:	2300      	movs	r3, #0
 8005990:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8005992:	2304      	movs	r3, #4
 8005994:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005996:	f107 0314 	add.w	r3, r7, #20
 800599a:	4619      	mov	r1, r3
 800599c:	480d      	ldr	r0, [pc, #52]	@ (80059d4 <HAL_TIM_MspPostInit+0xe8>)
 800599e:	f002 fb6b 	bl	8008078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80059a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80059a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059a8:	2302      	movs	r3, #2
 80059aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059ac:	2300      	movs	r3, #0
 80059ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059b0:	2300      	movs	r3, #0
 80059b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 80059b4:	230a      	movs	r3, #10
 80059b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059b8:	f107 0314 	add.w	r3, r7, #20
 80059bc:	4619      	mov	r1, r3
 80059be:	4807      	ldr	r0, [pc, #28]	@ (80059dc <HAL_TIM_MspPostInit+0xf0>)
 80059c0:	f002 fb5a 	bl	8008078 <HAL_GPIO_Init>
}
 80059c4:	bf00      	nop
 80059c6:	3728      	adds	r7, #40	@ 0x28
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	40012c00 	.word	0x40012c00
 80059d0:	40021000 	.word	0x40021000
 80059d4:	48000800 	.word	0x48000800
 80059d8:	40013400 	.word	0x40013400
 80059dc:	48000400 	.word	0x48000400

080059e0 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80059e4:	4b20      	ldr	r3, [pc, #128]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 80059e6:	4a21      	ldr	r2, [pc, #132]	@ (8005a6c <MX_LPUART1_UART_Init+0x8c>)
 80059e8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 80059ea:	4b1f      	ldr	r3, [pc, #124]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 80059ec:	4a20      	ldr	r2, [pc, #128]	@ (8005a70 <MX_LPUART1_UART_Init+0x90>)
 80059ee:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80059f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 80059f2:	2200      	movs	r2, #0
 80059f4:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80059f6:	4b1c      	ldr	r3, [pc, #112]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 80059f8:	2200      	movs	r2, #0
 80059fa:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80059fc:	4b1a      	ldr	r3, [pc, #104]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 80059fe:	2200      	movs	r2, #0
 8005a00:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005a02:	4b19      	ldr	r3, [pc, #100]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 8005a04:	220c      	movs	r2, #12
 8005a06:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a08:	4b17      	ldr	r3, [pc, #92]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005a0e:	4b16      	ldr	r3, [pc, #88]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 8005a10:	2200      	movs	r2, #0
 8005a12:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005a14:	4b14      	ldr	r3, [pc, #80]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005a1a:	4b13      	ldr	r3, [pc, #76]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8005a20:	4811      	ldr	r0, [pc, #68]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 8005a22:	f005 fe0b 	bl	800b63c <HAL_UART_Init>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d001      	beq.n	8005a30 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8005a2c:	f7fe fe12 	bl	8004654 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a30:	2100      	movs	r1, #0
 8005a32:	480d      	ldr	r0, [pc, #52]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 8005a34:	f007 fb5e 	bl	800d0f4 <HAL_UARTEx_SetTxFifoThreshold>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d001      	beq.n	8005a42 <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 8005a3e:	f7fe fe09 	bl	8004654 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a42:	2100      	movs	r1, #0
 8005a44:	4808      	ldr	r0, [pc, #32]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 8005a46:	f007 fb93 	bl	800d170 <HAL_UARTEx_SetRxFifoThreshold>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d001      	beq.n	8005a54 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8005a50:	f7fe fe00 	bl	8004654 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8005a54:	4804      	ldr	r0, [pc, #16]	@ (8005a68 <MX_LPUART1_UART_Init+0x88>)
 8005a56:	f007 fb14 	bl	800d082 <HAL_UARTEx_DisableFifoMode>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d001      	beq.n	8005a64 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8005a60:	f7fe fdf8 	bl	8004654 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8005a64:	bf00      	nop
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	20001e5c 	.word	0x20001e5c
 8005a6c:	40008000 	.word	0x40008000
 8005a70:	001e8480 	.word	0x001e8480

08005a74 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005a78:	4b23      	ldr	r3, [pc, #140]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005a7a:	4a24      	ldr	r2, [pc, #144]	@ (8005b0c <MX_USART2_UART_Init+0x98>)
 8005a7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8005a7e:	4b22      	ldr	r3, [pc, #136]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005a80:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8005a84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8005a86:	4b20      	ldr	r3, [pc, #128]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005a88:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005a8c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005a90:	2200      	movs	r2, #0
 8005a92:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8005a94:	4b1c      	ldr	r3, [pc, #112]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005a96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005a9c:	4b1a      	ldr	r3, [pc, #104]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005a9e:	220c      	movs	r2, #12
 8005aa0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005aa2:	4b19      	ldr	r3, [pc, #100]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005aa8:	4b17      	ldr	r3, [pc, #92]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005aaa:	2200      	movs	r2, #0
 8005aac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005aae:	4b16      	ldr	r3, [pc, #88]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005ab4:	4b14      	ldr	r3, [pc, #80]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005aba:	4b13      	ldr	r3, [pc, #76]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005abc:	2200      	movs	r2, #0
 8005abe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005ac0:	4811      	ldr	r0, [pc, #68]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005ac2:	f005 fdbb 	bl	800b63c <HAL_UART_Init>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d001      	beq.n	8005ad0 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8005acc:	f7fe fdc2 	bl	8004654 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005ad0:	2100      	movs	r1, #0
 8005ad2:	480d      	ldr	r0, [pc, #52]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005ad4:	f007 fb0e 	bl	800d0f4 <HAL_UARTEx_SetTxFifoThreshold>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d001      	beq.n	8005ae2 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8005ade:	f7fe fdb9 	bl	8004654 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005ae2:	2100      	movs	r1, #0
 8005ae4:	4808      	ldr	r0, [pc, #32]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005ae6:	f007 fb43 	bl	800d170 <HAL_UARTEx_SetRxFifoThreshold>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d001      	beq.n	8005af4 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8005af0:	f7fe fdb0 	bl	8004654 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005af4:	4804      	ldr	r0, [pc, #16]	@ (8005b08 <MX_USART2_UART_Init+0x94>)
 8005af6:	f007 fac4 	bl	800d082 <HAL_UARTEx_DisableFifoMode>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d001      	beq.n	8005b04 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8005b00:	f7fe fda8 	bl	8004654 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005b04:	bf00      	nop
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	20001f28 	.word	0x20001f28
 8005b0c:	40004400 	.word	0x40004400

08005b10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b0a0      	sub	sp, #128	@ 0x80
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b18:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	601a      	str	r2, [r3, #0]
 8005b20:	605a      	str	r2, [r3, #4]
 8005b22:	609a      	str	r2, [r3, #8]
 8005b24:	60da      	str	r2, [r3, #12]
 8005b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005b28:	f107 0318 	add.w	r3, r7, #24
 8005b2c:	2254      	movs	r2, #84	@ 0x54
 8005b2e:	2100      	movs	r1, #0
 8005b30:	4618      	mov	r0, r3
 8005b32:	f007 fd63 	bl	800d5fc <memset>
  if(uartHandle->Instance==LPUART1)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a99      	ldr	r2, [pc, #612]	@ (8005da0 <HAL_UART_MspInit+0x290>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	f040 8093 	bne.w	8005c68 <HAL_UART_MspInit+0x158>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005b42:	2320      	movs	r3, #32
 8005b44:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8005b46:	2300      	movs	r3, #0
 8005b48:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005b4a:	f107 0318 	add.w	r3, r7, #24
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f003 fa3e 	bl	8008fd0 <HAL_RCCEx_PeriphCLKConfig>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d001      	beq.n	8005b5e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005b5a:	f7fe fd7b 	bl	8004654 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005b5e:	4b91      	ldr	r3, [pc, #580]	@ (8005da4 <HAL_UART_MspInit+0x294>)
 8005b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b62:	4a90      	ldr	r2, [pc, #576]	@ (8005da4 <HAL_UART_MspInit+0x294>)
 8005b64:	f043 0301 	orr.w	r3, r3, #1
 8005b68:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8005b6a:	4b8e      	ldr	r3, [pc, #568]	@ (8005da4 <HAL_UART_MspInit+0x294>)
 8005b6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b6e:	f003 0301 	and.w	r3, r3, #1
 8005b72:	617b      	str	r3, [r7, #20]
 8005b74:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b76:	4b8b      	ldr	r3, [pc, #556]	@ (8005da4 <HAL_UART_MspInit+0x294>)
 8005b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b7a:	4a8a      	ldr	r2, [pc, #552]	@ (8005da4 <HAL_UART_MspInit+0x294>)
 8005b7c:	f043 0302 	orr.w	r3, r3, #2
 8005b80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005b82:	4b88      	ldr	r3, [pc, #544]	@ (8005da4 <HAL_UART_MspInit+0x294>)
 8005b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b86:	f003 0302 	and.w	r3, r3, #2
 8005b8a:	613b      	str	r3, [r7, #16]
 8005b8c:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005b8e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005b92:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b94:	2302      	movs	r3, #2
 8005b96:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8005ba0:	2308      	movs	r3, #8
 8005ba2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ba4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005ba8:	4619      	mov	r1, r3
 8005baa:	487f      	ldr	r0, [pc, #508]	@ (8005da8 <HAL_UART_MspInit+0x298>)
 8005bac:	f002 fa64 	bl	8008078 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel4;
 8005bb0:	4b7e      	ldr	r3, [pc, #504]	@ (8005dac <HAL_UART_MspInit+0x29c>)
 8005bb2:	4a7f      	ldr	r2, [pc, #508]	@ (8005db0 <HAL_UART_MspInit+0x2a0>)
 8005bb4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8005bb6:	4b7d      	ldr	r3, [pc, #500]	@ (8005dac <HAL_UART_MspInit+0x29c>)
 8005bb8:	2222      	movs	r2, #34	@ 0x22
 8005bba:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005bbc:	4b7b      	ldr	r3, [pc, #492]	@ (8005dac <HAL_UART_MspInit+0x29c>)
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005bc2:	4b7a      	ldr	r3, [pc, #488]	@ (8005dac <HAL_UART_MspInit+0x29c>)
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005bc8:	4b78      	ldr	r3, [pc, #480]	@ (8005dac <HAL_UART_MspInit+0x29c>)
 8005bca:	2280      	movs	r2, #128	@ 0x80
 8005bcc:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005bce:	4b77      	ldr	r3, [pc, #476]	@ (8005dac <HAL_UART_MspInit+0x29c>)
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005bd4:	4b75      	ldr	r3, [pc, #468]	@ (8005dac <HAL_UART_MspInit+0x29c>)
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8005bda:	4b74      	ldr	r3, [pc, #464]	@ (8005dac <HAL_UART_MspInit+0x29c>)
 8005bdc:	2200      	movs	r2, #0
 8005bde:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005be0:	4b72      	ldr	r3, [pc, #456]	@ (8005dac <HAL_UART_MspInit+0x29c>)
 8005be2:	2200      	movs	r2, #0
 8005be4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8005be6:	4871      	ldr	r0, [pc, #452]	@ (8005dac <HAL_UART_MspInit+0x29c>)
 8005be8:	f001 ff14 	bl	8007a14 <HAL_DMA_Init>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d001      	beq.n	8005bf6 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8005bf2:	f7fe fd2f 	bl	8004654 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a6c      	ldr	r2, [pc, #432]	@ (8005dac <HAL_UART_MspInit+0x29c>)
 8005bfa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005bfe:	4a6b      	ldr	r2, [pc, #428]	@ (8005dac <HAL_UART_MspInit+0x29c>)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel5;
 8005c04:	4b6b      	ldr	r3, [pc, #428]	@ (8005db4 <HAL_UART_MspInit+0x2a4>)
 8005c06:	4a6c      	ldr	r2, [pc, #432]	@ (8005db8 <HAL_UART_MspInit+0x2a8>)
 8005c08:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8005c0a:	4b6a      	ldr	r3, [pc, #424]	@ (8005db4 <HAL_UART_MspInit+0x2a4>)
 8005c0c:	2223      	movs	r2, #35	@ 0x23
 8005c0e:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005c10:	4b68      	ldr	r3, [pc, #416]	@ (8005db4 <HAL_UART_MspInit+0x2a4>)
 8005c12:	2210      	movs	r2, #16
 8005c14:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c16:	4b67      	ldr	r3, [pc, #412]	@ (8005db4 <HAL_UART_MspInit+0x2a4>)
 8005c18:	2200      	movs	r2, #0
 8005c1a:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005c1c:	4b65      	ldr	r3, [pc, #404]	@ (8005db4 <HAL_UART_MspInit+0x2a4>)
 8005c1e:	2280      	movs	r2, #128	@ 0x80
 8005c20:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005c22:	4b64      	ldr	r3, [pc, #400]	@ (8005db4 <HAL_UART_MspInit+0x2a4>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005c28:	4b62      	ldr	r3, [pc, #392]	@ (8005db4 <HAL_UART_MspInit+0x2a4>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8005c2e:	4b61      	ldr	r3, [pc, #388]	@ (8005db4 <HAL_UART_MspInit+0x2a4>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005c34:	4b5f      	ldr	r3, [pc, #380]	@ (8005db4 <HAL_UART_MspInit+0x2a4>)
 8005c36:	2200      	movs	r2, #0
 8005c38:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8005c3a:	485e      	ldr	r0, [pc, #376]	@ (8005db4 <HAL_UART_MspInit+0x2a4>)
 8005c3c:	f001 feea 	bl	8007a14 <HAL_DMA_Init>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d001      	beq.n	8005c4a <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8005c46:	f7fe fd05 	bl	8004654 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a59      	ldr	r2, [pc, #356]	@ (8005db4 <HAL_UART_MspInit+0x2a4>)
 8005c4e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005c50:	4a58      	ldr	r2, [pc, #352]	@ (8005db4 <HAL_UART_MspInit+0x2a4>)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8005c56:	2200      	movs	r2, #0
 8005c58:	2100      	movs	r1, #0
 8005c5a:	205b      	movs	r0, #91	@ 0x5b
 8005c5c:	f001 fea5 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8005c60:	205b      	movs	r0, #91	@ 0x5b
 8005c62:	f001 febc 	bl	80079de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005c66:	e097      	b.n	8005d98 <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART2)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a53      	ldr	r2, [pc, #332]	@ (8005dbc <HAL_UART_MspInit+0x2ac>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	f040 8092 	bne.w	8005d98 <HAL_UART_MspInit+0x288>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005c74:	2302      	movs	r3, #2
 8005c76:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005c78:	2300      	movs	r3, #0
 8005c7a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005c7c:	f107 0318 	add.w	r3, r7, #24
 8005c80:	4618      	mov	r0, r3
 8005c82:	f003 f9a5 	bl	8008fd0 <HAL_RCCEx_PeriphCLKConfig>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d001      	beq.n	8005c90 <HAL_UART_MspInit+0x180>
      Error_Handler();
 8005c8c:	f7fe fce2 	bl	8004654 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005c90:	4b44      	ldr	r3, [pc, #272]	@ (8005da4 <HAL_UART_MspInit+0x294>)
 8005c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c94:	4a43      	ldr	r2, [pc, #268]	@ (8005da4 <HAL_UART_MspInit+0x294>)
 8005c96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c9c:	4b41      	ldr	r3, [pc, #260]	@ (8005da4 <HAL_UART_MspInit+0x294>)
 8005c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ca0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ca4:	60fb      	str	r3, [r7, #12]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ca8:	4b3e      	ldr	r3, [pc, #248]	@ (8005da4 <HAL_UART_MspInit+0x294>)
 8005caa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cac:	4a3d      	ldr	r2, [pc, #244]	@ (8005da4 <HAL_UART_MspInit+0x294>)
 8005cae:	f043 0301 	orr.w	r3, r3, #1
 8005cb2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005cb4:	4b3b      	ldr	r3, [pc, #236]	@ (8005da4 <HAL_UART_MspInit+0x294>)
 8005cb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cb8:	f003 0301 	and.w	r3, r3, #1
 8005cbc:	60bb      	str	r3, [r7, #8]
 8005cbe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005cc0:	230c      	movs	r3, #12
 8005cc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cc4:	2302      	movs	r3, #2
 8005cc6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005cd0:	2307      	movs	r3, #7
 8005cd2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cd4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005cd8:	4619      	mov	r1, r3
 8005cda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005cde:	f002 f9cb 	bl	8008078 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8005ce2:	4b37      	ldr	r3, [pc, #220]	@ (8005dc0 <HAL_UART_MspInit+0x2b0>)
 8005ce4:	4a37      	ldr	r2, [pc, #220]	@ (8005dc4 <HAL_UART_MspInit+0x2b4>)
 8005ce6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8005ce8:	4b35      	ldr	r3, [pc, #212]	@ (8005dc0 <HAL_UART_MspInit+0x2b0>)
 8005cea:	221a      	movs	r2, #26
 8005cec:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005cee:	4b34      	ldr	r3, [pc, #208]	@ (8005dc0 <HAL_UART_MspInit+0x2b0>)
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005cf4:	4b32      	ldr	r3, [pc, #200]	@ (8005dc0 <HAL_UART_MspInit+0x2b0>)
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005cfa:	4b31      	ldr	r3, [pc, #196]	@ (8005dc0 <HAL_UART_MspInit+0x2b0>)
 8005cfc:	2280      	movs	r2, #128	@ 0x80
 8005cfe:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005d00:	4b2f      	ldr	r3, [pc, #188]	@ (8005dc0 <HAL_UART_MspInit+0x2b0>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005d06:	4b2e      	ldr	r3, [pc, #184]	@ (8005dc0 <HAL_UART_MspInit+0x2b0>)
 8005d08:	2200      	movs	r2, #0
 8005d0a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005d0c:	4b2c      	ldr	r3, [pc, #176]	@ (8005dc0 <HAL_UART_MspInit+0x2b0>)
 8005d0e:	2200      	movs	r2, #0
 8005d10:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005d12:	4b2b      	ldr	r3, [pc, #172]	@ (8005dc0 <HAL_UART_MspInit+0x2b0>)
 8005d14:	2200      	movs	r2, #0
 8005d16:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005d18:	4829      	ldr	r0, [pc, #164]	@ (8005dc0 <HAL_UART_MspInit+0x2b0>)
 8005d1a:	f001 fe7b 	bl	8007a14 <HAL_DMA_Init>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d001      	beq.n	8005d28 <HAL_UART_MspInit+0x218>
      Error_Handler();
 8005d24:	f7fe fc96 	bl	8004654 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a25      	ldr	r2, [pc, #148]	@ (8005dc0 <HAL_UART_MspInit+0x2b0>)
 8005d2c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005d30:	4a23      	ldr	r2, [pc, #140]	@ (8005dc0 <HAL_UART_MspInit+0x2b0>)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel3;
 8005d36:	4b24      	ldr	r3, [pc, #144]	@ (8005dc8 <HAL_UART_MspInit+0x2b8>)
 8005d38:	4a24      	ldr	r2, [pc, #144]	@ (8005dcc <HAL_UART_MspInit+0x2bc>)
 8005d3a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8005d3c:	4b22      	ldr	r3, [pc, #136]	@ (8005dc8 <HAL_UART_MspInit+0x2b8>)
 8005d3e:	221b      	movs	r2, #27
 8005d40:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005d42:	4b21      	ldr	r3, [pc, #132]	@ (8005dc8 <HAL_UART_MspInit+0x2b8>)
 8005d44:	2210      	movs	r2, #16
 8005d46:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d48:	4b1f      	ldr	r3, [pc, #124]	@ (8005dc8 <HAL_UART_MspInit+0x2b8>)
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8005dc8 <HAL_UART_MspInit+0x2b8>)
 8005d50:	2280      	movs	r2, #128	@ 0x80
 8005d52:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005d54:	4b1c      	ldr	r3, [pc, #112]	@ (8005dc8 <HAL_UART_MspInit+0x2b8>)
 8005d56:	2200      	movs	r2, #0
 8005d58:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005d5a:	4b1b      	ldr	r3, [pc, #108]	@ (8005dc8 <HAL_UART_MspInit+0x2b8>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005d60:	4b19      	ldr	r3, [pc, #100]	@ (8005dc8 <HAL_UART_MspInit+0x2b8>)
 8005d62:	2200      	movs	r2, #0
 8005d64:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005d66:	4b18      	ldr	r3, [pc, #96]	@ (8005dc8 <HAL_UART_MspInit+0x2b8>)
 8005d68:	2200      	movs	r2, #0
 8005d6a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005d6c:	4816      	ldr	r0, [pc, #88]	@ (8005dc8 <HAL_UART_MspInit+0x2b8>)
 8005d6e:	f001 fe51 	bl	8007a14 <HAL_DMA_Init>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d001      	beq.n	8005d7c <HAL_UART_MspInit+0x26c>
      Error_Handler();
 8005d78:	f7fe fc6c 	bl	8004654 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	4a12      	ldr	r2, [pc, #72]	@ (8005dc8 <HAL_UART_MspInit+0x2b8>)
 8005d80:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005d82:	4a11      	ldr	r2, [pc, #68]	@ (8005dc8 <HAL_UART_MspInit+0x2b8>)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005d88:	2200      	movs	r2, #0
 8005d8a:	2100      	movs	r1, #0
 8005d8c:	2026      	movs	r0, #38	@ 0x26
 8005d8e:	f001 fe0c 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005d92:	2026      	movs	r0, #38	@ 0x26
 8005d94:	f001 fe23 	bl	80079de <HAL_NVIC_EnableIRQ>
}
 8005d98:	bf00      	nop
 8005d9a:	3780      	adds	r7, #128	@ 0x80
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	40008000 	.word	0x40008000
 8005da4:	40021000 	.word	0x40021000
 8005da8:	48000400 	.word	0x48000400
 8005dac:	20001ff4 	.word	0x20001ff4
 8005db0:	40020044 	.word	0x40020044
 8005db4:	20002054 	.word	0x20002054
 8005db8:	40020058 	.word	0x40020058
 8005dbc:	40004400 	.word	0x40004400
 8005dc0:	200020b4 	.word	0x200020b4
 8005dc4:	4002001c 	.word	0x4002001c
 8005dc8:	20002114 	.word	0x20002114
 8005dcc:	40020030 	.word	0x40020030

08005dd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005dd0:	480d      	ldr	r0, [pc, #52]	@ (8005e08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005dd2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005dd4:	f7ff f992 	bl	80050fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005dd8:	480c      	ldr	r0, [pc, #48]	@ (8005e0c <LoopForever+0x6>)
  ldr r1, =_edata
 8005dda:	490d      	ldr	r1, [pc, #52]	@ (8005e10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8005e14 <LoopForever+0xe>)
  movs r3, #0
 8005dde:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005de0:	e002      	b.n	8005de8 <LoopCopyDataInit>

08005de2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005de2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005de4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005de6:	3304      	adds	r3, #4

08005de8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005de8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005dea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005dec:	d3f9      	bcc.n	8005de2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005dee:	4a0a      	ldr	r2, [pc, #40]	@ (8005e18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005df0:	4c0a      	ldr	r4, [pc, #40]	@ (8005e1c <LoopForever+0x16>)
  movs r3, #0
 8005df2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005df4:	e001      	b.n	8005dfa <LoopFillZerobss>

08005df6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005df6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005df8:	3204      	adds	r2, #4

08005dfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005dfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005dfc:	d3fb      	bcc.n	8005df6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005dfe:	f007 fc1b 	bl	800d638 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005e02:	f7fe f981 	bl	8004108 <main>

08005e06 <LoopForever>:

LoopForever:
    b LoopForever
 8005e06:	e7fe      	b.n	8005e06 <LoopForever>
  ldr   r0, =_estack
 8005e08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005e10:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8005e14:	0800e654 	.word	0x0800e654
  ldr r2, =_sbss
 8005e18:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8005e1c:	200022c0 	.word	0x200022c0

08005e20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005e20:	e7fe      	b.n	8005e20 <ADC1_2_IRQHandler>

08005e22 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e22:	b580      	push	{r7, lr}
 8005e24:	b082      	sub	sp, #8
 8005e26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e2c:	2003      	movs	r0, #3
 8005e2e:	f001 fdb1 	bl	8007994 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005e32:	2000      	movs	r0, #0
 8005e34:	f000 f80e 	bl	8005e54 <HAL_InitTick>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d002      	beq.n	8005e44 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	71fb      	strb	r3, [r7, #7]
 8005e42:	e001      	b.n	8005e48 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005e44:	f7ff f856 	bl	8004ef4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005e48:	79fb      	ldrb	r3, [r7, #7]

}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3708      	adds	r7, #8
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}
	...

08005e54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005e60:	4b16      	ldr	r3, [pc, #88]	@ (8005ebc <HAL_InitTick+0x68>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d022      	beq.n	8005eae <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005e68:	4b15      	ldr	r3, [pc, #84]	@ (8005ec0 <HAL_InitTick+0x6c>)
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	4b13      	ldr	r3, [pc, #76]	@ (8005ebc <HAL_InitTick+0x68>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005e74:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f001 fdbc 	bl	80079fa <HAL_SYSTICK_Config>
 8005e82:	4603      	mov	r3, r0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d10f      	bne.n	8005ea8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2b0f      	cmp	r3, #15
 8005e8c:	d809      	bhi.n	8005ea2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005e8e:	2200      	movs	r2, #0
 8005e90:	6879      	ldr	r1, [r7, #4]
 8005e92:	f04f 30ff 	mov.w	r0, #4294967295
 8005e96:	f001 fd88 	bl	80079aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8005ec4 <HAL_InitTick+0x70>)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6013      	str	r3, [r2, #0]
 8005ea0:	e007      	b.n	8005eb2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	73fb      	strb	r3, [r7, #15]
 8005ea6:	e004      	b.n	8005eb2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	73fb      	strb	r3, [r7, #15]
 8005eac:	e001      	b.n	8005eb2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3710      	adds	r7, #16
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	20000180 	.word	0x20000180
 8005ec0:	20000178 	.word	0x20000178
 8005ec4:	2000017c 	.word	0x2000017c

08005ec8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005ecc:	4b05      	ldr	r3, [pc, #20]	@ (8005ee4 <HAL_IncTick+0x1c>)
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	4b05      	ldr	r3, [pc, #20]	@ (8005ee8 <HAL_IncTick+0x20>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4413      	add	r3, r2
 8005ed6:	4a03      	ldr	r2, [pc, #12]	@ (8005ee4 <HAL_IncTick+0x1c>)
 8005ed8:	6013      	str	r3, [r2, #0]
}
 8005eda:	bf00      	nop
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr
 8005ee4:	20002174 	.word	0x20002174
 8005ee8:	20000180 	.word	0x20000180

08005eec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005eec:	b480      	push	{r7}
 8005eee:	af00      	add	r7, sp, #0
  return uwTick;
 8005ef0:	4b03      	ldr	r3, [pc, #12]	@ (8005f00 <HAL_GetTick+0x14>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr
 8005efe:	bf00      	nop
 8005f00:	20002174 	.word	0x20002174

08005f04 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	431a      	orrs	r2, r3
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	609a      	str	r2, [r3, #8]
}
 8005f1e:	bf00      	nop
 8005f20:	370c      	adds	r7, #12
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	b083      	sub	sp, #12
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
 8005f32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	431a      	orrs	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	609a      	str	r2, [r3, #8]
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b083      	sub	sp, #12
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b087      	sub	sp, #28
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
 8005f78:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	3360      	adds	r3, #96	@ 0x60
 8005f7e:	461a      	mov	r2, r3
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	009b      	lsls	r3, r3, #2
 8005f84:	4413      	add	r3, r2
 8005f86:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	4b08      	ldr	r3, [pc, #32]	@ (8005fb0 <LL_ADC_SetOffset+0x44>)
 8005f8e:	4013      	ands	r3, r2
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	430a      	orrs	r2, r1
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005fa4:	bf00      	nop
 8005fa6:	371c      	adds	r7, #28
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr
 8005fb0:	03fff000 	.word	0x03fff000

08005fb4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	3360      	adds	r3, #96	@ 0x60
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	4413      	add	r3, r2
 8005fca:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3714      	adds	r7, #20
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b087      	sub	sp, #28
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	60b9      	str	r1, [r7, #8]
 8005fea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	3360      	adds	r3, #96	@ 0x60
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	4413      	add	r3, r2
 8005ff8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	431a      	orrs	r2, r3
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800600a:	bf00      	nop
 800600c:	371c      	adds	r7, #28
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr

08006016 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006016:	b480      	push	{r7}
 8006018:	b087      	sub	sp, #28
 800601a:	af00      	add	r7, sp, #0
 800601c:	60f8      	str	r0, [r7, #12]
 800601e:	60b9      	str	r1, [r7, #8]
 8006020:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	3360      	adds	r3, #96	@ 0x60
 8006026:	461a      	mov	r2, r3
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	4413      	add	r3, r2
 800602e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	431a      	orrs	r2, r3
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006040:	bf00      	nop
 8006042:	371c      	adds	r7, #28
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800604c:	b480      	push	{r7}
 800604e:	b087      	sub	sp, #28
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	3360      	adds	r3, #96	@ 0x60
 800605c:	461a      	mov	r2, r3
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	4413      	add	r3, r2
 8006064:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	431a      	orrs	r2, r3
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006076:	bf00      	nop
 8006078:	371c      	adds	r7, #28
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr

08006082 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006082:	b480      	push	{r7}
 8006084:	b083      	sub	sp, #12
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
 800608a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	431a      	orrs	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	615a      	str	r2, [r3, #20]
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d101      	bne.n	80060c0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80060bc:	2301      	movs	r3, #1
 80060be:	e000      	b.n	80060c2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	370c      	adds	r7, #12
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr

080060ce <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80060ce:	b480      	push	{r7}
 80060d0:	b087      	sub	sp, #28
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	60f8      	str	r0, [r7, #12]
 80060d6:	60b9      	str	r1, [r7, #8]
 80060d8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	3330      	adds	r3, #48	@ 0x30
 80060de:	461a      	mov	r2, r3
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	0a1b      	lsrs	r3, r3, #8
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	f003 030c 	and.w	r3, r3, #12
 80060ea:	4413      	add	r3, r2
 80060ec:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	f003 031f 	and.w	r3, r3, #31
 80060f8:	211f      	movs	r1, #31
 80060fa:	fa01 f303 	lsl.w	r3, r1, r3
 80060fe:	43db      	mvns	r3, r3
 8006100:	401a      	ands	r2, r3
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	0e9b      	lsrs	r3, r3, #26
 8006106:	f003 011f 	and.w	r1, r3, #31
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	f003 031f 	and.w	r3, r3, #31
 8006110:	fa01 f303 	lsl.w	r3, r1, r3
 8006114:	431a      	orrs	r2, r3
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800611a:	bf00      	nop
 800611c:	371c      	adds	r7, #28
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr

08006126 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006126:	b480      	push	{r7}
 8006128:	b087      	sub	sp, #28
 800612a:	af00      	add	r7, sp, #0
 800612c:	60f8      	str	r0, [r7, #12]
 800612e:	60b9      	str	r1, [r7, #8]
 8006130:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	3314      	adds	r3, #20
 8006136:	461a      	mov	r2, r3
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	0e5b      	lsrs	r3, r3, #25
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	f003 0304 	and.w	r3, r3, #4
 8006142:	4413      	add	r3, r2
 8006144:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	0d1b      	lsrs	r3, r3, #20
 800614e:	f003 031f 	and.w	r3, r3, #31
 8006152:	2107      	movs	r1, #7
 8006154:	fa01 f303 	lsl.w	r3, r1, r3
 8006158:	43db      	mvns	r3, r3
 800615a:	401a      	ands	r2, r3
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	0d1b      	lsrs	r3, r3, #20
 8006160:	f003 031f 	and.w	r3, r3, #31
 8006164:	6879      	ldr	r1, [r7, #4]
 8006166:	fa01 f303 	lsl.w	r3, r1, r3
 800616a:	431a      	orrs	r2, r3
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006170:	bf00      	nop
 8006172:	371c      	adds	r7, #28
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr

0800617c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800617c:	b480      	push	{r7}
 800617e:	b085      	sub	sp, #20
 8006180:	af00      	add	r7, sp, #0
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006194:	43db      	mvns	r3, r3
 8006196:	401a      	ands	r2, r3
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f003 0318 	and.w	r3, r3, #24
 800619e:	4908      	ldr	r1, [pc, #32]	@ (80061c0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80061a0:	40d9      	lsrs	r1, r3
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	400b      	ands	r3, r1
 80061a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061aa:	431a      	orrs	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80061b2:	bf00      	nop
 80061b4:	3714      	adds	r7, #20
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	0007ffff 	.word	0x0007ffff

080061c4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	f003 031f 	and.w	r3, r3, #31
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	370c      	adds	r7, #12
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80061f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	6093      	str	r3, [r2, #8]
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006214:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006218:	d101      	bne.n	800621e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800621a:	2301      	movs	r3, #1
 800621c:	e000      	b.n	8006220 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800623c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006240:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006264:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006268:	d101      	bne.n	800626e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800626a:	2301      	movs	r3, #1
 800626c:	e000      	b.n	8006270 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800626e:	2300      	movs	r3, #0
}
 8006270:	4618      	mov	r0, r3
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800628c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006290:	f043 0201 	orr.w	r2, r3, #1
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006298:	bf00      	nop
 800629a:	370c      	adds	r7, #12
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80062b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80062b8:	f043 0202 	orr.w	r2, r3, #2
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80062c0:	bf00      	nop
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f003 0301 	and.w	r3, r3, #1
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d101      	bne.n	80062e4 <LL_ADC_IsEnabled+0x18>
 80062e0:	2301      	movs	r3, #1
 80062e2:	e000      	b.n	80062e6 <LL_ADC_IsEnabled+0x1a>
 80062e4:	2300      	movs	r3, #0
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	370c      	adds	r7, #12
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr

080062f2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80062f2:	b480      	push	{r7}
 80062f4:	b083      	sub	sp, #12
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f003 0302 	and.w	r3, r3, #2
 8006302:	2b02      	cmp	r3, #2
 8006304:	d101      	bne.n	800630a <LL_ADC_IsDisableOngoing+0x18>
 8006306:	2301      	movs	r3, #1
 8006308:	e000      	b.n	800630c <LL_ADC_IsDisableOngoing+0x1a>
 800630a:	2300      	movs	r3, #0
}
 800630c:	4618      	mov	r0, r3
 800630e:	370c      	adds	r7, #12
 8006310:	46bd      	mov	sp, r7
 8006312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006316:	4770      	bx	lr

08006318 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006318:	b480      	push	{r7}
 800631a:	b083      	sub	sp, #12
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006328:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800632c:	f043 0204 	orr.w	r2, r3, #4
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006334:	bf00      	nop
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr

08006340 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f003 0304 	and.w	r3, r3, #4
 8006350:	2b04      	cmp	r3, #4
 8006352:	d101      	bne.n	8006358 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006354:	2301      	movs	r3, #1
 8006356:	e000      	b.n	800635a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006358:	2300      	movs	r3, #0
}
 800635a:	4618      	mov	r0, r3
 800635c:	370c      	adds	r7, #12
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr

08006366 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006366:	b480      	push	{r7}
 8006368:	b083      	sub	sp, #12
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	f003 0308 	and.w	r3, r3, #8
 8006376:	2b08      	cmp	r3, #8
 8006378:	d101      	bne.n	800637e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800637a:	2301      	movs	r3, #1
 800637c:	e000      	b.n	8006380 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800637e:	2300      	movs	r3, #0
}
 8006380:	4618      	mov	r0, r3
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800638c:	b590      	push	{r4, r7, lr}
 800638e:	b089      	sub	sp, #36	@ 0x24
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006394:	2300      	movs	r3, #0
 8006396:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006398:	2300      	movs	r3, #0
 800639a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d101      	bne.n	80063a6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e1a9      	b.n	80066fa <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d109      	bne.n	80063c8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f7fd fb6d 	bl	8003a94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4618      	mov	r0, r3
 80063ce:	f7ff ff19 	bl	8006204 <LL_ADC_IsDeepPowerDownEnabled>
 80063d2:	4603      	mov	r3, r0
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d004      	beq.n	80063e2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4618      	mov	r0, r3
 80063de:	f7ff feff 	bl	80061e0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4618      	mov	r0, r3
 80063e8:	f7ff ff34 	bl	8006254 <LL_ADC_IsInternalRegulatorEnabled>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d115      	bne.n	800641e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4618      	mov	r0, r3
 80063f8:	f7ff ff18 	bl	800622c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80063fc:	4b9c      	ldr	r3, [pc, #624]	@ (8006670 <HAL_ADC_Init+0x2e4>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	099b      	lsrs	r3, r3, #6
 8006402:	4a9c      	ldr	r2, [pc, #624]	@ (8006674 <HAL_ADC_Init+0x2e8>)
 8006404:	fba2 2303 	umull	r2, r3, r2, r3
 8006408:	099b      	lsrs	r3, r3, #6
 800640a:	3301      	adds	r3, #1
 800640c:	005b      	lsls	r3, r3, #1
 800640e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006410:	e002      	b.n	8006418 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	3b01      	subs	r3, #1
 8006416:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1f9      	bne.n	8006412 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4618      	mov	r0, r3
 8006424:	f7ff ff16 	bl	8006254 <LL_ADC_IsInternalRegulatorEnabled>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d10d      	bne.n	800644a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006432:	f043 0210 	orr.w	r2, r3, #16
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800643e:	f043 0201 	orr.w	r2, r3, #1
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4618      	mov	r0, r3
 8006450:	f7ff ff76 	bl	8006340 <LL_ADC_REG_IsConversionOngoing>
 8006454:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800645a:	f003 0310 	and.w	r3, r3, #16
 800645e:	2b00      	cmp	r3, #0
 8006460:	f040 8142 	bne.w	80066e8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	2b00      	cmp	r3, #0
 8006468:	f040 813e 	bne.w	80066e8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006470:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006474:	f043 0202 	orr.w	r2, r3, #2
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4618      	mov	r0, r3
 8006482:	f7ff ff23 	bl	80062cc <LL_ADC_IsEnabled>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d141      	bne.n	8006510 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006494:	d004      	beq.n	80064a0 <HAL_ADC_Init+0x114>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a77      	ldr	r2, [pc, #476]	@ (8006678 <HAL_ADC_Init+0x2ec>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d10f      	bne.n	80064c0 <HAL_ADC_Init+0x134>
 80064a0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80064a4:	f7ff ff12 	bl	80062cc <LL_ADC_IsEnabled>
 80064a8:	4604      	mov	r4, r0
 80064aa:	4873      	ldr	r0, [pc, #460]	@ (8006678 <HAL_ADC_Init+0x2ec>)
 80064ac:	f7ff ff0e 	bl	80062cc <LL_ADC_IsEnabled>
 80064b0:	4603      	mov	r3, r0
 80064b2:	4323      	orrs	r3, r4
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	bf0c      	ite	eq
 80064b8:	2301      	moveq	r3, #1
 80064ba:	2300      	movne	r3, #0
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	e012      	b.n	80064e6 <HAL_ADC_Init+0x15a>
 80064c0:	486e      	ldr	r0, [pc, #440]	@ (800667c <HAL_ADC_Init+0x2f0>)
 80064c2:	f7ff ff03 	bl	80062cc <LL_ADC_IsEnabled>
 80064c6:	4604      	mov	r4, r0
 80064c8:	486d      	ldr	r0, [pc, #436]	@ (8006680 <HAL_ADC_Init+0x2f4>)
 80064ca:	f7ff feff 	bl	80062cc <LL_ADC_IsEnabled>
 80064ce:	4603      	mov	r3, r0
 80064d0:	431c      	orrs	r4, r3
 80064d2:	486c      	ldr	r0, [pc, #432]	@ (8006684 <HAL_ADC_Init+0x2f8>)
 80064d4:	f7ff fefa 	bl	80062cc <LL_ADC_IsEnabled>
 80064d8:	4603      	mov	r3, r0
 80064da:	4323      	orrs	r3, r4
 80064dc:	2b00      	cmp	r3, #0
 80064de:	bf0c      	ite	eq
 80064e0:	2301      	moveq	r3, #1
 80064e2:	2300      	movne	r3, #0
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d012      	beq.n	8006510 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80064f2:	d004      	beq.n	80064fe <HAL_ADC_Init+0x172>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a5f      	ldr	r2, [pc, #380]	@ (8006678 <HAL_ADC_Init+0x2ec>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d101      	bne.n	8006502 <HAL_ADC_Init+0x176>
 80064fe:	4a62      	ldr	r2, [pc, #392]	@ (8006688 <HAL_ADC_Init+0x2fc>)
 8006500:	e000      	b.n	8006504 <HAL_ADC_Init+0x178>
 8006502:	4a62      	ldr	r2, [pc, #392]	@ (800668c <HAL_ADC_Init+0x300>)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	4619      	mov	r1, r3
 800650a:	4610      	mov	r0, r2
 800650c:	f7ff fcfa 	bl	8005f04 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	7f5b      	ldrb	r3, [r3, #29]
 8006514:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800651a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006520:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006526:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800652e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006530:	4313      	orrs	r3, r2
 8006532:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800653a:	2b01      	cmp	r3, #1
 800653c:	d106      	bne.n	800654c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006542:	3b01      	subs	r3, #1
 8006544:	045b      	lsls	r3, r3, #17
 8006546:	69ba      	ldr	r2, [r7, #24]
 8006548:	4313      	orrs	r3, r2
 800654a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006550:	2b00      	cmp	r3, #0
 8006552:	d009      	beq.n	8006568 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006558:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006560:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006562:	69ba      	ldr	r2, [r7, #24]
 8006564:	4313      	orrs	r3, r2
 8006566:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68da      	ldr	r2, [r3, #12]
 800656e:	4b48      	ldr	r3, [pc, #288]	@ (8006690 <HAL_ADC_Init+0x304>)
 8006570:	4013      	ands	r3, r2
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	6812      	ldr	r2, [r2, #0]
 8006576:	69b9      	ldr	r1, [r7, #24]
 8006578:	430b      	orrs	r3, r1
 800657a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4618      	mov	r0, r3
 8006598:	f7ff fee5 	bl	8006366 <LL_ADC_INJ_IsConversionOngoing>
 800659c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d17f      	bne.n	80066a4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d17c      	bne.n	80066a4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80065ae:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80065b6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80065b8:	4313      	orrs	r3, r2
 80065ba:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065c6:	f023 0302 	bic.w	r3, r3, #2
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	6812      	ldr	r2, [r2, #0]
 80065ce:	69b9      	ldr	r1, [r7, #24]
 80065d0:	430b      	orrs	r3, r1
 80065d2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d017      	beq.n	800660c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	691a      	ldr	r2, [r3, #16]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80065ea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80065f4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80065f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	6911      	ldr	r1, [r2, #16]
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	6812      	ldr	r2, [r2, #0]
 8006604:	430b      	orrs	r3, r1
 8006606:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800660a:	e013      	b.n	8006634 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	691a      	ldr	r2, [r3, #16]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800661a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006624:	687a      	ldr	r2, [r7, #4]
 8006626:	6812      	ldr	r2, [r2, #0]
 8006628:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800662c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006630:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800663a:	2b01      	cmp	r3, #1
 800663c:	d12a      	bne.n	8006694 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006648:	f023 0304 	bic.w	r3, r3, #4
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006654:	4311      	orrs	r1, r2
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800665a:	4311      	orrs	r1, r2
 800665c:	687a      	ldr	r2, [r7, #4]
 800665e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006660:	430a      	orrs	r2, r1
 8006662:	431a      	orrs	r2, r3
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f042 0201 	orr.w	r2, r2, #1
 800666c:	611a      	str	r2, [r3, #16]
 800666e:	e019      	b.n	80066a4 <HAL_ADC_Init+0x318>
 8006670:	20000178 	.word	0x20000178
 8006674:	053e2d63 	.word	0x053e2d63
 8006678:	50000100 	.word	0x50000100
 800667c:	50000400 	.word	0x50000400
 8006680:	50000500 	.word	0x50000500
 8006684:	50000600 	.word	0x50000600
 8006688:	50000300 	.word	0x50000300
 800668c:	50000700 	.word	0x50000700
 8006690:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	691a      	ldr	r2, [r3, #16]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f022 0201 	bic.w	r2, r2, #1
 80066a2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d10c      	bne.n	80066c6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066b2:	f023 010f 	bic.w	r1, r3, #15
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a1b      	ldr	r3, [r3, #32]
 80066ba:	1e5a      	subs	r2, r3, #1
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	430a      	orrs	r2, r1
 80066c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80066c4:	e007      	b.n	80066d6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f022 020f 	bic.w	r2, r2, #15
 80066d4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066da:	f023 0303 	bic.w	r3, r3, #3
 80066de:	f043 0201 	orr.w	r2, r3, #1
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80066e6:	e007      	b.n	80066f8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ec:	f043 0210 	orr.w	r2, r3, #16
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80066f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3724      	adds	r7, #36	@ 0x24
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd90      	pop	{r4, r7, pc}
 8006702:	bf00      	nop

08006704 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b086      	sub	sp, #24
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006718:	d004      	beq.n	8006724 <HAL_ADC_Start_DMA+0x20>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a5a      	ldr	r2, [pc, #360]	@ (8006888 <HAL_ADC_Start_DMA+0x184>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d101      	bne.n	8006728 <HAL_ADC_Start_DMA+0x24>
 8006724:	4b59      	ldr	r3, [pc, #356]	@ (800688c <HAL_ADC_Start_DMA+0x188>)
 8006726:	e000      	b.n	800672a <HAL_ADC_Start_DMA+0x26>
 8006728:	4b59      	ldr	r3, [pc, #356]	@ (8006890 <HAL_ADC_Start_DMA+0x18c>)
 800672a:	4618      	mov	r0, r3
 800672c:	f7ff fd4a 	bl	80061c4 <LL_ADC_GetMultimode>
 8006730:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4618      	mov	r0, r3
 8006738:	f7ff fe02 	bl	8006340 <LL_ADC_REG_IsConversionOngoing>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	f040 809b 	bne.w	800687a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800674a:	2b01      	cmp	r3, #1
 800674c:	d101      	bne.n	8006752 <HAL_ADC_Start_DMA+0x4e>
 800674e:	2302      	movs	r3, #2
 8006750:	e096      	b.n	8006880 <HAL_ADC_Start_DMA+0x17c>
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a4d      	ldr	r2, [pc, #308]	@ (8006894 <HAL_ADC_Start_DMA+0x190>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d008      	beq.n	8006776 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d005      	beq.n	8006776 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	2b05      	cmp	r3, #5
 800676e:	d002      	beq.n	8006776 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	2b09      	cmp	r3, #9
 8006774:	d17a      	bne.n	800686c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006776:	68f8      	ldr	r0, [r7, #12]
 8006778:	f000 fcf6 	bl	8007168 <ADC_Enable>
 800677c:	4603      	mov	r3, r0
 800677e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006780:	7dfb      	ldrb	r3, [r7, #23]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d16d      	bne.n	8006862 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800678a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800678e:	f023 0301 	bic.w	r3, r3, #1
 8006792:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a3a      	ldr	r2, [pc, #232]	@ (8006888 <HAL_ADC_Start_DMA+0x184>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d009      	beq.n	80067b8 <HAL_ADC_Start_DMA+0xb4>
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a3b      	ldr	r2, [pc, #236]	@ (8006898 <HAL_ADC_Start_DMA+0x194>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d002      	beq.n	80067b4 <HAL_ADC_Start_DMA+0xb0>
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	e003      	b.n	80067bc <HAL_ADC_Start_DMA+0xb8>
 80067b4:	4b39      	ldr	r3, [pc, #228]	@ (800689c <HAL_ADC_Start_DMA+0x198>)
 80067b6:	e001      	b.n	80067bc <HAL_ADC_Start_DMA+0xb8>
 80067b8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	6812      	ldr	r2, [r2, #0]
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d002      	beq.n	80067ca <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d105      	bne.n	80067d6 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067ce:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d006      	beq.n	80067f0 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067e6:	f023 0206 	bic.w	r2, r3, #6
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	661a      	str	r2, [r3, #96]	@ 0x60
 80067ee:	e002      	b.n	80067f6 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2200      	movs	r2, #0
 80067f4:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067fa:	4a29      	ldr	r2, [pc, #164]	@ (80068a0 <HAL_ADC_Start_DMA+0x19c>)
 80067fc:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006802:	4a28      	ldr	r2, [pc, #160]	@ (80068a4 <HAL_ADC_Start_DMA+0x1a0>)
 8006804:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800680a:	4a27      	ldr	r2, [pc, #156]	@ (80068a8 <HAL_ADC_Start_DMA+0x1a4>)
 800680c:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	221c      	movs	r2, #28
 8006814:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2200      	movs	r2, #0
 800681a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	685a      	ldr	r2, [r3, #4]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f042 0210 	orr.w	r2, r2, #16
 800682c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	68da      	ldr	r2, [r3, #12]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f042 0201 	orr.w	r2, r2, #1
 800683c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	3340      	adds	r3, #64	@ 0x40
 8006848:	4619      	mov	r1, r3
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f001 f989 	bl	8007b64 <HAL_DMA_Start_IT>
 8006852:	4603      	mov	r3, r0
 8006854:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4618      	mov	r0, r3
 800685c:	f7ff fd5c 	bl	8006318 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8006860:	e00d      	b.n	800687e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800686a:	e008      	b.n	800687e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2200      	movs	r2, #0
 8006874:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8006878:	e001      	b.n	800687e <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800687a:	2302      	movs	r3, #2
 800687c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800687e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006880:	4618      	mov	r0, r3
 8006882:	3718      	adds	r7, #24
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	50000100 	.word	0x50000100
 800688c:	50000300 	.word	0x50000300
 8006890:	50000700 	.word	0x50000700
 8006894:	50000600 	.word	0x50000600
 8006898:	50000500 	.word	0x50000500
 800689c:	50000400 	.word	0x50000400
 80068a0:	08007353 	.word	0x08007353
 80068a4:	0800742b 	.word	0x0800742b
 80068a8:	08007447 	.word	0x08007447

080068ac <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b083      	sub	sp, #12
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80068b4:	bf00      	nop
 80068b6:	370c      	adds	r7, #12
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr

080068c0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80068c8:	bf00      	nop
 80068ca:	370c      	adds	r7, #12
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80068dc:	bf00      	nop
 80068de:	370c      	adds	r7, #12
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b0b6      	sub	sp, #216	@ 0xd8
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80068f2:	2300      	movs	r3, #0
 80068f4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80068f8:	2300      	movs	r3, #0
 80068fa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006902:	2b01      	cmp	r3, #1
 8006904:	d102      	bne.n	800690c <HAL_ADC_ConfigChannel+0x24>
 8006906:	2302      	movs	r3, #2
 8006908:	f000 bc13 	b.w	8007132 <HAL_ADC_ConfigChannel+0x84a>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4618      	mov	r0, r3
 800691a:	f7ff fd11 	bl	8006340 <LL_ADC_REG_IsConversionOngoing>
 800691e:	4603      	mov	r3, r0
 8006920:	2b00      	cmp	r3, #0
 8006922:	f040 83f3 	bne.w	800710c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6818      	ldr	r0, [r3, #0]
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	6859      	ldr	r1, [r3, #4]
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	461a      	mov	r2, r3
 8006934:	f7ff fbcb 	bl	80060ce <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4618      	mov	r0, r3
 800693e:	f7ff fcff 	bl	8006340 <LL_ADC_REG_IsConversionOngoing>
 8006942:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4618      	mov	r0, r3
 800694c:	f7ff fd0b 	bl	8006366 <LL_ADC_INJ_IsConversionOngoing>
 8006950:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006954:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006958:	2b00      	cmp	r3, #0
 800695a:	f040 81d9 	bne.w	8006d10 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800695e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006962:	2b00      	cmp	r3, #0
 8006964:	f040 81d4 	bne.w	8006d10 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006970:	d10f      	bne.n	8006992 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6818      	ldr	r0, [r3, #0]
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	2200      	movs	r2, #0
 800697c:	4619      	mov	r1, r3
 800697e:	f7ff fbd2 	bl	8006126 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800698a:	4618      	mov	r0, r3
 800698c:	f7ff fb79 	bl	8006082 <LL_ADC_SetSamplingTimeCommonConfig>
 8006990:	e00e      	b.n	80069b0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6818      	ldr	r0, [r3, #0]
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	6819      	ldr	r1, [r3, #0]
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	461a      	mov	r2, r3
 80069a0:	f7ff fbc1 	bl	8006126 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2100      	movs	r1, #0
 80069aa:	4618      	mov	r0, r3
 80069ac:	f7ff fb69 	bl	8006082 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	695a      	ldr	r2, [r3, #20]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	08db      	lsrs	r3, r3, #3
 80069bc:	f003 0303 	and.w	r3, r3, #3
 80069c0:	005b      	lsls	r3, r3, #1
 80069c2:	fa02 f303 	lsl.w	r3, r2, r3
 80069c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	2b04      	cmp	r3, #4
 80069d0:	d022      	beq.n	8006a18 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6818      	ldr	r0, [r3, #0]
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	6919      	ldr	r1, [r3, #16]
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80069e2:	f7ff fac3 	bl	8005f6c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6818      	ldr	r0, [r3, #0]
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	6919      	ldr	r1, [r3, #16]
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	461a      	mov	r2, r3
 80069f4:	f7ff fb0f 	bl	8006016 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6818      	ldr	r0, [r3, #0]
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d102      	bne.n	8006a0e <HAL_ADC_ConfigChannel+0x126>
 8006a08:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a0c:	e000      	b.n	8006a10 <HAL_ADC_ConfigChannel+0x128>
 8006a0e:	2300      	movs	r3, #0
 8006a10:	461a      	mov	r2, r3
 8006a12:	f7ff fb1b 	bl	800604c <LL_ADC_SetOffsetSaturation>
 8006a16:	e17b      	b.n	8006d10 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2100      	movs	r1, #0
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f7ff fac8 	bl	8005fb4 <LL_ADC_GetOffsetChannel>
 8006a24:	4603      	mov	r3, r0
 8006a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d10a      	bne.n	8006a44 <HAL_ADC_ConfigChannel+0x15c>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	2100      	movs	r1, #0
 8006a34:	4618      	mov	r0, r3
 8006a36:	f7ff fabd 	bl	8005fb4 <LL_ADC_GetOffsetChannel>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	0e9b      	lsrs	r3, r3, #26
 8006a3e:	f003 021f 	and.w	r2, r3, #31
 8006a42:	e01e      	b.n	8006a82 <HAL_ADC_ConfigChannel+0x19a>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2100      	movs	r1, #0
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f7ff fab2 	bl	8005fb4 <LL_ADC_GetOffsetChannel>
 8006a50:	4603      	mov	r3, r0
 8006a52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a56:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006a5a:	fa93 f3a3 	rbit	r3, r3
 8006a5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006a62:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a66:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006a6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d101      	bne.n	8006a76 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8006a72:	2320      	movs	r3, #32
 8006a74:	e004      	b.n	8006a80 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8006a76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a7a:	fab3 f383 	clz	r3, r3
 8006a7e:	b2db      	uxtb	r3, r3
 8006a80:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d105      	bne.n	8006a9a <HAL_ADC_ConfigChannel+0x1b2>
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	0e9b      	lsrs	r3, r3, #26
 8006a94:	f003 031f 	and.w	r3, r3, #31
 8006a98:	e018      	b.n	8006acc <HAL_ADC_ConfigChannel+0x1e4>
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006aa2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006aa6:	fa93 f3a3 	rbit	r3, r3
 8006aaa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8006aae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ab2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8006ab6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d101      	bne.n	8006ac2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8006abe:	2320      	movs	r3, #32
 8006ac0:	e004      	b.n	8006acc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8006ac2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006ac6:	fab3 f383 	clz	r3, r3
 8006aca:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d106      	bne.n	8006ade <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	2100      	movs	r1, #0
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7ff fa81 	bl	8005fe0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	2101      	movs	r1, #1
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f7ff fa65 	bl	8005fb4 <LL_ADC_GetOffsetChannel>
 8006aea:	4603      	mov	r3, r0
 8006aec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d10a      	bne.n	8006b0a <HAL_ADC_ConfigChannel+0x222>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2101      	movs	r1, #1
 8006afa:	4618      	mov	r0, r3
 8006afc:	f7ff fa5a 	bl	8005fb4 <LL_ADC_GetOffsetChannel>
 8006b00:	4603      	mov	r3, r0
 8006b02:	0e9b      	lsrs	r3, r3, #26
 8006b04:	f003 021f 	and.w	r2, r3, #31
 8006b08:	e01e      	b.n	8006b48 <HAL_ADC_ConfigChannel+0x260>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2101      	movs	r1, #1
 8006b10:	4618      	mov	r0, r3
 8006b12:	f7ff fa4f 	bl	8005fb4 <LL_ADC_GetOffsetChannel>
 8006b16:	4603      	mov	r3, r0
 8006b18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b1c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006b20:	fa93 f3a3 	rbit	r3, r3
 8006b24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8006b28:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006b2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8006b30:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d101      	bne.n	8006b3c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8006b38:	2320      	movs	r3, #32
 8006b3a:	e004      	b.n	8006b46 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8006b3c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006b40:	fab3 f383 	clz	r3, r3
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d105      	bne.n	8006b60 <HAL_ADC_ConfigChannel+0x278>
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	0e9b      	lsrs	r3, r3, #26
 8006b5a:	f003 031f 	and.w	r3, r3, #31
 8006b5e:	e018      	b.n	8006b92 <HAL_ADC_ConfigChannel+0x2aa>
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b6c:	fa93 f3a3 	rbit	r3, r3
 8006b70:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8006b74:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8006b7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d101      	bne.n	8006b88 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8006b84:	2320      	movs	r3, #32
 8006b86:	e004      	b.n	8006b92 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8006b88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b8c:	fab3 f383 	clz	r3, r3
 8006b90:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d106      	bne.n	8006ba4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	2101      	movs	r1, #1
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f7ff fa1e 	bl	8005fe0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	2102      	movs	r1, #2
 8006baa:	4618      	mov	r0, r3
 8006bac:	f7ff fa02 	bl	8005fb4 <LL_ADC_GetOffsetChannel>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d10a      	bne.n	8006bd0 <HAL_ADC_ConfigChannel+0x2e8>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2102      	movs	r1, #2
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f7ff f9f7 	bl	8005fb4 <LL_ADC_GetOffsetChannel>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	0e9b      	lsrs	r3, r3, #26
 8006bca:	f003 021f 	and.w	r2, r3, #31
 8006bce:	e01e      	b.n	8006c0e <HAL_ADC_ConfigChannel+0x326>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	2102      	movs	r1, #2
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f7ff f9ec 	bl	8005fb4 <LL_ADC_GetOffsetChannel>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006be2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006be6:	fa93 f3a3 	rbit	r3, r3
 8006bea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8006bee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006bf2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8006bf6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d101      	bne.n	8006c02 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8006bfe:	2320      	movs	r3, #32
 8006c00:	e004      	b.n	8006c0c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8006c02:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006c06:	fab3 f383 	clz	r3, r3
 8006c0a:	b2db      	uxtb	r3, r3
 8006c0c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d105      	bne.n	8006c26 <HAL_ADC_ConfigChannel+0x33e>
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	0e9b      	lsrs	r3, r3, #26
 8006c20:	f003 031f 	and.w	r3, r3, #31
 8006c24:	e016      	b.n	8006c54 <HAL_ADC_ConfigChannel+0x36c>
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006c32:	fa93 f3a3 	rbit	r3, r3
 8006c36:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006c38:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c3a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8006c3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d101      	bne.n	8006c4a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8006c46:	2320      	movs	r3, #32
 8006c48:	e004      	b.n	8006c54 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8006c4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006c4e:	fab3 f383 	clz	r3, r3
 8006c52:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d106      	bne.n	8006c66 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	2102      	movs	r1, #2
 8006c60:	4618      	mov	r0, r3
 8006c62:	f7ff f9bd 	bl	8005fe0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2103      	movs	r1, #3
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f7ff f9a1 	bl	8005fb4 <LL_ADC_GetOffsetChannel>
 8006c72:	4603      	mov	r3, r0
 8006c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d10a      	bne.n	8006c92 <HAL_ADC_ConfigChannel+0x3aa>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2103      	movs	r1, #3
 8006c82:	4618      	mov	r0, r3
 8006c84:	f7ff f996 	bl	8005fb4 <LL_ADC_GetOffsetChannel>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	0e9b      	lsrs	r3, r3, #26
 8006c8c:	f003 021f 	and.w	r2, r3, #31
 8006c90:	e017      	b.n	8006cc2 <HAL_ADC_ConfigChannel+0x3da>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	2103      	movs	r1, #3
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f7ff f98b 	bl	8005fb4 <LL_ADC_GetOffsetChannel>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ca2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ca4:	fa93 f3a3 	rbit	r3, r3
 8006ca8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8006caa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006cac:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006cae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d101      	bne.n	8006cb8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8006cb4:	2320      	movs	r3, #32
 8006cb6:	e003      	b.n	8006cc0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8006cb8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cba:	fab3 f383 	clz	r3, r3
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d105      	bne.n	8006cda <HAL_ADC_ConfigChannel+0x3f2>
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	0e9b      	lsrs	r3, r3, #26
 8006cd4:	f003 031f 	and.w	r3, r3, #31
 8006cd8:	e011      	b.n	8006cfe <HAL_ADC_ConfigChannel+0x416>
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ce0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ce2:	fa93 f3a3 	rbit	r3, r3
 8006ce6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006ce8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cea:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8006cec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d101      	bne.n	8006cf6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8006cf2:	2320      	movs	r3, #32
 8006cf4:	e003      	b.n	8006cfe <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8006cf6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cf8:	fab3 f383 	clz	r3, r3
 8006cfc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d106      	bne.n	8006d10 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	2200      	movs	r2, #0
 8006d08:	2103      	movs	r1, #3
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7ff f968 	bl	8005fe0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7ff fad9 	bl	80062cc <LL_ADC_IsEnabled>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	f040 813d 	bne.w	8006f9c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6818      	ldr	r0, [r3, #0]
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	6819      	ldr	r1, [r3, #0]
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	461a      	mov	r2, r3
 8006d30:	f7ff fa24 	bl	800617c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	4aa2      	ldr	r2, [pc, #648]	@ (8006fc4 <HAL_ADC_ConfigChannel+0x6dc>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	f040 812e 	bne.w	8006f9c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d10b      	bne.n	8006d68 <HAL_ADC_ConfigChannel+0x480>
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	0e9b      	lsrs	r3, r3, #26
 8006d56:	3301      	adds	r3, #1
 8006d58:	f003 031f 	and.w	r3, r3, #31
 8006d5c:	2b09      	cmp	r3, #9
 8006d5e:	bf94      	ite	ls
 8006d60:	2301      	movls	r3, #1
 8006d62:	2300      	movhi	r3, #0
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	e019      	b.n	8006d9c <HAL_ADC_ConfigChannel+0x4b4>
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d70:	fa93 f3a3 	rbit	r3, r3
 8006d74:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8006d76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d78:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006d7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d101      	bne.n	8006d84 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006d80:	2320      	movs	r3, #32
 8006d82:	e003      	b.n	8006d8c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006d84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d86:	fab3 f383 	clz	r3, r3
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	f003 031f 	and.w	r3, r3, #31
 8006d92:	2b09      	cmp	r3, #9
 8006d94:	bf94      	ite	ls
 8006d96:	2301      	movls	r3, #1
 8006d98:	2300      	movhi	r3, #0
 8006d9a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d079      	beq.n	8006e94 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d107      	bne.n	8006dbc <HAL_ADC_ConfigChannel+0x4d4>
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	0e9b      	lsrs	r3, r3, #26
 8006db2:	3301      	adds	r3, #1
 8006db4:	069b      	lsls	r3, r3, #26
 8006db6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006dba:	e015      	b.n	8006de8 <HAL_ADC_ConfigChannel+0x500>
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dc4:	fa93 f3a3 	rbit	r3, r3
 8006dc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006dca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dcc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006dce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d101      	bne.n	8006dd8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8006dd4:	2320      	movs	r3, #32
 8006dd6:	e003      	b.n	8006de0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8006dd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006dda:	fab3 f383 	clz	r3, r3
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	3301      	adds	r3, #1
 8006de2:	069b      	lsls	r3, r3, #26
 8006de4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d109      	bne.n	8006e08 <HAL_ADC_ConfigChannel+0x520>
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	0e9b      	lsrs	r3, r3, #26
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	f003 031f 	and.w	r3, r3, #31
 8006e00:	2101      	movs	r1, #1
 8006e02:	fa01 f303 	lsl.w	r3, r1, r3
 8006e06:	e017      	b.n	8006e38 <HAL_ADC_ConfigChannel+0x550>
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e10:	fa93 f3a3 	rbit	r3, r3
 8006e14:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006e16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e18:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006e1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d101      	bne.n	8006e24 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8006e20:	2320      	movs	r3, #32
 8006e22:	e003      	b.n	8006e2c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8006e24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e26:	fab3 f383 	clz	r3, r3
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	f003 031f 	and.w	r3, r3, #31
 8006e32:	2101      	movs	r1, #1
 8006e34:	fa01 f303 	lsl.w	r3, r1, r3
 8006e38:	ea42 0103 	orr.w	r1, r2, r3
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d10a      	bne.n	8006e5e <HAL_ADC_ConfigChannel+0x576>
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	0e9b      	lsrs	r3, r3, #26
 8006e4e:	3301      	adds	r3, #1
 8006e50:	f003 021f 	and.w	r2, r3, #31
 8006e54:	4613      	mov	r3, r2
 8006e56:	005b      	lsls	r3, r3, #1
 8006e58:	4413      	add	r3, r2
 8006e5a:	051b      	lsls	r3, r3, #20
 8006e5c:	e018      	b.n	8006e90 <HAL_ADC_ConfigChannel+0x5a8>
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e66:	fa93 f3a3 	rbit	r3, r3
 8006e6a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d101      	bne.n	8006e7a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8006e76:	2320      	movs	r3, #32
 8006e78:	e003      	b.n	8006e82 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8006e7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e7c:	fab3 f383 	clz	r3, r3
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	3301      	adds	r3, #1
 8006e84:	f003 021f 	and.w	r2, r3, #31
 8006e88:	4613      	mov	r3, r2
 8006e8a:	005b      	lsls	r3, r3, #1
 8006e8c:	4413      	add	r3, r2
 8006e8e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006e90:	430b      	orrs	r3, r1
 8006e92:	e07e      	b.n	8006f92 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d107      	bne.n	8006eb0 <HAL_ADC_ConfigChannel+0x5c8>
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	0e9b      	lsrs	r3, r3, #26
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	069b      	lsls	r3, r3, #26
 8006eaa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006eae:	e015      	b.n	8006edc <HAL_ADC_ConfigChannel+0x5f4>
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eb8:	fa93 f3a3 	rbit	r3, r3
 8006ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8006ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d101      	bne.n	8006ecc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8006ec8:	2320      	movs	r3, #32
 8006eca:	e003      	b.n	8006ed4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8006ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ece:	fab3 f383 	clz	r3, r3
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	069b      	lsls	r3, r3, #26
 8006ed8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d109      	bne.n	8006efc <HAL_ADC_ConfigChannel+0x614>
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	0e9b      	lsrs	r3, r3, #26
 8006eee:	3301      	adds	r3, #1
 8006ef0:	f003 031f 	and.w	r3, r3, #31
 8006ef4:	2101      	movs	r1, #1
 8006ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8006efa:	e017      	b.n	8006f2c <HAL_ADC_ConfigChannel+0x644>
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f02:	6a3b      	ldr	r3, [r7, #32]
 8006f04:	fa93 f3a3 	rbit	r3, r3
 8006f08:	61fb      	str	r3, [r7, #28]
  return result;
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d101      	bne.n	8006f18 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8006f14:	2320      	movs	r3, #32
 8006f16:	e003      	b.n	8006f20 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8006f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f1a:	fab3 f383 	clz	r3, r3
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	3301      	adds	r3, #1
 8006f22:	f003 031f 	and.w	r3, r3, #31
 8006f26:	2101      	movs	r1, #1
 8006f28:	fa01 f303 	lsl.w	r3, r1, r3
 8006f2c:	ea42 0103 	orr.w	r1, r2, r3
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d10d      	bne.n	8006f58 <HAL_ADC_ConfigChannel+0x670>
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	0e9b      	lsrs	r3, r3, #26
 8006f42:	3301      	adds	r3, #1
 8006f44:	f003 021f 	and.w	r2, r3, #31
 8006f48:	4613      	mov	r3, r2
 8006f4a:	005b      	lsls	r3, r3, #1
 8006f4c:	4413      	add	r3, r2
 8006f4e:	3b1e      	subs	r3, #30
 8006f50:	051b      	lsls	r3, r3, #20
 8006f52:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006f56:	e01b      	b.n	8006f90 <HAL_ADC_ConfigChannel+0x6a8>
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	fa93 f3a3 	rbit	r3, r3
 8006f64:	613b      	str	r3, [r7, #16]
  return result;
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d101      	bne.n	8006f74 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8006f70:	2320      	movs	r3, #32
 8006f72:	e003      	b.n	8006f7c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	fab3 f383 	clz	r3, r3
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	3301      	adds	r3, #1
 8006f7e:	f003 021f 	and.w	r2, r3, #31
 8006f82:	4613      	mov	r3, r2
 8006f84:	005b      	lsls	r3, r3, #1
 8006f86:	4413      	add	r3, r2
 8006f88:	3b1e      	subs	r3, #30
 8006f8a:	051b      	lsls	r3, r3, #20
 8006f8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006f90:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006f92:	683a      	ldr	r2, [r7, #0]
 8006f94:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006f96:	4619      	mov	r1, r3
 8006f98:	f7ff f8c5 	bl	8006126 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	4b09      	ldr	r3, [pc, #36]	@ (8006fc8 <HAL_ADC_ConfigChannel+0x6e0>)
 8006fa2:	4013      	ands	r3, r2
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f000 80be 	beq.w	8007126 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006fb2:	d004      	beq.n	8006fbe <HAL_ADC_ConfigChannel+0x6d6>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a04      	ldr	r2, [pc, #16]	@ (8006fcc <HAL_ADC_ConfigChannel+0x6e4>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d10a      	bne.n	8006fd4 <HAL_ADC_ConfigChannel+0x6ec>
 8006fbe:	4b04      	ldr	r3, [pc, #16]	@ (8006fd0 <HAL_ADC_ConfigChannel+0x6e8>)
 8006fc0:	e009      	b.n	8006fd6 <HAL_ADC_ConfigChannel+0x6ee>
 8006fc2:	bf00      	nop
 8006fc4:	407f0000 	.word	0x407f0000
 8006fc8:	80080000 	.word	0x80080000
 8006fcc:	50000100 	.word	0x50000100
 8006fd0:	50000300 	.word	0x50000300
 8006fd4:	4b59      	ldr	r3, [pc, #356]	@ (800713c <HAL_ADC_ConfigChannel+0x854>)
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f7fe ffba 	bl	8005f50 <LL_ADC_GetCommonPathInternalCh>
 8006fdc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a56      	ldr	r2, [pc, #344]	@ (8007140 <HAL_ADC_ConfigChannel+0x858>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d004      	beq.n	8006ff4 <HAL_ADC_ConfigChannel+0x70c>
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a55      	ldr	r2, [pc, #340]	@ (8007144 <HAL_ADC_ConfigChannel+0x85c>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d13a      	bne.n	800706a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006ff4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ff8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d134      	bne.n	800706a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007008:	d005      	beq.n	8007016 <HAL_ADC_ConfigChannel+0x72e>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a4e      	ldr	r2, [pc, #312]	@ (8007148 <HAL_ADC_ConfigChannel+0x860>)
 8007010:	4293      	cmp	r3, r2
 8007012:	f040 8085 	bne.w	8007120 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800701e:	d004      	beq.n	800702a <HAL_ADC_ConfigChannel+0x742>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a49      	ldr	r2, [pc, #292]	@ (800714c <HAL_ADC_ConfigChannel+0x864>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d101      	bne.n	800702e <HAL_ADC_ConfigChannel+0x746>
 800702a:	4a49      	ldr	r2, [pc, #292]	@ (8007150 <HAL_ADC_ConfigChannel+0x868>)
 800702c:	e000      	b.n	8007030 <HAL_ADC_ConfigChannel+0x748>
 800702e:	4a43      	ldr	r2, [pc, #268]	@ (800713c <HAL_ADC_ConfigChannel+0x854>)
 8007030:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007034:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007038:	4619      	mov	r1, r3
 800703a:	4610      	mov	r0, r2
 800703c:	f7fe ff75 	bl	8005f2a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007040:	4b44      	ldr	r3, [pc, #272]	@ (8007154 <HAL_ADC_ConfigChannel+0x86c>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	099b      	lsrs	r3, r3, #6
 8007046:	4a44      	ldr	r2, [pc, #272]	@ (8007158 <HAL_ADC_ConfigChannel+0x870>)
 8007048:	fba2 2303 	umull	r2, r3, r2, r3
 800704c:	099b      	lsrs	r3, r3, #6
 800704e:	1c5a      	adds	r2, r3, #1
 8007050:	4613      	mov	r3, r2
 8007052:	005b      	lsls	r3, r3, #1
 8007054:	4413      	add	r3, r2
 8007056:	009b      	lsls	r3, r3, #2
 8007058:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800705a:	e002      	b.n	8007062 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	3b01      	subs	r3, #1
 8007060:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1f9      	bne.n	800705c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007068:	e05a      	b.n	8007120 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a3b      	ldr	r2, [pc, #236]	@ (800715c <HAL_ADC_ConfigChannel+0x874>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d125      	bne.n	80070c0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007074:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007078:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800707c:	2b00      	cmp	r3, #0
 800707e:	d11f      	bne.n	80070c0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a31      	ldr	r2, [pc, #196]	@ (800714c <HAL_ADC_ConfigChannel+0x864>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d104      	bne.n	8007094 <HAL_ADC_ConfigChannel+0x7ac>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a34      	ldr	r2, [pc, #208]	@ (8007160 <HAL_ADC_ConfigChannel+0x878>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d047      	beq.n	8007124 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800709c:	d004      	beq.n	80070a8 <HAL_ADC_ConfigChannel+0x7c0>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a2a      	ldr	r2, [pc, #168]	@ (800714c <HAL_ADC_ConfigChannel+0x864>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d101      	bne.n	80070ac <HAL_ADC_ConfigChannel+0x7c4>
 80070a8:	4a29      	ldr	r2, [pc, #164]	@ (8007150 <HAL_ADC_ConfigChannel+0x868>)
 80070aa:	e000      	b.n	80070ae <HAL_ADC_ConfigChannel+0x7c6>
 80070ac:	4a23      	ldr	r2, [pc, #140]	@ (800713c <HAL_ADC_ConfigChannel+0x854>)
 80070ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80070b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80070b6:	4619      	mov	r1, r3
 80070b8:	4610      	mov	r0, r2
 80070ba:	f7fe ff36 	bl	8005f2a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80070be:	e031      	b.n	8007124 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a27      	ldr	r2, [pc, #156]	@ (8007164 <HAL_ADC_ConfigChannel+0x87c>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d12d      	bne.n	8007126 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80070ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80070ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d127      	bne.n	8007126 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a1c      	ldr	r2, [pc, #112]	@ (800714c <HAL_ADC_ConfigChannel+0x864>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d022      	beq.n	8007126 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80070e8:	d004      	beq.n	80070f4 <HAL_ADC_ConfigChannel+0x80c>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a17      	ldr	r2, [pc, #92]	@ (800714c <HAL_ADC_ConfigChannel+0x864>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d101      	bne.n	80070f8 <HAL_ADC_ConfigChannel+0x810>
 80070f4:	4a16      	ldr	r2, [pc, #88]	@ (8007150 <HAL_ADC_ConfigChannel+0x868>)
 80070f6:	e000      	b.n	80070fa <HAL_ADC_ConfigChannel+0x812>
 80070f8:	4a10      	ldr	r2, [pc, #64]	@ (800713c <HAL_ADC_ConfigChannel+0x854>)
 80070fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80070fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007102:	4619      	mov	r1, r3
 8007104:	4610      	mov	r0, r2
 8007106:	f7fe ff10 	bl	8005f2a <LL_ADC_SetCommonPathInternalCh>
 800710a:	e00c      	b.n	8007126 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007110:	f043 0220 	orr.w	r2, r3, #32
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800711e:	e002      	b.n	8007126 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007120:	bf00      	nop
 8007122:	e000      	b.n	8007126 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007124:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800712e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007132:	4618      	mov	r0, r3
 8007134:	37d8      	adds	r7, #216	@ 0xd8
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
 800713a:	bf00      	nop
 800713c:	50000700 	.word	0x50000700
 8007140:	c3210000 	.word	0xc3210000
 8007144:	90c00010 	.word	0x90c00010
 8007148:	50000600 	.word	0x50000600
 800714c:	50000100 	.word	0x50000100
 8007150:	50000300 	.word	0x50000300
 8007154:	20000178 	.word	0x20000178
 8007158:	053e2d63 	.word	0x053e2d63
 800715c:	c7520000 	.word	0xc7520000
 8007160:	50000500 	.word	0x50000500
 8007164:	cb840000 	.word	0xcb840000

08007168 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b084      	sub	sp, #16
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007170:	2300      	movs	r3, #0
 8007172:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4618      	mov	r0, r3
 800717a:	f7ff f8a7 	bl	80062cc <LL_ADC_IsEnabled>
 800717e:	4603      	mov	r3, r0
 8007180:	2b00      	cmp	r3, #0
 8007182:	d176      	bne.n	8007272 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	689a      	ldr	r2, [r3, #8]
 800718a:	4b3c      	ldr	r3, [pc, #240]	@ (800727c <ADC_Enable+0x114>)
 800718c:	4013      	ands	r3, r2
 800718e:	2b00      	cmp	r3, #0
 8007190:	d00d      	beq.n	80071ae <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007196:	f043 0210 	orr.w	r2, r3, #16
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071a2:	f043 0201 	orr.w	r2, r3, #1
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80071aa:	2301      	movs	r3, #1
 80071ac:	e062      	b.n	8007274 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4618      	mov	r0, r3
 80071b4:	f7ff f862 	bl	800627c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80071c0:	d004      	beq.n	80071cc <ADC_Enable+0x64>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a2e      	ldr	r2, [pc, #184]	@ (8007280 <ADC_Enable+0x118>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d101      	bne.n	80071d0 <ADC_Enable+0x68>
 80071cc:	4b2d      	ldr	r3, [pc, #180]	@ (8007284 <ADC_Enable+0x11c>)
 80071ce:	e000      	b.n	80071d2 <ADC_Enable+0x6a>
 80071d0:	4b2d      	ldr	r3, [pc, #180]	@ (8007288 <ADC_Enable+0x120>)
 80071d2:	4618      	mov	r0, r3
 80071d4:	f7fe febc 	bl	8005f50 <LL_ADC_GetCommonPathInternalCh>
 80071d8:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80071da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d013      	beq.n	800720a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80071e2:	4b2a      	ldr	r3, [pc, #168]	@ (800728c <ADC_Enable+0x124>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	099b      	lsrs	r3, r3, #6
 80071e8:	4a29      	ldr	r2, [pc, #164]	@ (8007290 <ADC_Enable+0x128>)
 80071ea:	fba2 2303 	umull	r2, r3, r2, r3
 80071ee:	099b      	lsrs	r3, r3, #6
 80071f0:	1c5a      	adds	r2, r3, #1
 80071f2:	4613      	mov	r3, r2
 80071f4:	005b      	lsls	r3, r3, #1
 80071f6:	4413      	add	r3, r2
 80071f8:	009b      	lsls	r3, r3, #2
 80071fa:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80071fc:	e002      	b.n	8007204 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	3b01      	subs	r3, #1
 8007202:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1f9      	bne.n	80071fe <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800720a:	f7fe fe6f 	bl	8005eec <HAL_GetTick>
 800720e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007210:	e028      	b.n	8007264 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4618      	mov	r0, r3
 8007218:	f7ff f858 	bl	80062cc <LL_ADC_IsEnabled>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d104      	bne.n	800722c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4618      	mov	r0, r3
 8007228:	f7ff f828 	bl	800627c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800722c:	f7fe fe5e 	bl	8005eec <HAL_GetTick>
 8007230:	4602      	mov	r2, r0
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	1ad3      	subs	r3, r2, r3
 8007236:	2b02      	cmp	r3, #2
 8007238:	d914      	bls.n	8007264 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f003 0301 	and.w	r3, r3, #1
 8007244:	2b01      	cmp	r3, #1
 8007246:	d00d      	beq.n	8007264 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800724c:	f043 0210 	orr.w	r2, r3, #16
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007258:	f043 0201 	orr.w	r2, r3, #1
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	e007      	b.n	8007274 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f003 0301 	and.w	r3, r3, #1
 800726e:	2b01      	cmp	r3, #1
 8007270:	d1cf      	bne.n	8007212 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3710      	adds	r7, #16
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	8000003f 	.word	0x8000003f
 8007280:	50000100 	.word	0x50000100
 8007284:	50000300 	.word	0x50000300
 8007288:	50000700 	.word	0x50000700
 800728c:	20000178 	.word	0x20000178
 8007290:	053e2d63 	.word	0x053e2d63

08007294 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b084      	sub	sp, #16
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4618      	mov	r0, r3
 80072a2:	f7ff f826 	bl	80062f2 <LL_ADC_IsDisableOngoing>
 80072a6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4618      	mov	r0, r3
 80072ae:	f7ff f80d 	bl	80062cc <LL_ADC_IsEnabled>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d047      	beq.n	8007348 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d144      	bne.n	8007348 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	f003 030d 	and.w	r3, r3, #13
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d10c      	bne.n	80072e6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4618      	mov	r0, r3
 80072d2:	f7fe ffe7 	bl	80062a4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	2203      	movs	r2, #3
 80072dc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80072de:	f7fe fe05 	bl	8005eec <HAL_GetTick>
 80072e2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80072e4:	e029      	b.n	800733a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072ea:	f043 0210 	orr.w	r2, r3, #16
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072f6:	f043 0201 	orr.w	r2, r3, #1
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e023      	b.n	800734a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007302:	f7fe fdf3 	bl	8005eec <HAL_GetTick>
 8007306:	4602      	mov	r2, r0
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	1ad3      	subs	r3, r2, r3
 800730c:	2b02      	cmp	r3, #2
 800730e:	d914      	bls.n	800733a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00d      	beq.n	800733a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007322:	f043 0210 	orr.w	r2, r3, #16
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800732e:	f043 0201 	orr.w	r2, r3, #1
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	e007      	b.n	800734a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	f003 0301 	and.w	r3, r3, #1
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1dc      	bne.n	8007302 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007348:	2300      	movs	r3, #0
}
 800734a:	4618      	mov	r0, r3
 800734c:	3710      	adds	r7, #16
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}

08007352 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007352:	b580      	push	{r7, lr}
 8007354:	b084      	sub	sp, #16
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800735e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007364:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007368:	2b00      	cmp	r3, #0
 800736a:	d14b      	bne.n	8007404 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007370:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 0308 	and.w	r3, r3, #8
 8007382:	2b00      	cmp	r3, #0
 8007384:	d021      	beq.n	80073ca <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4618      	mov	r0, r3
 800738c:	f7fe fe8c 	bl	80060a8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007390:	4603      	mov	r3, r0
 8007392:	2b00      	cmp	r3, #0
 8007394:	d032      	beq.n	80073fc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d12b      	bne.n	80073fc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d11f      	bne.n	80073fc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073c0:	f043 0201 	orr.w	r2, r3, #1
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80073c8:	e018      	b.n	80073fc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	f003 0302 	and.w	r3, r3, #2
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d111      	bne.n	80073fc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d105      	bne.n	80073fc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073f4:	f043 0201 	orr.w	r2, r3, #1
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80073fc:	68f8      	ldr	r0, [r7, #12]
 80073fe:	f7ff fa55 	bl	80068ac <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8007402:	e00e      	b.n	8007422 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007408:	f003 0310 	and.w	r3, r3, #16
 800740c:	2b00      	cmp	r3, #0
 800740e:	d003      	beq.n	8007418 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8007410:	68f8      	ldr	r0, [r7, #12]
 8007412:	f7ff fa5f 	bl	80068d4 <HAL_ADC_ErrorCallback>
}
 8007416:	e004      	b.n	8007422 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800741c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	4798      	blx	r3
}
 8007422:	bf00      	nop
 8007424:	3710      	adds	r7, #16
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}

0800742a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b084      	sub	sp, #16
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007436:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007438:	68f8      	ldr	r0, [r7, #12]
 800743a:	f7ff fa41 	bl	80068c0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800743e:	bf00      	nop
 8007440:	3710      	adds	r7, #16
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}

08007446 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8007446:	b580      	push	{r7, lr}
 8007448:	b084      	sub	sp, #16
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007452:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007458:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007464:	f043 0204 	orr.w	r2, r3, #4
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800746c:	68f8      	ldr	r0, [r7, #12]
 800746e:	f7ff fa31 	bl	80068d4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007472:	bf00      	nop
 8007474:	3710      	adds	r7, #16
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}

0800747a <LL_ADC_IsEnabled>:
{
 800747a:	b480      	push	{r7}
 800747c:	b083      	sub	sp, #12
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	f003 0301 	and.w	r3, r3, #1
 800748a:	2b01      	cmp	r3, #1
 800748c:	d101      	bne.n	8007492 <LL_ADC_IsEnabled+0x18>
 800748e:	2301      	movs	r3, #1
 8007490:	e000      	b.n	8007494 <LL_ADC_IsEnabled+0x1a>
 8007492:	2300      	movs	r3, #0
}
 8007494:	4618      	mov	r0, r3
 8007496:	370c      	adds	r7, #12
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <LL_ADC_StartCalibration>:
{
 80074a0:	b480      	push	{r7}
 80074a2:	b083      	sub	sp, #12
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80074b2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80074b6:	683a      	ldr	r2, [r7, #0]
 80074b8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80074bc:	4313      	orrs	r3, r2
 80074be:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	609a      	str	r2, [r3, #8]
}
 80074c6:	bf00      	nop
 80074c8:	370c      	adds	r7, #12
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr

080074d2 <LL_ADC_IsCalibrationOnGoing>:
{
 80074d2:	b480      	push	{r7}
 80074d4:	b083      	sub	sp, #12
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074e6:	d101      	bne.n	80074ec <LL_ADC_IsCalibrationOnGoing+0x1a>
 80074e8:	2301      	movs	r3, #1
 80074ea:	e000      	b.n	80074ee <LL_ADC_IsCalibrationOnGoing+0x1c>
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	370c      	adds	r7, #12
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr

080074fa <LL_ADC_REG_IsConversionOngoing>:
{
 80074fa:	b480      	push	{r7}
 80074fc:	b083      	sub	sp, #12
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	f003 0304 	and.w	r3, r3, #4
 800750a:	2b04      	cmp	r3, #4
 800750c:	d101      	bne.n	8007512 <LL_ADC_REG_IsConversionOngoing+0x18>
 800750e:	2301      	movs	r3, #1
 8007510:	e000      	b.n	8007514 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007512:	2300      	movs	r3, #0
}
 8007514:	4618      	mov	r0, r3
 8007516:	370c      	adds	r7, #12
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
 8007528:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800752a:	2300      	movs	r3, #0
 800752c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007534:	2b01      	cmp	r3, #1
 8007536:	d101      	bne.n	800753c <HAL_ADCEx_Calibration_Start+0x1c>
 8007538:	2302      	movs	r3, #2
 800753a:	e04d      	b.n	80075d8 <HAL_ADCEx_Calibration_Start+0xb8>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f7ff fea5 	bl	8007294 <ADC_Disable>
 800754a:	4603      	mov	r3, r0
 800754c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800754e:	7bfb      	ldrb	r3, [r7, #15]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d136      	bne.n	80075c2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007558:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800755c:	f023 0302 	bic.w	r3, r3, #2
 8007560:	f043 0202 	orr.w	r2, r3, #2
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	6839      	ldr	r1, [r7, #0]
 800756e:	4618      	mov	r0, r3
 8007570:	f7ff ff96 	bl	80074a0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007574:	e014      	b.n	80075a0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	3301      	adds	r3, #1
 800757a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	4a18      	ldr	r2, [pc, #96]	@ (80075e0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d90d      	bls.n	80075a0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007588:	f023 0312 	bic.w	r3, r3, #18
 800758c:	f043 0210 	orr.w	r2, r3, #16
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2200      	movs	r2, #0
 8007598:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e01b      	b.n	80075d8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4618      	mov	r0, r3
 80075a6:	f7ff ff94 	bl	80074d2 <LL_ADC_IsCalibrationOnGoing>
 80075aa:	4603      	mov	r3, r0
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d1e2      	bne.n	8007576 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075b4:	f023 0303 	bic.w	r3, r3, #3
 80075b8:	f043 0201 	orr.w	r2, r3, #1
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80075c0:	e005      	b.n	80075ce <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075c6:	f043 0210 	orr.w	r2, r3, #16
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80075d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3710      	adds	r7, #16
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}
 80075e0:	0004de01 	.word	0x0004de01

080075e4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80075e4:	b590      	push	{r4, r7, lr}
 80075e6:	b0a1      	sub	sp, #132	@ 0x84
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80075ee:	2300      	movs	r3, #0
 80075f0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d101      	bne.n	8007602 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80075fe:	2302      	movs	r3, #2
 8007600:	e0e7      	b.n	80077d2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2201      	movs	r2, #1
 8007606:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800760a:	2300      	movs	r3, #0
 800760c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800760e:	2300      	movs	r3, #0
 8007610:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800761a:	d102      	bne.n	8007622 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800761c:	4b6f      	ldr	r3, [pc, #444]	@ (80077dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800761e:	60bb      	str	r3, [r7, #8]
 8007620:	e009      	b.n	8007636 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a6e      	ldr	r2, [pc, #440]	@ (80077e0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d102      	bne.n	8007632 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800762c:	4b6d      	ldr	r3, [pc, #436]	@ (80077e4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800762e:	60bb      	str	r3, [r7, #8]
 8007630:	e001      	b.n	8007636 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8007632:	2300      	movs	r3, #0
 8007634:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10b      	bne.n	8007654 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007640:	f043 0220 	orr.w	r2, r3, #32
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007650:	2301      	movs	r3, #1
 8007652:	e0be      	b.n	80077d2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	4618      	mov	r0, r3
 8007658:	f7ff ff4f 	bl	80074fa <LL_ADC_REG_IsConversionOngoing>
 800765c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4618      	mov	r0, r3
 8007664:	f7ff ff49 	bl	80074fa <LL_ADC_REG_IsConversionOngoing>
 8007668:	4603      	mov	r3, r0
 800766a:	2b00      	cmp	r3, #0
 800766c:	f040 80a0 	bne.w	80077b0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007670:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007672:	2b00      	cmp	r3, #0
 8007674:	f040 809c 	bne.w	80077b0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007680:	d004      	beq.n	800768c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a55      	ldr	r2, [pc, #340]	@ (80077dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d101      	bne.n	8007690 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800768c:	4b56      	ldr	r3, [pc, #344]	@ (80077e8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800768e:	e000      	b.n	8007692 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8007690:	4b56      	ldr	r3, [pc, #344]	@ (80077ec <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8007692:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d04b      	beq.n	8007734 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800769c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	6859      	ldr	r1, [r3, #4]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80076ae:	035b      	lsls	r3, r3, #13
 80076b0:	430b      	orrs	r3, r1
 80076b2:	431a      	orrs	r2, r3
 80076b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076b6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80076c0:	d004      	beq.n	80076cc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a45      	ldr	r2, [pc, #276]	@ (80077dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d10f      	bne.n	80076ec <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80076cc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80076d0:	f7ff fed3 	bl	800747a <LL_ADC_IsEnabled>
 80076d4:	4604      	mov	r4, r0
 80076d6:	4841      	ldr	r0, [pc, #260]	@ (80077dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80076d8:	f7ff fecf 	bl	800747a <LL_ADC_IsEnabled>
 80076dc:	4603      	mov	r3, r0
 80076de:	4323      	orrs	r3, r4
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	bf0c      	ite	eq
 80076e4:	2301      	moveq	r3, #1
 80076e6:	2300      	movne	r3, #0
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	e012      	b.n	8007712 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80076ec:	483c      	ldr	r0, [pc, #240]	@ (80077e0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80076ee:	f7ff fec4 	bl	800747a <LL_ADC_IsEnabled>
 80076f2:	4604      	mov	r4, r0
 80076f4:	483b      	ldr	r0, [pc, #236]	@ (80077e4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80076f6:	f7ff fec0 	bl	800747a <LL_ADC_IsEnabled>
 80076fa:	4603      	mov	r3, r0
 80076fc:	431c      	orrs	r4, r3
 80076fe:	483c      	ldr	r0, [pc, #240]	@ (80077f0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007700:	f7ff febb 	bl	800747a <LL_ADC_IsEnabled>
 8007704:	4603      	mov	r3, r0
 8007706:	4323      	orrs	r3, r4
 8007708:	2b00      	cmp	r3, #0
 800770a:	bf0c      	ite	eq
 800770c:	2301      	moveq	r3, #1
 800770e:	2300      	movne	r3, #0
 8007710:	b2db      	uxtb	r3, r3
 8007712:	2b00      	cmp	r3, #0
 8007714:	d056      	beq.n	80077c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007716:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800771e:	f023 030f 	bic.w	r3, r3, #15
 8007722:	683a      	ldr	r2, [r7, #0]
 8007724:	6811      	ldr	r1, [r2, #0]
 8007726:	683a      	ldr	r2, [r7, #0]
 8007728:	6892      	ldr	r2, [r2, #8]
 800772a:	430a      	orrs	r2, r1
 800772c:	431a      	orrs	r2, r3
 800772e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007730:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007732:	e047      	b.n	80077c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007734:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007736:	689b      	ldr	r3, [r3, #8]
 8007738:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800773c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800773e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007748:	d004      	beq.n	8007754 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a23      	ldr	r2, [pc, #140]	@ (80077dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d10f      	bne.n	8007774 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8007754:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007758:	f7ff fe8f 	bl	800747a <LL_ADC_IsEnabled>
 800775c:	4604      	mov	r4, r0
 800775e:	481f      	ldr	r0, [pc, #124]	@ (80077dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007760:	f7ff fe8b 	bl	800747a <LL_ADC_IsEnabled>
 8007764:	4603      	mov	r3, r0
 8007766:	4323      	orrs	r3, r4
 8007768:	2b00      	cmp	r3, #0
 800776a:	bf0c      	ite	eq
 800776c:	2301      	moveq	r3, #1
 800776e:	2300      	movne	r3, #0
 8007770:	b2db      	uxtb	r3, r3
 8007772:	e012      	b.n	800779a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8007774:	481a      	ldr	r0, [pc, #104]	@ (80077e0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007776:	f7ff fe80 	bl	800747a <LL_ADC_IsEnabled>
 800777a:	4604      	mov	r4, r0
 800777c:	4819      	ldr	r0, [pc, #100]	@ (80077e4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800777e:	f7ff fe7c 	bl	800747a <LL_ADC_IsEnabled>
 8007782:	4603      	mov	r3, r0
 8007784:	431c      	orrs	r4, r3
 8007786:	481a      	ldr	r0, [pc, #104]	@ (80077f0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007788:	f7ff fe77 	bl	800747a <LL_ADC_IsEnabled>
 800778c:	4603      	mov	r3, r0
 800778e:	4323      	orrs	r3, r4
 8007790:	2b00      	cmp	r3, #0
 8007792:	bf0c      	ite	eq
 8007794:	2301      	moveq	r3, #1
 8007796:	2300      	movne	r3, #0
 8007798:	b2db      	uxtb	r3, r3
 800779a:	2b00      	cmp	r3, #0
 800779c:	d012      	beq.n	80077c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800779e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80077a6:	f023 030f 	bic.w	r3, r3, #15
 80077aa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80077ac:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80077ae:	e009      	b.n	80077c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077b4:	f043 0220 	orr.w	r2, r3, #32
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80077bc:	2301      	movs	r3, #1
 80077be:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80077c2:	e000      	b.n	80077c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80077c4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80077ce:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3784      	adds	r7, #132	@ 0x84
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd90      	pop	{r4, r7, pc}
 80077da:	bf00      	nop
 80077dc:	50000100 	.word	0x50000100
 80077e0:	50000400 	.word	0x50000400
 80077e4:	50000500 	.word	0x50000500
 80077e8:	50000300 	.word	0x50000300
 80077ec:	50000700 	.word	0x50000700
 80077f0:	50000600 	.word	0x50000600

080077f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b085      	sub	sp, #20
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f003 0307 	and.w	r3, r3, #7
 8007802:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007804:	4b0c      	ldr	r3, [pc, #48]	@ (8007838 <__NVIC_SetPriorityGrouping+0x44>)
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800780a:	68ba      	ldr	r2, [r7, #8]
 800780c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007810:	4013      	ands	r3, r2
 8007812:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800781c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007820:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007826:	4a04      	ldr	r2, [pc, #16]	@ (8007838 <__NVIC_SetPriorityGrouping+0x44>)
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	60d3      	str	r3, [r2, #12]
}
 800782c:	bf00      	nop
 800782e:	3714      	adds	r7, #20
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr
 8007838:	e000ed00 	.word	0xe000ed00

0800783c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800783c:	b480      	push	{r7}
 800783e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007840:	4b04      	ldr	r3, [pc, #16]	@ (8007854 <__NVIC_GetPriorityGrouping+0x18>)
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	0a1b      	lsrs	r3, r3, #8
 8007846:	f003 0307 	and.w	r3, r3, #7
}
 800784a:	4618      	mov	r0, r3
 800784c:	46bd      	mov	sp, r7
 800784e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007852:	4770      	bx	lr
 8007854:	e000ed00 	.word	0xe000ed00

08007858 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007858:	b480      	push	{r7}
 800785a:	b083      	sub	sp, #12
 800785c:	af00      	add	r7, sp, #0
 800785e:	4603      	mov	r3, r0
 8007860:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007866:	2b00      	cmp	r3, #0
 8007868:	db0b      	blt.n	8007882 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800786a:	79fb      	ldrb	r3, [r7, #7]
 800786c:	f003 021f 	and.w	r2, r3, #31
 8007870:	4907      	ldr	r1, [pc, #28]	@ (8007890 <__NVIC_EnableIRQ+0x38>)
 8007872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007876:	095b      	lsrs	r3, r3, #5
 8007878:	2001      	movs	r0, #1
 800787a:	fa00 f202 	lsl.w	r2, r0, r2
 800787e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007882:	bf00      	nop
 8007884:	370c      	adds	r7, #12
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop
 8007890:	e000e100 	.word	0xe000e100

08007894 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
 800789a:	4603      	mov	r3, r0
 800789c:	6039      	str	r1, [r7, #0]
 800789e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80078a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	db0a      	blt.n	80078be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	b2da      	uxtb	r2, r3
 80078ac:	490c      	ldr	r1, [pc, #48]	@ (80078e0 <__NVIC_SetPriority+0x4c>)
 80078ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078b2:	0112      	lsls	r2, r2, #4
 80078b4:	b2d2      	uxtb	r2, r2
 80078b6:	440b      	add	r3, r1
 80078b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80078bc:	e00a      	b.n	80078d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	b2da      	uxtb	r2, r3
 80078c2:	4908      	ldr	r1, [pc, #32]	@ (80078e4 <__NVIC_SetPriority+0x50>)
 80078c4:	79fb      	ldrb	r3, [r7, #7]
 80078c6:	f003 030f 	and.w	r3, r3, #15
 80078ca:	3b04      	subs	r3, #4
 80078cc:	0112      	lsls	r2, r2, #4
 80078ce:	b2d2      	uxtb	r2, r2
 80078d0:	440b      	add	r3, r1
 80078d2:	761a      	strb	r2, [r3, #24]
}
 80078d4:	bf00      	nop
 80078d6:	370c      	adds	r7, #12
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr
 80078e0:	e000e100 	.word	0xe000e100
 80078e4:	e000ed00 	.word	0xe000ed00

080078e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b089      	sub	sp, #36	@ 0x24
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	60f8      	str	r0, [r7, #12]
 80078f0:	60b9      	str	r1, [r7, #8]
 80078f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f003 0307 	and.w	r3, r3, #7
 80078fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80078fc:	69fb      	ldr	r3, [r7, #28]
 80078fe:	f1c3 0307 	rsb	r3, r3, #7
 8007902:	2b04      	cmp	r3, #4
 8007904:	bf28      	it	cs
 8007906:	2304      	movcs	r3, #4
 8007908:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	3304      	adds	r3, #4
 800790e:	2b06      	cmp	r3, #6
 8007910:	d902      	bls.n	8007918 <NVIC_EncodePriority+0x30>
 8007912:	69fb      	ldr	r3, [r7, #28]
 8007914:	3b03      	subs	r3, #3
 8007916:	e000      	b.n	800791a <NVIC_EncodePriority+0x32>
 8007918:	2300      	movs	r3, #0
 800791a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800791c:	f04f 32ff 	mov.w	r2, #4294967295
 8007920:	69bb      	ldr	r3, [r7, #24]
 8007922:	fa02 f303 	lsl.w	r3, r2, r3
 8007926:	43da      	mvns	r2, r3
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	401a      	ands	r2, r3
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007930:	f04f 31ff 	mov.w	r1, #4294967295
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	fa01 f303 	lsl.w	r3, r1, r3
 800793a:	43d9      	mvns	r1, r3
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007940:	4313      	orrs	r3, r2
         );
}
 8007942:	4618      	mov	r0, r3
 8007944:	3724      	adds	r7, #36	@ 0x24
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr
	...

08007950 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	3b01      	subs	r3, #1
 800795c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007960:	d301      	bcc.n	8007966 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007962:	2301      	movs	r3, #1
 8007964:	e00f      	b.n	8007986 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007966:	4a0a      	ldr	r2, [pc, #40]	@ (8007990 <SysTick_Config+0x40>)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	3b01      	subs	r3, #1
 800796c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800796e:	210f      	movs	r1, #15
 8007970:	f04f 30ff 	mov.w	r0, #4294967295
 8007974:	f7ff ff8e 	bl	8007894 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007978:	4b05      	ldr	r3, [pc, #20]	@ (8007990 <SysTick_Config+0x40>)
 800797a:	2200      	movs	r2, #0
 800797c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800797e:	4b04      	ldr	r3, [pc, #16]	@ (8007990 <SysTick_Config+0x40>)
 8007980:	2207      	movs	r2, #7
 8007982:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007984:	2300      	movs	r3, #0
}
 8007986:	4618      	mov	r0, r3
 8007988:	3708      	adds	r7, #8
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	e000e010 	.word	0xe000e010

08007994 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b082      	sub	sp, #8
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f7ff ff29 	bl	80077f4 <__NVIC_SetPriorityGrouping>
}
 80079a2:	bf00      	nop
 80079a4:	3708      	adds	r7, #8
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}

080079aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80079aa:	b580      	push	{r7, lr}
 80079ac:	b086      	sub	sp, #24
 80079ae:	af00      	add	r7, sp, #0
 80079b0:	4603      	mov	r3, r0
 80079b2:	60b9      	str	r1, [r7, #8]
 80079b4:	607a      	str	r2, [r7, #4]
 80079b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80079b8:	f7ff ff40 	bl	800783c <__NVIC_GetPriorityGrouping>
 80079bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80079be:	687a      	ldr	r2, [r7, #4]
 80079c0:	68b9      	ldr	r1, [r7, #8]
 80079c2:	6978      	ldr	r0, [r7, #20]
 80079c4:	f7ff ff90 	bl	80078e8 <NVIC_EncodePriority>
 80079c8:	4602      	mov	r2, r0
 80079ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079ce:	4611      	mov	r1, r2
 80079d0:	4618      	mov	r0, r3
 80079d2:	f7ff ff5f 	bl	8007894 <__NVIC_SetPriority>
}
 80079d6:	bf00      	nop
 80079d8:	3718      	adds	r7, #24
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}

080079de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80079de:	b580      	push	{r7, lr}
 80079e0:	b082      	sub	sp, #8
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	4603      	mov	r3, r0
 80079e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80079e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079ec:	4618      	mov	r0, r3
 80079ee:	f7ff ff33 	bl	8007858 <__NVIC_EnableIRQ>
}
 80079f2:	bf00      	nop
 80079f4:	3708      	adds	r7, #8
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}

080079fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80079fa:	b580      	push	{r7, lr}
 80079fc:	b082      	sub	sp, #8
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f7ff ffa4 	bl	8007950 <SysTick_Config>
 8007a08:	4603      	mov	r3, r0
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3708      	adds	r7, #8
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
	...

08007a14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b084      	sub	sp, #16
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d101      	bne.n	8007a26 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e08d      	b.n	8007b42 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	4b47      	ldr	r3, [pc, #284]	@ (8007b4c <HAL_DMA_Init+0x138>)
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d80f      	bhi.n	8007a52 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	461a      	mov	r2, r3
 8007a38:	4b45      	ldr	r3, [pc, #276]	@ (8007b50 <HAL_DMA_Init+0x13c>)
 8007a3a:	4413      	add	r3, r2
 8007a3c:	4a45      	ldr	r2, [pc, #276]	@ (8007b54 <HAL_DMA_Init+0x140>)
 8007a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8007a42:	091b      	lsrs	r3, r3, #4
 8007a44:	009a      	lsls	r2, r3, #2
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a42      	ldr	r2, [pc, #264]	@ (8007b58 <HAL_DMA_Init+0x144>)
 8007a4e:	641a      	str	r2, [r3, #64]	@ 0x40
 8007a50:	e00e      	b.n	8007a70 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	461a      	mov	r2, r3
 8007a58:	4b40      	ldr	r3, [pc, #256]	@ (8007b5c <HAL_DMA_Init+0x148>)
 8007a5a:	4413      	add	r3, r2
 8007a5c:	4a3d      	ldr	r2, [pc, #244]	@ (8007b54 <HAL_DMA_Init+0x140>)
 8007a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8007a62:	091b      	lsrs	r3, r3, #4
 8007a64:	009a      	lsls	r2, r3, #2
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4a3c      	ldr	r2, [pc, #240]	@ (8007b60 <HAL_DMA_Init+0x14c>)
 8007a6e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2202      	movs	r2, #2
 8007a74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a8a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007a94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	691b      	ldr	r3, [r3, #16]
 8007a9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007aa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	699b      	ldr	r3, [r3, #24]
 8007aa6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007aac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6a1b      	ldr	r3, [r3, #32]
 8007ab2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007ab4:	68fa      	ldr	r2, [r7, #12]
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	68fa      	ldr	r2, [r7, #12]
 8007ac0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f000 fa76 	bl	8007fb4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ad0:	d102      	bne.n	8007ad8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	685a      	ldr	r2, [r3, #4]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ae0:	b2d2      	uxtb	r2, r2
 8007ae2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ae8:	687a      	ldr	r2, [r7, #4]
 8007aea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007aec:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d010      	beq.n	8007b18 <HAL_DMA_Init+0x104>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	2b04      	cmp	r3, #4
 8007afc:	d80c      	bhi.n	8007b18 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 fa96 	bl	8008030 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b08:	2200      	movs	r2, #0
 8007b0a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007b14:	605a      	str	r2, [r3, #4]
 8007b16:	e008      	b.n	8007b2a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2200      	movs	r2, #0
 8007b22:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007b40:	2300      	movs	r3, #0
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3710      	adds	r7, #16
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	40020407 	.word	0x40020407
 8007b50:	bffdfff8 	.word	0xbffdfff8
 8007b54:	cccccccd 	.word	0xcccccccd
 8007b58:	40020000 	.word	0x40020000
 8007b5c:	bffdfbf8 	.word	0xbffdfbf8
 8007b60:	40020400 	.word	0x40020400

08007b64 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b086      	sub	sp, #24
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	60f8      	str	r0, [r7, #12]
 8007b6c:	60b9      	str	r1, [r7, #8]
 8007b6e:	607a      	str	r2, [r7, #4]
 8007b70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b72:	2300      	movs	r3, #0
 8007b74:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d101      	bne.n	8007b84 <HAL_DMA_Start_IT+0x20>
 8007b80:	2302      	movs	r3, #2
 8007b82:	e066      	b.n	8007c52 <HAL_DMA_Start_IT+0xee>
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d155      	bne.n	8007c44 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	2202      	movs	r2, #2
 8007b9c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f022 0201 	bic.w	r2, r2, #1
 8007bb4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	68b9      	ldr	r1, [r7, #8]
 8007bbc:	68f8      	ldr	r0, [r7, #12]
 8007bbe:	f000 f9bb 	bl	8007f38 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d008      	beq.n	8007bdc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f042 020e 	orr.w	r2, r2, #14
 8007bd8:	601a      	str	r2, [r3, #0]
 8007bda:	e00f      	b.n	8007bfc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f022 0204 	bic.w	r2, r2, #4
 8007bea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	681a      	ldr	r2, [r3, #0]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f042 020a 	orr.w	r2, r2, #10
 8007bfa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d007      	beq.n	8007c1a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c18:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d007      	beq.n	8007c32 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c26:	681a      	ldr	r2, [r3, #0]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c30:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f042 0201 	orr.w	r2, r2, #1
 8007c40:	601a      	str	r2, [r3, #0]
 8007c42:	e005      	b.n	8007c50 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2200      	movs	r2, #0
 8007c48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007c50:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3718      	adds	r7, #24
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}

08007c5a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007c5a:	b480      	push	{r7}
 8007c5c:	b085      	sub	sp, #20
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c62:	2300      	movs	r3, #0
 8007c64:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	2b02      	cmp	r3, #2
 8007c70:	d005      	beq.n	8007c7e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2204      	movs	r2, #4
 8007c76:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	73fb      	strb	r3, [r7, #15]
 8007c7c:	e037      	b.n	8007cee <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f022 020e 	bic.w	r2, r2, #14
 8007c8c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007c9c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f022 0201 	bic.w	r2, r2, #1
 8007cac:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cb2:	f003 021f 	and.w	r2, r3, #31
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cba:	2101      	movs	r1, #1
 8007cbc:	fa01 f202 	lsl.w	r2, r1, r2
 8007cc0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007cca:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d00c      	beq.n	8007cee <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cde:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ce2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ce8:	687a      	ldr	r2, [r7, #4]
 8007cea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007cec:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8007cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3714      	adds	r7, #20
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d14:	2300      	movs	r3, #0
 8007d16:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	2b02      	cmp	r3, #2
 8007d22:	d00d      	beq.n	8007d40 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2204      	movs	r2, #4
 8007d28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2200      	movs	r2, #0
 8007d36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	73fb      	strb	r3, [r7, #15]
 8007d3e:	e047      	b.n	8007dd0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f022 020e 	bic.w	r2, r2, #14
 8007d4e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	681a      	ldr	r2, [r3, #0]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f022 0201 	bic.w	r2, r2, #1
 8007d5e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d6a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d74:	f003 021f 	and.w	r2, r3, #31
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d7c:	2101      	movs	r1, #1
 8007d7e:	fa01 f202 	lsl.w	r2, r1, r2
 8007d82:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007d8c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d00c      	beq.n	8007db0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007da0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007da4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007daa:	687a      	ldr	r2, [r7, #4]
 8007dac:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007dae:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2201      	movs	r2, #1
 8007db4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d003      	beq.n	8007dd0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	4798      	blx	r3
    }
  }
  return status;
 8007dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b084      	sub	sp, #16
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007df6:	f003 031f 	and.w	r3, r3, #31
 8007dfa:	2204      	movs	r2, #4
 8007dfc:	409a      	lsls	r2, r3
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	4013      	ands	r3, r2
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d026      	beq.n	8007e54 <HAL_DMA_IRQHandler+0x7a>
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	f003 0304 	and.w	r3, r3, #4
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d021      	beq.n	8007e54 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 0320 	and.w	r3, r3, #32
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d107      	bne.n	8007e2e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f022 0204 	bic.w	r2, r2, #4
 8007e2c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e32:	f003 021f 	and.w	r2, r3, #31
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e3a:	2104      	movs	r1, #4
 8007e3c:	fa01 f202 	lsl.w	r2, r1, r2
 8007e40:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d071      	beq.n	8007f2e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007e52:	e06c      	b.n	8007f2e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e58:	f003 031f 	and.w	r3, r3, #31
 8007e5c:	2202      	movs	r2, #2
 8007e5e:	409a      	lsls	r2, r3
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	4013      	ands	r3, r2
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d02e      	beq.n	8007ec6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	f003 0302 	and.w	r3, r3, #2
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d029      	beq.n	8007ec6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f003 0320 	and.w	r3, r3, #32
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d10b      	bne.n	8007e98 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f022 020a 	bic.w	r2, r2, #10
 8007e8e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2201      	movs	r2, #1
 8007e94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e9c:	f003 021f 	and.w	r2, r3, #31
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea4:	2102      	movs	r1, #2
 8007ea6:	fa01 f202 	lsl.w	r2, r1, r2
 8007eaa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d038      	beq.n	8007f2e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007ec4:	e033      	b.n	8007f2e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eca:	f003 031f 	and.w	r3, r3, #31
 8007ece:	2208      	movs	r2, #8
 8007ed0:	409a      	lsls	r2, r3
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	4013      	ands	r3, r2
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d02a      	beq.n	8007f30 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	f003 0308 	and.w	r3, r3, #8
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d025      	beq.n	8007f30 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f022 020e 	bic.w	r2, r2, #14
 8007ef2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ef8:	f003 021f 	and.w	r2, r3, #31
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f00:	2101      	movs	r1, #1
 8007f02:	fa01 f202 	lsl.w	r2, r1, r2
 8007f06:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2201      	movs	r2, #1
 8007f12:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d004      	beq.n	8007f30 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007f2e:	bf00      	nop
 8007f30:	bf00      	nop
}
 8007f32:	3710      	adds	r7, #16
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	60f8      	str	r0, [r7, #12]
 8007f40:	60b9      	str	r1, [r7, #8]
 8007f42:	607a      	str	r2, [r7, #4]
 8007f44:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f4a:	68fa      	ldr	r2, [r7, #12]
 8007f4c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007f4e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d004      	beq.n	8007f62 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f5c:	68fa      	ldr	r2, [r7, #12]
 8007f5e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007f60:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f66:	f003 021f 	and.w	r2, r3, #31
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f6e:	2101      	movs	r1, #1
 8007f70:	fa01 f202 	lsl.w	r2, r1, r2
 8007f74:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	683a      	ldr	r2, [r7, #0]
 8007f7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	2b10      	cmp	r3, #16
 8007f84:	d108      	bne.n	8007f98 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	68ba      	ldr	r2, [r7, #8]
 8007f94:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007f96:	e007      	b.n	8007fa8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	68ba      	ldr	r2, [r7, #8]
 8007f9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	60da      	str	r2, [r3, #12]
}
 8007fa8:	bf00      	nop
 8007faa:	3714      	adds	r7, #20
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b087      	sub	sp, #28
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	461a      	mov	r2, r3
 8007fc2:	4b16      	ldr	r3, [pc, #88]	@ (800801c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d802      	bhi.n	8007fce <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007fc8:	4b15      	ldr	r3, [pc, #84]	@ (8008020 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007fca:	617b      	str	r3, [r7, #20]
 8007fcc:	e001      	b.n	8007fd2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8007fce:	4b15      	ldr	r3, [pc, #84]	@ (8008024 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007fd0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	3b08      	subs	r3, #8
 8007fde:	4a12      	ldr	r2, [pc, #72]	@ (8008028 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8007fe4:	091b      	lsrs	r3, r3, #4
 8007fe6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fec:	089b      	lsrs	r3, r3, #2
 8007fee:	009a      	lsls	r2, r3, #2
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	4413      	add	r3, r2
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	4a0b      	ldr	r2, [pc, #44]	@ (800802c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007ffe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f003 031f 	and.w	r3, r3, #31
 8008006:	2201      	movs	r2, #1
 8008008:	409a      	lsls	r2, r3
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800800e:	bf00      	nop
 8008010:	371c      	adds	r7, #28
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr
 800801a:	bf00      	nop
 800801c:	40020407 	.word	0x40020407
 8008020:	40020800 	.word	0x40020800
 8008024:	40020820 	.word	0x40020820
 8008028:	cccccccd 	.word	0xcccccccd
 800802c:	40020880 	.word	0x40020880

08008030 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008030:	b480      	push	{r7}
 8008032:	b085      	sub	sp, #20
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	b2db      	uxtb	r3, r3
 800803e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008040:	68fa      	ldr	r2, [r7, #12]
 8008042:	4b0b      	ldr	r3, [pc, #44]	@ (8008070 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008044:	4413      	add	r3, r2
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	461a      	mov	r2, r3
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	4a08      	ldr	r2, [pc, #32]	@ (8008074 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008052:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	3b01      	subs	r3, #1
 8008058:	f003 031f 	and.w	r3, r3, #31
 800805c:	2201      	movs	r2, #1
 800805e:	409a      	lsls	r2, r3
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008064:	bf00      	nop
 8008066:	3714      	adds	r7, #20
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr
 8008070:	1000823f 	.word	0x1000823f
 8008074:	40020940 	.word	0x40020940

08008078 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008078:	b480      	push	{r7}
 800807a:	b087      	sub	sp, #28
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
 8008080:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008082:	2300      	movs	r3, #0
 8008084:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008086:	e15a      	b.n	800833e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	2101      	movs	r1, #1
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	fa01 f303 	lsl.w	r3, r1, r3
 8008094:	4013      	ands	r3, r2
 8008096:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2b00      	cmp	r3, #0
 800809c:	f000 814c 	beq.w	8008338 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	f003 0303 	and.w	r3, r3, #3
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d005      	beq.n	80080b8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80080b4:	2b02      	cmp	r3, #2
 80080b6:	d130      	bne.n	800811a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	005b      	lsls	r3, r3, #1
 80080c2:	2203      	movs	r2, #3
 80080c4:	fa02 f303 	lsl.w	r3, r2, r3
 80080c8:	43db      	mvns	r3, r3
 80080ca:	693a      	ldr	r2, [r7, #16]
 80080cc:	4013      	ands	r3, r2
 80080ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	68da      	ldr	r2, [r3, #12]
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	005b      	lsls	r3, r3, #1
 80080d8:	fa02 f303 	lsl.w	r3, r2, r3
 80080dc:	693a      	ldr	r2, [r7, #16]
 80080de:	4313      	orrs	r3, r2
 80080e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	693a      	ldr	r2, [r7, #16]
 80080e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80080ee:	2201      	movs	r2, #1
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	fa02 f303 	lsl.w	r3, r2, r3
 80080f6:	43db      	mvns	r3, r3
 80080f8:	693a      	ldr	r2, [r7, #16]
 80080fa:	4013      	ands	r3, r2
 80080fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	091b      	lsrs	r3, r3, #4
 8008104:	f003 0201 	and.w	r2, r3, #1
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	fa02 f303 	lsl.w	r3, r2, r3
 800810e:	693a      	ldr	r2, [r7, #16]
 8008110:	4313      	orrs	r3, r2
 8008112:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	693a      	ldr	r2, [r7, #16]
 8008118:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	f003 0303 	and.w	r3, r3, #3
 8008122:	2b03      	cmp	r3, #3
 8008124:	d017      	beq.n	8008156 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	005b      	lsls	r3, r3, #1
 8008130:	2203      	movs	r2, #3
 8008132:	fa02 f303 	lsl.w	r3, r2, r3
 8008136:	43db      	mvns	r3, r3
 8008138:	693a      	ldr	r2, [r7, #16]
 800813a:	4013      	ands	r3, r2
 800813c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	689a      	ldr	r2, [r3, #8]
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	005b      	lsls	r3, r3, #1
 8008146:	fa02 f303 	lsl.w	r3, r2, r3
 800814a:	693a      	ldr	r2, [r7, #16]
 800814c:	4313      	orrs	r3, r2
 800814e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	693a      	ldr	r2, [r7, #16]
 8008154:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	685b      	ldr	r3, [r3, #4]
 800815a:	f003 0303 	and.w	r3, r3, #3
 800815e:	2b02      	cmp	r3, #2
 8008160:	d123      	bne.n	80081aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	08da      	lsrs	r2, r3, #3
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	3208      	adds	r2, #8
 800816a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800816e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	f003 0307 	and.w	r3, r3, #7
 8008176:	009b      	lsls	r3, r3, #2
 8008178:	220f      	movs	r2, #15
 800817a:	fa02 f303 	lsl.w	r3, r2, r3
 800817e:	43db      	mvns	r3, r3
 8008180:	693a      	ldr	r2, [r7, #16]
 8008182:	4013      	ands	r3, r2
 8008184:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	691a      	ldr	r2, [r3, #16]
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	f003 0307 	and.w	r3, r3, #7
 8008190:	009b      	lsls	r3, r3, #2
 8008192:	fa02 f303 	lsl.w	r3, r2, r3
 8008196:	693a      	ldr	r2, [r7, #16]
 8008198:	4313      	orrs	r3, r2
 800819a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	08da      	lsrs	r2, r3, #3
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	3208      	adds	r2, #8
 80081a4:	6939      	ldr	r1, [r7, #16]
 80081a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	005b      	lsls	r3, r3, #1
 80081b4:	2203      	movs	r2, #3
 80081b6:	fa02 f303 	lsl.w	r3, r2, r3
 80081ba:	43db      	mvns	r3, r3
 80081bc:	693a      	ldr	r2, [r7, #16]
 80081be:	4013      	ands	r3, r2
 80081c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	685b      	ldr	r3, [r3, #4]
 80081c6:	f003 0203 	and.w	r2, r3, #3
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	005b      	lsls	r3, r3, #1
 80081ce:	fa02 f303 	lsl.w	r3, r2, r3
 80081d2:	693a      	ldr	r2, [r7, #16]
 80081d4:	4313      	orrs	r3, r2
 80081d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	693a      	ldr	r2, [r7, #16]
 80081dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	f000 80a6 	beq.w	8008338 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80081ec:	4b5b      	ldr	r3, [pc, #364]	@ (800835c <HAL_GPIO_Init+0x2e4>)
 80081ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081f0:	4a5a      	ldr	r2, [pc, #360]	@ (800835c <HAL_GPIO_Init+0x2e4>)
 80081f2:	f043 0301 	orr.w	r3, r3, #1
 80081f6:	6613      	str	r3, [r2, #96]	@ 0x60
 80081f8:	4b58      	ldr	r3, [pc, #352]	@ (800835c <HAL_GPIO_Init+0x2e4>)
 80081fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081fc:	f003 0301 	and.w	r3, r3, #1
 8008200:	60bb      	str	r3, [r7, #8]
 8008202:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008204:	4a56      	ldr	r2, [pc, #344]	@ (8008360 <HAL_GPIO_Init+0x2e8>)
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	089b      	lsrs	r3, r3, #2
 800820a:	3302      	adds	r3, #2
 800820c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008210:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	f003 0303 	and.w	r3, r3, #3
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	220f      	movs	r2, #15
 800821c:	fa02 f303 	lsl.w	r3, r2, r3
 8008220:	43db      	mvns	r3, r3
 8008222:	693a      	ldr	r2, [r7, #16]
 8008224:	4013      	ands	r3, r2
 8008226:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800822e:	d01f      	beq.n	8008270 <HAL_GPIO_Init+0x1f8>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	4a4c      	ldr	r2, [pc, #304]	@ (8008364 <HAL_GPIO_Init+0x2ec>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d019      	beq.n	800826c <HAL_GPIO_Init+0x1f4>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	4a4b      	ldr	r2, [pc, #300]	@ (8008368 <HAL_GPIO_Init+0x2f0>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d013      	beq.n	8008268 <HAL_GPIO_Init+0x1f0>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	4a4a      	ldr	r2, [pc, #296]	@ (800836c <HAL_GPIO_Init+0x2f4>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d00d      	beq.n	8008264 <HAL_GPIO_Init+0x1ec>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	4a49      	ldr	r2, [pc, #292]	@ (8008370 <HAL_GPIO_Init+0x2f8>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d007      	beq.n	8008260 <HAL_GPIO_Init+0x1e8>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	4a48      	ldr	r2, [pc, #288]	@ (8008374 <HAL_GPIO_Init+0x2fc>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d101      	bne.n	800825c <HAL_GPIO_Init+0x1e4>
 8008258:	2305      	movs	r3, #5
 800825a:	e00a      	b.n	8008272 <HAL_GPIO_Init+0x1fa>
 800825c:	2306      	movs	r3, #6
 800825e:	e008      	b.n	8008272 <HAL_GPIO_Init+0x1fa>
 8008260:	2304      	movs	r3, #4
 8008262:	e006      	b.n	8008272 <HAL_GPIO_Init+0x1fa>
 8008264:	2303      	movs	r3, #3
 8008266:	e004      	b.n	8008272 <HAL_GPIO_Init+0x1fa>
 8008268:	2302      	movs	r3, #2
 800826a:	e002      	b.n	8008272 <HAL_GPIO_Init+0x1fa>
 800826c:	2301      	movs	r3, #1
 800826e:	e000      	b.n	8008272 <HAL_GPIO_Init+0x1fa>
 8008270:	2300      	movs	r3, #0
 8008272:	697a      	ldr	r2, [r7, #20]
 8008274:	f002 0203 	and.w	r2, r2, #3
 8008278:	0092      	lsls	r2, r2, #2
 800827a:	4093      	lsls	r3, r2
 800827c:	693a      	ldr	r2, [r7, #16]
 800827e:	4313      	orrs	r3, r2
 8008280:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008282:	4937      	ldr	r1, [pc, #220]	@ (8008360 <HAL_GPIO_Init+0x2e8>)
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	089b      	lsrs	r3, r3, #2
 8008288:	3302      	adds	r3, #2
 800828a:	693a      	ldr	r2, [r7, #16]
 800828c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008290:	4b39      	ldr	r3, [pc, #228]	@ (8008378 <HAL_GPIO_Init+0x300>)
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	43db      	mvns	r3, r3
 800829a:	693a      	ldr	r2, [r7, #16]
 800829c:	4013      	ands	r3, r2
 800829e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d003      	beq.n	80082b4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80082ac:	693a      	ldr	r2, [r7, #16]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	4313      	orrs	r3, r2
 80082b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80082b4:	4a30      	ldr	r2, [pc, #192]	@ (8008378 <HAL_GPIO_Init+0x300>)
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80082ba:	4b2f      	ldr	r3, [pc, #188]	@ (8008378 <HAL_GPIO_Init+0x300>)
 80082bc:	68db      	ldr	r3, [r3, #12]
 80082be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	43db      	mvns	r3, r3
 80082c4:	693a      	ldr	r2, [r7, #16]
 80082c6:	4013      	ands	r3, r2
 80082c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d003      	beq.n	80082de <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80082d6:	693a      	ldr	r2, [r7, #16]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	4313      	orrs	r3, r2
 80082dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80082de:	4a26      	ldr	r2, [pc, #152]	@ (8008378 <HAL_GPIO_Init+0x300>)
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80082e4:	4b24      	ldr	r3, [pc, #144]	@ (8008378 <HAL_GPIO_Init+0x300>)
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	43db      	mvns	r3, r3
 80082ee:	693a      	ldr	r2, [r7, #16]
 80082f0:	4013      	ands	r3, r2
 80082f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d003      	beq.n	8008308 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	4313      	orrs	r3, r2
 8008306:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008308:	4a1b      	ldr	r2, [pc, #108]	@ (8008378 <HAL_GPIO_Init+0x300>)
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800830e:	4b1a      	ldr	r3, [pc, #104]	@ (8008378 <HAL_GPIO_Init+0x300>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	43db      	mvns	r3, r3
 8008318:	693a      	ldr	r2, [r7, #16]
 800831a:	4013      	ands	r3, r2
 800831c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008326:	2b00      	cmp	r3, #0
 8008328:	d003      	beq.n	8008332 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800832a:	693a      	ldr	r2, [r7, #16]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	4313      	orrs	r3, r2
 8008330:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008332:	4a11      	ldr	r2, [pc, #68]	@ (8008378 <HAL_GPIO_Init+0x300>)
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	3301      	adds	r3, #1
 800833c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	681a      	ldr	r2, [r3, #0]
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	fa22 f303 	lsr.w	r3, r2, r3
 8008348:	2b00      	cmp	r3, #0
 800834a:	f47f ae9d 	bne.w	8008088 <HAL_GPIO_Init+0x10>
  }
}
 800834e:	bf00      	nop
 8008350:	bf00      	nop
 8008352:	371c      	adds	r7, #28
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr
 800835c:	40021000 	.word	0x40021000
 8008360:	40010000 	.word	0x40010000
 8008364:	48000400 	.word	0x48000400
 8008368:	48000800 	.word	0x48000800
 800836c:	48000c00 	.word	0x48000c00
 8008370:	48001000 	.word	0x48001000
 8008374:	48001400 	.word	0x48001400
 8008378:	40010400 	.word	0x40010400

0800837c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800837c:	b480      	push	{r7}
 800837e:	b085      	sub	sp, #20
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	460b      	mov	r3, r1
 8008386:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	691a      	ldr	r2, [r3, #16]
 800838c:	887b      	ldrh	r3, [r7, #2]
 800838e:	4013      	ands	r3, r2
 8008390:	2b00      	cmp	r3, #0
 8008392:	d002      	beq.n	800839a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008394:	2301      	movs	r3, #1
 8008396:	73fb      	strb	r3, [r7, #15]
 8008398:	e001      	b.n	800839e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800839a:	2300      	movs	r3, #0
 800839c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800839e:	7bfb      	ldrb	r3, [r7, #15]
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	3714      	adds	r7, #20
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b083      	sub	sp, #12
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	460b      	mov	r3, r1
 80083b6:	807b      	strh	r3, [r7, #2]
 80083b8:	4613      	mov	r3, r2
 80083ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80083bc:	787b      	ldrb	r3, [r7, #1]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d003      	beq.n	80083ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80083c2:	887a      	ldrh	r2, [r7, #2]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80083c8:	e002      	b.n	80083d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80083ca:	887a      	ldrh	r2, [r7, #2]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80083d0:	bf00      	nop
 80083d2:	370c      	adds	r7, #12
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b082      	sub	sp, #8
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	4603      	mov	r3, r0
 80083e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80083e6:	4b08      	ldr	r3, [pc, #32]	@ (8008408 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80083e8:	695a      	ldr	r2, [r3, #20]
 80083ea:	88fb      	ldrh	r3, [r7, #6]
 80083ec:	4013      	ands	r3, r2
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d006      	beq.n	8008400 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80083f2:	4a05      	ldr	r2, [pc, #20]	@ (8008408 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80083f4:	88fb      	ldrh	r3, [r7, #6]
 80083f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80083f8:	88fb      	ldrh	r3, [r7, #6]
 80083fa:	4618      	mov	r0, r3
 80083fc:	f7fb ffae 	bl	800435c <HAL_GPIO_EXTI_Callback>
  }
}
 8008400:	bf00      	nop
 8008402:	3708      	adds	r7, #8
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}
 8008408:	40010400 	.word	0x40010400

0800840c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800840c:	b480      	push	{r7}
 800840e:	b085      	sub	sp, #20
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d141      	bne.n	800849e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800841a:	4b4b      	ldr	r3, [pc, #300]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008422:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008426:	d131      	bne.n	800848c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008428:	4b47      	ldr	r3, [pc, #284]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800842a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800842e:	4a46      	ldr	r2, [pc, #280]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008430:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008434:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008438:	4b43      	ldr	r3, [pc, #268]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008440:	4a41      	ldr	r2, [pc, #260]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008442:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008446:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008448:	4b40      	ldr	r3, [pc, #256]	@ (800854c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	2232      	movs	r2, #50	@ 0x32
 800844e:	fb02 f303 	mul.w	r3, r2, r3
 8008452:	4a3f      	ldr	r2, [pc, #252]	@ (8008550 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008454:	fba2 2303 	umull	r2, r3, r2, r3
 8008458:	0c9b      	lsrs	r3, r3, #18
 800845a:	3301      	adds	r3, #1
 800845c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800845e:	e002      	b.n	8008466 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	3b01      	subs	r3, #1
 8008464:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008466:	4b38      	ldr	r3, [pc, #224]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008468:	695b      	ldr	r3, [r3, #20]
 800846a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800846e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008472:	d102      	bne.n	800847a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d1f2      	bne.n	8008460 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800847a:	4b33      	ldr	r3, [pc, #204]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800847c:	695b      	ldr	r3, [r3, #20]
 800847e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008486:	d158      	bne.n	800853a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008488:	2303      	movs	r3, #3
 800848a:	e057      	b.n	800853c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800848c:	4b2e      	ldr	r3, [pc, #184]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800848e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008492:	4a2d      	ldr	r2, [pc, #180]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008494:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008498:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800849c:	e04d      	b.n	800853a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084a4:	d141      	bne.n	800852a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80084a6:	4b28      	ldr	r3, [pc, #160]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80084ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084b2:	d131      	bne.n	8008518 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80084b4:	4b24      	ldr	r3, [pc, #144]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084ba:	4a23      	ldr	r2, [pc, #140]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80084c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80084c4:	4b20      	ldr	r3, [pc, #128]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80084cc:	4a1e      	ldr	r2, [pc, #120]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80084d2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80084d4:	4b1d      	ldr	r3, [pc, #116]	@ (800854c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	2232      	movs	r2, #50	@ 0x32
 80084da:	fb02 f303 	mul.w	r3, r2, r3
 80084de:	4a1c      	ldr	r2, [pc, #112]	@ (8008550 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80084e0:	fba2 2303 	umull	r2, r3, r2, r3
 80084e4:	0c9b      	lsrs	r3, r3, #18
 80084e6:	3301      	adds	r3, #1
 80084e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80084ea:	e002      	b.n	80084f2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	3b01      	subs	r3, #1
 80084f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80084f2:	4b15      	ldr	r3, [pc, #84]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084f4:	695b      	ldr	r3, [r3, #20]
 80084f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084fe:	d102      	bne.n	8008506 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1f2      	bne.n	80084ec <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008506:	4b10      	ldr	r3, [pc, #64]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008508:	695b      	ldr	r3, [r3, #20]
 800850a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800850e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008512:	d112      	bne.n	800853a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008514:	2303      	movs	r3, #3
 8008516:	e011      	b.n	800853c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008518:	4b0b      	ldr	r3, [pc, #44]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800851a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800851e:	4a0a      	ldr	r2, [pc, #40]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008520:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008524:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008528:	e007      	b.n	800853a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800852a:	4b07      	ldr	r3, [pc, #28]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008532:	4a05      	ldr	r2, [pc, #20]	@ (8008548 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008534:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008538:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800853a:	2300      	movs	r3, #0
}
 800853c:	4618      	mov	r0, r3
 800853e:	3714      	adds	r7, #20
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr
 8008548:	40007000 	.word	0x40007000
 800854c:	20000178 	.word	0x20000178
 8008550:	431bde83 	.word	0x431bde83

08008554 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008554:	b480      	push	{r7}
 8008556:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008558:	4b05      	ldr	r3, [pc, #20]	@ (8008570 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	4a04      	ldr	r2, [pc, #16]	@ (8008570 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800855e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008562:	6093      	str	r3, [r2, #8]
}
 8008564:	bf00      	nop
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr
 800856e:	bf00      	nop
 8008570:	40007000 	.word	0x40007000

08008574 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b088      	sub	sp, #32
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d101      	bne.n	8008586 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	e2fe      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f003 0301 	and.w	r3, r3, #1
 800858e:	2b00      	cmp	r3, #0
 8008590:	d075      	beq.n	800867e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008592:	4b97      	ldr	r3, [pc, #604]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 8008594:	689b      	ldr	r3, [r3, #8]
 8008596:	f003 030c 	and.w	r3, r3, #12
 800859a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800859c:	4b94      	ldr	r3, [pc, #592]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 800859e:	68db      	ldr	r3, [r3, #12]
 80085a0:	f003 0303 	and.w	r3, r3, #3
 80085a4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	2b0c      	cmp	r3, #12
 80085aa:	d102      	bne.n	80085b2 <HAL_RCC_OscConfig+0x3e>
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	2b03      	cmp	r3, #3
 80085b0:	d002      	beq.n	80085b8 <HAL_RCC_OscConfig+0x44>
 80085b2:	69bb      	ldr	r3, [r7, #24]
 80085b4:	2b08      	cmp	r3, #8
 80085b6:	d10b      	bne.n	80085d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80085b8:	4b8d      	ldr	r3, [pc, #564]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d05b      	beq.n	800867c <HAL_RCC_OscConfig+0x108>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d157      	bne.n	800867c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80085cc:	2301      	movs	r3, #1
 80085ce:	e2d9      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085d8:	d106      	bne.n	80085e8 <HAL_RCC_OscConfig+0x74>
 80085da:	4b85      	ldr	r3, [pc, #532]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a84      	ldr	r2, [pc, #528]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80085e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085e4:	6013      	str	r3, [r2, #0]
 80085e6:	e01d      	b.n	8008624 <HAL_RCC_OscConfig+0xb0>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80085f0:	d10c      	bne.n	800860c <HAL_RCC_OscConfig+0x98>
 80085f2:	4b7f      	ldr	r3, [pc, #508]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a7e      	ldr	r2, [pc, #504]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80085f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80085fc:	6013      	str	r3, [r2, #0]
 80085fe:	4b7c      	ldr	r3, [pc, #496]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a7b      	ldr	r2, [pc, #492]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 8008604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008608:	6013      	str	r3, [r2, #0]
 800860a:	e00b      	b.n	8008624 <HAL_RCC_OscConfig+0xb0>
 800860c:	4b78      	ldr	r3, [pc, #480]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a77      	ldr	r2, [pc, #476]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 8008612:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008616:	6013      	str	r3, [r2, #0]
 8008618:	4b75      	ldr	r3, [pc, #468]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a74      	ldr	r2, [pc, #464]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 800861e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008622:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d013      	beq.n	8008654 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800862c:	f7fd fc5e 	bl	8005eec <HAL_GetTick>
 8008630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008632:	e008      	b.n	8008646 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008634:	f7fd fc5a 	bl	8005eec <HAL_GetTick>
 8008638:	4602      	mov	r2, r0
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	1ad3      	subs	r3, r2, r3
 800863e:	2b64      	cmp	r3, #100	@ 0x64
 8008640:	d901      	bls.n	8008646 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008642:	2303      	movs	r3, #3
 8008644:	e29e      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008646:	4b6a      	ldr	r3, [pc, #424]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800864e:	2b00      	cmp	r3, #0
 8008650:	d0f0      	beq.n	8008634 <HAL_RCC_OscConfig+0xc0>
 8008652:	e014      	b.n	800867e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008654:	f7fd fc4a 	bl	8005eec <HAL_GetTick>
 8008658:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800865a:	e008      	b.n	800866e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800865c:	f7fd fc46 	bl	8005eec <HAL_GetTick>
 8008660:	4602      	mov	r2, r0
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	1ad3      	subs	r3, r2, r3
 8008666:	2b64      	cmp	r3, #100	@ 0x64
 8008668:	d901      	bls.n	800866e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800866a:	2303      	movs	r3, #3
 800866c:	e28a      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800866e:	4b60      	ldr	r3, [pc, #384]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008676:	2b00      	cmp	r3, #0
 8008678:	d1f0      	bne.n	800865c <HAL_RCC_OscConfig+0xe8>
 800867a:	e000      	b.n	800867e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800867c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f003 0302 	and.w	r3, r3, #2
 8008686:	2b00      	cmp	r3, #0
 8008688:	d075      	beq.n	8008776 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800868a:	4b59      	ldr	r3, [pc, #356]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 800868c:	689b      	ldr	r3, [r3, #8]
 800868e:	f003 030c 	and.w	r3, r3, #12
 8008692:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008694:	4b56      	ldr	r3, [pc, #344]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	f003 0303 	and.w	r3, r3, #3
 800869c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800869e:	69bb      	ldr	r3, [r7, #24]
 80086a0:	2b0c      	cmp	r3, #12
 80086a2:	d102      	bne.n	80086aa <HAL_RCC_OscConfig+0x136>
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	2b02      	cmp	r3, #2
 80086a8:	d002      	beq.n	80086b0 <HAL_RCC_OscConfig+0x13c>
 80086aa:	69bb      	ldr	r3, [r7, #24]
 80086ac:	2b04      	cmp	r3, #4
 80086ae:	d11f      	bne.n	80086f0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80086b0:	4b4f      	ldr	r3, [pc, #316]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d005      	beq.n	80086c8 <HAL_RCC_OscConfig+0x154>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	68db      	ldr	r3, [r3, #12]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d101      	bne.n	80086c8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80086c4:	2301      	movs	r3, #1
 80086c6:	e25d      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086c8:	4b49      	ldr	r3, [pc, #292]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80086ca:	685b      	ldr	r3, [r3, #4]
 80086cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	691b      	ldr	r3, [r3, #16]
 80086d4:	061b      	lsls	r3, r3, #24
 80086d6:	4946      	ldr	r1, [pc, #280]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80086d8:	4313      	orrs	r3, r2
 80086da:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80086dc:	4b45      	ldr	r3, [pc, #276]	@ (80087f4 <HAL_RCC_OscConfig+0x280>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4618      	mov	r0, r3
 80086e2:	f7fd fbb7 	bl	8005e54 <HAL_InitTick>
 80086e6:	4603      	mov	r3, r0
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d043      	beq.n	8008774 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80086ec:	2301      	movs	r3, #1
 80086ee:	e249      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d023      	beq.n	8008740 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80086f8:	4b3d      	ldr	r3, [pc, #244]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a3c      	ldr	r2, [pc, #240]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80086fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008702:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008704:	f7fd fbf2 	bl	8005eec <HAL_GetTick>
 8008708:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800870a:	e008      	b.n	800871e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800870c:	f7fd fbee 	bl	8005eec <HAL_GetTick>
 8008710:	4602      	mov	r2, r0
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	1ad3      	subs	r3, r2, r3
 8008716:	2b02      	cmp	r3, #2
 8008718:	d901      	bls.n	800871e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800871a:	2303      	movs	r3, #3
 800871c:	e232      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800871e:	4b34      	ldr	r3, [pc, #208]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008726:	2b00      	cmp	r3, #0
 8008728:	d0f0      	beq.n	800870c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800872a:	4b31      	ldr	r3, [pc, #196]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	691b      	ldr	r3, [r3, #16]
 8008736:	061b      	lsls	r3, r3, #24
 8008738:	492d      	ldr	r1, [pc, #180]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 800873a:	4313      	orrs	r3, r2
 800873c:	604b      	str	r3, [r1, #4]
 800873e:	e01a      	b.n	8008776 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008740:	4b2b      	ldr	r3, [pc, #172]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a2a      	ldr	r2, [pc, #168]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 8008746:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800874a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800874c:	f7fd fbce 	bl	8005eec <HAL_GetTick>
 8008750:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008752:	e008      	b.n	8008766 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008754:	f7fd fbca 	bl	8005eec <HAL_GetTick>
 8008758:	4602      	mov	r2, r0
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	1ad3      	subs	r3, r2, r3
 800875e:	2b02      	cmp	r3, #2
 8008760:	d901      	bls.n	8008766 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008762:	2303      	movs	r3, #3
 8008764:	e20e      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008766:	4b22      	ldr	r3, [pc, #136]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800876e:	2b00      	cmp	r3, #0
 8008770:	d1f0      	bne.n	8008754 <HAL_RCC_OscConfig+0x1e0>
 8008772:	e000      	b.n	8008776 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008774:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f003 0308 	and.w	r3, r3, #8
 800877e:	2b00      	cmp	r3, #0
 8008780:	d041      	beq.n	8008806 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	695b      	ldr	r3, [r3, #20]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d01c      	beq.n	80087c4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800878a:	4b19      	ldr	r3, [pc, #100]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 800878c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008790:	4a17      	ldr	r2, [pc, #92]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 8008792:	f043 0301 	orr.w	r3, r3, #1
 8008796:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800879a:	f7fd fba7 	bl	8005eec <HAL_GetTick>
 800879e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80087a0:	e008      	b.n	80087b4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80087a2:	f7fd fba3 	bl	8005eec <HAL_GetTick>
 80087a6:	4602      	mov	r2, r0
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	1ad3      	subs	r3, r2, r3
 80087ac:	2b02      	cmp	r3, #2
 80087ae:	d901      	bls.n	80087b4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80087b0:	2303      	movs	r3, #3
 80087b2:	e1e7      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80087b4:	4b0e      	ldr	r3, [pc, #56]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80087b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80087ba:	f003 0302 	and.w	r3, r3, #2
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d0ef      	beq.n	80087a2 <HAL_RCC_OscConfig+0x22e>
 80087c2:	e020      	b.n	8008806 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80087c4:	4b0a      	ldr	r3, [pc, #40]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80087c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80087ca:	4a09      	ldr	r2, [pc, #36]	@ (80087f0 <HAL_RCC_OscConfig+0x27c>)
 80087cc:	f023 0301 	bic.w	r3, r3, #1
 80087d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087d4:	f7fd fb8a 	bl	8005eec <HAL_GetTick>
 80087d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80087da:	e00d      	b.n	80087f8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80087dc:	f7fd fb86 	bl	8005eec <HAL_GetTick>
 80087e0:	4602      	mov	r2, r0
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	1ad3      	subs	r3, r2, r3
 80087e6:	2b02      	cmp	r3, #2
 80087e8:	d906      	bls.n	80087f8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80087ea:	2303      	movs	r3, #3
 80087ec:	e1ca      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
 80087ee:	bf00      	nop
 80087f0:	40021000 	.word	0x40021000
 80087f4:	2000017c 	.word	0x2000017c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80087f8:	4b8c      	ldr	r3, [pc, #560]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80087fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80087fe:	f003 0302 	and.w	r3, r3, #2
 8008802:	2b00      	cmp	r3, #0
 8008804:	d1ea      	bne.n	80087dc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f003 0304 	and.w	r3, r3, #4
 800880e:	2b00      	cmp	r3, #0
 8008810:	f000 80a6 	beq.w	8008960 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008814:	2300      	movs	r3, #0
 8008816:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008818:	4b84      	ldr	r3, [pc, #528]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 800881a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800881c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008820:	2b00      	cmp	r3, #0
 8008822:	d101      	bne.n	8008828 <HAL_RCC_OscConfig+0x2b4>
 8008824:	2301      	movs	r3, #1
 8008826:	e000      	b.n	800882a <HAL_RCC_OscConfig+0x2b6>
 8008828:	2300      	movs	r3, #0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d00d      	beq.n	800884a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800882e:	4b7f      	ldr	r3, [pc, #508]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 8008830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008832:	4a7e      	ldr	r2, [pc, #504]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 8008834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008838:	6593      	str	r3, [r2, #88]	@ 0x58
 800883a:	4b7c      	ldr	r3, [pc, #496]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 800883c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800883e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008842:	60fb      	str	r3, [r7, #12]
 8008844:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008846:	2301      	movs	r3, #1
 8008848:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800884a:	4b79      	ldr	r3, [pc, #484]	@ (8008a30 <HAL_RCC_OscConfig+0x4bc>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008852:	2b00      	cmp	r3, #0
 8008854:	d118      	bne.n	8008888 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008856:	4b76      	ldr	r3, [pc, #472]	@ (8008a30 <HAL_RCC_OscConfig+0x4bc>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a75      	ldr	r2, [pc, #468]	@ (8008a30 <HAL_RCC_OscConfig+0x4bc>)
 800885c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008860:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008862:	f7fd fb43 	bl	8005eec <HAL_GetTick>
 8008866:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008868:	e008      	b.n	800887c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800886a:	f7fd fb3f 	bl	8005eec <HAL_GetTick>
 800886e:	4602      	mov	r2, r0
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	1ad3      	subs	r3, r2, r3
 8008874:	2b02      	cmp	r3, #2
 8008876:	d901      	bls.n	800887c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008878:	2303      	movs	r3, #3
 800887a:	e183      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800887c:	4b6c      	ldr	r3, [pc, #432]	@ (8008a30 <HAL_RCC_OscConfig+0x4bc>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008884:	2b00      	cmp	r3, #0
 8008886:	d0f0      	beq.n	800886a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	2b01      	cmp	r3, #1
 800888e:	d108      	bne.n	80088a2 <HAL_RCC_OscConfig+0x32e>
 8008890:	4b66      	ldr	r3, [pc, #408]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 8008892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008896:	4a65      	ldr	r2, [pc, #404]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 8008898:	f043 0301 	orr.w	r3, r3, #1
 800889c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80088a0:	e024      	b.n	80088ec <HAL_RCC_OscConfig+0x378>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	689b      	ldr	r3, [r3, #8]
 80088a6:	2b05      	cmp	r3, #5
 80088a8:	d110      	bne.n	80088cc <HAL_RCC_OscConfig+0x358>
 80088aa:	4b60      	ldr	r3, [pc, #384]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80088ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088b0:	4a5e      	ldr	r2, [pc, #376]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80088b2:	f043 0304 	orr.w	r3, r3, #4
 80088b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80088ba:	4b5c      	ldr	r3, [pc, #368]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80088bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088c0:	4a5a      	ldr	r2, [pc, #360]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80088c2:	f043 0301 	orr.w	r3, r3, #1
 80088c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80088ca:	e00f      	b.n	80088ec <HAL_RCC_OscConfig+0x378>
 80088cc:	4b57      	ldr	r3, [pc, #348]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80088ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088d2:	4a56      	ldr	r2, [pc, #344]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80088d4:	f023 0301 	bic.w	r3, r3, #1
 80088d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80088dc:	4b53      	ldr	r3, [pc, #332]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80088de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088e2:	4a52      	ldr	r2, [pc, #328]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80088e4:	f023 0304 	bic.w	r3, r3, #4
 80088e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	689b      	ldr	r3, [r3, #8]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d016      	beq.n	8008922 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088f4:	f7fd fafa 	bl	8005eec <HAL_GetTick>
 80088f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80088fa:	e00a      	b.n	8008912 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088fc:	f7fd faf6 	bl	8005eec <HAL_GetTick>
 8008900:	4602      	mov	r2, r0
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	1ad3      	subs	r3, r2, r3
 8008906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800890a:	4293      	cmp	r3, r2
 800890c:	d901      	bls.n	8008912 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800890e:	2303      	movs	r3, #3
 8008910:	e138      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008912:	4b46      	ldr	r3, [pc, #280]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 8008914:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008918:	f003 0302 	and.w	r3, r3, #2
 800891c:	2b00      	cmp	r3, #0
 800891e:	d0ed      	beq.n	80088fc <HAL_RCC_OscConfig+0x388>
 8008920:	e015      	b.n	800894e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008922:	f7fd fae3 	bl	8005eec <HAL_GetTick>
 8008926:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008928:	e00a      	b.n	8008940 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800892a:	f7fd fadf 	bl	8005eec <HAL_GetTick>
 800892e:	4602      	mov	r2, r0
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	1ad3      	subs	r3, r2, r3
 8008934:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008938:	4293      	cmp	r3, r2
 800893a:	d901      	bls.n	8008940 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800893c:	2303      	movs	r3, #3
 800893e:	e121      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008940:	4b3a      	ldr	r3, [pc, #232]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 8008942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008946:	f003 0302 	and.w	r3, r3, #2
 800894a:	2b00      	cmp	r3, #0
 800894c:	d1ed      	bne.n	800892a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800894e:	7ffb      	ldrb	r3, [r7, #31]
 8008950:	2b01      	cmp	r3, #1
 8008952:	d105      	bne.n	8008960 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008954:	4b35      	ldr	r3, [pc, #212]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 8008956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008958:	4a34      	ldr	r2, [pc, #208]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 800895a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800895e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f003 0320 	and.w	r3, r3, #32
 8008968:	2b00      	cmp	r3, #0
 800896a:	d03c      	beq.n	80089e6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	699b      	ldr	r3, [r3, #24]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d01c      	beq.n	80089ae <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008974:	4b2d      	ldr	r3, [pc, #180]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 8008976:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800897a:	4a2c      	ldr	r2, [pc, #176]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 800897c:	f043 0301 	orr.w	r3, r3, #1
 8008980:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008984:	f7fd fab2 	bl	8005eec <HAL_GetTick>
 8008988:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800898a:	e008      	b.n	800899e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800898c:	f7fd faae 	bl	8005eec <HAL_GetTick>
 8008990:	4602      	mov	r2, r0
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	1ad3      	subs	r3, r2, r3
 8008996:	2b02      	cmp	r3, #2
 8008998:	d901      	bls.n	800899e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800899a:	2303      	movs	r3, #3
 800899c:	e0f2      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800899e:	4b23      	ldr	r3, [pc, #140]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80089a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80089a4:	f003 0302 	and.w	r3, r3, #2
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d0ef      	beq.n	800898c <HAL_RCC_OscConfig+0x418>
 80089ac:	e01b      	b.n	80089e6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80089ae:	4b1f      	ldr	r3, [pc, #124]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80089b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80089b4:	4a1d      	ldr	r2, [pc, #116]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80089b6:	f023 0301 	bic.w	r3, r3, #1
 80089ba:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089be:	f7fd fa95 	bl	8005eec <HAL_GetTick>
 80089c2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80089c4:	e008      	b.n	80089d8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80089c6:	f7fd fa91 	bl	8005eec <HAL_GetTick>
 80089ca:	4602      	mov	r2, r0
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	1ad3      	subs	r3, r2, r3
 80089d0:	2b02      	cmp	r3, #2
 80089d2:	d901      	bls.n	80089d8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80089d4:	2303      	movs	r3, #3
 80089d6:	e0d5      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80089d8:	4b14      	ldr	r3, [pc, #80]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80089da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80089de:	f003 0302 	and.w	r3, r3, #2
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d1ef      	bne.n	80089c6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	69db      	ldr	r3, [r3, #28]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	f000 80c9 	beq.w	8008b82 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80089f0:	4b0e      	ldr	r3, [pc, #56]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	f003 030c 	and.w	r3, r3, #12
 80089f8:	2b0c      	cmp	r3, #12
 80089fa:	f000 8083 	beq.w	8008b04 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	69db      	ldr	r3, [r3, #28]
 8008a02:	2b02      	cmp	r3, #2
 8008a04:	d15e      	bne.n	8008ac4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a06:	4b09      	ldr	r3, [pc, #36]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a08      	ldr	r2, [pc, #32]	@ (8008a2c <HAL_RCC_OscConfig+0x4b8>)
 8008a0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a12:	f7fd fa6b 	bl	8005eec <HAL_GetTick>
 8008a16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a18:	e00c      	b.n	8008a34 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a1a:	f7fd fa67 	bl	8005eec <HAL_GetTick>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	1ad3      	subs	r3, r2, r3
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	d905      	bls.n	8008a34 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008a28:	2303      	movs	r3, #3
 8008a2a:	e0ab      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
 8008a2c:	40021000 	.word	0x40021000
 8008a30:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a34:	4b55      	ldr	r3, [pc, #340]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d1ec      	bne.n	8008a1a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008a40:	4b52      	ldr	r3, [pc, #328]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008a42:	68da      	ldr	r2, [r3, #12]
 8008a44:	4b52      	ldr	r3, [pc, #328]	@ (8008b90 <HAL_RCC_OscConfig+0x61c>)
 8008a46:	4013      	ands	r3, r2
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	6a11      	ldr	r1, [r2, #32]
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008a50:	3a01      	subs	r2, #1
 8008a52:	0112      	lsls	r2, r2, #4
 8008a54:	4311      	orrs	r1, r2
 8008a56:	687a      	ldr	r2, [r7, #4]
 8008a58:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008a5a:	0212      	lsls	r2, r2, #8
 8008a5c:	4311      	orrs	r1, r2
 8008a5e:	687a      	ldr	r2, [r7, #4]
 8008a60:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008a62:	0852      	lsrs	r2, r2, #1
 8008a64:	3a01      	subs	r2, #1
 8008a66:	0552      	lsls	r2, r2, #21
 8008a68:	4311      	orrs	r1, r2
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008a6e:	0852      	lsrs	r2, r2, #1
 8008a70:	3a01      	subs	r2, #1
 8008a72:	0652      	lsls	r2, r2, #25
 8008a74:	4311      	orrs	r1, r2
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008a7a:	06d2      	lsls	r2, r2, #27
 8008a7c:	430a      	orrs	r2, r1
 8008a7e:	4943      	ldr	r1, [pc, #268]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008a80:	4313      	orrs	r3, r2
 8008a82:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008a84:	4b41      	ldr	r3, [pc, #260]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a40      	ldr	r2, [pc, #256]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008a8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008a8e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008a90:	4b3e      	ldr	r3, [pc, #248]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	4a3d      	ldr	r2, [pc, #244]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008a96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008a9a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a9c:	f7fd fa26 	bl	8005eec <HAL_GetTick>
 8008aa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008aa2:	e008      	b.n	8008ab6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008aa4:	f7fd fa22 	bl	8005eec <HAL_GetTick>
 8008aa8:	4602      	mov	r2, r0
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	1ad3      	subs	r3, r2, r3
 8008aae:	2b02      	cmp	r3, #2
 8008ab0:	d901      	bls.n	8008ab6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008ab2:	2303      	movs	r3, #3
 8008ab4:	e066      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ab6:	4b35      	ldr	r3, [pc, #212]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d0f0      	beq.n	8008aa4 <HAL_RCC_OscConfig+0x530>
 8008ac2:	e05e      	b.n	8008b82 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008ac4:	4b31      	ldr	r3, [pc, #196]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a30      	ldr	r2, [pc, #192]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008aca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008ace:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ad0:	f7fd fa0c 	bl	8005eec <HAL_GetTick>
 8008ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008ad6:	e008      	b.n	8008aea <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ad8:	f7fd fa08 	bl	8005eec <HAL_GetTick>
 8008adc:	4602      	mov	r2, r0
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	1ad3      	subs	r3, r2, r3
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	d901      	bls.n	8008aea <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008ae6:	2303      	movs	r3, #3
 8008ae8:	e04c      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008aea:	4b28      	ldr	r3, [pc, #160]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1f0      	bne.n	8008ad8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008af6:	4b25      	ldr	r3, [pc, #148]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008af8:	68da      	ldr	r2, [r3, #12]
 8008afa:	4924      	ldr	r1, [pc, #144]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008afc:	4b25      	ldr	r3, [pc, #148]	@ (8008b94 <HAL_RCC_OscConfig+0x620>)
 8008afe:	4013      	ands	r3, r2
 8008b00:	60cb      	str	r3, [r1, #12]
 8008b02:	e03e      	b.n	8008b82 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	69db      	ldr	r3, [r3, #28]
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d101      	bne.n	8008b10 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e039      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008b10:	4b1e      	ldr	r3, [pc, #120]	@ (8008b8c <HAL_RCC_OscConfig+0x618>)
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	f003 0203 	and.w	r2, r3, #3
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a1b      	ldr	r3, [r3, #32]
 8008b20:	429a      	cmp	r2, r3
 8008b22:	d12c      	bne.n	8008b7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008b24:	697b      	ldr	r3, [r7, #20]
 8008b26:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b2e:	3b01      	subs	r3, #1
 8008b30:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b32:	429a      	cmp	r2, r3
 8008b34:	d123      	bne.n	8008b7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b40:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d11b      	bne.n	8008b7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b50:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d113      	bne.n	8008b7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b60:	085b      	lsrs	r3, r3, #1
 8008b62:	3b01      	subs	r3, #1
 8008b64:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d109      	bne.n	8008b7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b74:	085b      	lsrs	r3, r3, #1
 8008b76:	3b01      	subs	r3, #1
 8008b78:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d001      	beq.n	8008b82 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008b7e:	2301      	movs	r3, #1
 8008b80:	e000      	b.n	8008b84 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008b82:	2300      	movs	r3, #0
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3720      	adds	r7, #32
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}
 8008b8c:	40021000 	.word	0x40021000
 8008b90:	019f800c 	.word	0x019f800c
 8008b94:	feeefffc 	.word	0xfeeefffc

08008b98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b086      	sub	sp, #24
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d101      	bne.n	8008bb0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008bac:	2301      	movs	r3, #1
 8008bae:	e11e      	b.n	8008dee <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008bb0:	4b91      	ldr	r3, [pc, #580]	@ (8008df8 <HAL_RCC_ClockConfig+0x260>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f003 030f 	and.w	r3, r3, #15
 8008bb8:	683a      	ldr	r2, [r7, #0]
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d910      	bls.n	8008be0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008bbe:	4b8e      	ldr	r3, [pc, #568]	@ (8008df8 <HAL_RCC_ClockConfig+0x260>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f023 020f 	bic.w	r2, r3, #15
 8008bc6:	498c      	ldr	r1, [pc, #560]	@ (8008df8 <HAL_RCC_ClockConfig+0x260>)
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008bce:	4b8a      	ldr	r3, [pc, #552]	@ (8008df8 <HAL_RCC_ClockConfig+0x260>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f003 030f 	and.w	r3, r3, #15
 8008bd6:	683a      	ldr	r2, [r7, #0]
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	d001      	beq.n	8008be0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	e106      	b.n	8008dee <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f003 0301 	and.w	r3, r3, #1
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d073      	beq.n	8008cd4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	685b      	ldr	r3, [r3, #4]
 8008bf0:	2b03      	cmp	r3, #3
 8008bf2:	d129      	bne.n	8008c48 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008bf4:	4b81      	ldr	r3, [pc, #516]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d101      	bne.n	8008c04 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008c00:	2301      	movs	r3, #1
 8008c02:	e0f4      	b.n	8008dee <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008c04:	f000 f99e 	bl	8008f44 <RCC_GetSysClockFreqFromPLLSource>
 8008c08:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	4a7c      	ldr	r2, [pc, #496]	@ (8008e00 <HAL_RCC_ClockConfig+0x268>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d93f      	bls.n	8008c92 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008c12:	4b7a      	ldr	r3, [pc, #488]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d009      	beq.n	8008c32 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d033      	beq.n	8008c92 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d12f      	bne.n	8008c92 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008c32:	4b72      	ldr	r3, [pc, #456]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c3a:	4a70      	ldr	r2, [pc, #448]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008c3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c40:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008c42:	2380      	movs	r3, #128	@ 0x80
 8008c44:	617b      	str	r3, [r7, #20]
 8008c46:	e024      	b.n	8008c92 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	2b02      	cmp	r3, #2
 8008c4e:	d107      	bne.n	8008c60 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c50:	4b6a      	ldr	r3, [pc, #424]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d109      	bne.n	8008c70 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	e0c6      	b.n	8008dee <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008c60:	4b66      	ldr	r3, [pc, #408]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d101      	bne.n	8008c70 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	e0be      	b.n	8008dee <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008c70:	f000 f8ce 	bl	8008e10 <HAL_RCC_GetSysClockFreq>
 8008c74:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008c76:	693b      	ldr	r3, [r7, #16]
 8008c78:	4a61      	ldr	r2, [pc, #388]	@ (8008e00 <HAL_RCC_ClockConfig+0x268>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d909      	bls.n	8008c92 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008c7e:	4b5f      	ldr	r3, [pc, #380]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c86:	4a5d      	ldr	r2, [pc, #372]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008c88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c8c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008c8e:	2380      	movs	r3, #128	@ 0x80
 8008c90:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008c92:	4b5a      	ldr	r3, [pc, #360]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	f023 0203 	bic.w	r2, r3, #3
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	4957      	ldr	r1, [pc, #348]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ca4:	f7fd f922 	bl	8005eec <HAL_GetTick>
 8008ca8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008caa:	e00a      	b.n	8008cc2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008cac:	f7fd f91e 	bl	8005eec <HAL_GetTick>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	1ad3      	subs	r3, r2, r3
 8008cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d901      	bls.n	8008cc2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008cbe:	2303      	movs	r3, #3
 8008cc0:	e095      	b.n	8008dee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cc2:	4b4e      	ldr	r3, [pc, #312]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008cc4:	689b      	ldr	r3, [r3, #8]
 8008cc6:	f003 020c 	and.w	r2, r3, #12
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	009b      	lsls	r3, r3, #2
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	d1eb      	bne.n	8008cac <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f003 0302 	and.w	r3, r3, #2
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d023      	beq.n	8008d28 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f003 0304 	and.w	r3, r3, #4
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d005      	beq.n	8008cf8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008cec:	4b43      	ldr	r3, [pc, #268]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008cee:	689b      	ldr	r3, [r3, #8]
 8008cf0:	4a42      	ldr	r2, [pc, #264]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008cf2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008cf6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f003 0308 	and.w	r3, r3, #8
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d007      	beq.n	8008d14 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008d04:	4b3d      	ldr	r3, [pc, #244]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008d0c:	4a3b      	ldr	r2, [pc, #236]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008d0e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008d12:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d14:	4b39      	ldr	r3, [pc, #228]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008d16:	689b      	ldr	r3, [r3, #8]
 8008d18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	689b      	ldr	r3, [r3, #8]
 8008d20:	4936      	ldr	r1, [pc, #216]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008d22:	4313      	orrs	r3, r2
 8008d24:	608b      	str	r3, [r1, #8]
 8008d26:	e008      	b.n	8008d3a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	2b80      	cmp	r3, #128	@ 0x80
 8008d2c:	d105      	bne.n	8008d3a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008d2e:	4b33      	ldr	r3, [pc, #204]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008d30:	689b      	ldr	r3, [r3, #8]
 8008d32:	4a32      	ldr	r2, [pc, #200]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008d34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d38:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008d3a:	4b2f      	ldr	r3, [pc, #188]	@ (8008df8 <HAL_RCC_ClockConfig+0x260>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 030f 	and.w	r3, r3, #15
 8008d42:	683a      	ldr	r2, [r7, #0]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d21d      	bcs.n	8008d84 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d48:	4b2b      	ldr	r3, [pc, #172]	@ (8008df8 <HAL_RCC_ClockConfig+0x260>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f023 020f 	bic.w	r2, r3, #15
 8008d50:	4929      	ldr	r1, [pc, #164]	@ (8008df8 <HAL_RCC_ClockConfig+0x260>)
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	4313      	orrs	r3, r2
 8008d56:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008d58:	f7fd f8c8 	bl	8005eec <HAL_GetTick>
 8008d5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d5e:	e00a      	b.n	8008d76 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d60:	f7fd f8c4 	bl	8005eec <HAL_GetTick>
 8008d64:	4602      	mov	r2, r0
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	1ad3      	subs	r3, r2, r3
 8008d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d901      	bls.n	8008d76 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008d72:	2303      	movs	r3, #3
 8008d74:	e03b      	b.n	8008dee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d76:	4b20      	ldr	r3, [pc, #128]	@ (8008df8 <HAL_RCC_ClockConfig+0x260>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f003 030f 	and.w	r3, r3, #15
 8008d7e:	683a      	ldr	r2, [r7, #0]
 8008d80:	429a      	cmp	r2, r3
 8008d82:	d1ed      	bne.n	8008d60 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f003 0304 	and.w	r3, r3, #4
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d008      	beq.n	8008da2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008d90:	4b1a      	ldr	r3, [pc, #104]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008d92:	689b      	ldr	r3, [r3, #8]
 8008d94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	68db      	ldr	r3, [r3, #12]
 8008d9c:	4917      	ldr	r1, [pc, #92]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f003 0308 	and.w	r3, r3, #8
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d009      	beq.n	8008dc2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008dae:	4b13      	ldr	r3, [pc, #76]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	691b      	ldr	r3, [r3, #16]
 8008dba:	00db      	lsls	r3, r3, #3
 8008dbc:	490f      	ldr	r1, [pc, #60]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008dc2:	f000 f825 	bl	8008e10 <HAL_RCC_GetSysClockFreq>
 8008dc6:	4602      	mov	r2, r0
 8008dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8008dfc <HAL_RCC_ClockConfig+0x264>)
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	091b      	lsrs	r3, r3, #4
 8008dce:	f003 030f 	and.w	r3, r3, #15
 8008dd2:	490c      	ldr	r1, [pc, #48]	@ (8008e04 <HAL_RCC_ClockConfig+0x26c>)
 8008dd4:	5ccb      	ldrb	r3, [r1, r3]
 8008dd6:	f003 031f 	and.w	r3, r3, #31
 8008dda:	fa22 f303 	lsr.w	r3, r2, r3
 8008dde:	4a0a      	ldr	r2, [pc, #40]	@ (8008e08 <HAL_RCC_ClockConfig+0x270>)
 8008de0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008de2:	4b0a      	ldr	r3, [pc, #40]	@ (8008e0c <HAL_RCC_ClockConfig+0x274>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4618      	mov	r0, r3
 8008de8:	f7fd f834 	bl	8005e54 <HAL_InitTick>
 8008dec:	4603      	mov	r3, r0
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3718      	adds	r7, #24
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}
 8008df6:	bf00      	nop
 8008df8:	40022000 	.word	0x40022000
 8008dfc:	40021000 	.word	0x40021000
 8008e00:	04c4b400 	.word	0x04c4b400
 8008e04:	0800e234 	.word	0x0800e234
 8008e08:	20000178 	.word	0x20000178
 8008e0c:	2000017c 	.word	0x2000017c

08008e10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b087      	sub	sp, #28
 8008e14:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008e16:	4b2c      	ldr	r3, [pc, #176]	@ (8008ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e18:	689b      	ldr	r3, [r3, #8]
 8008e1a:	f003 030c 	and.w	r3, r3, #12
 8008e1e:	2b04      	cmp	r3, #4
 8008e20:	d102      	bne.n	8008e28 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008e22:	4b2a      	ldr	r3, [pc, #168]	@ (8008ecc <HAL_RCC_GetSysClockFreq+0xbc>)
 8008e24:	613b      	str	r3, [r7, #16]
 8008e26:	e047      	b.n	8008eb8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008e28:	4b27      	ldr	r3, [pc, #156]	@ (8008ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e2a:	689b      	ldr	r3, [r3, #8]
 8008e2c:	f003 030c 	and.w	r3, r3, #12
 8008e30:	2b08      	cmp	r3, #8
 8008e32:	d102      	bne.n	8008e3a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008e34:	4b26      	ldr	r3, [pc, #152]	@ (8008ed0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008e36:	613b      	str	r3, [r7, #16]
 8008e38:	e03e      	b.n	8008eb8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008e3a:	4b23      	ldr	r3, [pc, #140]	@ (8008ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	f003 030c 	and.w	r3, r3, #12
 8008e42:	2b0c      	cmp	r3, #12
 8008e44:	d136      	bne.n	8008eb4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008e46:	4b20      	ldr	r3, [pc, #128]	@ (8008ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e48:	68db      	ldr	r3, [r3, #12]
 8008e4a:	f003 0303 	and.w	r3, r3, #3
 8008e4e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008e50:	4b1d      	ldr	r3, [pc, #116]	@ (8008ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e52:	68db      	ldr	r3, [r3, #12]
 8008e54:	091b      	lsrs	r3, r3, #4
 8008e56:	f003 030f 	and.w	r3, r3, #15
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	2b03      	cmp	r3, #3
 8008e62:	d10c      	bne.n	8008e7e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008e64:	4a1a      	ldr	r2, [pc, #104]	@ (8008ed0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e6c:	4a16      	ldr	r2, [pc, #88]	@ (8008ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e6e:	68d2      	ldr	r2, [r2, #12]
 8008e70:	0a12      	lsrs	r2, r2, #8
 8008e72:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008e76:	fb02 f303 	mul.w	r3, r2, r3
 8008e7a:	617b      	str	r3, [r7, #20]
      break;
 8008e7c:	e00c      	b.n	8008e98 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008e7e:	4a13      	ldr	r2, [pc, #76]	@ (8008ecc <HAL_RCC_GetSysClockFreq+0xbc>)
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e86:	4a10      	ldr	r2, [pc, #64]	@ (8008ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e88:	68d2      	ldr	r2, [r2, #12]
 8008e8a:	0a12      	lsrs	r2, r2, #8
 8008e8c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008e90:	fb02 f303 	mul.w	r3, r2, r3
 8008e94:	617b      	str	r3, [r7, #20]
      break;
 8008e96:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008e98:	4b0b      	ldr	r3, [pc, #44]	@ (8008ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e9a:	68db      	ldr	r3, [r3, #12]
 8008e9c:	0e5b      	lsrs	r3, r3, #25
 8008e9e:	f003 0303 	and.w	r3, r3, #3
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	005b      	lsls	r3, r3, #1
 8008ea6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008ea8:	697a      	ldr	r2, [r7, #20]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eb0:	613b      	str	r3, [r7, #16]
 8008eb2:	e001      	b.n	8008eb8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008eb8:	693b      	ldr	r3, [r7, #16]
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	371c      	adds	r7, #28
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop
 8008ec8:	40021000 	.word	0x40021000
 8008ecc:	00f42400 	.word	0x00f42400
 8008ed0:	016e3600 	.word	0x016e3600

08008ed4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008ed8:	4b03      	ldr	r3, [pc, #12]	@ (8008ee8 <HAL_RCC_GetHCLKFreq+0x14>)
 8008eda:	681b      	ldr	r3, [r3, #0]
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee4:	4770      	bx	lr
 8008ee6:	bf00      	nop
 8008ee8:	20000178 	.word	0x20000178

08008eec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008ef0:	f7ff fff0 	bl	8008ed4 <HAL_RCC_GetHCLKFreq>
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	4b06      	ldr	r3, [pc, #24]	@ (8008f10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008ef8:	689b      	ldr	r3, [r3, #8]
 8008efa:	0a1b      	lsrs	r3, r3, #8
 8008efc:	f003 0307 	and.w	r3, r3, #7
 8008f00:	4904      	ldr	r1, [pc, #16]	@ (8008f14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008f02:	5ccb      	ldrb	r3, [r1, r3]
 8008f04:	f003 031f 	and.w	r3, r3, #31
 8008f08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	bd80      	pop	{r7, pc}
 8008f10:	40021000 	.word	0x40021000
 8008f14:	0800e244 	.word	0x0800e244

08008f18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008f1c:	f7ff ffda 	bl	8008ed4 <HAL_RCC_GetHCLKFreq>
 8008f20:	4602      	mov	r2, r0
 8008f22:	4b06      	ldr	r3, [pc, #24]	@ (8008f3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008f24:	689b      	ldr	r3, [r3, #8]
 8008f26:	0adb      	lsrs	r3, r3, #11
 8008f28:	f003 0307 	and.w	r3, r3, #7
 8008f2c:	4904      	ldr	r1, [pc, #16]	@ (8008f40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008f2e:	5ccb      	ldrb	r3, [r1, r3]
 8008f30:	f003 031f 	and.w	r3, r3, #31
 8008f34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	bd80      	pop	{r7, pc}
 8008f3c:	40021000 	.word	0x40021000
 8008f40:	0800e244 	.word	0x0800e244

08008f44 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b087      	sub	sp, #28
 8008f48:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008f4a:	4b1e      	ldr	r3, [pc, #120]	@ (8008fc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f4c:	68db      	ldr	r3, [r3, #12]
 8008f4e:	f003 0303 	and.w	r3, r3, #3
 8008f52:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008f54:	4b1b      	ldr	r3, [pc, #108]	@ (8008fc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f56:	68db      	ldr	r3, [r3, #12]
 8008f58:	091b      	lsrs	r3, r3, #4
 8008f5a:	f003 030f 	and.w	r3, r3, #15
 8008f5e:	3301      	adds	r3, #1
 8008f60:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008f62:	693b      	ldr	r3, [r7, #16]
 8008f64:	2b03      	cmp	r3, #3
 8008f66:	d10c      	bne.n	8008f82 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f68:	4a17      	ldr	r2, [pc, #92]	@ (8008fc8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f70:	4a14      	ldr	r2, [pc, #80]	@ (8008fc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f72:	68d2      	ldr	r2, [r2, #12]
 8008f74:	0a12      	lsrs	r2, r2, #8
 8008f76:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008f7a:	fb02 f303 	mul.w	r3, r2, r3
 8008f7e:	617b      	str	r3, [r7, #20]
    break;
 8008f80:	e00c      	b.n	8008f9c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f82:	4a12      	ldr	r2, [pc, #72]	@ (8008fcc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f8a:	4a0e      	ldr	r2, [pc, #56]	@ (8008fc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f8c:	68d2      	ldr	r2, [r2, #12]
 8008f8e:	0a12      	lsrs	r2, r2, #8
 8008f90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008f94:	fb02 f303 	mul.w	r3, r2, r3
 8008f98:	617b      	str	r3, [r7, #20]
    break;
 8008f9a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008f9c:	4b09      	ldr	r3, [pc, #36]	@ (8008fc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f9e:	68db      	ldr	r3, [r3, #12]
 8008fa0:	0e5b      	lsrs	r3, r3, #25
 8008fa2:	f003 0303 	and.w	r3, r3, #3
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	005b      	lsls	r3, r3, #1
 8008faa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008fac:	697a      	ldr	r2, [r7, #20]
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fb4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008fb6:	687b      	ldr	r3, [r7, #4]
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	371c      	adds	r7, #28
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr
 8008fc4:	40021000 	.word	0x40021000
 8008fc8:	016e3600 	.word	0x016e3600
 8008fcc:	00f42400 	.word	0x00f42400

08008fd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b086      	sub	sp, #24
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008fd8:	2300      	movs	r3, #0
 8008fda:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008fdc:	2300      	movs	r3, #0
 8008fde:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	f000 8098 	beq.w	800911e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008ff2:	4b43      	ldr	r3, [pc, #268]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ff6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d10d      	bne.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008ffe:	4b40      	ldr	r3, [pc, #256]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009002:	4a3f      	ldr	r2, [pc, #252]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009004:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009008:	6593      	str	r3, [r2, #88]	@ 0x58
 800900a:	4b3d      	ldr	r3, [pc, #244]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800900c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800900e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009012:	60bb      	str	r3, [r7, #8]
 8009014:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009016:	2301      	movs	r3, #1
 8009018:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800901a:	4b3a      	ldr	r3, [pc, #232]	@ (8009104 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4a39      	ldr	r2, [pc, #228]	@ (8009104 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009020:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009024:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009026:	f7fc ff61 	bl	8005eec <HAL_GetTick>
 800902a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800902c:	e009      	b.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800902e:	f7fc ff5d 	bl	8005eec <HAL_GetTick>
 8009032:	4602      	mov	r2, r0
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	1ad3      	subs	r3, r2, r3
 8009038:	2b02      	cmp	r3, #2
 800903a:	d902      	bls.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800903c:	2303      	movs	r3, #3
 800903e:	74fb      	strb	r3, [r7, #19]
        break;
 8009040:	e005      	b.n	800904e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009042:	4b30      	ldr	r3, [pc, #192]	@ (8009104 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800904a:	2b00      	cmp	r3, #0
 800904c:	d0ef      	beq.n	800902e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800904e:	7cfb      	ldrb	r3, [r7, #19]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d159      	bne.n	8009108 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009054:	4b2a      	ldr	r3, [pc, #168]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009056:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800905a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800905e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d01e      	beq.n	80090a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800906a:	697a      	ldr	r2, [r7, #20]
 800906c:	429a      	cmp	r2, r3
 800906e:	d019      	beq.n	80090a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009070:	4b23      	ldr	r3, [pc, #140]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009076:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800907a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800907c:	4b20      	ldr	r3, [pc, #128]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800907e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009082:	4a1f      	ldr	r2, [pc, #124]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009084:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009088:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800908c:	4b1c      	ldr	r3, [pc, #112]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800908e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009092:	4a1b      	ldr	r2, [pc, #108]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009094:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009098:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800909c:	4a18      	ldr	r2, [pc, #96]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	f003 0301 	and.w	r3, r3, #1
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d016      	beq.n	80090dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090ae:	f7fc ff1d 	bl	8005eec <HAL_GetTick>
 80090b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80090b4:	e00b      	b.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80090b6:	f7fc ff19 	bl	8005eec <HAL_GetTick>
 80090ba:	4602      	mov	r2, r0
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	1ad3      	subs	r3, r2, r3
 80090c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d902      	bls.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80090c8:	2303      	movs	r3, #3
 80090ca:	74fb      	strb	r3, [r7, #19]
            break;
 80090cc:	e006      	b.n	80090dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80090ce:	4b0c      	ldr	r3, [pc, #48]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80090d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090d4:	f003 0302 	and.w	r3, r3, #2
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d0ec      	beq.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80090dc:	7cfb      	ldrb	r3, [r7, #19]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d10b      	bne.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80090e2:	4b07      	ldr	r3, [pc, #28]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80090e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090f0:	4903      	ldr	r1, [pc, #12]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80090f2:	4313      	orrs	r3, r2
 80090f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80090f8:	e008      	b.n	800910c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80090fa:	7cfb      	ldrb	r3, [r7, #19]
 80090fc:	74bb      	strb	r3, [r7, #18]
 80090fe:	e005      	b.n	800910c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009100:	40021000 	.word	0x40021000
 8009104:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009108:	7cfb      	ldrb	r3, [r7, #19]
 800910a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800910c:	7c7b      	ldrb	r3, [r7, #17]
 800910e:	2b01      	cmp	r3, #1
 8009110:	d105      	bne.n	800911e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009112:	4ba7      	ldr	r3, [pc, #668]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009116:	4aa6      	ldr	r2, [pc, #664]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009118:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800911c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f003 0301 	and.w	r3, r3, #1
 8009126:	2b00      	cmp	r3, #0
 8009128:	d00a      	beq.n	8009140 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800912a:	4ba1      	ldr	r3, [pc, #644]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800912c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009130:	f023 0203 	bic.w	r2, r3, #3
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	685b      	ldr	r3, [r3, #4]
 8009138:	499d      	ldr	r1, [pc, #628]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800913a:	4313      	orrs	r3, r2
 800913c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f003 0302 	and.w	r3, r3, #2
 8009148:	2b00      	cmp	r3, #0
 800914a:	d00a      	beq.n	8009162 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800914c:	4b98      	ldr	r3, [pc, #608]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800914e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009152:	f023 020c 	bic.w	r2, r3, #12
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	689b      	ldr	r3, [r3, #8]
 800915a:	4995      	ldr	r1, [pc, #596]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800915c:	4313      	orrs	r3, r2
 800915e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f003 0304 	and.w	r3, r3, #4
 800916a:	2b00      	cmp	r3, #0
 800916c:	d00a      	beq.n	8009184 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800916e:	4b90      	ldr	r3, [pc, #576]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009174:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	68db      	ldr	r3, [r3, #12]
 800917c:	498c      	ldr	r1, [pc, #560]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800917e:	4313      	orrs	r3, r2
 8009180:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f003 0308 	and.w	r3, r3, #8
 800918c:	2b00      	cmp	r3, #0
 800918e:	d00a      	beq.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009190:	4b87      	ldr	r3, [pc, #540]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009196:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	691b      	ldr	r3, [r3, #16]
 800919e:	4984      	ldr	r1, [pc, #528]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091a0:	4313      	orrs	r3, r2
 80091a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f003 0310 	and.w	r3, r3, #16
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d00a      	beq.n	80091c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80091b2:	4b7f      	ldr	r3, [pc, #508]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	695b      	ldr	r3, [r3, #20]
 80091c0:	497b      	ldr	r1, [pc, #492]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091c2:	4313      	orrs	r3, r2
 80091c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f003 0320 	and.w	r3, r3, #32
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d00a      	beq.n	80091ea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80091d4:	4b76      	ldr	r3, [pc, #472]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	699b      	ldr	r3, [r3, #24]
 80091e2:	4973      	ldr	r1, [pc, #460]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091e4:	4313      	orrs	r3, r2
 80091e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d00a      	beq.n	800920c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80091f6:	4b6e      	ldr	r3, [pc, #440]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091fc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	69db      	ldr	r3, [r3, #28]
 8009204:	496a      	ldr	r1, [pc, #424]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009206:	4313      	orrs	r3, r2
 8009208:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009214:	2b00      	cmp	r3, #0
 8009216:	d00a      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009218:	4b65      	ldr	r3, [pc, #404]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800921a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800921e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6a1b      	ldr	r3, [r3, #32]
 8009226:	4962      	ldr	r1, [pc, #392]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009228:	4313      	orrs	r3, r2
 800922a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009236:	2b00      	cmp	r3, #0
 8009238:	d00a      	beq.n	8009250 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800923a:	4b5d      	ldr	r3, [pc, #372]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800923c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009240:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009248:	4959      	ldr	r1, [pc, #356]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800924a:	4313      	orrs	r3, r2
 800924c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009258:	2b00      	cmp	r3, #0
 800925a:	d00a      	beq.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800925c:	4b54      	ldr	r3, [pc, #336]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800925e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009262:	f023 0203 	bic.w	r2, r3, #3
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800926a:	4951      	ldr	r1, [pc, #324]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800926c:	4313      	orrs	r3, r2
 800926e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800927a:	2b00      	cmp	r3, #0
 800927c:	d00a      	beq.n	8009294 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800927e:	4b4c      	ldr	r3, [pc, #304]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009280:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009284:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800928c:	4948      	ldr	r1, [pc, #288]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800928e:	4313      	orrs	r3, r2
 8009290:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800929c:	2b00      	cmp	r3, #0
 800929e:	d015      	beq.n	80092cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80092a0:	4b43      	ldr	r3, [pc, #268]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092ae:	4940      	ldr	r1, [pc, #256]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092b0:	4313      	orrs	r3, r2
 80092b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092be:	d105      	bne.n	80092cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80092c0:	4b3b      	ldr	r3, [pc, #236]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092c2:	68db      	ldr	r3, [r3, #12]
 80092c4:	4a3a      	ldr	r2, [pc, #232]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092ca:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d015      	beq.n	8009304 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80092d8:	4b35      	ldr	r3, [pc, #212]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092de:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092e6:	4932      	ldr	r1, [pc, #200]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092e8:	4313      	orrs	r3, r2
 80092ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80092f6:	d105      	bne.n	8009304 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80092f8:	4b2d      	ldr	r3, [pc, #180]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092fa:	68db      	ldr	r3, [r3, #12]
 80092fc:	4a2c      	ldr	r2, [pc, #176]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009302:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800930c:	2b00      	cmp	r3, #0
 800930e:	d015      	beq.n	800933c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009310:	4b27      	ldr	r3, [pc, #156]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009316:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800931e:	4924      	ldr	r1, [pc, #144]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009320:	4313      	orrs	r3, r2
 8009322:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800932a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800932e:	d105      	bne.n	800933c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009330:	4b1f      	ldr	r3, [pc, #124]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	4a1e      	ldr	r2, [pc, #120]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009336:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800933a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009344:	2b00      	cmp	r3, #0
 8009346:	d015      	beq.n	8009374 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009348:	4b19      	ldr	r3, [pc, #100]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800934a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800934e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009356:	4916      	ldr	r1, [pc, #88]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009358:	4313      	orrs	r3, r2
 800935a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009362:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009366:	d105      	bne.n	8009374 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009368:	4b11      	ldr	r3, [pc, #68]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800936a:	68db      	ldr	r3, [r3, #12]
 800936c:	4a10      	ldr	r2, [pc, #64]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800936e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009372:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800937c:	2b00      	cmp	r3, #0
 800937e:	d019      	beq.n	80093b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009380:	4b0b      	ldr	r3, [pc, #44]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009386:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800938e:	4908      	ldr	r1, [pc, #32]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009390:	4313      	orrs	r3, r2
 8009392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800939a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800939e:	d109      	bne.n	80093b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80093a0:	4b03      	ldr	r3, [pc, #12]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093a2:	68db      	ldr	r3, [r3, #12]
 80093a4:	4a02      	ldr	r2, [pc, #8]	@ (80093b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80093aa:	60d3      	str	r3, [r2, #12]
 80093ac:	e002      	b.n	80093b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80093ae:	bf00      	nop
 80093b0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d015      	beq.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80093c0:	4b29      	ldr	r3, [pc, #164]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093c6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093ce:	4926      	ldr	r1, [pc, #152]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093d0:	4313      	orrs	r3, r2
 80093d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80093de:	d105      	bne.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80093e0:	4b21      	ldr	r3, [pc, #132]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093e2:	68db      	ldr	r3, [r3, #12]
 80093e4:	4a20      	ldr	r2, [pc, #128]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093ea:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d015      	beq.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80093f8:	4b1b      	ldr	r3, [pc, #108]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093fe:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009406:	4918      	ldr	r1, [pc, #96]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009408:	4313      	orrs	r3, r2
 800940a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009412:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009416:	d105      	bne.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009418:	4b13      	ldr	r3, [pc, #76]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800941a:	68db      	ldr	r3, [r3, #12]
 800941c:	4a12      	ldr	r2, [pc, #72]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800941e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009422:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800942c:	2b00      	cmp	r3, #0
 800942e:	d015      	beq.n	800945c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009430:	4b0d      	ldr	r3, [pc, #52]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009432:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009436:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800943e:	490a      	ldr	r1, [pc, #40]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009440:	4313      	orrs	r3, r2
 8009442:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800944a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800944e:	d105      	bne.n	800945c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009450:	4b05      	ldr	r3, [pc, #20]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009452:	68db      	ldr	r3, [r3, #12]
 8009454:	4a04      	ldr	r2, [pc, #16]	@ (8009468 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009456:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800945a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800945c:	7cbb      	ldrb	r3, [r7, #18]
}
 800945e:	4618      	mov	r0, r3
 8009460:	3718      	adds	r7, #24
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}
 8009466:	bf00      	nop
 8009468:	40021000 	.word	0x40021000

0800946c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b082      	sub	sp, #8
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d101      	bne.n	800947e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800947a:	2301      	movs	r3, #1
 800947c:	e054      	b.n	8009528 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009484:	b2db      	uxtb	r3, r3
 8009486:	2b00      	cmp	r3, #0
 8009488:	d111      	bne.n	80094ae <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2200      	movs	r2, #0
 800948e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f001 fee2 	bl	800b25c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800949c:	2b00      	cmp	r3, #0
 800949e:	d102      	bne.n	80094a6 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	4a23      	ldr	r2, [pc, #140]	@ (8009530 <HAL_TIM_Base_Init+0xc4>)
 80094a4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2202      	movs	r2, #2
 80094b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681a      	ldr	r2, [r3, #0]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	3304      	adds	r3, #4
 80094be:	4619      	mov	r1, r3
 80094c0:	4610      	mov	r0, r2
 80094c2:	f001 fa2b 	bl	800a91c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2201      	movs	r2, #1
 80094ca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2201      	movs	r2, #1
 80094d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2201      	movs	r2, #1
 80094da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	2201      	movs	r2, #1
 80094e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2201      	movs	r2, #1
 80094ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2201      	movs	r2, #1
 80094f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2201      	movs	r2, #1
 80094fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2201      	movs	r2, #1
 8009502:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2201      	movs	r2, #1
 800950a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2201      	movs	r2, #1
 8009512:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2201      	movs	r2, #1
 800951a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2201      	movs	r2, #1
 8009522:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009526:	2300      	movs	r3, #0
}
 8009528:	4618      	mov	r0, r3
 800952a:	3708      	adds	r7, #8
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}
 8009530:	08005715 	.word	0x08005715

08009534 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009534:	b480      	push	{r7}
 8009536:	b085      	sub	sp, #20
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009542:	b2db      	uxtb	r3, r3
 8009544:	2b01      	cmp	r3, #1
 8009546:	d001      	beq.n	800954c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009548:	2301      	movs	r3, #1
 800954a:	e04c      	b.n	80095e6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2202      	movs	r2, #2
 8009550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a26      	ldr	r2, [pc, #152]	@ (80095f4 <HAL_TIM_Base_Start+0xc0>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d022      	beq.n	80095a4 <HAL_TIM_Base_Start+0x70>
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009566:	d01d      	beq.n	80095a4 <HAL_TIM_Base_Start+0x70>
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a22      	ldr	r2, [pc, #136]	@ (80095f8 <HAL_TIM_Base_Start+0xc4>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d018      	beq.n	80095a4 <HAL_TIM_Base_Start+0x70>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4a21      	ldr	r2, [pc, #132]	@ (80095fc <HAL_TIM_Base_Start+0xc8>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d013      	beq.n	80095a4 <HAL_TIM_Base_Start+0x70>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a1f      	ldr	r2, [pc, #124]	@ (8009600 <HAL_TIM_Base_Start+0xcc>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d00e      	beq.n	80095a4 <HAL_TIM_Base_Start+0x70>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4a1e      	ldr	r2, [pc, #120]	@ (8009604 <HAL_TIM_Base_Start+0xd0>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d009      	beq.n	80095a4 <HAL_TIM_Base_Start+0x70>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a1c      	ldr	r2, [pc, #112]	@ (8009608 <HAL_TIM_Base_Start+0xd4>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d004      	beq.n	80095a4 <HAL_TIM_Base_Start+0x70>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a1b      	ldr	r2, [pc, #108]	@ (800960c <HAL_TIM_Base_Start+0xd8>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d115      	bne.n	80095d0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	689a      	ldr	r2, [r3, #8]
 80095aa:	4b19      	ldr	r3, [pc, #100]	@ (8009610 <HAL_TIM_Base_Start+0xdc>)
 80095ac:	4013      	ands	r3, r2
 80095ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	2b06      	cmp	r3, #6
 80095b4:	d015      	beq.n	80095e2 <HAL_TIM_Base_Start+0xae>
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095bc:	d011      	beq.n	80095e2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	681a      	ldr	r2, [r3, #0]
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f042 0201 	orr.w	r2, r2, #1
 80095cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095ce:	e008      	b.n	80095e2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	681a      	ldr	r2, [r3, #0]
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f042 0201 	orr.w	r2, r2, #1
 80095de:	601a      	str	r2, [r3, #0]
 80095e0:	e000      	b.n	80095e4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80095e4:	2300      	movs	r3, #0
}
 80095e6:	4618      	mov	r0, r3
 80095e8:	3714      	adds	r7, #20
 80095ea:	46bd      	mov	sp, r7
 80095ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f0:	4770      	bx	lr
 80095f2:	bf00      	nop
 80095f4:	40012c00 	.word	0x40012c00
 80095f8:	40000400 	.word	0x40000400
 80095fc:	40000800 	.word	0x40000800
 8009600:	40000c00 	.word	0x40000c00
 8009604:	40013400 	.word	0x40013400
 8009608:	40014000 	.word	0x40014000
 800960c:	40015000 	.word	0x40015000
 8009610:	00010007 	.word	0x00010007

08009614 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009614:	b480      	push	{r7}
 8009616:	b085      	sub	sp, #20
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009622:	b2db      	uxtb	r3, r3
 8009624:	2b01      	cmp	r3, #1
 8009626:	d001      	beq.n	800962c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009628:	2301      	movs	r3, #1
 800962a:	e054      	b.n	80096d6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2202      	movs	r2, #2
 8009630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	68da      	ldr	r2, [r3, #12]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f042 0201 	orr.w	r2, r2, #1
 8009642:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	4a26      	ldr	r2, [pc, #152]	@ (80096e4 <HAL_TIM_Base_Start_IT+0xd0>)
 800964a:	4293      	cmp	r3, r2
 800964c:	d022      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009656:	d01d      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4a22      	ldr	r2, [pc, #136]	@ (80096e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d018      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a21      	ldr	r2, [pc, #132]	@ (80096ec <HAL_TIM_Base_Start_IT+0xd8>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d013      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	4a1f      	ldr	r2, [pc, #124]	@ (80096f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d00e      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4a1e      	ldr	r2, [pc, #120]	@ (80096f4 <HAL_TIM_Base_Start_IT+0xe0>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d009      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4a1c      	ldr	r2, [pc, #112]	@ (80096f8 <HAL_TIM_Base_Start_IT+0xe4>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d004      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	4a1b      	ldr	r2, [pc, #108]	@ (80096fc <HAL_TIM_Base_Start_IT+0xe8>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d115      	bne.n	80096c0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	689a      	ldr	r2, [r3, #8]
 800969a:	4b19      	ldr	r3, [pc, #100]	@ (8009700 <HAL_TIM_Base_Start_IT+0xec>)
 800969c:	4013      	ands	r3, r2
 800969e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	2b06      	cmp	r3, #6
 80096a4:	d015      	beq.n	80096d2 <HAL_TIM_Base_Start_IT+0xbe>
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096ac:	d011      	beq.n	80096d2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	681a      	ldr	r2, [r3, #0]
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f042 0201 	orr.w	r2, r2, #1
 80096bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096be:	e008      	b.n	80096d2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	681a      	ldr	r2, [r3, #0]
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f042 0201 	orr.w	r2, r2, #1
 80096ce:	601a      	str	r2, [r3, #0]
 80096d0:	e000      	b.n	80096d4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80096d4:	2300      	movs	r3, #0
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	3714      	adds	r7, #20
 80096da:	46bd      	mov	sp, r7
 80096dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop
 80096e4:	40012c00 	.word	0x40012c00
 80096e8:	40000400 	.word	0x40000400
 80096ec:	40000800 	.word	0x40000800
 80096f0:	40000c00 	.word	0x40000c00
 80096f4:	40013400 	.word	0x40013400
 80096f8:	40014000 	.word	0x40014000
 80096fc:	40015000 	.word	0x40015000
 8009700:	00010007 	.word	0x00010007

08009704 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b082      	sub	sp, #8
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d101      	bne.n	8009716 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009712:	2301      	movs	r3, #1
 8009714:	e054      	b.n	80097c0 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800971c:	b2db      	uxtb	r3, r3
 800971e:	2b00      	cmp	r3, #0
 8009720:	d111      	bne.n	8009746 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2200      	movs	r2, #0
 8009726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f001 fd96 	bl	800b25c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009734:	2b00      	cmp	r3, #0
 8009736:	d102      	bne.n	800973e <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	4a23      	ldr	r2, [pc, #140]	@ (80097c8 <HAL_TIM_PWM_Init+0xc4>)
 800973c:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2202      	movs	r2, #2
 800974a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681a      	ldr	r2, [r3, #0]
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	3304      	adds	r3, #4
 8009756:	4619      	mov	r1, r3
 8009758:	4610      	mov	r0, r2
 800975a:	f001 f8df 	bl	800a91c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2201      	movs	r2, #1
 8009762:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2201      	movs	r2, #1
 800976a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2201      	movs	r2, #1
 8009772:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2201      	movs	r2, #1
 800977a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2201      	movs	r2, #1
 8009782:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2201      	movs	r2, #1
 800978a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2201      	movs	r2, #1
 8009792:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2201      	movs	r2, #1
 800979a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2201      	movs	r2, #1
 80097a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2201      	movs	r2, #1
 80097aa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2201      	movs	r2, #1
 80097b2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2201      	movs	r2, #1
 80097ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80097be:	2300      	movs	r3, #0
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3708      	adds	r7, #8
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}
 80097c8:	080056c9 	.word	0x080056c9

080097cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b084      	sub	sp, #16
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
 80097d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d109      	bne.n	80097f0 <HAL_TIM_PWM_Start+0x24>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80097e2:	b2db      	uxtb	r3, r3
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	bf14      	ite	ne
 80097e8:	2301      	movne	r3, #1
 80097ea:	2300      	moveq	r3, #0
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	e03c      	b.n	800986a <HAL_TIM_PWM_Start+0x9e>
 80097f0:	683b      	ldr	r3, [r7, #0]
 80097f2:	2b04      	cmp	r3, #4
 80097f4:	d109      	bne.n	800980a <HAL_TIM_PWM_Start+0x3e>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	2b01      	cmp	r3, #1
 8009800:	bf14      	ite	ne
 8009802:	2301      	movne	r3, #1
 8009804:	2300      	moveq	r3, #0
 8009806:	b2db      	uxtb	r3, r3
 8009808:	e02f      	b.n	800986a <HAL_TIM_PWM_Start+0x9e>
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	2b08      	cmp	r3, #8
 800980e:	d109      	bne.n	8009824 <HAL_TIM_PWM_Start+0x58>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009816:	b2db      	uxtb	r3, r3
 8009818:	2b01      	cmp	r3, #1
 800981a:	bf14      	ite	ne
 800981c:	2301      	movne	r3, #1
 800981e:	2300      	moveq	r3, #0
 8009820:	b2db      	uxtb	r3, r3
 8009822:	e022      	b.n	800986a <HAL_TIM_PWM_Start+0x9e>
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	2b0c      	cmp	r3, #12
 8009828:	d109      	bne.n	800983e <HAL_TIM_PWM_Start+0x72>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009830:	b2db      	uxtb	r3, r3
 8009832:	2b01      	cmp	r3, #1
 8009834:	bf14      	ite	ne
 8009836:	2301      	movne	r3, #1
 8009838:	2300      	moveq	r3, #0
 800983a:	b2db      	uxtb	r3, r3
 800983c:	e015      	b.n	800986a <HAL_TIM_PWM_Start+0x9e>
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	2b10      	cmp	r3, #16
 8009842:	d109      	bne.n	8009858 <HAL_TIM_PWM_Start+0x8c>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800984a:	b2db      	uxtb	r3, r3
 800984c:	2b01      	cmp	r3, #1
 800984e:	bf14      	ite	ne
 8009850:	2301      	movne	r3, #1
 8009852:	2300      	moveq	r3, #0
 8009854:	b2db      	uxtb	r3, r3
 8009856:	e008      	b.n	800986a <HAL_TIM_PWM_Start+0x9e>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800985e:	b2db      	uxtb	r3, r3
 8009860:	2b01      	cmp	r3, #1
 8009862:	bf14      	ite	ne
 8009864:	2301      	movne	r3, #1
 8009866:	2300      	moveq	r3, #0
 8009868:	b2db      	uxtb	r3, r3
 800986a:	2b00      	cmp	r3, #0
 800986c:	d001      	beq.n	8009872 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800986e:	2301      	movs	r3, #1
 8009870:	e0a6      	b.n	80099c0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d104      	bne.n	8009882 <HAL_TIM_PWM_Start+0xb6>
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2202      	movs	r2, #2
 800987c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009880:	e023      	b.n	80098ca <HAL_TIM_PWM_Start+0xfe>
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	2b04      	cmp	r3, #4
 8009886:	d104      	bne.n	8009892 <HAL_TIM_PWM_Start+0xc6>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2202      	movs	r2, #2
 800988c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009890:	e01b      	b.n	80098ca <HAL_TIM_PWM_Start+0xfe>
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	2b08      	cmp	r3, #8
 8009896:	d104      	bne.n	80098a2 <HAL_TIM_PWM_Start+0xd6>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2202      	movs	r2, #2
 800989c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80098a0:	e013      	b.n	80098ca <HAL_TIM_PWM_Start+0xfe>
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	2b0c      	cmp	r3, #12
 80098a6:	d104      	bne.n	80098b2 <HAL_TIM_PWM_Start+0xe6>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2202      	movs	r2, #2
 80098ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80098b0:	e00b      	b.n	80098ca <HAL_TIM_PWM_Start+0xfe>
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	2b10      	cmp	r3, #16
 80098b6:	d104      	bne.n	80098c2 <HAL_TIM_PWM_Start+0xf6>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2202      	movs	r2, #2
 80098bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80098c0:	e003      	b.n	80098ca <HAL_TIM_PWM_Start+0xfe>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2202      	movs	r2, #2
 80098c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	2201      	movs	r2, #1
 80098d0:	6839      	ldr	r1, [r7, #0]
 80098d2:	4618      	mov	r0, r3
 80098d4:	f001 fc9c 	bl	800b210 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a3a      	ldr	r2, [pc, #232]	@ (80099c8 <HAL_TIM_PWM_Start+0x1fc>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d018      	beq.n	8009914 <HAL_TIM_PWM_Start+0x148>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a39      	ldr	r2, [pc, #228]	@ (80099cc <HAL_TIM_PWM_Start+0x200>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d013      	beq.n	8009914 <HAL_TIM_PWM_Start+0x148>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a37      	ldr	r2, [pc, #220]	@ (80099d0 <HAL_TIM_PWM_Start+0x204>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d00e      	beq.n	8009914 <HAL_TIM_PWM_Start+0x148>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	4a36      	ldr	r2, [pc, #216]	@ (80099d4 <HAL_TIM_PWM_Start+0x208>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d009      	beq.n	8009914 <HAL_TIM_PWM_Start+0x148>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a34      	ldr	r2, [pc, #208]	@ (80099d8 <HAL_TIM_PWM_Start+0x20c>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d004      	beq.n	8009914 <HAL_TIM_PWM_Start+0x148>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4a33      	ldr	r2, [pc, #204]	@ (80099dc <HAL_TIM_PWM_Start+0x210>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d101      	bne.n	8009918 <HAL_TIM_PWM_Start+0x14c>
 8009914:	2301      	movs	r3, #1
 8009916:	e000      	b.n	800991a <HAL_TIM_PWM_Start+0x14e>
 8009918:	2300      	movs	r3, #0
 800991a:	2b00      	cmp	r3, #0
 800991c:	d007      	beq.n	800992e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800992c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4a25      	ldr	r2, [pc, #148]	@ (80099c8 <HAL_TIM_PWM_Start+0x1fc>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d022      	beq.n	800997e <HAL_TIM_PWM_Start+0x1b2>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009940:	d01d      	beq.n	800997e <HAL_TIM_PWM_Start+0x1b2>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4a26      	ldr	r2, [pc, #152]	@ (80099e0 <HAL_TIM_PWM_Start+0x214>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d018      	beq.n	800997e <HAL_TIM_PWM_Start+0x1b2>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4a24      	ldr	r2, [pc, #144]	@ (80099e4 <HAL_TIM_PWM_Start+0x218>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d013      	beq.n	800997e <HAL_TIM_PWM_Start+0x1b2>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	4a23      	ldr	r2, [pc, #140]	@ (80099e8 <HAL_TIM_PWM_Start+0x21c>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d00e      	beq.n	800997e <HAL_TIM_PWM_Start+0x1b2>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4a19      	ldr	r2, [pc, #100]	@ (80099cc <HAL_TIM_PWM_Start+0x200>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d009      	beq.n	800997e <HAL_TIM_PWM_Start+0x1b2>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	4a18      	ldr	r2, [pc, #96]	@ (80099d0 <HAL_TIM_PWM_Start+0x204>)
 8009970:	4293      	cmp	r3, r2
 8009972:	d004      	beq.n	800997e <HAL_TIM_PWM_Start+0x1b2>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4a18      	ldr	r2, [pc, #96]	@ (80099dc <HAL_TIM_PWM_Start+0x210>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d115      	bne.n	80099aa <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	689a      	ldr	r2, [r3, #8]
 8009984:	4b19      	ldr	r3, [pc, #100]	@ (80099ec <HAL_TIM_PWM_Start+0x220>)
 8009986:	4013      	ands	r3, r2
 8009988:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2b06      	cmp	r3, #6
 800998e:	d015      	beq.n	80099bc <HAL_TIM_PWM_Start+0x1f0>
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009996:	d011      	beq.n	80099bc <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f042 0201 	orr.w	r2, r2, #1
 80099a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099a8:	e008      	b.n	80099bc <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	681a      	ldr	r2, [r3, #0]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	f042 0201 	orr.w	r2, r2, #1
 80099b8:	601a      	str	r2, [r3, #0]
 80099ba:	e000      	b.n	80099be <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099bc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80099be:	2300      	movs	r3, #0
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	3710      	adds	r7, #16
 80099c4:	46bd      	mov	sp, r7
 80099c6:	bd80      	pop	{r7, pc}
 80099c8:	40012c00 	.word	0x40012c00
 80099cc:	40013400 	.word	0x40013400
 80099d0:	40014000 	.word	0x40014000
 80099d4:	40014400 	.word	0x40014400
 80099d8:	40014800 	.word	0x40014800
 80099dc:	40015000 	.word	0x40015000
 80099e0:	40000400 	.word	0x40000400
 80099e4:	40000800 	.word	0x40000800
 80099e8:	40000c00 	.word	0x40000c00
 80099ec:	00010007 	.word	0x00010007

080099f0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b082      	sub	sp, #8
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
 80099f8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d101      	bne.n	8009a04 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8009a00:	2301      	movs	r3, #1
 8009a02:	e04c      	b.n	8009a9e <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a0a:	b2db      	uxtb	r3, r3
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d111      	bne.n	8009a34 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2200      	movs	r2, #0
 8009a14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f001 fc1f 	bl	800b25c <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d102      	bne.n	8009a2c <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	4a1f      	ldr	r2, [pc, #124]	@ (8009aa8 <HAL_TIM_OnePulse_Init+0xb8>)
 8009a2a:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2202      	movs	r2, #2
 8009a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681a      	ldr	r2, [r3, #0]
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	3304      	adds	r3, #4
 8009a44:	4619      	mov	r1, r3
 8009a46:	4610      	mov	r0, r2
 8009a48:	f000 ff68 	bl	800a91c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	681a      	ldr	r2, [r3, #0]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f022 0208 	bic.w	r2, r2, #8
 8009a5a:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	6819      	ldr	r1, [r3, #0]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	683a      	ldr	r2, [r7, #0]
 8009a68:	430a      	orrs	r2, r1
 8009a6a:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2201      	movs	r2, #1
 8009a70:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2201      	movs	r2, #1
 8009a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2201      	movs	r2, #1
 8009a80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2201      	movs	r2, #1
 8009a88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2201      	movs	r2, #1
 8009a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009a9c:	2300      	movs	r3, #0
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3708      	adds	r7, #8
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}
 8009aa6:	bf00      	nop
 8009aa8:	08009aad 	.word	0x08009aad

08009aac <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8009aac:	b480      	push	{r7}
 8009aae:	b083      	sub	sp, #12
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8009ab4:	bf00      	nop
 8009ab6:	370c      	adds	r7, #12
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009abe:	4770      	bx	lr

08009ac0 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b084      	sub	sp, #16
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009ad0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009ad8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009ae0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ae8:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009aea:	7bfb      	ldrb	r3, [r7, #15]
 8009aec:	2b01      	cmp	r3, #1
 8009aee:	d108      	bne.n	8009b02 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009af0:	7bbb      	ldrb	r3, [r7, #14]
 8009af2:	2b01      	cmp	r3, #1
 8009af4:	d105      	bne.n	8009b02 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009af6:	7b7b      	ldrb	r3, [r7, #13]
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	d102      	bne.n	8009b02 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009afc:	7b3b      	ldrb	r3, [r7, #12]
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d001      	beq.n	8009b06 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8009b02:	2301      	movs	r3, #1
 8009b04:	e059      	b.n	8009bba <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2202      	movs	r2, #2
 8009b0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2202      	movs	r2, #2
 8009b12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2202      	movs	r2, #2
 8009b1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2202      	movs	r2, #2
 8009b22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	68da      	ldr	r2, [r3, #12]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f042 0202 	orr.w	r2, r2, #2
 8009b34:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	68da      	ldr	r2, [r3, #12]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f042 0204 	orr.w	r2, r2, #4
 8009b44:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	2100      	movs	r1, #0
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f001 fb5e 	bl	800b210 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	2201      	movs	r2, #1
 8009b5a:	2104      	movs	r1, #4
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	f001 fb57 	bl	800b210 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	4a17      	ldr	r2, [pc, #92]	@ (8009bc4 <HAL_TIM_OnePulse_Start_IT+0x104>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d018      	beq.n	8009b9e <HAL_TIM_OnePulse_Start_IT+0xde>
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a15      	ldr	r2, [pc, #84]	@ (8009bc8 <HAL_TIM_OnePulse_Start_IT+0x108>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d013      	beq.n	8009b9e <HAL_TIM_OnePulse_Start_IT+0xde>
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	4a14      	ldr	r2, [pc, #80]	@ (8009bcc <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d00e      	beq.n	8009b9e <HAL_TIM_OnePulse_Start_IT+0xde>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	4a12      	ldr	r2, [pc, #72]	@ (8009bd0 <HAL_TIM_OnePulse_Start_IT+0x110>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d009      	beq.n	8009b9e <HAL_TIM_OnePulse_Start_IT+0xde>
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	4a11      	ldr	r2, [pc, #68]	@ (8009bd4 <HAL_TIM_OnePulse_Start_IT+0x114>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	d004      	beq.n	8009b9e <HAL_TIM_OnePulse_Start_IT+0xde>
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	4a0f      	ldr	r2, [pc, #60]	@ (8009bd8 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	d101      	bne.n	8009ba2 <HAL_TIM_OnePulse_Start_IT+0xe2>
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	e000      	b.n	8009ba4 <HAL_TIM_OnePulse_Start_IT+0xe4>
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d007      	beq.n	8009bb8 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009bb6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8009bb8:	2300      	movs	r3, #0
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3710      	adds	r7, #16
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}
 8009bc2:	bf00      	nop
 8009bc4:	40012c00 	.word	0x40012c00
 8009bc8:	40013400 	.word	0x40013400
 8009bcc:	40014000 	.word	0x40014000
 8009bd0:	40014400 	.word	0x40014400
 8009bd4:	40014800 	.word	0x40014800
 8009bd8:	40015000 	.word	0x40015000

08009bdc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b086      	sub	sp, #24
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d101      	bne.n	8009bf0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009bec:	2301      	movs	r3, #1
 8009bee:	e0a2      	b.n	8009d36 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d111      	bne.n	8009c20 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f001 fb29 	bl	800b25c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d102      	bne.n	8009c18 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	4a4a      	ldr	r2, [pc, #296]	@ (8009d40 <HAL_TIM_Encoder_Init+0x164>)
 8009c16:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2202      	movs	r2, #2
 8009c24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	689b      	ldr	r3, [r3, #8]
 8009c2e:	687a      	ldr	r2, [r7, #4]
 8009c30:	6812      	ldr	r2, [r2, #0]
 8009c32:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8009c36:	f023 0307 	bic.w	r3, r3, #7
 8009c3a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681a      	ldr	r2, [r3, #0]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	3304      	adds	r3, #4
 8009c44:	4619      	mov	r1, r3
 8009c46:	4610      	mov	r0, r2
 8009c48:	f000 fe68 	bl	800a91c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	689b      	ldr	r3, [r3, #8]
 8009c52:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	699b      	ldr	r3, [r3, #24]
 8009c5a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	6a1b      	ldr	r3, [r3, #32]
 8009c62:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	697a      	ldr	r2, [r7, #20]
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009c6e:	693b      	ldr	r3, [r7, #16]
 8009c70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c74:	f023 0303 	bic.w	r3, r3, #3
 8009c78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	689a      	ldr	r2, [r3, #8]
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	699b      	ldr	r3, [r3, #24]
 8009c82:	021b      	lsls	r3, r3, #8
 8009c84:	4313      	orrs	r3, r2
 8009c86:	693a      	ldr	r2, [r7, #16]
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8009c92:	f023 030c 	bic.w	r3, r3, #12
 8009c96:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009c98:	693b      	ldr	r3, [r7, #16]
 8009c9a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009c9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	68da      	ldr	r2, [r3, #12]
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	69db      	ldr	r3, [r3, #28]
 8009cac:	021b      	lsls	r3, r3, #8
 8009cae:	4313      	orrs	r3, r2
 8009cb0:	693a      	ldr	r2, [r7, #16]
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	691b      	ldr	r3, [r3, #16]
 8009cba:	011a      	lsls	r2, r3, #4
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	6a1b      	ldr	r3, [r3, #32]
 8009cc0:	031b      	lsls	r3, r3, #12
 8009cc2:	4313      	orrs	r3, r2
 8009cc4:	693a      	ldr	r2, [r7, #16]
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8009cd0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8009cd8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	685a      	ldr	r2, [r3, #4]
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	695b      	ldr	r3, [r3, #20]
 8009ce2:	011b      	lsls	r3, r3, #4
 8009ce4:	4313      	orrs	r3, r2
 8009ce6:	68fa      	ldr	r2, [r7, #12]
 8009ce8:	4313      	orrs	r3, r2
 8009cea:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	697a      	ldr	r2, [r7, #20]
 8009cf2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	693a      	ldr	r2, [r7, #16]
 8009cfa:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	68fa      	ldr	r2, [r7, #12]
 8009d02:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2201      	movs	r2, #1
 8009d08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2201      	movs	r2, #1
 8009d10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2201      	movs	r2, #1
 8009d18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2201      	movs	r2, #1
 8009d20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2201      	movs	r2, #1
 8009d28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2201      	movs	r2, #1
 8009d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009d34:	2300      	movs	r3, #0
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3718      	adds	r7, #24
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	bd80      	pop	{r7, pc}
 8009d3e:	bf00      	nop
 8009d40:	080057e5 	.word	0x080057e5

08009d44 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
 8009d4c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009d54:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009d5c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d64:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d6c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d110      	bne.n	8009d96 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d74:	7bfb      	ldrb	r3, [r7, #15]
 8009d76:	2b01      	cmp	r3, #1
 8009d78:	d102      	bne.n	8009d80 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009d7a:	7b7b      	ldrb	r3, [r7, #13]
 8009d7c:	2b01      	cmp	r3, #1
 8009d7e:	d001      	beq.n	8009d84 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009d80:	2301      	movs	r3, #1
 8009d82:	e069      	b.n	8009e58 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2202      	movs	r2, #2
 8009d88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2202      	movs	r2, #2
 8009d90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d94:	e031      	b.n	8009dfa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	2b04      	cmp	r3, #4
 8009d9a:	d110      	bne.n	8009dbe <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d9c:	7bbb      	ldrb	r3, [r7, #14]
 8009d9e:	2b01      	cmp	r3, #1
 8009da0:	d102      	bne.n	8009da8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009da2:	7b3b      	ldrb	r3, [r7, #12]
 8009da4:	2b01      	cmp	r3, #1
 8009da6:	d001      	beq.n	8009dac <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009da8:	2301      	movs	r3, #1
 8009daa:	e055      	b.n	8009e58 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2202      	movs	r2, #2
 8009db0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2202      	movs	r2, #2
 8009db8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009dbc:	e01d      	b.n	8009dfa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009dbe:	7bfb      	ldrb	r3, [r7, #15]
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d108      	bne.n	8009dd6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009dc4:	7bbb      	ldrb	r3, [r7, #14]
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d105      	bne.n	8009dd6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009dca:	7b7b      	ldrb	r3, [r7, #13]
 8009dcc:	2b01      	cmp	r3, #1
 8009dce:	d102      	bne.n	8009dd6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009dd0:	7b3b      	ldrb	r3, [r7, #12]
 8009dd2:	2b01      	cmp	r3, #1
 8009dd4:	d001      	beq.n	8009dda <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	e03e      	b.n	8009e58 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2202      	movs	r2, #2
 8009dde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2202      	movs	r2, #2
 8009de6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2202      	movs	r2, #2
 8009dee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2202      	movs	r2, #2
 8009df6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d003      	beq.n	8009e08 <HAL_TIM_Encoder_Start+0xc4>
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	2b04      	cmp	r3, #4
 8009e04:	d008      	beq.n	8009e18 <HAL_TIM_Encoder_Start+0xd4>
 8009e06:	e00f      	b.n	8009e28 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	2100      	movs	r1, #0
 8009e10:	4618      	mov	r0, r3
 8009e12:	f001 f9fd 	bl	800b210 <TIM_CCxChannelCmd>
      break;
 8009e16:	e016      	b.n	8009e46 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	2104      	movs	r1, #4
 8009e20:	4618      	mov	r0, r3
 8009e22:	f001 f9f5 	bl	800b210 <TIM_CCxChannelCmd>
      break;
 8009e26:	e00e      	b.n	8009e46 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	2100      	movs	r1, #0
 8009e30:	4618      	mov	r0, r3
 8009e32:	f001 f9ed 	bl	800b210 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	2201      	movs	r2, #1
 8009e3c:	2104      	movs	r1, #4
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f001 f9e6 	bl	800b210 <TIM_CCxChannelCmd>
      break;
 8009e44:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	681a      	ldr	r2, [r3, #0]
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f042 0201 	orr.w	r2, r2, #1
 8009e54:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009e56:	2300      	movs	r3, #0
}
 8009e58:	4618      	mov	r0, r3
 8009e5a:	3710      	adds	r7, #16
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	bd80      	pop	{r7, pc}

08009e60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b084      	sub	sp, #16
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	68db      	ldr	r3, [r3, #12]
 8009e6e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	691b      	ldr	r3, [r3, #16]
 8009e76:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	f003 0302 	and.w	r3, r3, #2
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d026      	beq.n	8009ed0 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	f003 0302 	and.w	r3, r3, #2
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d021      	beq.n	8009ed0 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f06f 0202 	mvn.w	r2, #2
 8009e94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2201      	movs	r2, #1
 8009e9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	699b      	ldr	r3, [r3, #24]
 8009ea2:	f003 0303 	and.w	r3, r3, #3
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d005      	beq.n	8009eb6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	4798      	blx	r3
 8009eb4:	e009      	b.n	8009eca <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009ebc:	6878      	ldr	r0, [r7, #4]
 8009ebe:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	f003 0304 	and.w	r3, r3, #4
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d026      	beq.n	8009f28 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	f003 0304 	and.w	r3, r3, #4
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d021      	beq.n	8009f28 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f06f 0204 	mvn.w	r2, #4
 8009eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2202      	movs	r2, #2
 8009ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	699b      	ldr	r3, [r3, #24]
 8009efa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d005      	beq.n	8009f0e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	4798      	blx	r3
 8009f0c:	e009      	b.n	8009f22 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009f1e:	6878      	ldr	r0, [r7, #4]
 8009f20:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2200      	movs	r2, #0
 8009f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	f003 0308 	and.w	r3, r3, #8
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d026      	beq.n	8009f80 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	f003 0308 	and.w	r3, r3, #8
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d021      	beq.n	8009f80 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f06f 0208 	mvn.w	r2, #8
 8009f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2204      	movs	r2, #4
 8009f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	69db      	ldr	r3, [r3, #28]
 8009f52:	f003 0303 	and.w	r3, r3, #3
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d005      	beq.n	8009f66 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	4798      	blx	r3
 8009f64:	e009      	b.n	8009f7a <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	f003 0310 	and.w	r3, r3, #16
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d026      	beq.n	8009fd8 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	f003 0310 	and.w	r3, r3, #16
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d021      	beq.n	8009fd8 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f06f 0210 	mvn.w	r2, #16
 8009f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2208      	movs	r2, #8
 8009fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	69db      	ldr	r3, [r3, #28]
 8009faa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d005      	beq.n	8009fbe <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	4798      	blx	r3
 8009fbc:	e009      	b.n	8009fd2 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	f003 0301 	and.w	r3, r3, #1
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d00e      	beq.n	800a000 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	f003 0301 	and.w	r3, r3, #1
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d009      	beq.n	800a000 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f06f 0201 	mvn.w	r2, #1
 8009ff4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a006:	2b00      	cmp	r3, #0
 800a008:	d104      	bne.n	800a014 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a010:	2b00      	cmp	r3, #0
 800a012:	d00e      	beq.n	800a032 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d009      	beq.n	800a032 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a026:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d00e      	beq.n	800a05a <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a042:	2b00      	cmp	r3, #0
 800a044:	d009      	beq.n	800a05a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a04e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a060:	2b00      	cmp	r3, #0
 800a062:	d00e      	beq.n	800a082 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d009      	beq.n	800a082 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	f003 0320 	and.w	r3, r3, #32
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d00e      	beq.n	800a0aa <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f003 0320 	and.w	r3, r3, #32
 800a092:	2b00      	cmp	r3, #0
 800a094:	d009      	beq.n	800a0aa <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	f06f 0220 	mvn.w	r2, #32
 800a09e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a0a6:	6878      	ldr	r0, [r7, #4]
 800a0a8:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d00e      	beq.n	800a0d2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d009      	beq.n	800a0d2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a0c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d00e      	beq.n	800a0fa <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d009      	beq.n	800a0fa <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a0ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a100:	2b00      	cmp	r3, #0
 800a102:	d00e      	beq.n	800a122 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d009      	beq.n	800a122 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800a116:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d00e      	beq.n	800a14a <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a132:	2b00      	cmp	r3, #0
 800a134:	d009      	beq.n	800a14a <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800a13e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a14a:	bf00      	nop
 800a14c:	3710      	adds	r7, #16
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}
	...

0800a154 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b086      	sub	sp, #24
 800a158:	af00      	add	r7, sp, #0
 800a15a:	60f8      	str	r0, [r7, #12]
 800a15c:	60b9      	str	r1, [r7, #8]
 800a15e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a160:	2300      	movs	r3, #0
 800a162:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a16a:	2b01      	cmp	r3, #1
 800a16c:	d101      	bne.n	800a172 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a16e:	2302      	movs	r3, #2
 800a170:	e0ff      	b.n	800a372 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	2201      	movs	r2, #1
 800a176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2b14      	cmp	r3, #20
 800a17e:	f200 80f0 	bhi.w	800a362 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a182:	a201      	add	r2, pc, #4	@ (adr r2, 800a188 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a188:	0800a1dd 	.word	0x0800a1dd
 800a18c:	0800a363 	.word	0x0800a363
 800a190:	0800a363 	.word	0x0800a363
 800a194:	0800a363 	.word	0x0800a363
 800a198:	0800a21d 	.word	0x0800a21d
 800a19c:	0800a363 	.word	0x0800a363
 800a1a0:	0800a363 	.word	0x0800a363
 800a1a4:	0800a363 	.word	0x0800a363
 800a1a8:	0800a25f 	.word	0x0800a25f
 800a1ac:	0800a363 	.word	0x0800a363
 800a1b0:	0800a363 	.word	0x0800a363
 800a1b4:	0800a363 	.word	0x0800a363
 800a1b8:	0800a29f 	.word	0x0800a29f
 800a1bc:	0800a363 	.word	0x0800a363
 800a1c0:	0800a363 	.word	0x0800a363
 800a1c4:	0800a363 	.word	0x0800a363
 800a1c8:	0800a2e1 	.word	0x0800a2e1
 800a1cc:	0800a363 	.word	0x0800a363
 800a1d0:	0800a363 	.word	0x0800a363
 800a1d4:	0800a363 	.word	0x0800a363
 800a1d8:	0800a321 	.word	0x0800a321
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	68b9      	ldr	r1, [r7, #8]
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f000 fc4e 	bl	800aa84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	699a      	ldr	r2, [r3, #24]
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f042 0208 	orr.w	r2, r2, #8
 800a1f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	699a      	ldr	r2, [r3, #24]
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f022 0204 	bic.w	r2, r2, #4
 800a206:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	6999      	ldr	r1, [r3, #24]
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	691a      	ldr	r2, [r3, #16]
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	430a      	orrs	r2, r1
 800a218:	619a      	str	r2, [r3, #24]
      break;
 800a21a:	e0a5      	b.n	800a368 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	68b9      	ldr	r1, [r7, #8]
 800a222:	4618      	mov	r0, r3
 800a224:	f000 fcc8 	bl	800abb8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	699a      	ldr	r2, [r3, #24]
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a236:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	699a      	ldr	r2, [r3, #24]
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a246:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	6999      	ldr	r1, [r3, #24]
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	691b      	ldr	r3, [r3, #16]
 800a252:	021a      	lsls	r2, r3, #8
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	430a      	orrs	r2, r1
 800a25a:	619a      	str	r2, [r3, #24]
      break;
 800a25c:	e084      	b.n	800a368 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	68b9      	ldr	r1, [r7, #8]
 800a264:	4618      	mov	r0, r3
 800a266:	f000 fd3b 	bl	800ace0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	69da      	ldr	r2, [r3, #28]
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f042 0208 	orr.w	r2, r2, #8
 800a278:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	69da      	ldr	r2, [r3, #28]
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	f022 0204 	bic.w	r2, r2, #4
 800a288:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	69d9      	ldr	r1, [r3, #28]
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	691a      	ldr	r2, [r3, #16]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	430a      	orrs	r2, r1
 800a29a:	61da      	str	r2, [r3, #28]
      break;
 800a29c:	e064      	b.n	800a368 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	68b9      	ldr	r1, [r7, #8]
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	f000 fdad 	bl	800ae04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	69da      	ldr	r2, [r3, #28]
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a2b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	69da      	ldr	r2, [r3, #28]
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a2c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	69d9      	ldr	r1, [r3, #28]
 800a2d0:	68bb      	ldr	r3, [r7, #8]
 800a2d2:	691b      	ldr	r3, [r3, #16]
 800a2d4:	021a      	lsls	r2, r3, #8
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	430a      	orrs	r2, r1
 800a2dc:	61da      	str	r2, [r3, #28]
      break;
 800a2de:	e043      	b.n	800a368 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	68b9      	ldr	r1, [r7, #8]
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	f000 fe20 	bl	800af2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	f042 0208 	orr.w	r2, r2, #8
 800a2fa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	f022 0204 	bic.w	r2, r2, #4
 800a30a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	691a      	ldr	r2, [r3, #16]
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	430a      	orrs	r2, r1
 800a31c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a31e:	e023      	b.n	800a368 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	68b9      	ldr	r1, [r7, #8]
 800a326:	4618      	mov	r0, r3
 800a328:	f000 fe6a 	bl	800b000 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a33a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a34a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	691b      	ldr	r3, [r3, #16]
 800a356:	021a      	lsls	r2, r3, #8
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	430a      	orrs	r2, r1
 800a35e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a360:	e002      	b.n	800a368 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a362:	2301      	movs	r3, #1
 800a364:	75fb      	strb	r3, [r7, #23]
      break;
 800a366:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	2200      	movs	r2, #0
 800a36c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a370:	7dfb      	ldrb	r3, [r7, #23]
}
 800a372:	4618      	mov	r0, r3
 800a374:	3718      	adds	r7, #24
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}
 800a37a:	bf00      	nop

0800a37c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a386:	2300      	movs	r3, #0
 800a388:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a390:	2b01      	cmp	r3, #1
 800a392:	d101      	bne.n	800a398 <HAL_TIM_ConfigClockSource+0x1c>
 800a394:	2302      	movs	r3, #2
 800a396:	e0f6      	b.n	800a586 <HAL_TIM_ConfigClockSource+0x20a>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2201      	movs	r2, #1
 800a39c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2202      	movs	r2, #2
 800a3a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	689b      	ldr	r3, [r3, #8]
 800a3ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a3b0:	68bb      	ldr	r3, [r7, #8]
 800a3b2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a3b6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a3ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a3bc:	68bb      	ldr	r3, [r7, #8]
 800a3be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a3c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	68ba      	ldr	r2, [r7, #8]
 800a3ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	4a6f      	ldr	r2, [pc, #444]	@ (800a590 <HAL_TIM_ConfigClockSource+0x214>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	f000 80c1 	beq.w	800a55a <HAL_TIM_ConfigClockSource+0x1de>
 800a3d8:	4a6d      	ldr	r2, [pc, #436]	@ (800a590 <HAL_TIM_ConfigClockSource+0x214>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	f200 80c6 	bhi.w	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a3e0:	4a6c      	ldr	r2, [pc, #432]	@ (800a594 <HAL_TIM_ConfigClockSource+0x218>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	f000 80b9 	beq.w	800a55a <HAL_TIM_ConfigClockSource+0x1de>
 800a3e8:	4a6a      	ldr	r2, [pc, #424]	@ (800a594 <HAL_TIM_ConfigClockSource+0x218>)
 800a3ea:	4293      	cmp	r3, r2
 800a3ec:	f200 80be 	bhi.w	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a3f0:	4a69      	ldr	r2, [pc, #420]	@ (800a598 <HAL_TIM_ConfigClockSource+0x21c>)
 800a3f2:	4293      	cmp	r3, r2
 800a3f4:	f000 80b1 	beq.w	800a55a <HAL_TIM_ConfigClockSource+0x1de>
 800a3f8:	4a67      	ldr	r2, [pc, #412]	@ (800a598 <HAL_TIM_ConfigClockSource+0x21c>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	f200 80b6 	bhi.w	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a400:	4a66      	ldr	r2, [pc, #408]	@ (800a59c <HAL_TIM_ConfigClockSource+0x220>)
 800a402:	4293      	cmp	r3, r2
 800a404:	f000 80a9 	beq.w	800a55a <HAL_TIM_ConfigClockSource+0x1de>
 800a408:	4a64      	ldr	r2, [pc, #400]	@ (800a59c <HAL_TIM_ConfigClockSource+0x220>)
 800a40a:	4293      	cmp	r3, r2
 800a40c:	f200 80ae 	bhi.w	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a410:	4a63      	ldr	r2, [pc, #396]	@ (800a5a0 <HAL_TIM_ConfigClockSource+0x224>)
 800a412:	4293      	cmp	r3, r2
 800a414:	f000 80a1 	beq.w	800a55a <HAL_TIM_ConfigClockSource+0x1de>
 800a418:	4a61      	ldr	r2, [pc, #388]	@ (800a5a0 <HAL_TIM_ConfigClockSource+0x224>)
 800a41a:	4293      	cmp	r3, r2
 800a41c:	f200 80a6 	bhi.w	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a420:	4a60      	ldr	r2, [pc, #384]	@ (800a5a4 <HAL_TIM_ConfigClockSource+0x228>)
 800a422:	4293      	cmp	r3, r2
 800a424:	f000 8099 	beq.w	800a55a <HAL_TIM_ConfigClockSource+0x1de>
 800a428:	4a5e      	ldr	r2, [pc, #376]	@ (800a5a4 <HAL_TIM_ConfigClockSource+0x228>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	f200 809e 	bhi.w	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a430:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a434:	f000 8091 	beq.w	800a55a <HAL_TIM_ConfigClockSource+0x1de>
 800a438:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a43c:	f200 8096 	bhi.w	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a440:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a444:	f000 8089 	beq.w	800a55a <HAL_TIM_ConfigClockSource+0x1de>
 800a448:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a44c:	f200 808e 	bhi.w	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a450:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a454:	d03e      	beq.n	800a4d4 <HAL_TIM_ConfigClockSource+0x158>
 800a456:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a45a:	f200 8087 	bhi.w	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a45e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a462:	f000 8086 	beq.w	800a572 <HAL_TIM_ConfigClockSource+0x1f6>
 800a466:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a46a:	d87f      	bhi.n	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a46c:	2b70      	cmp	r3, #112	@ 0x70
 800a46e:	d01a      	beq.n	800a4a6 <HAL_TIM_ConfigClockSource+0x12a>
 800a470:	2b70      	cmp	r3, #112	@ 0x70
 800a472:	d87b      	bhi.n	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a474:	2b60      	cmp	r3, #96	@ 0x60
 800a476:	d050      	beq.n	800a51a <HAL_TIM_ConfigClockSource+0x19e>
 800a478:	2b60      	cmp	r3, #96	@ 0x60
 800a47a:	d877      	bhi.n	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a47c:	2b50      	cmp	r3, #80	@ 0x50
 800a47e:	d03c      	beq.n	800a4fa <HAL_TIM_ConfigClockSource+0x17e>
 800a480:	2b50      	cmp	r3, #80	@ 0x50
 800a482:	d873      	bhi.n	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a484:	2b40      	cmp	r3, #64	@ 0x40
 800a486:	d058      	beq.n	800a53a <HAL_TIM_ConfigClockSource+0x1be>
 800a488:	2b40      	cmp	r3, #64	@ 0x40
 800a48a:	d86f      	bhi.n	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a48c:	2b30      	cmp	r3, #48	@ 0x30
 800a48e:	d064      	beq.n	800a55a <HAL_TIM_ConfigClockSource+0x1de>
 800a490:	2b30      	cmp	r3, #48	@ 0x30
 800a492:	d86b      	bhi.n	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a494:	2b20      	cmp	r3, #32
 800a496:	d060      	beq.n	800a55a <HAL_TIM_ConfigClockSource+0x1de>
 800a498:	2b20      	cmp	r3, #32
 800a49a:	d867      	bhi.n	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d05c      	beq.n	800a55a <HAL_TIM_ConfigClockSource+0x1de>
 800a4a0:	2b10      	cmp	r3, #16
 800a4a2:	d05a      	beq.n	800a55a <HAL_TIM_ConfigClockSource+0x1de>
 800a4a4:	e062      	b.n	800a56c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a4b6:	f000 fe8b 	bl	800b1d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	689b      	ldr	r3, [r3, #8]
 800a4c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a4c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	68ba      	ldr	r2, [r7, #8]
 800a4d0:	609a      	str	r2, [r3, #8]
      break;
 800a4d2:	e04f      	b.n	800a574 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a4e4:	f000 fe74 	bl	800b1d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	689a      	ldr	r2, [r3, #8]
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a4f6:	609a      	str	r2, [r3, #8]
      break;
 800a4f8:	e03c      	b.n	800a574 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a506:	461a      	mov	r2, r3
 800a508:	f000 fde6 	bl	800b0d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	2150      	movs	r1, #80	@ 0x50
 800a512:	4618      	mov	r0, r3
 800a514:	f000 fe3f 	bl	800b196 <TIM_ITRx_SetConfig>
      break;
 800a518:	e02c      	b.n	800a574 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a526:	461a      	mov	r2, r3
 800a528:	f000 fe05 	bl	800b136 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	2160      	movs	r1, #96	@ 0x60
 800a532:	4618      	mov	r0, r3
 800a534:	f000 fe2f 	bl	800b196 <TIM_ITRx_SetConfig>
      break;
 800a538:	e01c      	b.n	800a574 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a546:	461a      	mov	r2, r3
 800a548:	f000 fdc6 	bl	800b0d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	2140      	movs	r1, #64	@ 0x40
 800a552:	4618      	mov	r0, r3
 800a554:	f000 fe1f 	bl	800b196 <TIM_ITRx_SetConfig>
      break;
 800a558:	e00c      	b.n	800a574 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681a      	ldr	r2, [r3, #0]
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	4619      	mov	r1, r3
 800a564:	4610      	mov	r0, r2
 800a566:	f000 fe16 	bl	800b196 <TIM_ITRx_SetConfig>
      break;
 800a56a:	e003      	b.n	800a574 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800a56c:	2301      	movs	r3, #1
 800a56e:	73fb      	strb	r3, [r7, #15]
      break;
 800a570:	e000      	b.n	800a574 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800a572:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2201      	movs	r2, #1
 800a578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2200      	movs	r2, #0
 800a580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a584:	7bfb      	ldrb	r3, [r7, #15]
}
 800a586:	4618      	mov	r0, r3
 800a588:	3710      	adds	r7, #16
 800a58a:	46bd      	mov	sp, r7
 800a58c:	bd80      	pop	{r7, pc}
 800a58e:	bf00      	nop
 800a590:	00100070 	.word	0x00100070
 800a594:	00100060 	.word	0x00100060
 800a598:	00100050 	.word	0x00100050
 800a59c:	00100040 	.word	0x00100040
 800a5a0:	00100030 	.word	0x00100030
 800a5a4:	00100020 	.word	0x00100020

0800a5a8 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	b083      	sub	sp, #12
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800a5b0:	bf00      	nop
 800a5b2:	370c      	adds	r7, #12
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr

0800a5bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b083      	sub	sp, #12
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a5c4:	bf00      	nop
 800a5c6:	370c      	adds	r7, #12
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr

0800a5d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b083      	sub	sp, #12
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a5d8:	bf00      	nop
 800a5da:	370c      	adds	r7, #12
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e2:	4770      	bx	lr

0800a5e4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b083      	sub	sp, #12
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800a5ec:	bf00      	nop
 800a5ee:	370c      	adds	r7, #12
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f6:	4770      	bx	lr

0800a5f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a5f8:	b480      	push	{r7}
 800a5fa:	b083      	sub	sp, #12
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a600:	bf00      	nop
 800a602:	370c      	adds	r7, #12
 800a604:	46bd      	mov	sp, r7
 800a606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60a:	4770      	bx	lr

0800a60c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b083      	sub	sp, #12
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800a614:	bf00      	nop
 800a616:	370c      	adds	r7, #12
 800a618:	46bd      	mov	sp, r7
 800a61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61e:	4770      	bx	lr

0800a620 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a620:	b480      	push	{r7}
 800a622:	b083      	sub	sp, #12
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a628:	bf00      	nop
 800a62a:	370c      	adds	r7, #12
 800a62c:	46bd      	mov	sp, r7
 800a62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a632:	4770      	bx	lr

0800a634 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a634:	b480      	push	{r7}
 800a636:	b083      	sub	sp, #12
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800a63c:	bf00      	nop
 800a63e:	370c      	adds	r7, #12
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr

0800a648 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800a648:	b480      	push	{r7}
 800a64a:	b083      	sub	sp, #12
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800a650:	bf00      	nop
 800a652:	370c      	adds	r7, #12
 800a654:	46bd      	mov	sp, r7
 800a656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65a:	4770      	bx	lr

0800a65c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b087      	sub	sp, #28
 800a660:	af00      	add	r7, sp, #0
 800a662:	60f8      	str	r0, [r7, #12]
 800a664:	460b      	mov	r3, r1
 800a666:	607a      	str	r2, [r7, #4]
 800a668:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a66a:	2300      	movs	r3, #0
 800a66c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d101      	bne.n	800a678 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800a674:	2301      	movs	r3, #1
 800a676:	e14a      	b.n	800a90e <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a67e:	b2db      	uxtb	r3, r3
 800a680:	2b01      	cmp	r3, #1
 800a682:	f040 80dd 	bne.w	800a840 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800a686:	7afb      	ldrb	r3, [r7, #11]
 800a688:	2b1f      	cmp	r3, #31
 800a68a:	f200 80d6 	bhi.w	800a83a <HAL_TIM_RegisterCallback+0x1de>
 800a68e:	a201      	add	r2, pc, #4	@ (adr r2, 800a694 <HAL_TIM_RegisterCallback+0x38>)
 800a690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a694:	0800a715 	.word	0x0800a715
 800a698:	0800a71d 	.word	0x0800a71d
 800a69c:	0800a725 	.word	0x0800a725
 800a6a0:	0800a72d 	.word	0x0800a72d
 800a6a4:	0800a735 	.word	0x0800a735
 800a6a8:	0800a73d 	.word	0x0800a73d
 800a6ac:	0800a745 	.word	0x0800a745
 800a6b0:	0800a74d 	.word	0x0800a74d
 800a6b4:	0800a755 	.word	0x0800a755
 800a6b8:	0800a75d 	.word	0x0800a75d
 800a6bc:	0800a765 	.word	0x0800a765
 800a6c0:	0800a76d 	.word	0x0800a76d
 800a6c4:	0800a775 	.word	0x0800a775
 800a6c8:	0800a77d 	.word	0x0800a77d
 800a6cc:	0800a787 	.word	0x0800a787
 800a6d0:	0800a791 	.word	0x0800a791
 800a6d4:	0800a79b 	.word	0x0800a79b
 800a6d8:	0800a7a5 	.word	0x0800a7a5
 800a6dc:	0800a7af 	.word	0x0800a7af
 800a6e0:	0800a7b9 	.word	0x0800a7b9
 800a6e4:	0800a7c3 	.word	0x0800a7c3
 800a6e8:	0800a7cd 	.word	0x0800a7cd
 800a6ec:	0800a7d7 	.word	0x0800a7d7
 800a6f0:	0800a7e1 	.word	0x0800a7e1
 800a6f4:	0800a7eb 	.word	0x0800a7eb
 800a6f8:	0800a7f5 	.word	0x0800a7f5
 800a6fc:	0800a7ff 	.word	0x0800a7ff
 800a700:	0800a809 	.word	0x0800a809
 800a704:	0800a813 	.word	0x0800a813
 800a708:	0800a81d 	.word	0x0800a81d
 800a70c:	0800a827 	.word	0x0800a827
 800a710:	0800a831 	.word	0x0800a831
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800a71a:	e0f7      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	687a      	ldr	r2, [r7, #4]
 800a720:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800a722:	e0f3      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	687a      	ldr	r2, [r7, #4]
 800a728:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800a72a:	e0ef      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	687a      	ldr	r2, [r7, #4]
 800a730:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800a732:	e0eb      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	687a      	ldr	r2, [r7, #4]
 800a738:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800a73a:	e0e7      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	687a      	ldr	r2, [r7, #4]
 800a740:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800a742:	e0e3      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	687a      	ldr	r2, [r7, #4]
 800a748:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800a74a:	e0df      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800a752:	e0db      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	687a      	ldr	r2, [r7, #4]
 800a758:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800a75a:	e0d7      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	687a      	ldr	r2, [r7, #4]
 800a760:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800a762:	e0d3      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	687a      	ldr	r2, [r7, #4]
 800a768:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800a76a:	e0cf      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	687a      	ldr	r2, [r7, #4]
 800a770:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800a772:	e0cb      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	687a      	ldr	r2, [r7, #4]
 800a778:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800a77a:	e0c7      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	687a      	ldr	r2, [r7, #4]
 800a780:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800a784:	e0c2      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	687a      	ldr	r2, [r7, #4]
 800a78a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800a78e:	e0bd      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800a798:	e0b8      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	687a      	ldr	r2, [r7, #4]
 800a79e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800a7a2:	e0b3      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	687a      	ldr	r2, [r7, #4]
 800a7a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800a7ac:	e0ae      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	687a      	ldr	r2, [r7, #4]
 800a7b2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800a7b6:	e0a9      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	687a      	ldr	r2, [r7, #4]
 800a7bc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800a7c0:	e0a4      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	687a      	ldr	r2, [r7, #4]
 800a7c6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800a7ca:	e09f      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	687a      	ldr	r2, [r7, #4]
 800a7d0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800a7d4:	e09a      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	687a      	ldr	r2, [r7, #4]
 800a7da:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800a7de:	e095      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	687a      	ldr	r2, [r7, #4]
 800a7e4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800a7e8:	e090      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	687a      	ldr	r2, [r7, #4]
 800a7ee:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800a7f2:	e08b      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	687a      	ldr	r2, [r7, #4]
 800a7f8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800a7fc:	e086      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	687a      	ldr	r2, [r7, #4]
 800a802:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800a806:	e081      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	687a      	ldr	r2, [r7, #4]
 800a80c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800a810:	e07c      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	687a      	ldr	r2, [r7, #4]
 800a816:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800a81a:	e077      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	687a      	ldr	r2, [r7, #4]
 800a820:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800a824:	e072      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	687a      	ldr	r2, [r7, #4]
 800a82a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800a82e:	e06d      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	687a      	ldr	r2, [r7, #4]
 800a834:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800a838:	e068      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800a83a:	2301      	movs	r3, #1
 800a83c:	75fb      	strb	r3, [r7, #23]
        break;
 800a83e:	e065      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a846:	b2db      	uxtb	r3, r3
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d15d      	bne.n	800a908 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800a84c:	7afb      	ldrb	r3, [r7, #11]
 800a84e:	2b0d      	cmp	r3, #13
 800a850:	d857      	bhi.n	800a902 <HAL_TIM_RegisterCallback+0x2a6>
 800a852:	a201      	add	r2, pc, #4	@ (adr r2, 800a858 <HAL_TIM_RegisterCallback+0x1fc>)
 800a854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a858:	0800a891 	.word	0x0800a891
 800a85c:	0800a899 	.word	0x0800a899
 800a860:	0800a8a1 	.word	0x0800a8a1
 800a864:	0800a8a9 	.word	0x0800a8a9
 800a868:	0800a8b1 	.word	0x0800a8b1
 800a86c:	0800a8b9 	.word	0x0800a8b9
 800a870:	0800a8c1 	.word	0x0800a8c1
 800a874:	0800a8c9 	.word	0x0800a8c9
 800a878:	0800a8d1 	.word	0x0800a8d1
 800a87c:	0800a8d9 	.word	0x0800a8d9
 800a880:	0800a8e1 	.word	0x0800a8e1
 800a884:	0800a8e9 	.word	0x0800a8e9
 800a888:	0800a8f1 	.word	0x0800a8f1
 800a88c:	0800a8f9 	.word	0x0800a8f9
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800a896:	e039      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	687a      	ldr	r2, [r7, #4]
 800a89c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800a89e:	e035      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800a8a6:	e031      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	687a      	ldr	r2, [r7, #4]
 800a8ac:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800a8ae:	e02d      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	687a      	ldr	r2, [r7, #4]
 800a8b4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800a8b6:	e029      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	687a      	ldr	r2, [r7, #4]
 800a8bc:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800a8be:	e025      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	687a      	ldr	r2, [r7, #4]
 800a8c4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800a8c6:	e021      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	687a      	ldr	r2, [r7, #4]
 800a8cc:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800a8ce:	e01d      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	687a      	ldr	r2, [r7, #4]
 800a8d4:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800a8d6:	e019      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	687a      	ldr	r2, [r7, #4]
 800a8dc:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800a8de:	e015      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800a8e6:	e011      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	687a      	ldr	r2, [r7, #4]
 800a8ec:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800a8ee:	e00d      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	687a      	ldr	r2, [r7, #4]
 800a8f4:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800a8f6:	e009      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	687a      	ldr	r2, [r7, #4]
 800a8fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800a900:	e004      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800a902:	2301      	movs	r3, #1
 800a904:	75fb      	strb	r3, [r7, #23]
        break;
 800a906:	e001      	b.n	800a90c <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800a908:	2301      	movs	r3, #1
 800a90a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800a90c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a90e:	4618      	mov	r0, r3
 800a910:	371c      	adds	r7, #28
 800a912:	46bd      	mov	sp, r7
 800a914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a918:	4770      	bx	lr
 800a91a:	bf00      	nop

0800a91c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a91c:	b480      	push	{r7}
 800a91e:	b085      	sub	sp, #20
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
 800a924:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	4a4c      	ldr	r2, [pc, #304]	@ (800aa60 <TIM_Base_SetConfig+0x144>)
 800a930:	4293      	cmp	r3, r2
 800a932:	d017      	beq.n	800a964 <TIM_Base_SetConfig+0x48>
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a93a:	d013      	beq.n	800a964 <TIM_Base_SetConfig+0x48>
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	4a49      	ldr	r2, [pc, #292]	@ (800aa64 <TIM_Base_SetConfig+0x148>)
 800a940:	4293      	cmp	r3, r2
 800a942:	d00f      	beq.n	800a964 <TIM_Base_SetConfig+0x48>
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	4a48      	ldr	r2, [pc, #288]	@ (800aa68 <TIM_Base_SetConfig+0x14c>)
 800a948:	4293      	cmp	r3, r2
 800a94a:	d00b      	beq.n	800a964 <TIM_Base_SetConfig+0x48>
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	4a47      	ldr	r2, [pc, #284]	@ (800aa6c <TIM_Base_SetConfig+0x150>)
 800a950:	4293      	cmp	r3, r2
 800a952:	d007      	beq.n	800a964 <TIM_Base_SetConfig+0x48>
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	4a46      	ldr	r2, [pc, #280]	@ (800aa70 <TIM_Base_SetConfig+0x154>)
 800a958:	4293      	cmp	r3, r2
 800a95a:	d003      	beq.n	800a964 <TIM_Base_SetConfig+0x48>
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	4a45      	ldr	r2, [pc, #276]	@ (800aa74 <TIM_Base_SetConfig+0x158>)
 800a960:	4293      	cmp	r3, r2
 800a962:	d108      	bne.n	800a976 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a96a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	68fa      	ldr	r2, [r7, #12]
 800a972:	4313      	orrs	r3, r2
 800a974:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	4a39      	ldr	r2, [pc, #228]	@ (800aa60 <TIM_Base_SetConfig+0x144>)
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d023      	beq.n	800a9c6 <TIM_Base_SetConfig+0xaa>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a984:	d01f      	beq.n	800a9c6 <TIM_Base_SetConfig+0xaa>
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	4a36      	ldr	r2, [pc, #216]	@ (800aa64 <TIM_Base_SetConfig+0x148>)
 800a98a:	4293      	cmp	r3, r2
 800a98c:	d01b      	beq.n	800a9c6 <TIM_Base_SetConfig+0xaa>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	4a35      	ldr	r2, [pc, #212]	@ (800aa68 <TIM_Base_SetConfig+0x14c>)
 800a992:	4293      	cmp	r3, r2
 800a994:	d017      	beq.n	800a9c6 <TIM_Base_SetConfig+0xaa>
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	4a34      	ldr	r2, [pc, #208]	@ (800aa6c <TIM_Base_SetConfig+0x150>)
 800a99a:	4293      	cmp	r3, r2
 800a99c:	d013      	beq.n	800a9c6 <TIM_Base_SetConfig+0xaa>
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	4a33      	ldr	r2, [pc, #204]	@ (800aa70 <TIM_Base_SetConfig+0x154>)
 800a9a2:	4293      	cmp	r3, r2
 800a9a4:	d00f      	beq.n	800a9c6 <TIM_Base_SetConfig+0xaa>
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	4a33      	ldr	r2, [pc, #204]	@ (800aa78 <TIM_Base_SetConfig+0x15c>)
 800a9aa:	4293      	cmp	r3, r2
 800a9ac:	d00b      	beq.n	800a9c6 <TIM_Base_SetConfig+0xaa>
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	4a32      	ldr	r2, [pc, #200]	@ (800aa7c <TIM_Base_SetConfig+0x160>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d007      	beq.n	800a9c6 <TIM_Base_SetConfig+0xaa>
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	4a31      	ldr	r2, [pc, #196]	@ (800aa80 <TIM_Base_SetConfig+0x164>)
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d003      	beq.n	800a9c6 <TIM_Base_SetConfig+0xaa>
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	4a2c      	ldr	r2, [pc, #176]	@ (800aa74 <TIM_Base_SetConfig+0x158>)
 800a9c2:	4293      	cmp	r3, r2
 800a9c4:	d108      	bne.n	800a9d8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a9cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	68db      	ldr	r3, [r3, #12]
 800a9d2:	68fa      	ldr	r2, [r7, #12]
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	695b      	ldr	r3, [r3, #20]
 800a9e2:	4313      	orrs	r3, r2
 800a9e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	68fa      	ldr	r2, [r7, #12]
 800a9ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	689a      	ldr	r2, [r3, #8]
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	681a      	ldr	r2, [r3, #0]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	4a18      	ldr	r2, [pc, #96]	@ (800aa60 <TIM_Base_SetConfig+0x144>)
 800aa00:	4293      	cmp	r3, r2
 800aa02:	d013      	beq.n	800aa2c <TIM_Base_SetConfig+0x110>
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	4a1a      	ldr	r2, [pc, #104]	@ (800aa70 <TIM_Base_SetConfig+0x154>)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d00f      	beq.n	800aa2c <TIM_Base_SetConfig+0x110>
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	4a1a      	ldr	r2, [pc, #104]	@ (800aa78 <TIM_Base_SetConfig+0x15c>)
 800aa10:	4293      	cmp	r3, r2
 800aa12:	d00b      	beq.n	800aa2c <TIM_Base_SetConfig+0x110>
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	4a19      	ldr	r2, [pc, #100]	@ (800aa7c <TIM_Base_SetConfig+0x160>)
 800aa18:	4293      	cmp	r3, r2
 800aa1a:	d007      	beq.n	800aa2c <TIM_Base_SetConfig+0x110>
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	4a18      	ldr	r2, [pc, #96]	@ (800aa80 <TIM_Base_SetConfig+0x164>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d003      	beq.n	800aa2c <TIM_Base_SetConfig+0x110>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	4a13      	ldr	r2, [pc, #76]	@ (800aa74 <TIM_Base_SetConfig+0x158>)
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d103      	bne.n	800aa34 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	691a      	ldr	r2, [r3, #16]
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2201      	movs	r2, #1
 800aa38:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	691b      	ldr	r3, [r3, #16]
 800aa3e:	f003 0301 	and.w	r3, r3, #1
 800aa42:	2b01      	cmp	r3, #1
 800aa44:	d105      	bne.n	800aa52 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	691b      	ldr	r3, [r3, #16]
 800aa4a:	f023 0201 	bic.w	r2, r3, #1
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	611a      	str	r2, [r3, #16]
  }
}
 800aa52:	bf00      	nop
 800aa54:	3714      	adds	r7, #20
 800aa56:	46bd      	mov	sp, r7
 800aa58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5c:	4770      	bx	lr
 800aa5e:	bf00      	nop
 800aa60:	40012c00 	.word	0x40012c00
 800aa64:	40000400 	.word	0x40000400
 800aa68:	40000800 	.word	0x40000800
 800aa6c:	40000c00 	.word	0x40000c00
 800aa70:	40013400 	.word	0x40013400
 800aa74:	40015000 	.word	0x40015000
 800aa78:	40014000 	.word	0x40014000
 800aa7c:	40014400 	.word	0x40014400
 800aa80:	40014800 	.word	0x40014800

0800aa84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aa84:	b480      	push	{r7}
 800aa86:	b087      	sub	sp, #28
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
 800aa8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6a1b      	ldr	r3, [r3, #32]
 800aa92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	6a1b      	ldr	r3, [r3, #32]
 800aa98:	f023 0201 	bic.w	r2, r3, #1
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	685b      	ldr	r3, [r3, #4]
 800aaa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	699b      	ldr	r3, [r3, #24]
 800aaaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f023 0303 	bic.w	r3, r3, #3
 800aabe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	68fa      	ldr	r2, [r7, #12]
 800aac6:	4313      	orrs	r3, r2
 800aac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	f023 0302 	bic.w	r3, r3, #2
 800aad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	689b      	ldr	r3, [r3, #8]
 800aad6:	697a      	ldr	r2, [r7, #20]
 800aad8:	4313      	orrs	r3, r2
 800aada:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	4a30      	ldr	r2, [pc, #192]	@ (800aba0 <TIM_OC1_SetConfig+0x11c>)
 800aae0:	4293      	cmp	r3, r2
 800aae2:	d013      	beq.n	800ab0c <TIM_OC1_SetConfig+0x88>
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	4a2f      	ldr	r2, [pc, #188]	@ (800aba4 <TIM_OC1_SetConfig+0x120>)
 800aae8:	4293      	cmp	r3, r2
 800aaea:	d00f      	beq.n	800ab0c <TIM_OC1_SetConfig+0x88>
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	4a2e      	ldr	r2, [pc, #184]	@ (800aba8 <TIM_OC1_SetConfig+0x124>)
 800aaf0:	4293      	cmp	r3, r2
 800aaf2:	d00b      	beq.n	800ab0c <TIM_OC1_SetConfig+0x88>
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	4a2d      	ldr	r2, [pc, #180]	@ (800abac <TIM_OC1_SetConfig+0x128>)
 800aaf8:	4293      	cmp	r3, r2
 800aafa:	d007      	beq.n	800ab0c <TIM_OC1_SetConfig+0x88>
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	4a2c      	ldr	r2, [pc, #176]	@ (800abb0 <TIM_OC1_SetConfig+0x12c>)
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d003      	beq.n	800ab0c <TIM_OC1_SetConfig+0x88>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	4a2b      	ldr	r2, [pc, #172]	@ (800abb4 <TIM_OC1_SetConfig+0x130>)
 800ab08:	4293      	cmp	r3, r2
 800ab0a:	d10c      	bne.n	800ab26 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	f023 0308 	bic.w	r3, r3, #8
 800ab12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	68db      	ldr	r3, [r3, #12]
 800ab18:	697a      	ldr	r2, [r7, #20]
 800ab1a:	4313      	orrs	r3, r2
 800ab1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ab1e:	697b      	ldr	r3, [r7, #20]
 800ab20:	f023 0304 	bic.w	r3, r3, #4
 800ab24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	4a1d      	ldr	r2, [pc, #116]	@ (800aba0 <TIM_OC1_SetConfig+0x11c>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d013      	beq.n	800ab56 <TIM_OC1_SetConfig+0xd2>
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	4a1c      	ldr	r2, [pc, #112]	@ (800aba4 <TIM_OC1_SetConfig+0x120>)
 800ab32:	4293      	cmp	r3, r2
 800ab34:	d00f      	beq.n	800ab56 <TIM_OC1_SetConfig+0xd2>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	4a1b      	ldr	r2, [pc, #108]	@ (800aba8 <TIM_OC1_SetConfig+0x124>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d00b      	beq.n	800ab56 <TIM_OC1_SetConfig+0xd2>
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	4a1a      	ldr	r2, [pc, #104]	@ (800abac <TIM_OC1_SetConfig+0x128>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d007      	beq.n	800ab56 <TIM_OC1_SetConfig+0xd2>
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	4a19      	ldr	r2, [pc, #100]	@ (800abb0 <TIM_OC1_SetConfig+0x12c>)
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	d003      	beq.n	800ab56 <TIM_OC1_SetConfig+0xd2>
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	4a18      	ldr	r2, [pc, #96]	@ (800abb4 <TIM_OC1_SetConfig+0x130>)
 800ab52:	4293      	cmp	r3, r2
 800ab54:	d111      	bne.n	800ab7a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ab56:	693b      	ldr	r3, [r7, #16]
 800ab58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ab5e:	693b      	ldr	r3, [r7, #16]
 800ab60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ab64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	695b      	ldr	r3, [r3, #20]
 800ab6a:	693a      	ldr	r2, [r7, #16]
 800ab6c:	4313      	orrs	r3, r2
 800ab6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	699b      	ldr	r3, [r3, #24]
 800ab74:	693a      	ldr	r2, [r7, #16]
 800ab76:	4313      	orrs	r3, r2
 800ab78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	693a      	ldr	r2, [r7, #16]
 800ab7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	68fa      	ldr	r2, [r7, #12]
 800ab84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	685a      	ldr	r2, [r3, #4]
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	697a      	ldr	r2, [r7, #20]
 800ab92:	621a      	str	r2, [r3, #32]
}
 800ab94:	bf00      	nop
 800ab96:	371c      	adds	r7, #28
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9e:	4770      	bx	lr
 800aba0:	40012c00 	.word	0x40012c00
 800aba4:	40013400 	.word	0x40013400
 800aba8:	40014000 	.word	0x40014000
 800abac:	40014400 	.word	0x40014400
 800abb0:	40014800 	.word	0x40014800
 800abb4:	40015000 	.word	0x40015000

0800abb8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800abb8:	b480      	push	{r7}
 800abba:	b087      	sub	sp, #28
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
 800abc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6a1b      	ldr	r3, [r3, #32]
 800abc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6a1b      	ldr	r3, [r3, #32]
 800abcc:	f023 0210 	bic.w	r2, r3, #16
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	685b      	ldr	r3, [r3, #4]
 800abd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	699b      	ldr	r3, [r3, #24]
 800abde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800abe6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800abea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800abf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	021b      	lsls	r3, r3, #8
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	4313      	orrs	r3, r2
 800abfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ac00:	697b      	ldr	r3, [r7, #20]
 800ac02:	f023 0320 	bic.w	r3, r3, #32
 800ac06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	689b      	ldr	r3, [r3, #8]
 800ac0c:	011b      	lsls	r3, r3, #4
 800ac0e:	697a      	ldr	r2, [r7, #20]
 800ac10:	4313      	orrs	r3, r2
 800ac12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	4a2c      	ldr	r2, [pc, #176]	@ (800acc8 <TIM_OC2_SetConfig+0x110>)
 800ac18:	4293      	cmp	r3, r2
 800ac1a:	d007      	beq.n	800ac2c <TIM_OC2_SetConfig+0x74>
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	4a2b      	ldr	r2, [pc, #172]	@ (800accc <TIM_OC2_SetConfig+0x114>)
 800ac20:	4293      	cmp	r3, r2
 800ac22:	d003      	beq.n	800ac2c <TIM_OC2_SetConfig+0x74>
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	4a2a      	ldr	r2, [pc, #168]	@ (800acd0 <TIM_OC2_SetConfig+0x118>)
 800ac28:	4293      	cmp	r3, r2
 800ac2a:	d10d      	bne.n	800ac48 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ac2c:	697b      	ldr	r3, [r7, #20]
 800ac2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	68db      	ldr	r3, [r3, #12]
 800ac38:	011b      	lsls	r3, r3, #4
 800ac3a:	697a      	ldr	r2, [r7, #20]
 800ac3c:	4313      	orrs	r3, r2
 800ac3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ac46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	4a1f      	ldr	r2, [pc, #124]	@ (800acc8 <TIM_OC2_SetConfig+0x110>)
 800ac4c:	4293      	cmp	r3, r2
 800ac4e:	d013      	beq.n	800ac78 <TIM_OC2_SetConfig+0xc0>
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	4a1e      	ldr	r2, [pc, #120]	@ (800accc <TIM_OC2_SetConfig+0x114>)
 800ac54:	4293      	cmp	r3, r2
 800ac56:	d00f      	beq.n	800ac78 <TIM_OC2_SetConfig+0xc0>
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	4a1e      	ldr	r2, [pc, #120]	@ (800acd4 <TIM_OC2_SetConfig+0x11c>)
 800ac5c:	4293      	cmp	r3, r2
 800ac5e:	d00b      	beq.n	800ac78 <TIM_OC2_SetConfig+0xc0>
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	4a1d      	ldr	r2, [pc, #116]	@ (800acd8 <TIM_OC2_SetConfig+0x120>)
 800ac64:	4293      	cmp	r3, r2
 800ac66:	d007      	beq.n	800ac78 <TIM_OC2_SetConfig+0xc0>
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	4a1c      	ldr	r2, [pc, #112]	@ (800acdc <TIM_OC2_SetConfig+0x124>)
 800ac6c:	4293      	cmp	r3, r2
 800ac6e:	d003      	beq.n	800ac78 <TIM_OC2_SetConfig+0xc0>
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	4a17      	ldr	r2, [pc, #92]	@ (800acd0 <TIM_OC2_SetConfig+0x118>)
 800ac74:	4293      	cmp	r3, r2
 800ac76:	d113      	bne.n	800aca0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ac78:	693b      	ldr	r3, [r7, #16]
 800ac7a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ac7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ac80:	693b      	ldr	r3, [r7, #16]
 800ac82:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ac86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	695b      	ldr	r3, [r3, #20]
 800ac8c:	009b      	lsls	r3, r3, #2
 800ac8e:	693a      	ldr	r2, [r7, #16]
 800ac90:	4313      	orrs	r3, r2
 800ac92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	699b      	ldr	r3, [r3, #24]
 800ac98:	009b      	lsls	r3, r3, #2
 800ac9a:	693a      	ldr	r2, [r7, #16]
 800ac9c:	4313      	orrs	r3, r2
 800ac9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	693a      	ldr	r2, [r7, #16]
 800aca4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	68fa      	ldr	r2, [r7, #12]
 800acaa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	685a      	ldr	r2, [r3, #4]
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	697a      	ldr	r2, [r7, #20]
 800acb8:	621a      	str	r2, [r3, #32]
}
 800acba:	bf00      	nop
 800acbc:	371c      	adds	r7, #28
 800acbe:	46bd      	mov	sp, r7
 800acc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc4:	4770      	bx	lr
 800acc6:	bf00      	nop
 800acc8:	40012c00 	.word	0x40012c00
 800accc:	40013400 	.word	0x40013400
 800acd0:	40015000 	.word	0x40015000
 800acd4:	40014000 	.word	0x40014000
 800acd8:	40014400 	.word	0x40014400
 800acdc:	40014800 	.word	0x40014800

0800ace0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b087      	sub	sp, #28
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
 800ace8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6a1b      	ldr	r3, [r3, #32]
 800acee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6a1b      	ldr	r3, [r3, #32]
 800acf4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	685b      	ldr	r3, [r3, #4]
 800ad00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	69db      	ldr	r3, [r3, #28]
 800ad06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ad0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	f023 0303 	bic.w	r3, r3, #3
 800ad1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	68fa      	ldr	r2, [r7, #12]
 800ad22:	4313      	orrs	r3, r2
 800ad24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ad26:	697b      	ldr	r3, [r7, #20]
 800ad28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ad2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	689b      	ldr	r3, [r3, #8]
 800ad32:	021b      	lsls	r3, r3, #8
 800ad34:	697a      	ldr	r2, [r7, #20]
 800ad36:	4313      	orrs	r3, r2
 800ad38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	4a2b      	ldr	r2, [pc, #172]	@ (800adec <TIM_OC3_SetConfig+0x10c>)
 800ad3e:	4293      	cmp	r3, r2
 800ad40:	d007      	beq.n	800ad52 <TIM_OC3_SetConfig+0x72>
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	4a2a      	ldr	r2, [pc, #168]	@ (800adf0 <TIM_OC3_SetConfig+0x110>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d003      	beq.n	800ad52 <TIM_OC3_SetConfig+0x72>
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	4a29      	ldr	r2, [pc, #164]	@ (800adf4 <TIM_OC3_SetConfig+0x114>)
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	d10d      	bne.n	800ad6e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ad58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	68db      	ldr	r3, [r3, #12]
 800ad5e:	021b      	lsls	r3, r3, #8
 800ad60:	697a      	ldr	r2, [r7, #20]
 800ad62:	4313      	orrs	r3, r2
 800ad64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ad66:	697b      	ldr	r3, [r7, #20]
 800ad68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ad6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	4a1e      	ldr	r2, [pc, #120]	@ (800adec <TIM_OC3_SetConfig+0x10c>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d013      	beq.n	800ad9e <TIM_OC3_SetConfig+0xbe>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	4a1d      	ldr	r2, [pc, #116]	@ (800adf0 <TIM_OC3_SetConfig+0x110>)
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d00f      	beq.n	800ad9e <TIM_OC3_SetConfig+0xbe>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	4a1d      	ldr	r2, [pc, #116]	@ (800adf8 <TIM_OC3_SetConfig+0x118>)
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d00b      	beq.n	800ad9e <TIM_OC3_SetConfig+0xbe>
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	4a1c      	ldr	r2, [pc, #112]	@ (800adfc <TIM_OC3_SetConfig+0x11c>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d007      	beq.n	800ad9e <TIM_OC3_SetConfig+0xbe>
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	4a1b      	ldr	r2, [pc, #108]	@ (800ae00 <TIM_OC3_SetConfig+0x120>)
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d003      	beq.n	800ad9e <TIM_OC3_SetConfig+0xbe>
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	4a16      	ldr	r2, [pc, #88]	@ (800adf4 <TIM_OC3_SetConfig+0x114>)
 800ad9a:	4293      	cmp	r3, r2
 800ad9c:	d113      	bne.n	800adc6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ada4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ada6:	693b      	ldr	r3, [r7, #16]
 800ada8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800adac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	695b      	ldr	r3, [r3, #20]
 800adb2:	011b      	lsls	r3, r3, #4
 800adb4:	693a      	ldr	r2, [r7, #16]
 800adb6:	4313      	orrs	r3, r2
 800adb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	699b      	ldr	r3, [r3, #24]
 800adbe:	011b      	lsls	r3, r3, #4
 800adc0:	693a      	ldr	r2, [r7, #16]
 800adc2:	4313      	orrs	r3, r2
 800adc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	693a      	ldr	r2, [r7, #16]
 800adca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	68fa      	ldr	r2, [r7, #12]
 800add0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	685a      	ldr	r2, [r3, #4]
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	697a      	ldr	r2, [r7, #20]
 800adde:	621a      	str	r2, [r3, #32]
}
 800ade0:	bf00      	nop
 800ade2:	371c      	adds	r7, #28
 800ade4:	46bd      	mov	sp, r7
 800ade6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adea:	4770      	bx	lr
 800adec:	40012c00 	.word	0x40012c00
 800adf0:	40013400 	.word	0x40013400
 800adf4:	40015000 	.word	0x40015000
 800adf8:	40014000 	.word	0x40014000
 800adfc:	40014400 	.word	0x40014400
 800ae00:	40014800 	.word	0x40014800

0800ae04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae04:	b480      	push	{r7}
 800ae06:	b087      	sub	sp, #28
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6a1b      	ldr	r3, [r3, #32]
 800ae12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	6a1b      	ldr	r3, [r3, #32]
 800ae18:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	69db      	ldr	r3, [r3, #28]
 800ae2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ae32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ae3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	021b      	lsls	r3, r3, #8
 800ae46:	68fa      	ldr	r2, [r7, #12]
 800ae48:	4313      	orrs	r3, r2
 800ae4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ae52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	689b      	ldr	r3, [r3, #8]
 800ae58:	031b      	lsls	r3, r3, #12
 800ae5a:	697a      	ldr	r2, [r7, #20]
 800ae5c:	4313      	orrs	r3, r2
 800ae5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	4a2c      	ldr	r2, [pc, #176]	@ (800af14 <TIM_OC4_SetConfig+0x110>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d007      	beq.n	800ae78 <TIM_OC4_SetConfig+0x74>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	4a2b      	ldr	r2, [pc, #172]	@ (800af18 <TIM_OC4_SetConfig+0x114>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d003      	beq.n	800ae78 <TIM_OC4_SetConfig+0x74>
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	4a2a      	ldr	r2, [pc, #168]	@ (800af1c <TIM_OC4_SetConfig+0x118>)
 800ae74:	4293      	cmp	r3, r2
 800ae76:	d10d      	bne.n	800ae94 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ae7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	68db      	ldr	r3, [r3, #12]
 800ae84:	031b      	lsls	r3, r3, #12
 800ae86:	697a      	ldr	r2, [r7, #20]
 800ae88:	4313      	orrs	r3, r2
 800ae8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ae92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	4a1f      	ldr	r2, [pc, #124]	@ (800af14 <TIM_OC4_SetConfig+0x110>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d013      	beq.n	800aec4 <TIM_OC4_SetConfig+0xc0>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	4a1e      	ldr	r2, [pc, #120]	@ (800af18 <TIM_OC4_SetConfig+0x114>)
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d00f      	beq.n	800aec4 <TIM_OC4_SetConfig+0xc0>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	4a1e      	ldr	r2, [pc, #120]	@ (800af20 <TIM_OC4_SetConfig+0x11c>)
 800aea8:	4293      	cmp	r3, r2
 800aeaa:	d00b      	beq.n	800aec4 <TIM_OC4_SetConfig+0xc0>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	4a1d      	ldr	r2, [pc, #116]	@ (800af24 <TIM_OC4_SetConfig+0x120>)
 800aeb0:	4293      	cmp	r3, r2
 800aeb2:	d007      	beq.n	800aec4 <TIM_OC4_SetConfig+0xc0>
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	4a1c      	ldr	r2, [pc, #112]	@ (800af28 <TIM_OC4_SetConfig+0x124>)
 800aeb8:	4293      	cmp	r3, r2
 800aeba:	d003      	beq.n	800aec4 <TIM_OC4_SetConfig+0xc0>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	4a17      	ldr	r2, [pc, #92]	@ (800af1c <TIM_OC4_SetConfig+0x118>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d113      	bne.n	800aeec <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800aec4:	693b      	ldr	r3, [r7, #16]
 800aec6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aeca:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800aecc:	693b      	ldr	r3, [r7, #16]
 800aece:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800aed2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	695b      	ldr	r3, [r3, #20]
 800aed8:	019b      	lsls	r3, r3, #6
 800aeda:	693a      	ldr	r2, [r7, #16]
 800aedc:	4313      	orrs	r3, r2
 800aede:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	699b      	ldr	r3, [r3, #24]
 800aee4:	019b      	lsls	r3, r3, #6
 800aee6:	693a      	ldr	r2, [r7, #16]
 800aee8:	4313      	orrs	r3, r2
 800aeea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	693a      	ldr	r2, [r7, #16]
 800aef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	68fa      	ldr	r2, [r7, #12]
 800aef6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	685a      	ldr	r2, [r3, #4]
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	697a      	ldr	r2, [r7, #20]
 800af04:	621a      	str	r2, [r3, #32]
}
 800af06:	bf00      	nop
 800af08:	371c      	adds	r7, #28
 800af0a:	46bd      	mov	sp, r7
 800af0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af10:	4770      	bx	lr
 800af12:	bf00      	nop
 800af14:	40012c00 	.word	0x40012c00
 800af18:	40013400 	.word	0x40013400
 800af1c:	40015000 	.word	0x40015000
 800af20:	40014000 	.word	0x40014000
 800af24:	40014400 	.word	0x40014400
 800af28:	40014800 	.word	0x40014800

0800af2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800af2c:	b480      	push	{r7}
 800af2e:	b087      	sub	sp, #28
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
 800af34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	6a1b      	ldr	r3, [r3, #32]
 800af3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	6a1b      	ldr	r3, [r3, #32]
 800af40:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	685b      	ldr	r3, [r3, #4]
 800af4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	68fa      	ldr	r2, [r7, #12]
 800af66:	4313      	orrs	r3, r2
 800af68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800af6a:	693b      	ldr	r3, [r7, #16]
 800af6c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800af70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	689b      	ldr	r3, [r3, #8]
 800af76:	041b      	lsls	r3, r3, #16
 800af78:	693a      	ldr	r2, [r7, #16]
 800af7a:	4313      	orrs	r3, r2
 800af7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	4a19      	ldr	r2, [pc, #100]	@ (800afe8 <TIM_OC5_SetConfig+0xbc>)
 800af82:	4293      	cmp	r3, r2
 800af84:	d013      	beq.n	800afae <TIM_OC5_SetConfig+0x82>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	4a18      	ldr	r2, [pc, #96]	@ (800afec <TIM_OC5_SetConfig+0xc0>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d00f      	beq.n	800afae <TIM_OC5_SetConfig+0x82>
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	4a17      	ldr	r2, [pc, #92]	@ (800aff0 <TIM_OC5_SetConfig+0xc4>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d00b      	beq.n	800afae <TIM_OC5_SetConfig+0x82>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	4a16      	ldr	r2, [pc, #88]	@ (800aff4 <TIM_OC5_SetConfig+0xc8>)
 800af9a:	4293      	cmp	r3, r2
 800af9c:	d007      	beq.n	800afae <TIM_OC5_SetConfig+0x82>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	4a15      	ldr	r2, [pc, #84]	@ (800aff8 <TIM_OC5_SetConfig+0xcc>)
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d003      	beq.n	800afae <TIM_OC5_SetConfig+0x82>
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	4a14      	ldr	r2, [pc, #80]	@ (800affc <TIM_OC5_SetConfig+0xd0>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d109      	bne.n	800afc2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800afae:	697b      	ldr	r3, [r7, #20]
 800afb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800afb4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	695b      	ldr	r3, [r3, #20]
 800afba:	021b      	lsls	r3, r3, #8
 800afbc:	697a      	ldr	r2, [r7, #20]
 800afbe:	4313      	orrs	r3, r2
 800afc0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	697a      	ldr	r2, [r7, #20]
 800afc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	68fa      	ldr	r2, [r7, #12]
 800afcc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	685a      	ldr	r2, [r3, #4]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	693a      	ldr	r2, [r7, #16]
 800afda:	621a      	str	r2, [r3, #32]
}
 800afdc:	bf00      	nop
 800afde:	371c      	adds	r7, #28
 800afe0:	46bd      	mov	sp, r7
 800afe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe6:	4770      	bx	lr
 800afe8:	40012c00 	.word	0x40012c00
 800afec:	40013400 	.word	0x40013400
 800aff0:	40014000 	.word	0x40014000
 800aff4:	40014400 	.word	0x40014400
 800aff8:	40014800 	.word	0x40014800
 800affc:	40015000 	.word	0x40015000

0800b000 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b000:	b480      	push	{r7}
 800b002:	b087      	sub	sp, #28
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6a1b      	ldr	r3, [r3, #32]
 800b00e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	6a1b      	ldr	r3, [r3, #32]
 800b014:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	685b      	ldr	r3, [r3, #4]
 800b020:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b02e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b032:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	021b      	lsls	r3, r3, #8
 800b03a:	68fa      	ldr	r2, [r7, #12]
 800b03c:	4313      	orrs	r3, r2
 800b03e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b046:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	689b      	ldr	r3, [r3, #8]
 800b04c:	051b      	lsls	r3, r3, #20
 800b04e:	693a      	ldr	r2, [r7, #16]
 800b050:	4313      	orrs	r3, r2
 800b052:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	4a1a      	ldr	r2, [pc, #104]	@ (800b0c0 <TIM_OC6_SetConfig+0xc0>)
 800b058:	4293      	cmp	r3, r2
 800b05a:	d013      	beq.n	800b084 <TIM_OC6_SetConfig+0x84>
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	4a19      	ldr	r2, [pc, #100]	@ (800b0c4 <TIM_OC6_SetConfig+0xc4>)
 800b060:	4293      	cmp	r3, r2
 800b062:	d00f      	beq.n	800b084 <TIM_OC6_SetConfig+0x84>
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	4a18      	ldr	r2, [pc, #96]	@ (800b0c8 <TIM_OC6_SetConfig+0xc8>)
 800b068:	4293      	cmp	r3, r2
 800b06a:	d00b      	beq.n	800b084 <TIM_OC6_SetConfig+0x84>
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	4a17      	ldr	r2, [pc, #92]	@ (800b0cc <TIM_OC6_SetConfig+0xcc>)
 800b070:	4293      	cmp	r3, r2
 800b072:	d007      	beq.n	800b084 <TIM_OC6_SetConfig+0x84>
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	4a16      	ldr	r2, [pc, #88]	@ (800b0d0 <TIM_OC6_SetConfig+0xd0>)
 800b078:	4293      	cmp	r3, r2
 800b07a:	d003      	beq.n	800b084 <TIM_OC6_SetConfig+0x84>
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	4a15      	ldr	r2, [pc, #84]	@ (800b0d4 <TIM_OC6_SetConfig+0xd4>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d109      	bne.n	800b098 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b084:	697b      	ldr	r3, [r7, #20]
 800b086:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b08a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	695b      	ldr	r3, [r3, #20]
 800b090:	029b      	lsls	r3, r3, #10
 800b092:	697a      	ldr	r2, [r7, #20]
 800b094:	4313      	orrs	r3, r2
 800b096:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	697a      	ldr	r2, [r7, #20]
 800b09c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	68fa      	ldr	r2, [r7, #12]
 800b0a2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	685a      	ldr	r2, [r3, #4]
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	693a      	ldr	r2, [r7, #16]
 800b0b0:	621a      	str	r2, [r3, #32]
}
 800b0b2:	bf00      	nop
 800b0b4:	371c      	adds	r7, #28
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0bc:	4770      	bx	lr
 800b0be:	bf00      	nop
 800b0c0:	40012c00 	.word	0x40012c00
 800b0c4:	40013400 	.word	0x40013400
 800b0c8:	40014000 	.word	0x40014000
 800b0cc:	40014400 	.word	0x40014400
 800b0d0:	40014800 	.word	0x40014800
 800b0d4:	40015000 	.word	0x40015000

0800b0d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b087      	sub	sp, #28
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	60f8      	str	r0, [r7, #12]
 800b0e0:	60b9      	str	r1, [r7, #8]
 800b0e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	6a1b      	ldr	r3, [r3, #32]
 800b0e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	6a1b      	ldr	r3, [r3, #32]
 800b0ee:	f023 0201 	bic.w	r2, r3, #1
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	699b      	ldr	r3, [r3, #24]
 800b0fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b0fc:	693b      	ldr	r3, [r7, #16]
 800b0fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b102:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	011b      	lsls	r3, r3, #4
 800b108:	693a      	ldr	r2, [r7, #16]
 800b10a:	4313      	orrs	r3, r2
 800b10c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b10e:	697b      	ldr	r3, [r7, #20]
 800b110:	f023 030a 	bic.w	r3, r3, #10
 800b114:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b116:	697a      	ldr	r2, [r7, #20]
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	4313      	orrs	r3, r2
 800b11c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	693a      	ldr	r2, [r7, #16]
 800b122:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	697a      	ldr	r2, [r7, #20]
 800b128:	621a      	str	r2, [r3, #32]
}
 800b12a:	bf00      	nop
 800b12c:	371c      	adds	r7, #28
 800b12e:	46bd      	mov	sp, r7
 800b130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b134:	4770      	bx	lr

0800b136 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b136:	b480      	push	{r7}
 800b138:	b087      	sub	sp, #28
 800b13a:	af00      	add	r7, sp, #0
 800b13c:	60f8      	str	r0, [r7, #12]
 800b13e:	60b9      	str	r1, [r7, #8]
 800b140:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	6a1b      	ldr	r3, [r3, #32]
 800b146:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	6a1b      	ldr	r3, [r3, #32]
 800b14c:	f023 0210 	bic.w	r2, r3, #16
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	699b      	ldr	r3, [r3, #24]
 800b158:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b160:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	031b      	lsls	r3, r3, #12
 800b166:	693a      	ldr	r2, [r7, #16]
 800b168:	4313      	orrs	r3, r2
 800b16a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b172:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	011b      	lsls	r3, r3, #4
 800b178:	697a      	ldr	r2, [r7, #20]
 800b17a:	4313      	orrs	r3, r2
 800b17c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	693a      	ldr	r2, [r7, #16]
 800b182:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	697a      	ldr	r2, [r7, #20]
 800b188:	621a      	str	r2, [r3, #32]
}
 800b18a:	bf00      	nop
 800b18c:	371c      	adds	r7, #28
 800b18e:	46bd      	mov	sp, r7
 800b190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b194:	4770      	bx	lr

0800b196 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b196:	b480      	push	{r7}
 800b198:	b085      	sub	sp, #20
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	6078      	str	r0, [r7, #4]
 800b19e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	689b      	ldr	r3, [r3, #8]
 800b1a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b1ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b1b2:	683a      	ldr	r2, [r7, #0]
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	4313      	orrs	r3, r2
 800b1b8:	f043 0307 	orr.w	r3, r3, #7
 800b1bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	68fa      	ldr	r2, [r7, #12]
 800b1c2:	609a      	str	r2, [r3, #8]
}
 800b1c4:	bf00      	nop
 800b1c6:	3714      	adds	r7, #20
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ce:	4770      	bx	lr

0800b1d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b087      	sub	sp, #28
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	60f8      	str	r0, [r7, #12]
 800b1d8:	60b9      	str	r1, [r7, #8]
 800b1da:	607a      	str	r2, [r7, #4]
 800b1dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	689b      	ldr	r3, [r3, #8]
 800b1e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b1e4:	697b      	ldr	r3, [r7, #20]
 800b1e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b1ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	021a      	lsls	r2, r3, #8
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	431a      	orrs	r2, r3
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	4313      	orrs	r3, r2
 800b1f8:	697a      	ldr	r2, [r7, #20]
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	697a      	ldr	r2, [r7, #20]
 800b202:	609a      	str	r2, [r3, #8]
}
 800b204:	bf00      	nop
 800b206:	371c      	adds	r7, #28
 800b208:	46bd      	mov	sp, r7
 800b20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20e:	4770      	bx	lr

0800b210 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b210:	b480      	push	{r7}
 800b212:	b087      	sub	sp, #28
 800b214:	af00      	add	r7, sp, #0
 800b216:	60f8      	str	r0, [r7, #12]
 800b218:	60b9      	str	r1, [r7, #8]
 800b21a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	f003 031f 	and.w	r3, r3, #31
 800b222:	2201      	movs	r2, #1
 800b224:	fa02 f303 	lsl.w	r3, r2, r3
 800b228:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	6a1a      	ldr	r2, [r3, #32]
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	43db      	mvns	r3, r3
 800b232:	401a      	ands	r2, r3
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	6a1a      	ldr	r2, [r3, #32]
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	f003 031f 	and.w	r3, r3, #31
 800b242:	6879      	ldr	r1, [r7, #4]
 800b244:	fa01 f303 	lsl.w	r3, r1, r3
 800b248:	431a      	orrs	r2, r3
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	621a      	str	r2, [r3, #32]
}
 800b24e:	bf00      	nop
 800b250:	371c      	adds	r7, #28
 800b252:	46bd      	mov	sp, r7
 800b254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b258:	4770      	bx	lr
	...

0800b25c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	4a26      	ldr	r2, [pc, #152]	@ (800b300 <TIM_ResetCallback+0xa4>)
 800b268:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	4a25      	ldr	r2, [pc, #148]	@ (800b304 <TIM_ResetCallback+0xa8>)
 800b270:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	4a24      	ldr	r2, [pc, #144]	@ (800b308 <TIM_ResetCallback+0xac>)
 800b278:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	4a23      	ldr	r2, [pc, #140]	@ (800b30c <TIM_ResetCallback+0xb0>)
 800b280:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	4a22      	ldr	r2, [pc, #136]	@ (800b310 <TIM_ResetCallback+0xb4>)
 800b288:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	4a21      	ldr	r2, [pc, #132]	@ (800b314 <TIM_ResetCallback+0xb8>)
 800b290:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	4a20      	ldr	r2, [pc, #128]	@ (800b318 <TIM_ResetCallback+0xbc>)
 800b298:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	4a1f      	ldr	r2, [pc, #124]	@ (800b31c <TIM_ResetCallback+0xc0>)
 800b2a0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	4a1e      	ldr	r2, [pc, #120]	@ (800b320 <TIM_ResetCallback+0xc4>)
 800b2a8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	4a1d      	ldr	r2, [pc, #116]	@ (800b324 <TIM_ResetCallback+0xc8>)
 800b2b0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	4a1c      	ldr	r2, [pc, #112]	@ (800b328 <TIM_ResetCallback+0xcc>)
 800b2b8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	4a1b      	ldr	r2, [pc, #108]	@ (800b32c <TIM_ResetCallback+0xd0>)
 800b2c0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	4a1a      	ldr	r2, [pc, #104]	@ (800b330 <TIM_ResetCallback+0xd4>)
 800b2c8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	4a19      	ldr	r2, [pc, #100]	@ (800b334 <TIM_ResetCallback+0xd8>)
 800b2d0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	4a18      	ldr	r2, [pc, #96]	@ (800b338 <TIM_ResetCallback+0xdc>)
 800b2d8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	4a17      	ldr	r2, [pc, #92]	@ (800b33c <TIM_ResetCallback+0xe0>)
 800b2e0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	4a16      	ldr	r2, [pc, #88]	@ (800b340 <TIM_ResetCallback+0xe4>)
 800b2e8:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	4a15      	ldr	r2, [pc, #84]	@ (800b344 <TIM_ResetCallback+0xe8>)
 800b2f0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800b2f4:	bf00      	nop
 800b2f6:	370c      	adds	r7, #12
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fe:	4770      	bx	lr
 800b300:	080043a1 	.word	0x080043a1
 800b304:	0800a5a9 	.word	0x0800a5a9
 800b308:	0800a621 	.word	0x0800a621
 800b30c:	0800a635 	.word	0x0800a635
 800b310:	0800a5d1 	.word	0x0800a5d1
 800b314:	0800a5e5 	.word	0x0800a5e5
 800b318:	0800a5bd 	.word	0x0800a5bd
 800b31c:	0800a5f9 	.word	0x0800a5f9
 800b320:	0800a60d 	.word	0x0800a60d
 800b324:	0800a649 	.word	0x0800a649
 800b328:	0800b59d 	.word	0x0800b59d
 800b32c:	0800b5b1 	.word	0x0800b5b1
 800b330:	0800b5c5 	.word	0x0800b5c5
 800b334:	0800b5d9 	.word	0x0800b5d9
 800b338:	0800b5ed 	.word	0x0800b5ed
 800b33c:	0800b601 	.word	0x0800b601
 800b340:	0800b615 	.word	0x0800b615
 800b344:	0800b629 	.word	0x0800b629

0800b348 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b348:	b480      	push	{r7}
 800b34a:	b085      	sub	sp, #20
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
 800b350:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d101      	bne.n	800b360 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b35c:	2302      	movs	r3, #2
 800b35e:	e074      	b.n	800b44a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2201      	movs	r2, #1
 800b364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2202      	movs	r2, #2
 800b36c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	685b      	ldr	r3, [r3, #4]
 800b376:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	689b      	ldr	r3, [r3, #8]
 800b37e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	4a34      	ldr	r2, [pc, #208]	@ (800b458 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b386:	4293      	cmp	r3, r2
 800b388:	d009      	beq.n	800b39e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	4a33      	ldr	r2, [pc, #204]	@ (800b45c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b390:	4293      	cmp	r3, r2
 800b392:	d004      	beq.n	800b39e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	4a31      	ldr	r2, [pc, #196]	@ (800b460 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b39a:	4293      	cmp	r3, r2
 800b39c:	d108      	bne.n	800b3b0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b3a4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	685b      	ldr	r3, [r3, #4]
 800b3aa:	68fa      	ldr	r2, [r7, #12]
 800b3ac:	4313      	orrs	r3, r2
 800b3ae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b3b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	68fa      	ldr	r2, [r7, #12]
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	68fa      	ldr	r2, [r7, #12]
 800b3cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	4a21      	ldr	r2, [pc, #132]	@ (800b458 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b3d4:	4293      	cmp	r3, r2
 800b3d6:	d022      	beq.n	800b41e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b3e0:	d01d      	beq.n	800b41e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	4a1f      	ldr	r2, [pc, #124]	@ (800b464 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	d018      	beq.n	800b41e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	4a1d      	ldr	r2, [pc, #116]	@ (800b468 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	d013      	beq.n	800b41e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	4a1c      	ldr	r2, [pc, #112]	@ (800b46c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b3fc:	4293      	cmp	r3, r2
 800b3fe:	d00e      	beq.n	800b41e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	4a15      	ldr	r2, [pc, #84]	@ (800b45c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b406:	4293      	cmp	r3, r2
 800b408:	d009      	beq.n	800b41e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	4a18      	ldr	r2, [pc, #96]	@ (800b470 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b410:	4293      	cmp	r3, r2
 800b412:	d004      	beq.n	800b41e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	4a11      	ldr	r2, [pc, #68]	@ (800b460 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b41a:	4293      	cmp	r3, r2
 800b41c:	d10c      	bne.n	800b438 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b41e:	68bb      	ldr	r3, [r7, #8]
 800b420:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b424:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	689b      	ldr	r3, [r3, #8]
 800b42a:	68ba      	ldr	r2, [r7, #8]
 800b42c:	4313      	orrs	r3, r2
 800b42e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	68ba      	ldr	r2, [r7, #8]
 800b436:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2201      	movs	r2, #1
 800b43c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2200      	movs	r2, #0
 800b444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b448:	2300      	movs	r3, #0
}
 800b44a:	4618      	mov	r0, r3
 800b44c:	3714      	adds	r7, #20
 800b44e:	46bd      	mov	sp, r7
 800b450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b454:	4770      	bx	lr
 800b456:	bf00      	nop
 800b458:	40012c00 	.word	0x40012c00
 800b45c:	40013400 	.word	0x40013400
 800b460:	40015000 	.word	0x40015000
 800b464:	40000400 	.word	0x40000400
 800b468:	40000800 	.word	0x40000800
 800b46c:	40000c00 	.word	0x40000c00
 800b470:	40014000 	.word	0x40014000

0800b474 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b474:	b480      	push	{r7}
 800b476:	b085      	sub	sp, #20
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
 800b47c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b47e:	2300      	movs	r3, #0
 800b480:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b488:	2b01      	cmp	r3, #1
 800b48a:	d101      	bne.n	800b490 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b48c:	2302      	movs	r3, #2
 800b48e:	e078      	b.n	800b582 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	2201      	movs	r2, #1
 800b494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	68db      	ldr	r3, [r3, #12]
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	689b      	ldr	r3, [r3, #8]
 800b4b0:	4313      	orrs	r3, r2
 800b4b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	4313      	orrs	r3, r2
 800b4c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	4313      	orrs	r3, r2
 800b4ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	691b      	ldr	r3, [r3, #16]
 800b4da:	4313      	orrs	r3, r2
 800b4dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	695b      	ldr	r3, [r3, #20]
 800b4e8:	4313      	orrs	r3, r2
 800b4ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4f6:	4313      	orrs	r3, r2
 800b4f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	699b      	ldr	r3, [r3, #24]
 800b504:	041b      	lsls	r3, r3, #16
 800b506:	4313      	orrs	r3, r2
 800b508:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	69db      	ldr	r3, [r3, #28]
 800b514:	4313      	orrs	r3, r2
 800b516:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	4a1c      	ldr	r2, [pc, #112]	@ (800b590 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b51e:	4293      	cmp	r3, r2
 800b520:	d009      	beq.n	800b536 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	4a1b      	ldr	r2, [pc, #108]	@ (800b594 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b528:	4293      	cmp	r3, r2
 800b52a:	d004      	beq.n	800b536 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	4a19      	ldr	r2, [pc, #100]	@ (800b598 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b532:	4293      	cmp	r3, r2
 800b534:	d11c      	bne.n	800b570 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b540:	051b      	lsls	r3, r3, #20
 800b542:	4313      	orrs	r3, r2
 800b544:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	6a1b      	ldr	r3, [r3, #32]
 800b550:	4313      	orrs	r3, r2
 800b552:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b55e:	4313      	orrs	r3, r2
 800b560:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b56c:	4313      	orrs	r3, r2
 800b56e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	68fa      	ldr	r2, [r7, #12]
 800b576:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	2200      	movs	r2, #0
 800b57c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b580:	2300      	movs	r3, #0
}
 800b582:	4618      	mov	r0, r3
 800b584:	3714      	adds	r7, #20
 800b586:	46bd      	mov	sp, r7
 800b588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58c:	4770      	bx	lr
 800b58e:	bf00      	nop
 800b590:	40012c00 	.word	0x40012c00
 800b594:	40013400 	.word	0x40013400
 800b598:	40015000 	.word	0x40015000

0800b59c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b59c:	b480      	push	{r7}
 800b59e:	b083      	sub	sp, #12
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b5a4:	bf00      	nop
 800b5a6:	370c      	adds	r7, #12
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ae:	4770      	bx	lr

0800b5b0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	b083      	sub	sp, #12
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800b5b8:	bf00      	nop
 800b5ba:	370c      	adds	r7, #12
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c2:	4770      	bx	lr

0800b5c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b083      	sub	sp, #12
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b5cc:	bf00      	nop
 800b5ce:	370c      	adds	r7, #12
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr

0800b5d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b083      	sub	sp, #12
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b5e0:	bf00      	nop
 800b5e2:	370c      	adds	r7, #12
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ea:	4770      	bx	lr

0800b5ec <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b5ec:	b480      	push	{r7}
 800b5ee:	b083      	sub	sp, #12
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b5f4:	bf00      	nop
 800b5f6:	370c      	adds	r7, #12
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fe:	4770      	bx	lr

0800b600 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b600:	b480      	push	{r7}
 800b602:	b083      	sub	sp, #12
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b608:	bf00      	nop
 800b60a:	370c      	adds	r7, #12
 800b60c:	46bd      	mov	sp, r7
 800b60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b612:	4770      	bx	lr

0800b614 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b614:	b480      	push	{r7}
 800b616:	b083      	sub	sp, #12
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b61c:	bf00      	nop
 800b61e:	370c      	adds	r7, #12
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr

0800b628 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b628:	b480      	push	{r7}
 800b62a:	b083      	sub	sp, #12
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b630:	bf00      	nop
 800b632:	370c      	adds	r7, #12
 800b634:	46bd      	mov	sp, r7
 800b636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63a:	4770      	bx	lr

0800b63c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b082      	sub	sp, #8
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d101      	bne.n	800b64e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b64a:	2301      	movs	r3, #1
 800b64c:	e050      	b.n	800b6f0 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b654:	2b00      	cmp	r3, #0
 800b656:	d114      	bne.n	800b682 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2200      	movs	r2, #0
 800b65c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800b660:	6878      	ldr	r0, [r7, #4]
 800b662:	f000 fd5b 	bl	800c11c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d103      	bne.n	800b678 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	4a21      	ldr	r2, [pc, #132]	@ (800b6f8 <HAL_UART_Init+0xbc>)
 800b674:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2224      	movs	r2, #36	@ 0x24
 800b686:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	681a      	ldr	r2, [r3, #0]
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f022 0201 	bic.w	r2, r2, #1
 800b698:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d002      	beq.n	800b6a8 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f001 f888 	bl	800c7b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b6a8:	6878      	ldr	r0, [r7, #4]
 800b6aa:	f000 fd89 	bl	800c1c0 <UART_SetConfig>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	2b01      	cmp	r3, #1
 800b6b2:	d101      	bne.n	800b6b8 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	e01b      	b.n	800b6f0 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	685a      	ldr	r2, [r3, #4]
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b6c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	689a      	ldr	r2, [r3, #8]
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b6d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	681a      	ldr	r2, [r3, #0]
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	f042 0201 	orr.w	r2, r2, #1
 800b6e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f001 f907 	bl	800c8fc <UART_CheckIdleState>
 800b6ee:	4603      	mov	r3, r0
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	3708      	adds	r7, #8
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}
 800b6f8:	08005b11 	.word	0x08005b11

0800b6fc <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b087      	sub	sp, #28
 800b700:	af00      	add	r7, sp, #0
 800b702:	60f8      	str	r0, [r7, #12]
 800b704:	460b      	mov	r3, r1
 800b706:	607a      	str	r2, [r7, #4]
 800b708:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800b70a:	2300      	movs	r3, #0
 800b70c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d109      	bne.n	800b728 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b71a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800b724:	2301      	movs	r3, #1
 800b726:	e09c      	b.n	800b862 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b72e:	2b20      	cmp	r3, #32
 800b730:	d16c      	bne.n	800b80c <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800b732:	7afb      	ldrb	r3, [r7, #11]
 800b734:	2b0c      	cmp	r3, #12
 800b736:	d85e      	bhi.n	800b7f6 <HAL_UART_RegisterCallback+0xfa>
 800b738:	a201      	add	r2, pc, #4	@ (adr r2, 800b740 <HAL_UART_RegisterCallback+0x44>)
 800b73a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b73e:	bf00      	nop
 800b740:	0800b775 	.word	0x0800b775
 800b744:	0800b77f 	.word	0x0800b77f
 800b748:	0800b789 	.word	0x0800b789
 800b74c:	0800b793 	.word	0x0800b793
 800b750:	0800b79d 	.word	0x0800b79d
 800b754:	0800b7a7 	.word	0x0800b7a7
 800b758:	0800b7b1 	.word	0x0800b7b1
 800b75c:	0800b7bb 	.word	0x0800b7bb
 800b760:	0800b7c5 	.word	0x0800b7c5
 800b764:	0800b7cf 	.word	0x0800b7cf
 800b768:	0800b7d9 	.word	0x0800b7d9
 800b76c:	0800b7e3 	.word	0x0800b7e3
 800b770:	0800b7ed 	.word	0x0800b7ed
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	687a      	ldr	r2, [r7, #4]
 800b778:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800b77c:	e070      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	687a      	ldr	r2, [r7, #4]
 800b782:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800b786:	e06b      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	687a      	ldr	r2, [r7, #4]
 800b78c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800b790:	e066      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	687a      	ldr	r2, [r7, #4]
 800b796:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800b79a:	e061      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	687a      	ldr	r2, [r7, #4]
 800b7a0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800b7a4:	e05c      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	687a      	ldr	r2, [r7, #4]
 800b7aa:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800b7ae:	e057      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	687a      	ldr	r2, [r7, #4]
 800b7b4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800b7b8:	e052      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	687a      	ldr	r2, [r7, #4]
 800b7be:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800b7c2:	e04d      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	687a      	ldr	r2, [r7, #4]
 800b7c8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800b7cc:	e048      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	687a      	ldr	r2, [r7, #4]
 800b7d2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800b7d6:	e043      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	687a      	ldr	r2, [r7, #4]
 800b7dc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800b7e0:	e03e      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	687a      	ldr	r2, [r7, #4]
 800b7e6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800b7ea:	e039      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	687a      	ldr	r2, [r7, #4]
 800b7f0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800b7f4:	e034      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7fc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800b806:	2301      	movs	r3, #1
 800b808:	75fb      	strb	r3, [r7, #23]
        break;
 800b80a:	e029      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b812:	2b00      	cmp	r3, #0
 800b814:	d11a      	bne.n	800b84c <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800b816:	7afb      	ldrb	r3, [r7, #11]
 800b818:	2b0b      	cmp	r3, #11
 800b81a:	d002      	beq.n	800b822 <HAL_UART_RegisterCallback+0x126>
 800b81c:	2b0c      	cmp	r3, #12
 800b81e:	d005      	beq.n	800b82c <HAL_UART_RegisterCallback+0x130>
 800b820:	e009      	b.n	800b836 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	687a      	ldr	r2, [r7, #4]
 800b826:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800b82a:	e019      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	687a      	ldr	r2, [r7, #4]
 800b830:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800b834:	e014      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b83c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800b846:	2301      	movs	r3, #1
 800b848:	75fb      	strb	r3, [r7, #23]
        break;
 800b84a:	e009      	b.n	800b860 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b852:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800b85c:	2301      	movs	r3, #1
 800b85e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800b860:	7dfb      	ldrb	r3, [r7, #23]
}
 800b862:	4618      	mov	r0, r3
 800b864:	371c      	adds	r7, #28
 800b866:	46bd      	mov	sp, r7
 800b868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86c:	4770      	bx	lr
 800b86e:	bf00      	nop

0800b870 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b08a      	sub	sp, #40	@ 0x28
 800b874:	af00      	add	r7, sp, #0
 800b876:	60f8      	str	r0, [r7, #12]
 800b878:	60b9      	str	r1, [r7, #8]
 800b87a:	4613      	mov	r3, r2
 800b87c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b884:	2b20      	cmp	r3, #32
 800b886:	d137      	bne.n	800b8f8 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800b888:	68bb      	ldr	r3, [r7, #8]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d002      	beq.n	800b894 <HAL_UART_Receive_DMA+0x24>
 800b88e:	88fb      	ldrh	r3, [r7, #6]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d101      	bne.n	800b898 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800b894:	2301      	movs	r3, #1
 800b896:	e030      	b.n	800b8fa <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	2200      	movs	r2, #0
 800b89c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	4a18      	ldr	r2, [pc, #96]	@ (800b904 <HAL_UART_Receive_DMA+0x94>)
 800b8a4:	4293      	cmp	r3, r2
 800b8a6:	d01f      	beq.n	800b8e8 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	685b      	ldr	r3, [r3, #4]
 800b8ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d018      	beq.n	800b8e8 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8bc:	697b      	ldr	r3, [r7, #20]
 800b8be:	e853 3f00 	ldrex	r3, [r3]
 800b8c2:	613b      	str	r3, [r7, #16]
   return(result);
 800b8c4:	693b      	ldr	r3, [r7, #16]
 800b8c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b8ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	461a      	mov	r2, r3
 800b8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d4:	623b      	str	r3, [r7, #32]
 800b8d6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8d8:	69f9      	ldr	r1, [r7, #28]
 800b8da:	6a3a      	ldr	r2, [r7, #32]
 800b8dc:	e841 2300 	strex	r3, r2, [r1]
 800b8e0:	61bb      	str	r3, [r7, #24]
   return(result);
 800b8e2:	69bb      	ldr	r3, [r7, #24]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d1e6      	bne.n	800b8b6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800b8e8:	88fb      	ldrh	r3, [r7, #6]
 800b8ea:	461a      	mov	r2, r3
 800b8ec:	68b9      	ldr	r1, [r7, #8]
 800b8ee:	68f8      	ldr	r0, [r7, #12]
 800b8f0:	f001 f91c 	bl	800cb2c <UART_Start_Receive_DMA>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	e000      	b.n	800b8fa <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b8f8:	2302      	movs	r3, #2
  }
}
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	3728      	adds	r7, #40	@ 0x28
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bd80      	pop	{r7, pc}
 800b902:	bf00      	nop
 800b904:	40008000 	.word	0x40008000

0800b908 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b0ba      	sub	sp, #232	@ 0xe8
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	69db      	ldr	r3, [r3, #28]
 800b916:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	689b      	ldr	r3, [r3, #8]
 800b92a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b92e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800b932:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b936:	4013      	ands	r3, r2
 800b938:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800b93c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b940:	2b00      	cmp	r3, #0
 800b942:	d11b      	bne.n	800b97c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b948:	f003 0320 	and.w	r3, r3, #32
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d015      	beq.n	800b97c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b950:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b954:	f003 0320 	and.w	r3, r3, #32
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d105      	bne.n	800b968 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b95c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b964:	2b00      	cmp	r3, #0
 800b966:	d009      	beq.n	800b97c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	f000 8312 	beq.w	800bf96 <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b976:	6878      	ldr	r0, [r7, #4]
 800b978:	4798      	blx	r3
      }
      return;
 800b97a:	e30c      	b.n	800bf96 <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b97c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b980:	2b00      	cmp	r3, #0
 800b982:	f000 8129 	beq.w	800bbd8 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b986:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b98a:	4b90      	ldr	r3, [pc, #576]	@ (800bbcc <HAL_UART_IRQHandler+0x2c4>)
 800b98c:	4013      	ands	r3, r2
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d106      	bne.n	800b9a0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b992:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b996:	4b8e      	ldr	r3, [pc, #568]	@ (800bbd0 <HAL_UART_IRQHandler+0x2c8>)
 800b998:	4013      	ands	r3, r2
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	f000 811c 	beq.w	800bbd8 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b9a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9a4:	f003 0301 	and.w	r3, r3, #1
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d011      	beq.n	800b9d0 <HAL_UART_IRQHandler+0xc8>
 800b9ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d00b      	beq.n	800b9d0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	2201      	movs	r2, #1
 800b9be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9c6:	f043 0201 	orr.w	r2, r3, #1
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b9d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9d4:	f003 0302 	and.w	r3, r3, #2
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d011      	beq.n	800ba00 <HAL_UART_IRQHandler+0xf8>
 800b9dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b9e0:	f003 0301 	and.w	r3, r3, #1
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d00b      	beq.n	800ba00 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	2202      	movs	r2, #2
 800b9ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9f6:	f043 0204 	orr.w	r2, r3, #4
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ba00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba04:	f003 0304 	and.w	r3, r3, #4
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d011      	beq.n	800ba30 <HAL_UART_IRQHandler+0x128>
 800ba0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba10:	f003 0301 	and.w	r3, r3, #1
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d00b      	beq.n	800ba30 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	2204      	movs	r2, #4
 800ba1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba26:	f043 0202 	orr.w	r2, r3, #2
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ba30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba34:	f003 0308 	and.w	r3, r3, #8
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d017      	beq.n	800ba6c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ba3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba40:	f003 0320 	and.w	r3, r3, #32
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d105      	bne.n	800ba54 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ba48:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ba4c:	4b5f      	ldr	r3, [pc, #380]	@ (800bbcc <HAL_UART_IRQHandler+0x2c4>)
 800ba4e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d00b      	beq.n	800ba6c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	2208      	movs	r2, #8
 800ba5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba62:	f043 0208 	orr.w	r2, r3, #8
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ba6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d012      	beq.n	800ba9e <HAL_UART_IRQHandler+0x196>
 800ba78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d00c      	beq.n	800ba9e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ba8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba94:	f043 0220 	orr.w	r2, r3, #32
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	f000 8278 	beq.w	800bf9a <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800baaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800baae:	f003 0320 	and.w	r3, r3, #32
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d013      	beq.n	800bade <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bab6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800baba:	f003 0320 	and.w	r3, r3, #32
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d105      	bne.n	800bace <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bac2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d007      	beq.n	800bade <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d003      	beq.n	800bade <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bada:	6878      	ldr	r0, [r7, #4]
 800badc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bae4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	689b      	ldr	r3, [r3, #8]
 800baee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800baf2:	2b40      	cmp	r3, #64	@ 0x40
 800baf4:	d005      	beq.n	800bb02 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800baf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800bafa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d058      	beq.n	800bbb4 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f001 f8f9 	bl	800ccfa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	689b      	ldr	r3, [r3, #8]
 800bb0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb12:	2b40      	cmp	r3, #64	@ 0x40
 800bb14:	d148      	bne.n	800bba8 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	3308      	adds	r3, #8
 800bb1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bb24:	e853 3f00 	ldrex	r3, [r3]
 800bb28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800bb2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	3308      	adds	r3, #8
 800bb3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bb42:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800bb46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800bb4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800bb52:	e841 2300 	strex	r3, r2, [r1]
 800bb56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bb5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d1d9      	bne.n	800bb16 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d017      	beq.n	800bb9c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb72:	4a18      	ldr	r2, [pc, #96]	@ (800bbd4 <HAL_UART_IRQHandler+0x2cc>)
 800bb74:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	f7fc f8c5 	bl	8007d0c <HAL_DMA_Abort_IT>
 800bb82:	4603      	mov	r3, r0
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d01f      	beq.n	800bbc8 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb90:	687a      	ldr	r2, [r7, #4]
 800bb92:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800bb96:	4610      	mov	r0, r2
 800bb98:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb9a:	e015      	b.n	800bbc8 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bba2:	6878      	ldr	r0, [r7, #4]
 800bba4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bba6:	e00f      	b.n	800bbc8 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbb2:	e009      	b.n	800bbc8 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bbba:	6878      	ldr	r0, [r7, #4]
 800bbbc:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800bbc6:	e1e8      	b.n	800bf9a <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbc8:	bf00      	nop
    return;
 800bbca:	e1e6      	b.n	800bf9a <HAL_UART_IRQHandler+0x692>
 800bbcc:	10000001 	.word	0x10000001
 800bbd0:	04000120 	.word	0x04000120
 800bbd4:	0800cfc5 	.word	0x0800cfc5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bbdc:	2b01      	cmp	r3, #1
 800bbde:	f040 8176 	bne.w	800bece <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bbe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bbe6:	f003 0310 	and.w	r3, r3, #16
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	f000 816f 	beq.w	800bece <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bbf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bbf4:	f003 0310 	and.w	r3, r3, #16
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	f000 8168 	beq.w	800bece <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	2210      	movs	r2, #16
 800bc04:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	689b      	ldr	r3, [r3, #8]
 800bc0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc10:	2b40      	cmp	r3, #64	@ 0x40
 800bc12:	f040 80dc 	bne.w	800bdce <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	685b      	ldr	r3, [r3, #4]
 800bc20:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bc24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	f000 80b1 	beq.w	800bd90 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bc34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bc38:	429a      	cmp	r2, r3
 800bc3a:	f080 80a9 	bcs.w	800bd90 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bc44:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	f003 0320 	and.w	r3, r3, #32
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	f040 8087 	bne.w	800bd6a <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bc68:	e853 3f00 	ldrex	r3, [r3]
 800bc6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bc70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bc74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	461a      	mov	r2, r3
 800bc82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800bc86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc8a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bc92:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bc96:	e841 2300 	strex	r3, r2, [r1]
 800bc9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bc9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d1da      	bne.n	800bc5c <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	3308      	adds	r3, #8
 800bcac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bcb0:	e853 3f00 	ldrex	r3, [r3]
 800bcb4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bcb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bcb8:	f023 0301 	bic.w	r3, r3, #1
 800bcbc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	3308      	adds	r3, #8
 800bcc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bcca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bcce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcd0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bcd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bcd6:	e841 2300 	strex	r3, r2, [r1]
 800bcda:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bcdc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d1e1      	bne.n	800bca6 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	3308      	adds	r3, #8
 800bce8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bcec:	e853 3f00 	ldrex	r3, [r3]
 800bcf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bcf2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcf4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bcf8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	3308      	adds	r3, #8
 800bd02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bd06:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bd08:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd0a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bd0c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bd0e:	e841 2300 	strex	r3, r2, [r1]
 800bd12:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bd14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d1e3      	bne.n	800bce2 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	2220      	movs	r2, #32
 800bd1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	2200      	movs	r2, #0
 800bd26:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd30:	e853 3f00 	ldrex	r3, [r3]
 800bd34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bd36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd38:	f023 0310 	bic.w	r3, r3, #16
 800bd3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	461a      	mov	r2, r3
 800bd46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd4c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd4e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bd50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bd52:	e841 2300 	strex	r3, r2, [r1]
 800bd56:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bd58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d1e4      	bne.n	800bd28 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd64:	4618      	mov	r0, r3
 800bd66:	f7fb ff78 	bl	8007c5a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	2202      	movs	r2, #2
 800bd6e:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bd76:	687a      	ldr	r2, [r7, #4]
 800bd78:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800bd7c:	687a      	ldr	r2, [r7, #4]
 800bd7e:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800bd82:	b292      	uxth	r2, r2
 800bd84:	1a8a      	subs	r2, r1, r2
 800bd86:	b292      	uxth	r2, r2
 800bd88:	4611      	mov	r1, r2
 800bd8a:	6878      	ldr	r0, [r7, #4]
 800bd8c:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800bd8e:	e106      	b.n	800bf9e <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bd9a:	429a      	cmp	r2, r3
 800bd9c:	f040 80ff 	bne.w	800bf9e <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	f003 0320 	and.w	r3, r3, #32
 800bdae:	2b20      	cmp	r3, #32
 800bdb0:	f040 80f5 	bne.w	800bf9e <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2202      	movs	r2, #2
 800bdb8:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bdc0:	687a      	ldr	r2, [r7, #4]
 800bdc2:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800bdc6:	4611      	mov	r1, r2
 800bdc8:	6878      	ldr	r0, [r7, #4]
 800bdca:	4798      	blx	r3
      return;
 800bdcc:	e0e7      	b.n	800bf9e <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bdda:	b29b      	uxth	r3, r3
 800bddc:	1ad3      	subs	r3, r2, r3
 800bdde:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bde8:	b29b      	uxth	r3, r3
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	f000 80d9 	beq.w	800bfa2 <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800bdf0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	f000 80d4 	beq.w	800bfa2 <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be02:	e853 3f00 	ldrex	r3, [r3]
 800be06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800be08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800be0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	461a      	mov	r2, r3
 800be18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800be1c:	647b      	str	r3, [r7, #68]	@ 0x44
 800be1e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800be22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800be24:	e841 2300 	strex	r3, r2, [r1]
 800be28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800be2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d1e4      	bne.n	800bdfa <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	3308      	adds	r3, #8
 800be36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be3a:	e853 3f00 	ldrex	r3, [r3]
 800be3e:	623b      	str	r3, [r7, #32]
   return(result);
 800be40:	6a3b      	ldr	r3, [r7, #32]
 800be42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800be46:	f023 0301 	bic.w	r3, r3, #1
 800be4a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	3308      	adds	r3, #8
 800be54:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800be58:	633a      	str	r2, [r7, #48]	@ 0x30
 800be5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be60:	e841 2300 	strex	r3, r2, [r1]
 800be64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800be66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d1e1      	bne.n	800be30 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2220      	movs	r2, #32
 800be70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	2200      	movs	r2, #0
 800be78:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	2200      	movs	r2, #0
 800be7e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be86:	693b      	ldr	r3, [r7, #16]
 800be88:	e853 3f00 	ldrex	r3, [r3]
 800be8c:	60fb      	str	r3, [r7, #12]
   return(result);
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	f023 0310 	bic.w	r3, r3, #16
 800be94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	461a      	mov	r2, r3
 800be9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800bea2:	61fb      	str	r3, [r7, #28]
 800bea4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bea6:	69b9      	ldr	r1, [r7, #24]
 800bea8:	69fa      	ldr	r2, [r7, #28]
 800beaa:	e841 2300 	strex	r3, r2, [r1]
 800beae:	617b      	str	r3, [r7, #20]
   return(result);
 800beb0:	697b      	ldr	r3, [r7, #20]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d1e4      	bne.n	800be80 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2202      	movs	r2, #2
 800beba:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bec2:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800bec6:	4611      	mov	r1, r2
 800bec8:	6878      	ldr	r0, [r7, #4]
 800beca:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800becc:	e069      	b.n	800bfa2 <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800bece:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bed2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d010      	beq.n	800befc <HAL_UART_IRQHandler+0x5f4>
 800beda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bede:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d00a      	beq.n	800befc <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800beee:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bef6:	6878      	ldr	r0, [r7, #4]
 800bef8:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800befa:	e055      	b.n	800bfa8 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800befc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d014      	beq.n	800bf32 <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800bf08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d105      	bne.n	800bf20 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800bf14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bf18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d008      	beq.n	800bf32 <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d03e      	beq.n	800bfa6 <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	4798      	blx	r3
    }
    return;
 800bf30:	e039      	b.n	800bfa6 <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800bf32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d009      	beq.n	800bf52 <HAL_UART_IRQHandler+0x64a>
 800bf3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d003      	beq.n	800bf52 <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	f001 f84e 	bl	800cfec <UART_EndTransmit_IT>
    return;
 800bf50:	e02a      	b.n	800bfa8 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800bf52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d00b      	beq.n	800bf76 <HAL_UART_IRQHandler+0x66e>
 800bf5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf62:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d005      	beq.n	800bf76 <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800bf70:	6878      	ldr	r0, [r7, #4]
 800bf72:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bf74:	e018      	b.n	800bfa8 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800bf76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d012      	beq.n	800bfa8 <HAL_UART_IRQHandler+0x6a0>
 800bf82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	da0e      	bge.n	800bfa8 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800bf90:	6878      	ldr	r0, [r7, #4]
 800bf92:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bf94:	e008      	b.n	800bfa8 <HAL_UART_IRQHandler+0x6a0>
      return;
 800bf96:	bf00      	nop
 800bf98:	e006      	b.n	800bfa8 <HAL_UART_IRQHandler+0x6a0>
    return;
 800bf9a:	bf00      	nop
 800bf9c:	e004      	b.n	800bfa8 <HAL_UART_IRQHandler+0x6a0>
      return;
 800bf9e:	bf00      	nop
 800bfa0:	e002      	b.n	800bfa8 <HAL_UART_IRQHandler+0x6a0>
      return;
 800bfa2:	bf00      	nop
 800bfa4:	e000      	b.n	800bfa8 <HAL_UART_IRQHandler+0x6a0>
    return;
 800bfa6:	bf00      	nop
  }
}
 800bfa8:	37e8      	adds	r7, #232	@ 0xe8
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}
 800bfae:	bf00      	nop

0800bfb0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bfb0:	b480      	push	{r7}
 800bfb2:	b083      	sub	sp, #12
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800bfb8:	bf00      	nop
 800bfba:	370c      	adds	r7, #12
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc2:	4770      	bx	lr

0800bfc4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bfc4:	b480      	push	{r7}
 800bfc6:	b083      	sub	sp, #12
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800bfcc:	bf00      	nop
 800bfce:	370c      	adds	r7, #12
 800bfd0:	46bd      	mov	sp, r7
 800bfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd6:	4770      	bx	lr

0800bfd8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bfd8:	b480      	push	{r7}
 800bfda:	b083      	sub	sp, #12
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800bfe0:	bf00      	nop
 800bfe2:	370c      	adds	r7, #12
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfea:	4770      	bx	lr

0800bfec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bfec:	b480      	push	{r7}
 800bfee:	b083      	sub	sp, #12
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bff4:	bf00      	nop
 800bff6:	370c      	adds	r7, #12
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr

0800c000 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800c000:	b480      	push	{r7}
 800c002:	b083      	sub	sp, #12
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800c008:	bf00      	nop
 800c00a:	370c      	adds	r7, #12
 800c00c:	46bd      	mov	sp, r7
 800c00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c012:	4770      	bx	lr

0800c014 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800c014:	b480      	push	{r7}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800c01c:	bf00      	nop
 800c01e:	370c      	adds	r7, #12
 800c020:	46bd      	mov	sp, r7
 800c022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c026:	4770      	bx	lr

0800c028 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800c028:	b480      	push	{r7}
 800c02a:	b083      	sub	sp, #12
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800c030:	bf00      	nop
 800c032:	370c      	adds	r7, #12
 800c034:	46bd      	mov	sp, r7
 800c036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03a:	4770      	bx	lr

0800c03c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c03c:	b480      	push	{r7}
 800c03e:	b083      	sub	sp, #12
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
 800c044:	460b      	mov	r3, r1
 800c046:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c048:	bf00      	nop
 800c04a:	370c      	adds	r7, #12
 800c04c:	46bd      	mov	sp, r7
 800c04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c052:	4770      	bx	lr

0800c054 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800c054:	b480      	push	{r7}
 800c056:	b083      	sub	sp, #12
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
 800c05c:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	4a09      	ldr	r2, [pc, #36]	@ (800c088 <HAL_UART_ReceiverTimeout_Config+0x34>)
 800c064:	4293      	cmp	r3, r2
 800c066:	d009      	beq.n	800c07c <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	695b      	ldr	r3, [r3, #20]
 800c06e:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	683a      	ldr	r2, [r7, #0]
 800c078:	430a      	orrs	r2, r1
 800c07a:	615a      	str	r2, [r3, #20]
  }
}
 800c07c:	bf00      	nop
 800c07e:	370c      	adds	r7, #12
 800c080:	46bd      	mov	sp, r7
 800c082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c086:	4770      	bx	lr
 800c088:	40008000 	.word	0x40008000

0800c08c <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800c08c:	b480      	push	{r7}
 800c08e:	b083      	sub	sp, #12
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	4a18      	ldr	r2, [pc, #96]	@ (800c0fc <HAL_UART_EnableReceiverTimeout+0x70>)
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d027      	beq.n	800c0ee <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0a4:	2b20      	cmp	r3, #32
 800c0a6:	d120      	bne.n	800c0ea <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c0ae:	2b01      	cmp	r3, #1
 800c0b0:	d101      	bne.n	800c0b6 <HAL_UART_EnableReceiverTimeout+0x2a>
 800c0b2:	2302      	movs	r3, #2
 800c0b4:	e01c      	b.n	800c0f0 <HAL_UART_EnableReceiverTimeout+0x64>
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2201      	movs	r2, #1
 800c0ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	2224      	movs	r2, #36	@ 0x24
 800c0c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	685a      	ldr	r2, [r3, #4]
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800c0d4:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	2220      	movs	r2, #32
 800c0da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	e002      	b.n	800c0f0 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800c0ea:	2302      	movs	r3, #2
 800c0ec:	e000      	b.n	800c0f0 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800c0ee:	2301      	movs	r3, #1
  }
}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	370c      	adds	r7, #12
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fa:	4770      	bx	lr
 800c0fc:	40008000 	.word	0x40008000

0800c100 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800c100:	b480      	push	{r7}
 800c102:	b083      	sub	sp, #12
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800c10e:	4618      	mov	r0, r3
 800c110:	370c      	adds	r7, #12
 800c112:	46bd      	mov	sp, r7
 800c114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c118:	4770      	bx	lr
	...

0800c11c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800c11c:	b480      	push	{r7}
 800c11e:	b083      	sub	sp, #12
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	4a1a      	ldr	r2, [pc, #104]	@ (800c190 <UART_InitCallbacksToDefault+0x74>)
 800c128:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	4a19      	ldr	r2, [pc, #100]	@ (800c194 <UART_InitCallbacksToDefault+0x78>)
 800c130:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	4a18      	ldr	r2, [pc, #96]	@ (800c198 <UART_InitCallbacksToDefault+0x7c>)
 800c138:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	4a17      	ldr	r2, [pc, #92]	@ (800c19c <UART_InitCallbacksToDefault+0x80>)
 800c140:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	4a16      	ldr	r2, [pc, #88]	@ (800c1a0 <UART_InitCallbacksToDefault+0x84>)
 800c148:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	4a15      	ldr	r2, [pc, #84]	@ (800c1a4 <UART_InitCallbacksToDefault+0x88>)
 800c150:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	4a14      	ldr	r2, [pc, #80]	@ (800c1a8 <UART_InitCallbacksToDefault+0x8c>)
 800c158:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	4a13      	ldr	r2, [pc, #76]	@ (800c1ac <UART_InitCallbacksToDefault+0x90>)
 800c160:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	4a12      	ldr	r2, [pc, #72]	@ (800c1b0 <UART_InitCallbacksToDefault+0x94>)
 800c168:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	4a11      	ldr	r2, [pc, #68]	@ (800c1b4 <UART_InitCallbacksToDefault+0x98>)
 800c170:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	4a10      	ldr	r2, [pc, #64]	@ (800c1b8 <UART_InitCallbacksToDefault+0x9c>)
 800c178:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	4a0f      	ldr	r2, [pc, #60]	@ (800c1bc <UART_InitCallbacksToDefault+0xa0>)
 800c180:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800c184:	bf00      	nop
 800c186:	370c      	adds	r7, #12
 800c188:	46bd      	mov	sp, r7
 800c18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18e:	4770      	bx	lr
 800c190:	0800bfc5 	.word	0x0800bfc5
 800c194:	0800bfb1 	.word	0x0800bfb1
 800c198:	0800bfd9 	.word	0x0800bfd9
 800c19c:	0800438d 	.word	0x0800438d
 800c1a0:	0800bfed 	.word	0x0800bfed
 800c1a4:	0800c001 	.word	0x0800c001
 800c1a8:	0800c015 	.word	0x0800c015
 800c1ac:	0800c029 	.word	0x0800c029
 800c1b0:	0800d047 	.word	0x0800d047
 800c1b4:	0800d05b 	.word	0x0800d05b
 800c1b8:	0800d06f 	.word	0x0800d06f
 800c1bc:	0800c03d 	.word	0x0800c03d

0800c1c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c1c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c1c4:	b08c      	sub	sp, #48	@ 0x30
 800c1c6:	af00      	add	r7, sp, #0
 800c1c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c1d0:	697b      	ldr	r3, [r7, #20]
 800c1d2:	689a      	ldr	r2, [r3, #8]
 800c1d4:	697b      	ldr	r3, [r7, #20]
 800c1d6:	691b      	ldr	r3, [r3, #16]
 800c1d8:	431a      	orrs	r2, r3
 800c1da:	697b      	ldr	r3, [r7, #20]
 800c1dc:	695b      	ldr	r3, [r3, #20]
 800c1de:	431a      	orrs	r2, r3
 800c1e0:	697b      	ldr	r3, [r7, #20]
 800c1e2:	69db      	ldr	r3, [r3, #28]
 800c1e4:	4313      	orrs	r3, r2
 800c1e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c1e8:	697b      	ldr	r3, [r7, #20]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	681a      	ldr	r2, [r3, #0]
 800c1ee:	4baa      	ldr	r3, [pc, #680]	@ (800c498 <UART_SetConfig+0x2d8>)
 800c1f0:	4013      	ands	r3, r2
 800c1f2:	697a      	ldr	r2, [r7, #20]
 800c1f4:	6812      	ldr	r2, [r2, #0]
 800c1f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c1f8:	430b      	orrs	r3, r1
 800c1fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	685b      	ldr	r3, [r3, #4]
 800c202:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c206:	697b      	ldr	r3, [r7, #20]
 800c208:	68da      	ldr	r2, [r3, #12]
 800c20a:	697b      	ldr	r3, [r7, #20]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	430a      	orrs	r2, r1
 800c210:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c212:	697b      	ldr	r3, [r7, #20]
 800c214:	699b      	ldr	r3, [r3, #24]
 800c216:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c218:	697b      	ldr	r3, [r7, #20]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	4a9f      	ldr	r2, [pc, #636]	@ (800c49c <UART_SetConfig+0x2dc>)
 800c21e:	4293      	cmp	r3, r2
 800c220:	d004      	beq.n	800c22c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c222:	697b      	ldr	r3, [r7, #20]
 800c224:	6a1b      	ldr	r3, [r3, #32]
 800c226:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c228:	4313      	orrs	r3, r2
 800c22a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c22c:	697b      	ldr	r3, [r7, #20]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	689b      	ldr	r3, [r3, #8]
 800c232:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800c236:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800c23a:	697a      	ldr	r2, [r7, #20]
 800c23c:	6812      	ldr	r2, [r2, #0]
 800c23e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c240:	430b      	orrs	r3, r1
 800c242:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c244:	697b      	ldr	r3, [r7, #20]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c24a:	f023 010f 	bic.w	r1, r3, #15
 800c24e:	697b      	ldr	r3, [r7, #20]
 800c250:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c252:	697b      	ldr	r3, [r7, #20]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	430a      	orrs	r2, r1
 800c258:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c25a:	697b      	ldr	r3, [r7, #20]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	4a90      	ldr	r2, [pc, #576]	@ (800c4a0 <UART_SetConfig+0x2e0>)
 800c260:	4293      	cmp	r3, r2
 800c262:	d125      	bne.n	800c2b0 <UART_SetConfig+0xf0>
 800c264:	4b8f      	ldr	r3, [pc, #572]	@ (800c4a4 <UART_SetConfig+0x2e4>)
 800c266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c26a:	f003 0303 	and.w	r3, r3, #3
 800c26e:	2b03      	cmp	r3, #3
 800c270:	d81a      	bhi.n	800c2a8 <UART_SetConfig+0xe8>
 800c272:	a201      	add	r2, pc, #4	@ (adr r2, 800c278 <UART_SetConfig+0xb8>)
 800c274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c278:	0800c289 	.word	0x0800c289
 800c27c:	0800c299 	.word	0x0800c299
 800c280:	0800c291 	.word	0x0800c291
 800c284:	0800c2a1 	.word	0x0800c2a1
 800c288:	2301      	movs	r3, #1
 800c28a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c28e:	e116      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c290:	2302      	movs	r3, #2
 800c292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c296:	e112      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c298:	2304      	movs	r3, #4
 800c29a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c29e:	e10e      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c2a0:	2308      	movs	r3, #8
 800c2a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c2a6:	e10a      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c2a8:	2310      	movs	r3, #16
 800c2aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c2ae:	e106      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c2b0:	697b      	ldr	r3, [r7, #20]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	4a7c      	ldr	r2, [pc, #496]	@ (800c4a8 <UART_SetConfig+0x2e8>)
 800c2b6:	4293      	cmp	r3, r2
 800c2b8:	d138      	bne.n	800c32c <UART_SetConfig+0x16c>
 800c2ba:	4b7a      	ldr	r3, [pc, #488]	@ (800c4a4 <UART_SetConfig+0x2e4>)
 800c2bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2c0:	f003 030c 	and.w	r3, r3, #12
 800c2c4:	2b0c      	cmp	r3, #12
 800c2c6:	d82d      	bhi.n	800c324 <UART_SetConfig+0x164>
 800c2c8:	a201      	add	r2, pc, #4	@ (adr r2, 800c2d0 <UART_SetConfig+0x110>)
 800c2ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2ce:	bf00      	nop
 800c2d0:	0800c305 	.word	0x0800c305
 800c2d4:	0800c325 	.word	0x0800c325
 800c2d8:	0800c325 	.word	0x0800c325
 800c2dc:	0800c325 	.word	0x0800c325
 800c2e0:	0800c315 	.word	0x0800c315
 800c2e4:	0800c325 	.word	0x0800c325
 800c2e8:	0800c325 	.word	0x0800c325
 800c2ec:	0800c325 	.word	0x0800c325
 800c2f0:	0800c30d 	.word	0x0800c30d
 800c2f4:	0800c325 	.word	0x0800c325
 800c2f8:	0800c325 	.word	0x0800c325
 800c2fc:	0800c325 	.word	0x0800c325
 800c300:	0800c31d 	.word	0x0800c31d
 800c304:	2300      	movs	r3, #0
 800c306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c30a:	e0d8      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c30c:	2302      	movs	r3, #2
 800c30e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c312:	e0d4      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c314:	2304      	movs	r3, #4
 800c316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c31a:	e0d0      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c31c:	2308      	movs	r3, #8
 800c31e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c322:	e0cc      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c324:	2310      	movs	r3, #16
 800c326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c32a:	e0c8      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c32c:	697b      	ldr	r3, [r7, #20]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	4a5e      	ldr	r2, [pc, #376]	@ (800c4ac <UART_SetConfig+0x2ec>)
 800c332:	4293      	cmp	r3, r2
 800c334:	d125      	bne.n	800c382 <UART_SetConfig+0x1c2>
 800c336:	4b5b      	ldr	r3, [pc, #364]	@ (800c4a4 <UART_SetConfig+0x2e4>)
 800c338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c33c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c340:	2b30      	cmp	r3, #48	@ 0x30
 800c342:	d016      	beq.n	800c372 <UART_SetConfig+0x1b2>
 800c344:	2b30      	cmp	r3, #48	@ 0x30
 800c346:	d818      	bhi.n	800c37a <UART_SetConfig+0x1ba>
 800c348:	2b20      	cmp	r3, #32
 800c34a:	d00a      	beq.n	800c362 <UART_SetConfig+0x1a2>
 800c34c:	2b20      	cmp	r3, #32
 800c34e:	d814      	bhi.n	800c37a <UART_SetConfig+0x1ba>
 800c350:	2b00      	cmp	r3, #0
 800c352:	d002      	beq.n	800c35a <UART_SetConfig+0x19a>
 800c354:	2b10      	cmp	r3, #16
 800c356:	d008      	beq.n	800c36a <UART_SetConfig+0x1aa>
 800c358:	e00f      	b.n	800c37a <UART_SetConfig+0x1ba>
 800c35a:	2300      	movs	r3, #0
 800c35c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c360:	e0ad      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c362:	2302      	movs	r3, #2
 800c364:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c368:	e0a9      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c36a:	2304      	movs	r3, #4
 800c36c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c370:	e0a5      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c372:	2308      	movs	r3, #8
 800c374:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c378:	e0a1      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c37a:	2310      	movs	r3, #16
 800c37c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c380:	e09d      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c382:	697b      	ldr	r3, [r7, #20]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	4a4a      	ldr	r2, [pc, #296]	@ (800c4b0 <UART_SetConfig+0x2f0>)
 800c388:	4293      	cmp	r3, r2
 800c38a:	d125      	bne.n	800c3d8 <UART_SetConfig+0x218>
 800c38c:	4b45      	ldr	r3, [pc, #276]	@ (800c4a4 <UART_SetConfig+0x2e4>)
 800c38e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c392:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c396:	2bc0      	cmp	r3, #192	@ 0xc0
 800c398:	d016      	beq.n	800c3c8 <UART_SetConfig+0x208>
 800c39a:	2bc0      	cmp	r3, #192	@ 0xc0
 800c39c:	d818      	bhi.n	800c3d0 <UART_SetConfig+0x210>
 800c39e:	2b80      	cmp	r3, #128	@ 0x80
 800c3a0:	d00a      	beq.n	800c3b8 <UART_SetConfig+0x1f8>
 800c3a2:	2b80      	cmp	r3, #128	@ 0x80
 800c3a4:	d814      	bhi.n	800c3d0 <UART_SetConfig+0x210>
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d002      	beq.n	800c3b0 <UART_SetConfig+0x1f0>
 800c3aa:	2b40      	cmp	r3, #64	@ 0x40
 800c3ac:	d008      	beq.n	800c3c0 <UART_SetConfig+0x200>
 800c3ae:	e00f      	b.n	800c3d0 <UART_SetConfig+0x210>
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3b6:	e082      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c3b8:	2302      	movs	r3, #2
 800c3ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3be:	e07e      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c3c0:	2304      	movs	r3, #4
 800c3c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3c6:	e07a      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c3c8:	2308      	movs	r3, #8
 800c3ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3ce:	e076      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c3d0:	2310      	movs	r3, #16
 800c3d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3d6:	e072      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c3d8:	697b      	ldr	r3, [r7, #20]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	4a35      	ldr	r2, [pc, #212]	@ (800c4b4 <UART_SetConfig+0x2f4>)
 800c3de:	4293      	cmp	r3, r2
 800c3e0:	d12a      	bne.n	800c438 <UART_SetConfig+0x278>
 800c3e2:	4b30      	ldr	r3, [pc, #192]	@ (800c4a4 <UART_SetConfig+0x2e4>)
 800c3e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c3ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c3f0:	d01a      	beq.n	800c428 <UART_SetConfig+0x268>
 800c3f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c3f6:	d81b      	bhi.n	800c430 <UART_SetConfig+0x270>
 800c3f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c3fc:	d00c      	beq.n	800c418 <UART_SetConfig+0x258>
 800c3fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c402:	d815      	bhi.n	800c430 <UART_SetConfig+0x270>
 800c404:	2b00      	cmp	r3, #0
 800c406:	d003      	beq.n	800c410 <UART_SetConfig+0x250>
 800c408:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c40c:	d008      	beq.n	800c420 <UART_SetConfig+0x260>
 800c40e:	e00f      	b.n	800c430 <UART_SetConfig+0x270>
 800c410:	2300      	movs	r3, #0
 800c412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c416:	e052      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c418:	2302      	movs	r3, #2
 800c41a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c41e:	e04e      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c420:	2304      	movs	r3, #4
 800c422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c426:	e04a      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c428:	2308      	movs	r3, #8
 800c42a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c42e:	e046      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c430:	2310      	movs	r3, #16
 800c432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c436:	e042      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c438:	697b      	ldr	r3, [r7, #20]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	4a17      	ldr	r2, [pc, #92]	@ (800c49c <UART_SetConfig+0x2dc>)
 800c43e:	4293      	cmp	r3, r2
 800c440:	d13a      	bne.n	800c4b8 <UART_SetConfig+0x2f8>
 800c442:	4b18      	ldr	r3, [pc, #96]	@ (800c4a4 <UART_SetConfig+0x2e4>)
 800c444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c448:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c44c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c450:	d01a      	beq.n	800c488 <UART_SetConfig+0x2c8>
 800c452:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c456:	d81b      	bhi.n	800c490 <UART_SetConfig+0x2d0>
 800c458:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c45c:	d00c      	beq.n	800c478 <UART_SetConfig+0x2b8>
 800c45e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c462:	d815      	bhi.n	800c490 <UART_SetConfig+0x2d0>
 800c464:	2b00      	cmp	r3, #0
 800c466:	d003      	beq.n	800c470 <UART_SetConfig+0x2b0>
 800c468:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c46c:	d008      	beq.n	800c480 <UART_SetConfig+0x2c0>
 800c46e:	e00f      	b.n	800c490 <UART_SetConfig+0x2d0>
 800c470:	2300      	movs	r3, #0
 800c472:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c476:	e022      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c478:	2302      	movs	r3, #2
 800c47a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c47e:	e01e      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c480:	2304      	movs	r3, #4
 800c482:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c486:	e01a      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c488:	2308      	movs	r3, #8
 800c48a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c48e:	e016      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c490:	2310      	movs	r3, #16
 800c492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c496:	e012      	b.n	800c4be <UART_SetConfig+0x2fe>
 800c498:	cfff69f3 	.word	0xcfff69f3
 800c49c:	40008000 	.word	0x40008000
 800c4a0:	40013800 	.word	0x40013800
 800c4a4:	40021000 	.word	0x40021000
 800c4a8:	40004400 	.word	0x40004400
 800c4ac:	40004800 	.word	0x40004800
 800c4b0:	40004c00 	.word	0x40004c00
 800c4b4:	40005000 	.word	0x40005000
 800c4b8:	2310      	movs	r3, #16
 800c4ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c4be:	697b      	ldr	r3, [r7, #20]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	4aae      	ldr	r2, [pc, #696]	@ (800c77c <UART_SetConfig+0x5bc>)
 800c4c4:	4293      	cmp	r3, r2
 800c4c6:	f040 8097 	bne.w	800c5f8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c4ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c4ce:	2b08      	cmp	r3, #8
 800c4d0:	d823      	bhi.n	800c51a <UART_SetConfig+0x35a>
 800c4d2:	a201      	add	r2, pc, #4	@ (adr r2, 800c4d8 <UART_SetConfig+0x318>)
 800c4d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4d8:	0800c4fd 	.word	0x0800c4fd
 800c4dc:	0800c51b 	.word	0x0800c51b
 800c4e0:	0800c505 	.word	0x0800c505
 800c4e4:	0800c51b 	.word	0x0800c51b
 800c4e8:	0800c50b 	.word	0x0800c50b
 800c4ec:	0800c51b 	.word	0x0800c51b
 800c4f0:	0800c51b 	.word	0x0800c51b
 800c4f4:	0800c51b 	.word	0x0800c51b
 800c4f8:	0800c513 	.word	0x0800c513
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c4fc:	f7fc fcf6 	bl	8008eec <HAL_RCC_GetPCLK1Freq>
 800c500:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c502:	e010      	b.n	800c526 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c504:	4b9e      	ldr	r3, [pc, #632]	@ (800c780 <UART_SetConfig+0x5c0>)
 800c506:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c508:	e00d      	b.n	800c526 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c50a:	f7fc fc81 	bl	8008e10 <HAL_RCC_GetSysClockFreq>
 800c50e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c510:	e009      	b.n	800c526 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c512:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c516:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c518:	e005      	b.n	800c526 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800c51a:	2300      	movs	r3, #0
 800c51c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c51e:	2301      	movs	r3, #1
 800c520:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c524:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c528:	2b00      	cmp	r3, #0
 800c52a:	f000 8130 	beq.w	800c78e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c52e:	697b      	ldr	r3, [r7, #20]
 800c530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c532:	4a94      	ldr	r2, [pc, #592]	@ (800c784 <UART_SetConfig+0x5c4>)
 800c534:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c538:	461a      	mov	r2, r3
 800c53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c53c:	fbb3 f3f2 	udiv	r3, r3, r2
 800c540:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c542:	697b      	ldr	r3, [r7, #20]
 800c544:	685a      	ldr	r2, [r3, #4]
 800c546:	4613      	mov	r3, r2
 800c548:	005b      	lsls	r3, r3, #1
 800c54a:	4413      	add	r3, r2
 800c54c:	69ba      	ldr	r2, [r7, #24]
 800c54e:	429a      	cmp	r2, r3
 800c550:	d305      	bcc.n	800c55e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c552:	697b      	ldr	r3, [r7, #20]
 800c554:	685b      	ldr	r3, [r3, #4]
 800c556:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c558:	69ba      	ldr	r2, [r7, #24]
 800c55a:	429a      	cmp	r2, r3
 800c55c:	d903      	bls.n	800c566 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800c55e:	2301      	movs	r3, #1
 800c560:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c564:	e113      	b.n	800c78e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c568:	2200      	movs	r2, #0
 800c56a:	60bb      	str	r3, [r7, #8]
 800c56c:	60fa      	str	r2, [r7, #12]
 800c56e:	697b      	ldr	r3, [r7, #20]
 800c570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c572:	4a84      	ldr	r2, [pc, #528]	@ (800c784 <UART_SetConfig+0x5c4>)
 800c574:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c578:	b29b      	uxth	r3, r3
 800c57a:	2200      	movs	r2, #0
 800c57c:	603b      	str	r3, [r7, #0]
 800c57e:	607a      	str	r2, [r7, #4]
 800c580:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c584:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c588:	f7f4 faac 	bl	8000ae4 <__aeabi_uldivmod>
 800c58c:	4602      	mov	r2, r0
 800c58e:	460b      	mov	r3, r1
 800c590:	4610      	mov	r0, r2
 800c592:	4619      	mov	r1, r3
 800c594:	f04f 0200 	mov.w	r2, #0
 800c598:	f04f 0300 	mov.w	r3, #0
 800c59c:	020b      	lsls	r3, r1, #8
 800c59e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c5a2:	0202      	lsls	r2, r0, #8
 800c5a4:	6979      	ldr	r1, [r7, #20]
 800c5a6:	6849      	ldr	r1, [r1, #4]
 800c5a8:	0849      	lsrs	r1, r1, #1
 800c5aa:	2000      	movs	r0, #0
 800c5ac:	460c      	mov	r4, r1
 800c5ae:	4605      	mov	r5, r0
 800c5b0:	eb12 0804 	adds.w	r8, r2, r4
 800c5b4:	eb43 0905 	adc.w	r9, r3, r5
 800c5b8:	697b      	ldr	r3, [r7, #20]
 800c5ba:	685b      	ldr	r3, [r3, #4]
 800c5bc:	2200      	movs	r2, #0
 800c5be:	469a      	mov	sl, r3
 800c5c0:	4693      	mov	fp, r2
 800c5c2:	4652      	mov	r2, sl
 800c5c4:	465b      	mov	r3, fp
 800c5c6:	4640      	mov	r0, r8
 800c5c8:	4649      	mov	r1, r9
 800c5ca:	f7f4 fa8b 	bl	8000ae4 <__aeabi_uldivmod>
 800c5ce:	4602      	mov	r2, r0
 800c5d0:	460b      	mov	r3, r1
 800c5d2:	4613      	mov	r3, r2
 800c5d4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c5d6:	6a3b      	ldr	r3, [r7, #32]
 800c5d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c5dc:	d308      	bcc.n	800c5f0 <UART_SetConfig+0x430>
 800c5de:	6a3b      	ldr	r3, [r7, #32]
 800c5e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c5e4:	d204      	bcs.n	800c5f0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800c5e6:	697b      	ldr	r3, [r7, #20]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	6a3a      	ldr	r2, [r7, #32]
 800c5ec:	60da      	str	r2, [r3, #12]
 800c5ee:	e0ce      	b.n	800c78e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c5f6:	e0ca      	b.n	800c78e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	69db      	ldr	r3, [r3, #28]
 800c5fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c600:	d166      	bne.n	800c6d0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800c602:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c606:	2b08      	cmp	r3, #8
 800c608:	d827      	bhi.n	800c65a <UART_SetConfig+0x49a>
 800c60a:	a201      	add	r2, pc, #4	@ (adr r2, 800c610 <UART_SetConfig+0x450>)
 800c60c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c610:	0800c635 	.word	0x0800c635
 800c614:	0800c63d 	.word	0x0800c63d
 800c618:	0800c645 	.word	0x0800c645
 800c61c:	0800c65b 	.word	0x0800c65b
 800c620:	0800c64b 	.word	0x0800c64b
 800c624:	0800c65b 	.word	0x0800c65b
 800c628:	0800c65b 	.word	0x0800c65b
 800c62c:	0800c65b 	.word	0x0800c65b
 800c630:	0800c653 	.word	0x0800c653
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c634:	f7fc fc5a 	bl	8008eec <HAL_RCC_GetPCLK1Freq>
 800c638:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c63a:	e014      	b.n	800c666 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c63c:	f7fc fc6c 	bl	8008f18 <HAL_RCC_GetPCLK2Freq>
 800c640:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c642:	e010      	b.n	800c666 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c644:	4b4e      	ldr	r3, [pc, #312]	@ (800c780 <UART_SetConfig+0x5c0>)
 800c646:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c648:	e00d      	b.n	800c666 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c64a:	f7fc fbe1 	bl	8008e10 <HAL_RCC_GetSysClockFreq>
 800c64e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c650:	e009      	b.n	800c666 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c652:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c656:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c658:	e005      	b.n	800c666 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800c65a:	2300      	movs	r3, #0
 800c65c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c65e:	2301      	movs	r3, #1
 800c660:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c664:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c668:	2b00      	cmp	r3, #0
 800c66a:	f000 8090 	beq.w	800c78e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c66e:	697b      	ldr	r3, [r7, #20]
 800c670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c672:	4a44      	ldr	r2, [pc, #272]	@ (800c784 <UART_SetConfig+0x5c4>)
 800c674:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c678:	461a      	mov	r2, r3
 800c67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67c:	fbb3 f3f2 	udiv	r3, r3, r2
 800c680:	005a      	lsls	r2, r3, #1
 800c682:	697b      	ldr	r3, [r7, #20]
 800c684:	685b      	ldr	r3, [r3, #4]
 800c686:	085b      	lsrs	r3, r3, #1
 800c688:	441a      	add	r2, r3
 800c68a:	697b      	ldr	r3, [r7, #20]
 800c68c:	685b      	ldr	r3, [r3, #4]
 800c68e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c692:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c694:	6a3b      	ldr	r3, [r7, #32]
 800c696:	2b0f      	cmp	r3, #15
 800c698:	d916      	bls.n	800c6c8 <UART_SetConfig+0x508>
 800c69a:	6a3b      	ldr	r3, [r7, #32]
 800c69c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c6a0:	d212      	bcs.n	800c6c8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c6a2:	6a3b      	ldr	r3, [r7, #32]
 800c6a4:	b29b      	uxth	r3, r3
 800c6a6:	f023 030f 	bic.w	r3, r3, #15
 800c6aa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c6ac:	6a3b      	ldr	r3, [r7, #32]
 800c6ae:	085b      	lsrs	r3, r3, #1
 800c6b0:	b29b      	uxth	r3, r3
 800c6b2:	f003 0307 	and.w	r3, r3, #7
 800c6b6:	b29a      	uxth	r2, r3
 800c6b8:	8bfb      	ldrh	r3, [r7, #30]
 800c6ba:	4313      	orrs	r3, r2
 800c6bc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c6be:	697b      	ldr	r3, [r7, #20]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	8bfa      	ldrh	r2, [r7, #30]
 800c6c4:	60da      	str	r2, [r3, #12]
 800c6c6:	e062      	b.n	800c78e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c6ce:	e05e      	b.n	800c78e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c6d0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c6d4:	2b08      	cmp	r3, #8
 800c6d6:	d828      	bhi.n	800c72a <UART_SetConfig+0x56a>
 800c6d8:	a201      	add	r2, pc, #4	@ (adr r2, 800c6e0 <UART_SetConfig+0x520>)
 800c6da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6de:	bf00      	nop
 800c6e0:	0800c705 	.word	0x0800c705
 800c6e4:	0800c70d 	.word	0x0800c70d
 800c6e8:	0800c715 	.word	0x0800c715
 800c6ec:	0800c72b 	.word	0x0800c72b
 800c6f0:	0800c71b 	.word	0x0800c71b
 800c6f4:	0800c72b 	.word	0x0800c72b
 800c6f8:	0800c72b 	.word	0x0800c72b
 800c6fc:	0800c72b 	.word	0x0800c72b
 800c700:	0800c723 	.word	0x0800c723
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c704:	f7fc fbf2 	bl	8008eec <HAL_RCC_GetPCLK1Freq>
 800c708:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c70a:	e014      	b.n	800c736 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c70c:	f7fc fc04 	bl	8008f18 <HAL_RCC_GetPCLK2Freq>
 800c710:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c712:	e010      	b.n	800c736 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c714:	4b1a      	ldr	r3, [pc, #104]	@ (800c780 <UART_SetConfig+0x5c0>)
 800c716:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c718:	e00d      	b.n	800c736 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c71a:	f7fc fb79 	bl	8008e10 <HAL_RCC_GetSysClockFreq>
 800c71e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c720:	e009      	b.n	800c736 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c722:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c726:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c728:	e005      	b.n	800c736 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800c72a:	2300      	movs	r3, #0
 800c72c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c72e:	2301      	movs	r3, #1
 800c730:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c734:	bf00      	nop
    }

    if (pclk != 0U)
 800c736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d028      	beq.n	800c78e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c73c:	697b      	ldr	r3, [r7, #20]
 800c73e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c740:	4a10      	ldr	r2, [pc, #64]	@ (800c784 <UART_SetConfig+0x5c4>)
 800c742:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c746:	461a      	mov	r2, r3
 800c748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c74a:	fbb3 f2f2 	udiv	r2, r3, r2
 800c74e:	697b      	ldr	r3, [r7, #20]
 800c750:	685b      	ldr	r3, [r3, #4]
 800c752:	085b      	lsrs	r3, r3, #1
 800c754:	441a      	add	r2, r3
 800c756:	697b      	ldr	r3, [r7, #20]
 800c758:	685b      	ldr	r3, [r3, #4]
 800c75a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c75e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c760:	6a3b      	ldr	r3, [r7, #32]
 800c762:	2b0f      	cmp	r3, #15
 800c764:	d910      	bls.n	800c788 <UART_SetConfig+0x5c8>
 800c766:	6a3b      	ldr	r3, [r7, #32]
 800c768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c76c:	d20c      	bcs.n	800c788 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c76e:	6a3b      	ldr	r3, [r7, #32]
 800c770:	b29a      	uxth	r2, r3
 800c772:	697b      	ldr	r3, [r7, #20]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	60da      	str	r2, [r3, #12]
 800c778:	e009      	b.n	800c78e <UART_SetConfig+0x5ce>
 800c77a:	bf00      	nop
 800c77c:	40008000 	.word	0x40008000
 800c780:	00f42400 	.word	0x00f42400
 800c784:	0800e24c 	.word	0x0800e24c
      }
      else
      {
        ret = HAL_ERROR;
 800c788:	2301      	movs	r3, #1
 800c78a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c78e:	697b      	ldr	r3, [r7, #20]
 800c790:	2201      	movs	r2, #1
 800c792:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c796:	697b      	ldr	r3, [r7, #20]
 800c798:	2201      	movs	r2, #1
 800c79a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c79e:	697b      	ldr	r3, [r7, #20]
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c7a4:	697b      	ldr	r3, [r7, #20]
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c7aa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3730      	adds	r7, #48	@ 0x30
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c7b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c7b8:	b480      	push	{r7}
 800c7ba:	b083      	sub	sp, #12
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7c4:	f003 0308 	and.w	r3, r3, #8
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d00a      	beq.n	800c7e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	685b      	ldr	r3, [r3, #4]
 800c7d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	430a      	orrs	r2, r1
 800c7e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7e6:	f003 0301 	and.w	r3, r3, #1
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d00a      	beq.n	800c804 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	685b      	ldr	r3, [r3, #4]
 800c7f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	430a      	orrs	r2, r1
 800c802:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c808:	f003 0302 	and.w	r3, r3, #2
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d00a      	beq.n	800c826 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	685b      	ldr	r3, [r3, #4]
 800c816:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	430a      	orrs	r2, r1
 800c824:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c82a:	f003 0304 	and.w	r3, r3, #4
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d00a      	beq.n	800c848 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	685b      	ldr	r3, [r3, #4]
 800c838:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	430a      	orrs	r2, r1
 800c846:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c84c:	f003 0310 	and.w	r3, r3, #16
 800c850:	2b00      	cmp	r3, #0
 800c852:	d00a      	beq.n	800c86a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	689b      	ldr	r3, [r3, #8]
 800c85a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	430a      	orrs	r2, r1
 800c868:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c86e:	f003 0320 	and.w	r3, r3, #32
 800c872:	2b00      	cmp	r3, #0
 800c874:	d00a      	beq.n	800c88c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	689b      	ldr	r3, [r3, #8]
 800c87c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	430a      	orrs	r2, r1
 800c88a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c894:	2b00      	cmp	r3, #0
 800c896:	d01a      	beq.n	800c8ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	685b      	ldr	r3, [r3, #4]
 800c89e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	430a      	orrs	r2, r1
 800c8ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c8b6:	d10a      	bne.n	800c8ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	685b      	ldr	r3, [r3, #4]
 800c8be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	430a      	orrs	r2, r1
 800c8cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d00a      	beq.n	800c8f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	685b      	ldr	r3, [r3, #4]
 800c8e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	430a      	orrs	r2, r1
 800c8ee:	605a      	str	r2, [r3, #4]
  }
}
 800c8f0:	bf00      	nop
 800c8f2:	370c      	adds	r7, #12
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fa:	4770      	bx	lr

0800c8fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b098      	sub	sp, #96	@ 0x60
 800c900:	af02      	add	r7, sp, #8
 800c902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	2200      	movs	r2, #0
 800c908:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c90c:	f7f9 faee 	bl	8005eec <HAL_GetTick>
 800c910:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	f003 0308 	and.w	r3, r3, #8
 800c91c:	2b08      	cmp	r3, #8
 800c91e:	d12f      	bne.n	800c980 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c920:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c924:	9300      	str	r3, [sp, #0]
 800c926:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c928:	2200      	movs	r2, #0
 800c92a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c92e:	6878      	ldr	r0, [r7, #4]
 800c930:	f000 f88e 	bl	800ca50 <UART_WaitOnFlagUntilTimeout>
 800c934:	4603      	mov	r3, r0
 800c936:	2b00      	cmp	r3, #0
 800c938:	d022      	beq.n	800c980 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c942:	e853 3f00 	ldrex	r3, [r3]
 800c946:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c94a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c94e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	461a      	mov	r2, r3
 800c956:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c958:	647b      	str	r3, [r7, #68]	@ 0x44
 800c95a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c95c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c95e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c960:	e841 2300 	strex	r3, r2, [r1]
 800c964:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d1e6      	bne.n	800c93a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2220      	movs	r2, #32
 800c970:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2200      	movs	r2, #0
 800c978:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c97c:	2303      	movs	r3, #3
 800c97e:	e063      	b.n	800ca48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	f003 0304 	and.w	r3, r3, #4
 800c98a:	2b04      	cmp	r3, #4
 800c98c:	d149      	bne.n	800ca22 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c98e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c992:	9300      	str	r3, [sp, #0]
 800c994:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c996:	2200      	movs	r2, #0
 800c998:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c99c:	6878      	ldr	r0, [r7, #4]
 800c99e:	f000 f857 	bl	800ca50 <UART_WaitOnFlagUntilTimeout>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d03c      	beq.n	800ca22 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9b0:	e853 3f00 	ldrex	r3, [r3]
 800c9b4:	623b      	str	r3, [r7, #32]
   return(result);
 800c9b6:	6a3b      	ldr	r3, [r7, #32]
 800c9b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c9bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	461a      	mov	r2, r3
 800c9c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c9c6:	633b      	str	r3, [r7, #48]	@ 0x30
 800c9c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c9cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9ce:	e841 2300 	strex	r3, r2, [r1]
 800c9d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c9d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d1e6      	bne.n	800c9a8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	3308      	adds	r3, #8
 800c9e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9e2:	693b      	ldr	r3, [r7, #16]
 800c9e4:	e853 3f00 	ldrex	r3, [r3]
 800c9e8:	60fb      	str	r3, [r7, #12]
   return(result);
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	f023 0301 	bic.w	r3, r3, #1
 800c9f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	3308      	adds	r3, #8
 800c9f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c9fa:	61fa      	str	r2, [r7, #28]
 800c9fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9fe:	69b9      	ldr	r1, [r7, #24]
 800ca00:	69fa      	ldr	r2, [r7, #28]
 800ca02:	e841 2300 	strex	r3, r2, [r1]
 800ca06:	617b      	str	r3, [r7, #20]
   return(result);
 800ca08:	697b      	ldr	r3, [r7, #20]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d1e5      	bne.n	800c9da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	2220      	movs	r2, #32
 800ca12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	2200      	movs	r2, #0
 800ca1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ca1e:	2303      	movs	r3, #3
 800ca20:	e012      	b.n	800ca48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	2220      	movs	r2, #32
 800ca26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	2220      	movs	r2, #32
 800ca2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	2200      	movs	r2, #0
 800ca36:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	2200      	movs	r2, #0
 800ca42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ca46:	2300      	movs	r3, #0
}
 800ca48:	4618      	mov	r0, r3
 800ca4a:	3758      	adds	r7, #88	@ 0x58
 800ca4c:	46bd      	mov	sp, r7
 800ca4e:	bd80      	pop	{r7, pc}

0800ca50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b084      	sub	sp, #16
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	60f8      	str	r0, [r7, #12]
 800ca58:	60b9      	str	r1, [r7, #8]
 800ca5a:	603b      	str	r3, [r7, #0]
 800ca5c:	4613      	mov	r3, r2
 800ca5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ca60:	e04f      	b.n	800cb02 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ca62:	69bb      	ldr	r3, [r7, #24]
 800ca64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca68:	d04b      	beq.n	800cb02 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ca6a:	f7f9 fa3f 	bl	8005eec <HAL_GetTick>
 800ca6e:	4602      	mov	r2, r0
 800ca70:	683b      	ldr	r3, [r7, #0]
 800ca72:	1ad3      	subs	r3, r2, r3
 800ca74:	69ba      	ldr	r2, [r7, #24]
 800ca76:	429a      	cmp	r2, r3
 800ca78:	d302      	bcc.n	800ca80 <UART_WaitOnFlagUntilTimeout+0x30>
 800ca7a:	69bb      	ldr	r3, [r7, #24]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d101      	bne.n	800ca84 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ca80:	2303      	movs	r3, #3
 800ca82:	e04e      	b.n	800cb22 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	f003 0304 	and.w	r3, r3, #4
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d037      	beq.n	800cb02 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	2b80      	cmp	r3, #128	@ 0x80
 800ca96:	d034      	beq.n	800cb02 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ca98:	68bb      	ldr	r3, [r7, #8]
 800ca9a:	2b40      	cmp	r3, #64	@ 0x40
 800ca9c:	d031      	beq.n	800cb02 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	69db      	ldr	r3, [r3, #28]
 800caa4:	f003 0308 	and.w	r3, r3, #8
 800caa8:	2b08      	cmp	r3, #8
 800caaa:	d110      	bne.n	800cace <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	2208      	movs	r2, #8
 800cab2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cab4:	68f8      	ldr	r0, [r7, #12]
 800cab6:	f000 f920 	bl	800ccfa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	2208      	movs	r2, #8
 800cabe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	2200      	movs	r2, #0
 800cac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800caca:	2301      	movs	r3, #1
 800cacc:	e029      	b.n	800cb22 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	69db      	ldr	r3, [r3, #28]
 800cad4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cad8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cadc:	d111      	bne.n	800cb02 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cae6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cae8:	68f8      	ldr	r0, [r7, #12]
 800caea:	f000 f906 	bl	800ccfa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	2220      	movs	r2, #32
 800caf2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	2200      	movs	r2, #0
 800cafa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800cafe:	2303      	movs	r3, #3
 800cb00:	e00f      	b.n	800cb22 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	69da      	ldr	r2, [r3, #28]
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	4013      	ands	r3, r2
 800cb0c:	68ba      	ldr	r2, [r7, #8]
 800cb0e:	429a      	cmp	r2, r3
 800cb10:	bf0c      	ite	eq
 800cb12:	2301      	moveq	r3, #1
 800cb14:	2300      	movne	r3, #0
 800cb16:	b2db      	uxtb	r3, r3
 800cb18:	461a      	mov	r2, r3
 800cb1a:	79fb      	ldrb	r3, [r7, #7]
 800cb1c:	429a      	cmp	r2, r3
 800cb1e:	d0a0      	beq.n	800ca62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cb20:	2300      	movs	r3, #0
}
 800cb22:	4618      	mov	r0, r3
 800cb24:	3710      	adds	r7, #16
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd80      	pop	{r7, pc}
	...

0800cb2c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b096      	sub	sp, #88	@ 0x58
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	60f8      	str	r0, [r7, #12]
 800cb34:	60b9      	str	r1, [r7, #8]
 800cb36:	4613      	mov	r3, r2
 800cb38:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	68ba      	ldr	r2, [r7, #8]
 800cb3e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	88fa      	ldrh	r2, [r7, #6]
 800cb44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	2222      	movs	r2, #34	@ 0x22
 800cb54:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d02d      	beq.n	800cbbe <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb68:	4a40      	ldr	r2, [pc, #256]	@ (800cc6c <UART_Start_Receive_DMA+0x140>)
 800cb6a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb72:	4a3f      	ldr	r2, [pc, #252]	@ (800cc70 <UART_Start_Receive_DMA+0x144>)
 800cb74:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb7c:	4a3d      	ldr	r2, [pc, #244]	@ (800cc74 <UART_Start_Receive_DMA+0x148>)
 800cb7e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb86:	2200      	movs	r2, #0
 800cb88:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	3324      	adds	r3, #36	@ 0x24
 800cb96:	4619      	mov	r1, r3
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cb9c:	461a      	mov	r2, r3
 800cb9e:	88fb      	ldrh	r3, [r7, #6]
 800cba0:	f7fa ffe0 	bl	8007b64 <HAL_DMA_Start_IT>
 800cba4:	4603      	mov	r3, r0
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d009      	beq.n	800cbbe <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	2210      	movs	r2, #16
 800cbae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	2220      	movs	r2, #32
 800cbb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800cbba:	2301      	movs	r3, #1
 800cbbc:	e051      	b.n	800cc62 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	691b      	ldr	r3, [r3, #16]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d018      	beq.n	800cbf8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbce:	e853 3f00 	ldrex	r3, [r3]
 800cbd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cbd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cbda:	657b      	str	r3, [r7, #84]	@ 0x54
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	461a      	mov	r2, r3
 800cbe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cbe4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cbe6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbe8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cbea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cbec:	e841 2300 	strex	r3, r2, [r1]
 800cbf0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800cbf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d1e6      	bne.n	800cbc6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	3308      	adds	r3, #8
 800cbfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc02:	e853 3f00 	ldrex	r3, [r3]
 800cc06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cc08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc0a:	f043 0301 	orr.w	r3, r3, #1
 800cc0e:	653b      	str	r3, [r7, #80]	@ 0x50
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	3308      	adds	r3, #8
 800cc16:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cc18:	637a      	str	r2, [r7, #52]	@ 0x34
 800cc1a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc1c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cc1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cc20:	e841 2300 	strex	r3, r2, [r1]
 800cc24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cc26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d1e5      	bne.n	800cbf8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	3308      	adds	r3, #8
 800cc32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc34:	697b      	ldr	r3, [r7, #20]
 800cc36:	e853 3f00 	ldrex	r3, [r3]
 800cc3a:	613b      	str	r3, [r7, #16]
   return(result);
 800cc3c:	693b      	ldr	r3, [r7, #16]
 800cc3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	3308      	adds	r3, #8
 800cc4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cc4c:	623a      	str	r2, [r7, #32]
 800cc4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc50:	69f9      	ldr	r1, [r7, #28]
 800cc52:	6a3a      	ldr	r2, [r7, #32]
 800cc54:	e841 2300 	strex	r3, r2, [r1]
 800cc58:	61bb      	str	r3, [r7, #24]
   return(result);
 800cc5a:	69bb      	ldr	r3, [r7, #24]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d1e5      	bne.n	800cc2c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800cc60:	2300      	movs	r3, #0
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	3758      	adds	r7, #88	@ 0x58
 800cc66:	46bd      	mov	sp, r7
 800cc68:	bd80      	pop	{r7, pc}
 800cc6a:	bf00      	nop
 800cc6c:	0800cdc7 	.word	0x0800cdc7
 800cc70:	0800cefb 	.word	0x0800cefb
 800cc74:	0800cf41 	.word	0x0800cf41

0800cc78 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800cc78:	b480      	push	{r7}
 800cc7a:	b08f      	sub	sp, #60	@ 0x3c
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc86:	6a3b      	ldr	r3, [r7, #32]
 800cc88:	e853 3f00 	ldrex	r3, [r3]
 800cc8c:	61fb      	str	r3, [r7, #28]
   return(result);
 800cc8e:	69fb      	ldr	r3, [r7, #28]
 800cc90:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800cc94:	637b      	str	r3, [r7, #52]	@ 0x34
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	461a      	mov	r2, r3
 800cc9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cca0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cca2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cca4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cca6:	e841 2300 	strex	r3, r2, [r1]
 800ccaa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ccac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d1e6      	bne.n	800cc80 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	3308      	adds	r3, #8
 800ccb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	e853 3f00 	ldrex	r3, [r3]
 800ccc0:	60bb      	str	r3, [r7, #8]
   return(result);
 800ccc2:	68bb      	ldr	r3, [r7, #8]
 800ccc4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ccc8:	633b      	str	r3, [r7, #48]	@ 0x30
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	3308      	adds	r3, #8
 800ccd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ccd2:	61ba      	str	r2, [r7, #24]
 800ccd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccd6:	6979      	ldr	r1, [r7, #20]
 800ccd8:	69ba      	ldr	r2, [r7, #24]
 800ccda:	e841 2300 	strex	r3, r2, [r1]
 800ccde:	613b      	str	r3, [r7, #16]
   return(result);
 800cce0:	693b      	ldr	r3, [r7, #16]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d1e5      	bne.n	800ccb2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	2220      	movs	r2, #32
 800ccea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800ccee:	bf00      	nop
 800ccf0:	373c      	adds	r7, #60	@ 0x3c
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf8:	4770      	bx	lr

0800ccfa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ccfa:	b480      	push	{r7}
 800ccfc:	b095      	sub	sp, #84	@ 0x54
 800ccfe:	af00      	add	r7, sp, #0
 800cd00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd0a:	e853 3f00 	ldrex	r3, [r3]
 800cd0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cd10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cd16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	461a      	mov	r2, r3
 800cd1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd20:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd22:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cd26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cd28:	e841 2300 	strex	r3, r2, [r1]
 800cd2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cd2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d1e6      	bne.n	800cd02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	3308      	adds	r3, #8
 800cd3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd3c:	6a3b      	ldr	r3, [r7, #32]
 800cd3e:	e853 3f00 	ldrex	r3, [r3]
 800cd42:	61fb      	str	r3, [r7, #28]
   return(result);
 800cd44:	69fb      	ldr	r3, [r7, #28]
 800cd46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cd4a:	f023 0301 	bic.w	r3, r3, #1
 800cd4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	3308      	adds	r3, #8
 800cd56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cd58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cd5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cd5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd60:	e841 2300 	strex	r3, r2, [r1]
 800cd64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cd66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d1e3      	bne.n	800cd34 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cd70:	2b01      	cmp	r3, #1
 800cd72:	d118      	bne.n	800cda6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	e853 3f00 	ldrex	r3, [r3]
 800cd80:	60bb      	str	r3, [r7, #8]
   return(result);
 800cd82:	68bb      	ldr	r3, [r7, #8]
 800cd84:	f023 0310 	bic.w	r3, r3, #16
 800cd88:	647b      	str	r3, [r7, #68]	@ 0x44
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	461a      	mov	r2, r3
 800cd90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd92:	61bb      	str	r3, [r7, #24]
 800cd94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd96:	6979      	ldr	r1, [r7, #20]
 800cd98:	69ba      	ldr	r2, [r7, #24]
 800cd9a:	e841 2300 	strex	r3, r2, [r1]
 800cd9e:	613b      	str	r3, [r7, #16]
   return(result);
 800cda0:	693b      	ldr	r3, [r7, #16]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d1e6      	bne.n	800cd74 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	2220      	movs	r2, #32
 800cdaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800cdba:	bf00      	nop
 800cdbc:	3754      	adds	r7, #84	@ 0x54
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc4:	4770      	bx	lr

0800cdc6 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cdc6:	b580      	push	{r7, lr}
 800cdc8:	b09c      	sub	sp, #112	@ 0x70
 800cdca:	af00      	add	r7, sp, #0
 800cdcc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdd2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f003 0320 	and.w	r3, r3, #32
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d171      	bne.n	800cec6 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800cde2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cde4:	2200      	movs	r2, #0
 800cde6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cdea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdf2:	e853 3f00 	ldrex	r3, [r3]
 800cdf6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cdf8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cdfa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cdfe:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ce00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	461a      	mov	r2, r3
 800ce06:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ce08:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ce0a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce0c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ce0e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ce10:	e841 2300 	strex	r3, r2, [r1]
 800ce14:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ce16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d1e6      	bne.n	800cdea <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	3308      	adds	r3, #8
 800ce22:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce26:	e853 3f00 	ldrex	r3, [r3]
 800ce2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ce2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce2e:	f023 0301 	bic.w	r3, r3, #1
 800ce32:	667b      	str	r3, [r7, #100]	@ 0x64
 800ce34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	3308      	adds	r3, #8
 800ce3a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ce3c:	647a      	str	r2, [r7, #68]	@ 0x44
 800ce3e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ce42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ce44:	e841 2300 	strex	r3, r2, [r1]
 800ce48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ce4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d1e5      	bne.n	800ce1c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ce50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	3308      	adds	r3, #8
 800ce56:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce5a:	e853 3f00 	ldrex	r3, [r3]
 800ce5e:	623b      	str	r3, [r7, #32]
   return(result);
 800ce60:	6a3b      	ldr	r3, [r7, #32]
 800ce62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce66:	663b      	str	r3, [r7, #96]	@ 0x60
 800ce68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	3308      	adds	r3, #8
 800ce6e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ce70:	633a      	str	r2, [r7, #48]	@ 0x30
 800ce72:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ce76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce78:	e841 2300 	strex	r3, r2, [r1]
 800ce7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ce7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d1e5      	bne.n	800ce50 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ce84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce86:	2220      	movs	r2, #32
 800ce88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ce90:	2b01      	cmp	r3, #1
 800ce92:	d118      	bne.n	800cec6 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce9a:	693b      	ldr	r3, [r7, #16]
 800ce9c:	e853 3f00 	ldrex	r3, [r3]
 800cea0:	60fb      	str	r3, [r7, #12]
   return(result);
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	f023 0310 	bic.w	r3, r3, #16
 800cea8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ceaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	461a      	mov	r2, r3
 800ceb0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ceb2:	61fb      	str	r3, [r7, #28]
 800ceb4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ceb6:	69b9      	ldr	r1, [r7, #24]
 800ceb8:	69fa      	ldr	r2, [r7, #28]
 800ceba:	e841 2300 	strex	r3, r2, [r1]
 800cebe:	617b      	str	r3, [r7, #20]
   return(result);
 800cec0:	697b      	ldr	r3, [r7, #20]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d1e6      	bne.n	800ce94 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cec8:	2200      	movs	r2, #0
 800ceca:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cecc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cece:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ced0:	2b01      	cmp	r3, #1
 800ced2:	d109      	bne.n	800cee8 <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800ced4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ced6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ceda:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cedc:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800cee0:	4611      	mov	r1, r2
 800cee2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cee4:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cee6:	e004      	b.n	800cef2 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800cee8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ceea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ceee:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cef0:	4798      	blx	r3
}
 800cef2:	bf00      	nop
 800cef4:	3770      	adds	r7, #112	@ 0x70
 800cef6:	46bd      	mov	sp, r7
 800cef8:	bd80      	pop	{r7, pc}

0800cefa <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cefa:	b580      	push	{r7, lr}
 800cefc:	b084      	sub	sp, #16
 800cefe:	af00      	add	r7, sp, #0
 800cf00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf06:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	2201      	movs	r2, #1
 800cf0c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cf12:	2b01      	cmp	r3, #1
 800cf14:	d10b      	bne.n	800cf2e <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800cf1c:	68fa      	ldr	r2, [r7, #12]
 800cf1e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800cf22:	0852      	lsrs	r2, r2, #1
 800cf24:	b292      	uxth	r2, r2
 800cf26:	4611      	mov	r1, r2
 800cf28:	68f8      	ldr	r0, [r7, #12]
 800cf2a:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cf2c:	e004      	b.n	800cf38 <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800cf34:	68f8      	ldr	r0, [r7, #12]
 800cf36:	4798      	blx	r3
}
 800cf38:	bf00      	nop
 800cf3a:	3710      	adds	r7, #16
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	bd80      	pop	{r7, pc}

0800cf40 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b086      	sub	sp, #24
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf4c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800cf4e:	697b      	ldr	r3, [r7, #20]
 800cf50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf54:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800cf56:	697b      	ldr	r3, [r7, #20]
 800cf58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cf5c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800cf5e:	697b      	ldr	r3, [r7, #20]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	689b      	ldr	r3, [r3, #8]
 800cf64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf68:	2b80      	cmp	r3, #128	@ 0x80
 800cf6a:	d109      	bne.n	800cf80 <UART_DMAError+0x40>
 800cf6c:	693b      	ldr	r3, [r7, #16]
 800cf6e:	2b21      	cmp	r3, #33	@ 0x21
 800cf70:	d106      	bne.n	800cf80 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800cf72:	697b      	ldr	r3, [r7, #20]
 800cf74:	2200      	movs	r2, #0
 800cf76:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800cf7a:	6978      	ldr	r0, [r7, #20]
 800cf7c:	f7ff fe7c 	bl	800cc78 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cf80:	697b      	ldr	r3, [r7, #20]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	689b      	ldr	r3, [r3, #8]
 800cf86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf8a:	2b40      	cmp	r3, #64	@ 0x40
 800cf8c:	d109      	bne.n	800cfa2 <UART_DMAError+0x62>
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	2b22      	cmp	r3, #34	@ 0x22
 800cf92:	d106      	bne.n	800cfa2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800cf94:	697b      	ldr	r3, [r7, #20]
 800cf96:	2200      	movs	r2, #0
 800cf98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800cf9c:	6978      	ldr	r0, [r7, #20]
 800cf9e:	f7ff feac 	bl	800ccfa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800cfa2:	697b      	ldr	r3, [r7, #20]
 800cfa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cfa8:	f043 0210 	orr.w	r2, r3, #16
 800cfac:	697b      	ldr	r3, [r7, #20]
 800cfae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800cfb2:	697b      	ldr	r3, [r7, #20]
 800cfb4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cfb8:	6978      	ldr	r0, [r7, #20]
 800cfba:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cfbc:	bf00      	nop
 800cfbe:	3718      	adds	r7, #24
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	bd80      	pop	{r7, pc}

0800cfc4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b084      	sub	sp, #16
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	2200      	movs	r2, #0
 800cfd6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cfe0:	68f8      	ldr	r0, [r7, #12]
 800cfe2:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cfe4:	bf00      	nop
 800cfe6:	3710      	adds	r7, #16
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bd80      	pop	{r7, pc}

0800cfec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b088      	sub	sp, #32
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	e853 3f00 	ldrex	r3, [r3]
 800d000:	60bb      	str	r3, [r7, #8]
   return(result);
 800d002:	68bb      	ldr	r3, [r7, #8]
 800d004:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d008:	61fb      	str	r3, [r7, #28]
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	461a      	mov	r2, r3
 800d010:	69fb      	ldr	r3, [r7, #28]
 800d012:	61bb      	str	r3, [r7, #24]
 800d014:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d016:	6979      	ldr	r1, [r7, #20]
 800d018:	69ba      	ldr	r2, [r7, #24]
 800d01a:	e841 2300 	strex	r3, r2, [r1]
 800d01e:	613b      	str	r3, [r7, #16]
   return(result);
 800d020:	693b      	ldr	r3, [r7, #16]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d1e6      	bne.n	800cff4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2220      	movs	r2, #32
 800d02a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	2200      	movs	r2, #0
 800d032:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d03e:	bf00      	nop
 800d040:	3720      	adds	r7, #32
 800d042:	46bd      	mov	sp, r7
 800d044:	bd80      	pop	{r7, pc}

0800d046 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d046:	b480      	push	{r7}
 800d048:	b083      	sub	sp, #12
 800d04a:	af00      	add	r7, sp, #0
 800d04c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d04e:	bf00      	nop
 800d050:	370c      	adds	r7, #12
 800d052:	46bd      	mov	sp, r7
 800d054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d058:	4770      	bx	lr

0800d05a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d05a:	b480      	push	{r7}
 800d05c:	b083      	sub	sp, #12
 800d05e:	af00      	add	r7, sp, #0
 800d060:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d062:	bf00      	nop
 800d064:	370c      	adds	r7, #12
 800d066:	46bd      	mov	sp, r7
 800d068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06c:	4770      	bx	lr

0800d06e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d06e:	b480      	push	{r7}
 800d070:	b083      	sub	sp, #12
 800d072:	af00      	add	r7, sp, #0
 800d074:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d076:	bf00      	nop
 800d078:	370c      	adds	r7, #12
 800d07a:	46bd      	mov	sp, r7
 800d07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d080:	4770      	bx	lr

0800d082 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d082:	b480      	push	{r7}
 800d084:	b085      	sub	sp, #20
 800d086:	af00      	add	r7, sp, #0
 800d088:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d090:	2b01      	cmp	r3, #1
 800d092:	d101      	bne.n	800d098 <HAL_UARTEx_DisableFifoMode+0x16>
 800d094:	2302      	movs	r3, #2
 800d096:	e027      	b.n	800d0e8 <HAL_UARTEx_DisableFifoMode+0x66>
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	2201      	movs	r2, #1
 800d09c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	2224      	movs	r2, #36	@ 0x24
 800d0a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	681a      	ldr	r2, [r3, #0]
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	f022 0201 	bic.w	r2, r2, #1
 800d0be:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d0c6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	68fa      	ldr	r2, [r7, #12]
 800d0d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	2220      	movs	r2, #32
 800d0da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d0e6:	2300      	movs	r3, #0
}
 800d0e8:	4618      	mov	r0, r3
 800d0ea:	3714      	adds	r7, #20
 800d0ec:	46bd      	mov	sp, r7
 800d0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f2:	4770      	bx	lr

0800d0f4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b084      	sub	sp, #16
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
 800d0fc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d104:	2b01      	cmp	r3, #1
 800d106:	d101      	bne.n	800d10c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d108:	2302      	movs	r3, #2
 800d10a:	e02d      	b.n	800d168 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2201      	movs	r2, #1
 800d110:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	2224      	movs	r2, #36	@ 0x24
 800d118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	681a      	ldr	r2, [r3, #0]
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	f022 0201 	bic.w	r2, r2, #1
 800d132:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	689b      	ldr	r3, [r3, #8]
 800d13a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	683a      	ldr	r2, [r7, #0]
 800d144:	430a      	orrs	r2, r1
 800d146:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d148:	6878      	ldr	r0, [r7, #4]
 800d14a:	f000 f84f 	bl	800d1ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	68fa      	ldr	r2, [r7, #12]
 800d154:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	2220      	movs	r2, #32
 800d15a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	2200      	movs	r2, #0
 800d162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d166:	2300      	movs	r3, #0
}
 800d168:	4618      	mov	r0, r3
 800d16a:	3710      	adds	r7, #16
 800d16c:	46bd      	mov	sp, r7
 800d16e:	bd80      	pop	{r7, pc}

0800d170 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b084      	sub	sp, #16
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
 800d178:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d180:	2b01      	cmp	r3, #1
 800d182:	d101      	bne.n	800d188 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d184:	2302      	movs	r3, #2
 800d186:	e02d      	b.n	800d1e4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2201      	movs	r2, #1
 800d18c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	2224      	movs	r2, #36	@ 0x24
 800d194:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	681a      	ldr	r2, [r3, #0]
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f022 0201 	bic.w	r2, r2, #1
 800d1ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	689b      	ldr	r3, [r3, #8]
 800d1b6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	683a      	ldr	r2, [r7, #0]
 800d1c0:	430a      	orrs	r2, r1
 800d1c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d1c4:	6878      	ldr	r0, [r7, #4]
 800d1c6:	f000 f811 	bl	800d1ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	68fa      	ldr	r2, [r7, #12]
 800d1d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	2220      	movs	r2, #32
 800d1d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	2200      	movs	r2, #0
 800d1de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d1e2:	2300      	movs	r3, #0
}
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	3710      	adds	r7, #16
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	bd80      	pop	{r7, pc}

0800d1ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d1ec:	b480      	push	{r7}
 800d1ee:	b085      	sub	sp, #20
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d108      	bne.n	800d20e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	2201      	movs	r2, #1
 800d200:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	2201      	movs	r2, #1
 800d208:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d20c:	e031      	b.n	800d272 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d20e:	2308      	movs	r3, #8
 800d210:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d212:	2308      	movs	r3, #8
 800d214:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	689b      	ldr	r3, [r3, #8]
 800d21c:	0e5b      	lsrs	r3, r3, #25
 800d21e:	b2db      	uxtb	r3, r3
 800d220:	f003 0307 	and.w	r3, r3, #7
 800d224:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	689b      	ldr	r3, [r3, #8]
 800d22c:	0f5b      	lsrs	r3, r3, #29
 800d22e:	b2db      	uxtb	r3, r3
 800d230:	f003 0307 	and.w	r3, r3, #7
 800d234:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d236:	7bbb      	ldrb	r3, [r7, #14]
 800d238:	7b3a      	ldrb	r2, [r7, #12]
 800d23a:	4911      	ldr	r1, [pc, #68]	@ (800d280 <UARTEx_SetNbDataToProcess+0x94>)
 800d23c:	5c8a      	ldrb	r2, [r1, r2]
 800d23e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d242:	7b3a      	ldrb	r2, [r7, #12]
 800d244:	490f      	ldr	r1, [pc, #60]	@ (800d284 <UARTEx_SetNbDataToProcess+0x98>)
 800d246:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d248:	fb93 f3f2 	sdiv	r3, r3, r2
 800d24c:	b29a      	uxth	r2, r3
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d254:	7bfb      	ldrb	r3, [r7, #15]
 800d256:	7b7a      	ldrb	r2, [r7, #13]
 800d258:	4909      	ldr	r1, [pc, #36]	@ (800d280 <UARTEx_SetNbDataToProcess+0x94>)
 800d25a:	5c8a      	ldrb	r2, [r1, r2]
 800d25c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d260:	7b7a      	ldrb	r2, [r7, #13]
 800d262:	4908      	ldr	r1, [pc, #32]	@ (800d284 <UARTEx_SetNbDataToProcess+0x98>)
 800d264:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d266:	fb93 f3f2 	sdiv	r3, r3, r2
 800d26a:	b29a      	uxth	r2, r3
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d272:	bf00      	nop
 800d274:	3714      	adds	r7, #20
 800d276:	46bd      	mov	sp, r7
 800d278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27c:	4770      	bx	lr
 800d27e:	bf00      	nop
 800d280:	0800e264 	.word	0x0800e264
 800d284:	0800e26c 	.word	0x0800e26c

0800d288 <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800d288:	b480      	push	{r7}
 800d28a:	b08b      	sub	sp, #44	@ 0x2c
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	60f8      	str	r0, [r7, #12]
 800d290:	60b9      	str	r1, [r7, #8]
 800d292:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	685b      	ldr	r3, [r3, #4]
 800d298:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800d29a:	68bb      	ldr	r3, [r7, #8]
 800d29c:	685b      	ldr	r3, [r3, #4]
 800d29e:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	685b      	ldr	r3, [r3, #4]
 800d2a4:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	881b      	ldrh	r3, [r3, #0]
 800d2aa:	461a      	mov	r2, r3
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	885b      	ldrh	r3, [r3, #2]
 800d2b0:	fb02 f303 	mul.w	r3, r2, r3
 800d2b4:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800d2b6:	697b      	ldr	r3, [r7, #20]
 800d2b8:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800d2ba:	e013      	b.n	800d2e4 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 800d2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2be:	1d1a      	adds	r2, r3, #4
 800d2c0:	627a      	str	r2, [r7, #36]	@ 0x24
 800d2c2:	ed93 7a00 	vldr	s14, [r3]
 800d2c6:	6a3b      	ldr	r3, [r7, #32]
 800d2c8:	1d1a      	adds	r2, r3, #4
 800d2ca:	623a      	str	r2, [r7, #32]
 800d2cc:	edd3 7a00 	vldr	s15, [r3]
 800d2d0:	69fb      	ldr	r3, [r7, #28]
 800d2d2:	1d1a      	adds	r2, r3, #4
 800d2d4:	61fa      	str	r2, [r7, #28]
 800d2d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d2da:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800d2de:	69bb      	ldr	r3, [r7, #24]
 800d2e0:	3b01      	subs	r3, #1
 800d2e2:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800d2e4:	69bb      	ldr	r3, [r7, #24]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d1e8      	bne.n	800d2bc <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800d2ee:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	372c      	adds	r7, #44	@ 0x2c
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fc:	4770      	bx	lr

0800d2fe <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800d2fe:	b480      	push	{r7}
 800d300:	b085      	sub	sp, #20
 800d302:	af00      	add	r7, sp, #0
 800d304:	60f8      	str	r0, [r7, #12]
 800d306:	607b      	str	r3, [r7, #4]
 800d308:	460b      	mov	r3, r1
 800d30a:	817b      	strh	r3, [r7, #10]
 800d30c:	4613      	mov	r3, r2
 800d30e:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	897a      	ldrh	r2, [r7, #10]
 800d314:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	893a      	ldrh	r2, [r7, #8]
 800d31a:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	687a      	ldr	r2, [r7, #4]
 800d320:	605a      	str	r2, [r3, #4]
}
 800d322:	bf00      	nop
 800d324:	3714      	adds	r7, #20
 800d326:	46bd      	mov	sp, r7
 800d328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32c:	4770      	bx	lr

0800d32e <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800d32e:	b480      	push	{r7}
 800d330:	b093      	sub	sp, #76	@ 0x4c
 800d332:	af00      	add	r7, sp, #0
 800d334:	60f8      	str	r0, [r7, #12]
 800d336:	60b9      	str	r1, [r7, #8]
 800d338:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	685b      	ldr	r3, [r3, #4]
 800d33e:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	685b      	ldr	r3, [r3, #4]
 800d344:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	685b      	ldr	r3, [r3, #4]
 800d34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 800d34c:	68bb      	ldr	r3, [r7, #8]
 800d34e:	685b      	ldr	r3, [r3, #4]
 800d350:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	685b      	ldr	r3, [r3, #4]
 800d356:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	881b      	ldrh	r3, [r3, #0]
 800d35c:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 800d35e:	68bb      	ldr	r3, [r7, #8]
 800d360:	885b      	ldrh	r3, [r3, #2]
 800d362:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	885b      	ldrh	r3, [r3, #2]
 800d368:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 800d36a:	2300      	movs	r3, #0
 800d36c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d36e:	8b7b      	ldrh	r3, [r7, #26]
 800d370:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 800d372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d374:	009b      	lsls	r3, r3, #2
 800d376:	69fa      	ldr	r2, [r7, #28]
 800d378:	4413      	add	r3, r2
 800d37a:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 800d37c:	8b3b      	ldrh	r3, [r7, #24]
 800d37e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	685b      	ldr	r3, [r3, #4]
 800d384:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800d386:	f04f 0300 	mov.w	r3, #0
 800d38a:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 800d38c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d38e:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 800d390:	8afb      	ldrh	r3, [r7, #22]
 800d392:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 800d394:	e017      	b.n	800d3c6 <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 800d396:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d398:	1d1a      	adds	r2, r3, #4
 800d39a:	647a      	str	r2, [r7, #68]	@ 0x44
 800d39c:	ed93 7a00 	vldr	s14, [r3]
 800d3a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3a2:	edd3 7a00 	vldr	s15, [r3]
 800d3a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d3aa:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800d3ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d3b2:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 800d3b6:	8b3b      	ldrh	r3, [r7, #24]
 800d3b8:	009b      	lsls	r3, r3, #2
 800d3ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d3bc:	4413      	add	r3, r2
 800d3be:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 800d3c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3c2:	3b01      	subs	r3, #1
 800d3c4:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 800d3c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d1e4      	bne.n	800d396 <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 800d3cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3ce:	1d1a      	adds	r2, r3, #4
 800d3d0:	63ba      	str	r2, [r7, #56]	@ 0x38
 800d3d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d3d4:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 800d3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3d8:	3b01      	subs	r3, #1
 800d3da:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 800d3dc:	8b3a      	ldrh	r2, [r7, #24]
 800d3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3e0:	1ad3      	subs	r3, r2, r3
 800d3e2:	009b      	lsls	r3, r3, #2
 800d3e4:	6a3a      	ldr	r2, [r7, #32]
 800d3e6:	4413      	add	r3, r2
 800d3e8:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 800d3ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d1ca      	bne.n	800d386 <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 800d3f0:	8b3b      	ldrh	r3, [r7, #24]
 800d3f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d3f4:	4413      	add	r3, r2
 800d3f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 800d3f8:	8afb      	ldrh	r3, [r7, #22]
 800d3fa:	009b      	lsls	r3, r3, #2
 800d3fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d3fe:	4413      	add	r3, r2
 800d400:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 800d402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d404:	3b01      	subs	r3, #1
 800d406:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 800d408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d1b1      	bne.n	800d372 <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800d40e:	2300      	movs	r3, #0
 800d410:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 800d412:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800d416:	4618      	mov	r0, r3
 800d418:	374c      	adds	r7, #76	@ 0x4c
 800d41a:	46bd      	mov	sp, r7
 800d41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d420:	4770      	bx	lr

0800d422 <arm_mat_scale_f32>:
#else
arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
        float32_t                 scale,
        arm_matrix_instance_f32 * pDst)
{
 800d422:	b480      	push	{r7}
 800d424:	b08b      	sub	sp, #44	@ 0x2c
 800d426:	af00      	add	r7, sp, #0
 800d428:	60f8      	str	r0, [r7, #12]
 800d42a:	ed87 0a02 	vstr	s0, [r7, #8]
 800d42e:	6079      	str	r1, [r7, #4]
  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	685b      	ldr	r3, [r3, #4]
 800d434:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	685b      	ldr	r3, [r3, #4]
 800d43a:	623b      	str	r3, [r7, #32]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	881b      	ldrh	r3, [r3, #0]
 800d440:	461a      	mov	r2, r3
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	885b      	ldrh	r3, [r3, #2]
 800d446:	fb02 f303 	mul.w	r3, r2, r3
 800d44a:	61bb      	str	r3, [r7, #24]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800d44c:	69bb      	ldr	r3, [r7, #24]
 800d44e:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800d450:	e010      	b.n	800d474 <arm_mat_scale_f32+0x52>
    {
      /* C(m,n) = A(m,n) * scale */

      /* Scale and store result in destination buffer. */
      *pOut++ = (*pIn++) * scale;
 800d452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d454:	1d1a      	adds	r2, r3, #4
 800d456:	627a      	str	r2, [r7, #36]	@ 0x24
 800d458:	ed93 7a00 	vldr	s14, [r3]
 800d45c:	6a3b      	ldr	r3, [r7, #32]
 800d45e:	1d1a      	adds	r2, r3, #4
 800d460:	623a      	str	r2, [r7, #32]
 800d462:	edd7 7a02 	vldr	s15, [r7, #8]
 800d466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d46a:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800d46e:	69fb      	ldr	r3, [r7, #28]
 800d470:	3b01      	subs	r3, #1
 800d472:	61fb      	str	r3, [r7, #28]
    while (blkCnt > 0U)
 800d474:	69fb      	ldr	r3, [r7, #28]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d1eb      	bne.n	800d452 <arm_mat_scale_f32+0x30>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800d47a:	2300      	movs	r3, #0
 800d47c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 800d47e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d482:	4618      	mov	r0, r3
 800d484:	372c      	adds	r7, #44	@ 0x2c
 800d486:	46bd      	mov	sp, r7
 800d488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48c:	4770      	bx	lr
	...

0800d490 <malloc>:
 800d490:	4b02      	ldr	r3, [pc, #8]	@ (800d49c <malloc+0xc>)
 800d492:	4601      	mov	r1, r0
 800d494:	6818      	ldr	r0, [r3, #0]
 800d496:	f000 b825 	b.w	800d4e4 <_malloc_r>
 800d49a:	bf00      	nop
 800d49c:	20000184 	.word	0x20000184

0800d4a0 <sbrk_aligned>:
 800d4a0:	b570      	push	{r4, r5, r6, lr}
 800d4a2:	4e0f      	ldr	r6, [pc, #60]	@ (800d4e0 <sbrk_aligned+0x40>)
 800d4a4:	460c      	mov	r4, r1
 800d4a6:	6831      	ldr	r1, [r6, #0]
 800d4a8:	4605      	mov	r5, r0
 800d4aa:	b911      	cbnz	r1, 800d4b2 <sbrk_aligned+0x12>
 800d4ac:	f000 f8ae 	bl	800d60c <_sbrk_r>
 800d4b0:	6030      	str	r0, [r6, #0]
 800d4b2:	4621      	mov	r1, r4
 800d4b4:	4628      	mov	r0, r5
 800d4b6:	f000 f8a9 	bl	800d60c <_sbrk_r>
 800d4ba:	1c43      	adds	r3, r0, #1
 800d4bc:	d103      	bne.n	800d4c6 <sbrk_aligned+0x26>
 800d4be:	f04f 34ff 	mov.w	r4, #4294967295
 800d4c2:	4620      	mov	r0, r4
 800d4c4:	bd70      	pop	{r4, r5, r6, pc}
 800d4c6:	1cc4      	adds	r4, r0, #3
 800d4c8:	f024 0403 	bic.w	r4, r4, #3
 800d4cc:	42a0      	cmp	r0, r4
 800d4ce:	d0f8      	beq.n	800d4c2 <sbrk_aligned+0x22>
 800d4d0:	1a21      	subs	r1, r4, r0
 800d4d2:	4628      	mov	r0, r5
 800d4d4:	f000 f89a 	bl	800d60c <_sbrk_r>
 800d4d8:	3001      	adds	r0, #1
 800d4da:	d1f2      	bne.n	800d4c2 <sbrk_aligned+0x22>
 800d4dc:	e7ef      	b.n	800d4be <sbrk_aligned+0x1e>
 800d4de:	bf00      	nop
 800d4e0:	20002178 	.word	0x20002178

0800d4e4 <_malloc_r>:
 800d4e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d4e8:	1ccd      	adds	r5, r1, #3
 800d4ea:	f025 0503 	bic.w	r5, r5, #3
 800d4ee:	3508      	adds	r5, #8
 800d4f0:	2d0c      	cmp	r5, #12
 800d4f2:	bf38      	it	cc
 800d4f4:	250c      	movcc	r5, #12
 800d4f6:	2d00      	cmp	r5, #0
 800d4f8:	4606      	mov	r6, r0
 800d4fa:	db01      	blt.n	800d500 <_malloc_r+0x1c>
 800d4fc:	42a9      	cmp	r1, r5
 800d4fe:	d904      	bls.n	800d50a <_malloc_r+0x26>
 800d500:	230c      	movs	r3, #12
 800d502:	6033      	str	r3, [r6, #0]
 800d504:	2000      	movs	r0, #0
 800d506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d50a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d5e0 <_malloc_r+0xfc>
 800d50e:	f000 f869 	bl	800d5e4 <__malloc_lock>
 800d512:	f8d8 3000 	ldr.w	r3, [r8]
 800d516:	461c      	mov	r4, r3
 800d518:	bb44      	cbnz	r4, 800d56c <_malloc_r+0x88>
 800d51a:	4629      	mov	r1, r5
 800d51c:	4630      	mov	r0, r6
 800d51e:	f7ff ffbf 	bl	800d4a0 <sbrk_aligned>
 800d522:	1c43      	adds	r3, r0, #1
 800d524:	4604      	mov	r4, r0
 800d526:	d158      	bne.n	800d5da <_malloc_r+0xf6>
 800d528:	f8d8 4000 	ldr.w	r4, [r8]
 800d52c:	4627      	mov	r7, r4
 800d52e:	2f00      	cmp	r7, #0
 800d530:	d143      	bne.n	800d5ba <_malloc_r+0xd6>
 800d532:	2c00      	cmp	r4, #0
 800d534:	d04b      	beq.n	800d5ce <_malloc_r+0xea>
 800d536:	6823      	ldr	r3, [r4, #0]
 800d538:	4639      	mov	r1, r7
 800d53a:	4630      	mov	r0, r6
 800d53c:	eb04 0903 	add.w	r9, r4, r3
 800d540:	f000 f864 	bl	800d60c <_sbrk_r>
 800d544:	4581      	cmp	r9, r0
 800d546:	d142      	bne.n	800d5ce <_malloc_r+0xea>
 800d548:	6821      	ldr	r1, [r4, #0]
 800d54a:	1a6d      	subs	r5, r5, r1
 800d54c:	4629      	mov	r1, r5
 800d54e:	4630      	mov	r0, r6
 800d550:	f7ff ffa6 	bl	800d4a0 <sbrk_aligned>
 800d554:	3001      	adds	r0, #1
 800d556:	d03a      	beq.n	800d5ce <_malloc_r+0xea>
 800d558:	6823      	ldr	r3, [r4, #0]
 800d55a:	442b      	add	r3, r5
 800d55c:	6023      	str	r3, [r4, #0]
 800d55e:	f8d8 3000 	ldr.w	r3, [r8]
 800d562:	685a      	ldr	r2, [r3, #4]
 800d564:	bb62      	cbnz	r2, 800d5c0 <_malloc_r+0xdc>
 800d566:	f8c8 7000 	str.w	r7, [r8]
 800d56a:	e00f      	b.n	800d58c <_malloc_r+0xa8>
 800d56c:	6822      	ldr	r2, [r4, #0]
 800d56e:	1b52      	subs	r2, r2, r5
 800d570:	d420      	bmi.n	800d5b4 <_malloc_r+0xd0>
 800d572:	2a0b      	cmp	r2, #11
 800d574:	d917      	bls.n	800d5a6 <_malloc_r+0xc2>
 800d576:	1961      	adds	r1, r4, r5
 800d578:	42a3      	cmp	r3, r4
 800d57a:	6025      	str	r5, [r4, #0]
 800d57c:	bf18      	it	ne
 800d57e:	6059      	strne	r1, [r3, #4]
 800d580:	6863      	ldr	r3, [r4, #4]
 800d582:	bf08      	it	eq
 800d584:	f8c8 1000 	streq.w	r1, [r8]
 800d588:	5162      	str	r2, [r4, r5]
 800d58a:	604b      	str	r3, [r1, #4]
 800d58c:	4630      	mov	r0, r6
 800d58e:	f000 f82f 	bl	800d5f0 <__malloc_unlock>
 800d592:	f104 000b 	add.w	r0, r4, #11
 800d596:	1d23      	adds	r3, r4, #4
 800d598:	f020 0007 	bic.w	r0, r0, #7
 800d59c:	1ac2      	subs	r2, r0, r3
 800d59e:	bf1c      	itt	ne
 800d5a0:	1a1b      	subne	r3, r3, r0
 800d5a2:	50a3      	strne	r3, [r4, r2]
 800d5a4:	e7af      	b.n	800d506 <_malloc_r+0x22>
 800d5a6:	6862      	ldr	r2, [r4, #4]
 800d5a8:	42a3      	cmp	r3, r4
 800d5aa:	bf0c      	ite	eq
 800d5ac:	f8c8 2000 	streq.w	r2, [r8]
 800d5b0:	605a      	strne	r2, [r3, #4]
 800d5b2:	e7eb      	b.n	800d58c <_malloc_r+0xa8>
 800d5b4:	4623      	mov	r3, r4
 800d5b6:	6864      	ldr	r4, [r4, #4]
 800d5b8:	e7ae      	b.n	800d518 <_malloc_r+0x34>
 800d5ba:	463c      	mov	r4, r7
 800d5bc:	687f      	ldr	r7, [r7, #4]
 800d5be:	e7b6      	b.n	800d52e <_malloc_r+0x4a>
 800d5c0:	461a      	mov	r2, r3
 800d5c2:	685b      	ldr	r3, [r3, #4]
 800d5c4:	42a3      	cmp	r3, r4
 800d5c6:	d1fb      	bne.n	800d5c0 <_malloc_r+0xdc>
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	6053      	str	r3, [r2, #4]
 800d5cc:	e7de      	b.n	800d58c <_malloc_r+0xa8>
 800d5ce:	230c      	movs	r3, #12
 800d5d0:	6033      	str	r3, [r6, #0]
 800d5d2:	4630      	mov	r0, r6
 800d5d4:	f000 f80c 	bl	800d5f0 <__malloc_unlock>
 800d5d8:	e794      	b.n	800d504 <_malloc_r+0x20>
 800d5da:	6005      	str	r5, [r0, #0]
 800d5dc:	e7d6      	b.n	800d58c <_malloc_r+0xa8>
 800d5de:	bf00      	nop
 800d5e0:	2000217c 	.word	0x2000217c

0800d5e4 <__malloc_lock>:
 800d5e4:	4801      	ldr	r0, [pc, #4]	@ (800d5ec <__malloc_lock+0x8>)
 800d5e6:	f000 b84b 	b.w	800d680 <__retarget_lock_acquire_recursive>
 800d5ea:	bf00      	nop
 800d5ec:	200022bc 	.word	0x200022bc

0800d5f0 <__malloc_unlock>:
 800d5f0:	4801      	ldr	r0, [pc, #4]	@ (800d5f8 <__malloc_unlock+0x8>)
 800d5f2:	f000 b846 	b.w	800d682 <__retarget_lock_release_recursive>
 800d5f6:	bf00      	nop
 800d5f8:	200022bc 	.word	0x200022bc

0800d5fc <memset>:
 800d5fc:	4402      	add	r2, r0
 800d5fe:	4603      	mov	r3, r0
 800d600:	4293      	cmp	r3, r2
 800d602:	d100      	bne.n	800d606 <memset+0xa>
 800d604:	4770      	bx	lr
 800d606:	f803 1b01 	strb.w	r1, [r3], #1
 800d60a:	e7f9      	b.n	800d600 <memset+0x4>

0800d60c <_sbrk_r>:
 800d60c:	b538      	push	{r3, r4, r5, lr}
 800d60e:	4d06      	ldr	r5, [pc, #24]	@ (800d628 <_sbrk_r+0x1c>)
 800d610:	2300      	movs	r3, #0
 800d612:	4604      	mov	r4, r0
 800d614:	4608      	mov	r0, r1
 800d616:	602b      	str	r3, [r5, #0]
 800d618:	f7f7 fd3a 	bl	8005090 <_sbrk>
 800d61c:	1c43      	adds	r3, r0, #1
 800d61e:	d102      	bne.n	800d626 <_sbrk_r+0x1a>
 800d620:	682b      	ldr	r3, [r5, #0]
 800d622:	b103      	cbz	r3, 800d626 <_sbrk_r+0x1a>
 800d624:	6023      	str	r3, [r4, #0]
 800d626:	bd38      	pop	{r3, r4, r5, pc}
 800d628:	200022b8 	.word	0x200022b8

0800d62c <__errno>:
 800d62c:	4b01      	ldr	r3, [pc, #4]	@ (800d634 <__errno+0x8>)
 800d62e:	6818      	ldr	r0, [r3, #0]
 800d630:	4770      	bx	lr
 800d632:	bf00      	nop
 800d634:	20000184 	.word	0x20000184

0800d638 <__libc_init_array>:
 800d638:	b570      	push	{r4, r5, r6, lr}
 800d63a:	4d0d      	ldr	r5, [pc, #52]	@ (800d670 <__libc_init_array+0x38>)
 800d63c:	4c0d      	ldr	r4, [pc, #52]	@ (800d674 <__libc_init_array+0x3c>)
 800d63e:	1b64      	subs	r4, r4, r5
 800d640:	10a4      	asrs	r4, r4, #2
 800d642:	2600      	movs	r6, #0
 800d644:	42a6      	cmp	r6, r4
 800d646:	d109      	bne.n	800d65c <__libc_init_array+0x24>
 800d648:	4d0b      	ldr	r5, [pc, #44]	@ (800d678 <__libc_init_array+0x40>)
 800d64a:	4c0c      	ldr	r4, [pc, #48]	@ (800d67c <__libc_init_array+0x44>)
 800d64c:	f000 fdbe 	bl	800e1cc <_init>
 800d650:	1b64      	subs	r4, r4, r5
 800d652:	10a4      	asrs	r4, r4, #2
 800d654:	2600      	movs	r6, #0
 800d656:	42a6      	cmp	r6, r4
 800d658:	d105      	bne.n	800d666 <__libc_init_array+0x2e>
 800d65a:	bd70      	pop	{r4, r5, r6, pc}
 800d65c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d660:	4798      	blx	r3
 800d662:	3601      	adds	r6, #1
 800d664:	e7ee      	b.n	800d644 <__libc_init_array+0xc>
 800d666:	f855 3b04 	ldr.w	r3, [r5], #4
 800d66a:	4798      	blx	r3
 800d66c:	3601      	adds	r6, #1
 800d66e:	e7f2      	b.n	800d656 <__libc_init_array+0x1e>
 800d670:	0800e64c 	.word	0x0800e64c
 800d674:	0800e64c 	.word	0x0800e64c
 800d678:	0800e64c 	.word	0x0800e64c
 800d67c:	0800e650 	.word	0x0800e650

0800d680 <__retarget_lock_acquire_recursive>:
 800d680:	4770      	bx	lr

0800d682 <__retarget_lock_release_recursive>:
 800d682:	4770      	bx	lr

0800d684 <memcpy>:
 800d684:	440a      	add	r2, r1
 800d686:	4291      	cmp	r1, r2
 800d688:	f100 33ff 	add.w	r3, r0, #4294967295
 800d68c:	d100      	bne.n	800d690 <memcpy+0xc>
 800d68e:	4770      	bx	lr
 800d690:	b510      	push	{r4, lr}
 800d692:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d696:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d69a:	4291      	cmp	r1, r2
 800d69c:	d1f9      	bne.n	800d692 <memcpy+0xe>
 800d69e:	bd10      	pop	{r4, pc}

0800d6a0 <sqrtf>:
 800d6a0:	b508      	push	{r3, lr}
 800d6a2:	ed2d 8b02 	vpush	{d8}
 800d6a6:	eeb0 8a40 	vmov.f32	s16, s0
 800d6aa:	f000 f8a1 	bl	800d7f0 <__ieee754_sqrtf>
 800d6ae:	eeb4 8a48 	vcmp.f32	s16, s16
 800d6b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6b6:	d60c      	bvs.n	800d6d2 <sqrtf+0x32>
 800d6b8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800d6d8 <sqrtf+0x38>
 800d6bc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d6c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6c4:	d505      	bpl.n	800d6d2 <sqrtf+0x32>
 800d6c6:	f7ff ffb1 	bl	800d62c <__errno>
 800d6ca:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800d6ce:	2321      	movs	r3, #33	@ 0x21
 800d6d0:	6003      	str	r3, [r0, #0]
 800d6d2:	ecbd 8b02 	vpop	{d8}
 800d6d6:	bd08      	pop	{r3, pc}
 800d6d8:	00000000 	.word	0x00000000

0800d6dc <cosf>:
 800d6dc:	ee10 3a10 	vmov	r3, s0
 800d6e0:	b507      	push	{r0, r1, r2, lr}
 800d6e2:	4a1e      	ldr	r2, [pc, #120]	@ (800d75c <cosf+0x80>)
 800d6e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d6e8:	4293      	cmp	r3, r2
 800d6ea:	d806      	bhi.n	800d6fa <cosf+0x1e>
 800d6ec:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800d760 <cosf+0x84>
 800d6f0:	b003      	add	sp, #12
 800d6f2:	f85d eb04 	ldr.w	lr, [sp], #4
 800d6f6:	f000 b87f 	b.w	800d7f8 <__kernel_cosf>
 800d6fa:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d6fe:	d304      	bcc.n	800d70a <cosf+0x2e>
 800d700:	ee30 0a40 	vsub.f32	s0, s0, s0
 800d704:	b003      	add	sp, #12
 800d706:	f85d fb04 	ldr.w	pc, [sp], #4
 800d70a:	4668      	mov	r0, sp
 800d70c:	f000 f914 	bl	800d938 <__ieee754_rem_pio2f>
 800d710:	f000 0003 	and.w	r0, r0, #3
 800d714:	2801      	cmp	r0, #1
 800d716:	d009      	beq.n	800d72c <cosf+0x50>
 800d718:	2802      	cmp	r0, #2
 800d71a:	d010      	beq.n	800d73e <cosf+0x62>
 800d71c:	b9b0      	cbnz	r0, 800d74c <cosf+0x70>
 800d71e:	eddd 0a01 	vldr	s1, [sp, #4]
 800d722:	ed9d 0a00 	vldr	s0, [sp]
 800d726:	f000 f867 	bl	800d7f8 <__kernel_cosf>
 800d72a:	e7eb      	b.n	800d704 <cosf+0x28>
 800d72c:	eddd 0a01 	vldr	s1, [sp, #4]
 800d730:	ed9d 0a00 	vldr	s0, [sp]
 800d734:	f000 f8b8 	bl	800d8a8 <__kernel_sinf>
 800d738:	eeb1 0a40 	vneg.f32	s0, s0
 800d73c:	e7e2      	b.n	800d704 <cosf+0x28>
 800d73e:	eddd 0a01 	vldr	s1, [sp, #4]
 800d742:	ed9d 0a00 	vldr	s0, [sp]
 800d746:	f000 f857 	bl	800d7f8 <__kernel_cosf>
 800d74a:	e7f5      	b.n	800d738 <cosf+0x5c>
 800d74c:	eddd 0a01 	vldr	s1, [sp, #4]
 800d750:	ed9d 0a00 	vldr	s0, [sp]
 800d754:	2001      	movs	r0, #1
 800d756:	f000 f8a7 	bl	800d8a8 <__kernel_sinf>
 800d75a:	e7d3      	b.n	800d704 <cosf+0x28>
 800d75c:	3f490fd8 	.word	0x3f490fd8
 800d760:	00000000 	.word	0x00000000

0800d764 <sinf>:
 800d764:	ee10 3a10 	vmov	r3, s0
 800d768:	b507      	push	{r0, r1, r2, lr}
 800d76a:	4a1f      	ldr	r2, [pc, #124]	@ (800d7e8 <sinf+0x84>)
 800d76c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d770:	4293      	cmp	r3, r2
 800d772:	d807      	bhi.n	800d784 <sinf+0x20>
 800d774:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800d7ec <sinf+0x88>
 800d778:	2000      	movs	r0, #0
 800d77a:	b003      	add	sp, #12
 800d77c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d780:	f000 b892 	b.w	800d8a8 <__kernel_sinf>
 800d784:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d788:	d304      	bcc.n	800d794 <sinf+0x30>
 800d78a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800d78e:	b003      	add	sp, #12
 800d790:	f85d fb04 	ldr.w	pc, [sp], #4
 800d794:	4668      	mov	r0, sp
 800d796:	f000 f8cf 	bl	800d938 <__ieee754_rem_pio2f>
 800d79a:	f000 0003 	and.w	r0, r0, #3
 800d79e:	2801      	cmp	r0, #1
 800d7a0:	d00a      	beq.n	800d7b8 <sinf+0x54>
 800d7a2:	2802      	cmp	r0, #2
 800d7a4:	d00f      	beq.n	800d7c6 <sinf+0x62>
 800d7a6:	b9c0      	cbnz	r0, 800d7da <sinf+0x76>
 800d7a8:	eddd 0a01 	vldr	s1, [sp, #4]
 800d7ac:	ed9d 0a00 	vldr	s0, [sp]
 800d7b0:	2001      	movs	r0, #1
 800d7b2:	f000 f879 	bl	800d8a8 <__kernel_sinf>
 800d7b6:	e7ea      	b.n	800d78e <sinf+0x2a>
 800d7b8:	eddd 0a01 	vldr	s1, [sp, #4]
 800d7bc:	ed9d 0a00 	vldr	s0, [sp]
 800d7c0:	f000 f81a 	bl	800d7f8 <__kernel_cosf>
 800d7c4:	e7e3      	b.n	800d78e <sinf+0x2a>
 800d7c6:	eddd 0a01 	vldr	s1, [sp, #4]
 800d7ca:	ed9d 0a00 	vldr	s0, [sp]
 800d7ce:	2001      	movs	r0, #1
 800d7d0:	f000 f86a 	bl	800d8a8 <__kernel_sinf>
 800d7d4:	eeb1 0a40 	vneg.f32	s0, s0
 800d7d8:	e7d9      	b.n	800d78e <sinf+0x2a>
 800d7da:	eddd 0a01 	vldr	s1, [sp, #4]
 800d7de:	ed9d 0a00 	vldr	s0, [sp]
 800d7e2:	f000 f809 	bl	800d7f8 <__kernel_cosf>
 800d7e6:	e7f5      	b.n	800d7d4 <sinf+0x70>
 800d7e8:	3f490fd8 	.word	0x3f490fd8
 800d7ec:	00000000 	.word	0x00000000

0800d7f0 <__ieee754_sqrtf>:
 800d7f0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d7f4:	4770      	bx	lr
	...

0800d7f8 <__kernel_cosf>:
 800d7f8:	ee10 3a10 	vmov	r3, s0
 800d7fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d800:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800d804:	eef0 6a40 	vmov.f32	s13, s0
 800d808:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d80c:	d204      	bcs.n	800d818 <__kernel_cosf+0x20>
 800d80e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800d812:	ee17 2a90 	vmov	r2, s15
 800d816:	b342      	cbz	r2, 800d86a <__kernel_cosf+0x72>
 800d818:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800d81c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800d888 <__kernel_cosf+0x90>
 800d820:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800d88c <__kernel_cosf+0x94>
 800d824:	4a1a      	ldr	r2, [pc, #104]	@ (800d890 <__kernel_cosf+0x98>)
 800d826:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d82a:	4293      	cmp	r3, r2
 800d82c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d894 <__kernel_cosf+0x9c>
 800d830:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d834:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800d898 <__kernel_cosf+0xa0>
 800d838:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d83c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800d89c <__kernel_cosf+0xa4>
 800d840:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d844:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800d8a0 <__kernel_cosf+0xa8>
 800d848:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d84c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800d850:	ee26 6a07 	vmul.f32	s12, s12, s14
 800d854:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d858:	eee7 0a06 	vfma.f32	s1, s14, s12
 800d85c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d860:	d804      	bhi.n	800d86c <__kernel_cosf+0x74>
 800d862:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d866:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d86a:	4770      	bx	lr
 800d86c:	4a0d      	ldr	r2, [pc, #52]	@ (800d8a4 <__kernel_cosf+0xac>)
 800d86e:	4293      	cmp	r3, r2
 800d870:	bf9a      	itte	ls
 800d872:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800d876:	ee07 3a10 	vmovls	s14, r3
 800d87a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800d87e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d882:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d886:	e7ec      	b.n	800d862 <__kernel_cosf+0x6a>
 800d888:	ad47d74e 	.word	0xad47d74e
 800d88c:	310f74f6 	.word	0x310f74f6
 800d890:	3e999999 	.word	0x3e999999
 800d894:	b493f27c 	.word	0xb493f27c
 800d898:	37d00d01 	.word	0x37d00d01
 800d89c:	bab60b61 	.word	0xbab60b61
 800d8a0:	3d2aaaab 	.word	0x3d2aaaab
 800d8a4:	3f480000 	.word	0x3f480000

0800d8a8 <__kernel_sinf>:
 800d8a8:	ee10 3a10 	vmov	r3, s0
 800d8ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d8b0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800d8b4:	d204      	bcs.n	800d8c0 <__kernel_sinf+0x18>
 800d8b6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d8ba:	ee17 3a90 	vmov	r3, s15
 800d8be:	b35b      	cbz	r3, 800d918 <__kernel_sinf+0x70>
 800d8c0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d8c4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800d91c <__kernel_sinf+0x74>
 800d8c8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800d920 <__kernel_sinf+0x78>
 800d8cc:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d8d0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800d924 <__kernel_sinf+0x7c>
 800d8d4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d8d8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800d928 <__kernel_sinf+0x80>
 800d8dc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d8e0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800d92c <__kernel_sinf+0x84>
 800d8e4:	ee60 6a07 	vmul.f32	s13, s0, s14
 800d8e8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d8ec:	b930      	cbnz	r0, 800d8fc <__kernel_sinf+0x54>
 800d8ee:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800d930 <__kernel_sinf+0x88>
 800d8f2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d8f6:	eea6 0a26 	vfma.f32	s0, s12, s13
 800d8fa:	4770      	bx	lr
 800d8fc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800d900:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800d904:	eee0 7a86 	vfma.f32	s15, s1, s12
 800d908:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800d90c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800d934 <__kernel_sinf+0x8c>
 800d910:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800d914:	ee30 0a60 	vsub.f32	s0, s0, s1
 800d918:	4770      	bx	lr
 800d91a:	bf00      	nop
 800d91c:	2f2ec9d3 	.word	0x2f2ec9d3
 800d920:	b2d72f34 	.word	0xb2d72f34
 800d924:	3638ef1b 	.word	0x3638ef1b
 800d928:	b9500d01 	.word	0xb9500d01
 800d92c:	3c088889 	.word	0x3c088889
 800d930:	be2aaaab 	.word	0xbe2aaaab
 800d934:	3e2aaaab 	.word	0x3e2aaaab

0800d938 <__ieee754_rem_pio2f>:
 800d938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d93a:	ee10 6a10 	vmov	r6, s0
 800d93e:	4b88      	ldr	r3, [pc, #544]	@ (800db60 <__ieee754_rem_pio2f+0x228>)
 800d940:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800d944:	429d      	cmp	r5, r3
 800d946:	b087      	sub	sp, #28
 800d948:	4604      	mov	r4, r0
 800d94a:	d805      	bhi.n	800d958 <__ieee754_rem_pio2f+0x20>
 800d94c:	2300      	movs	r3, #0
 800d94e:	ed80 0a00 	vstr	s0, [r0]
 800d952:	6043      	str	r3, [r0, #4]
 800d954:	2000      	movs	r0, #0
 800d956:	e022      	b.n	800d99e <__ieee754_rem_pio2f+0x66>
 800d958:	4b82      	ldr	r3, [pc, #520]	@ (800db64 <__ieee754_rem_pio2f+0x22c>)
 800d95a:	429d      	cmp	r5, r3
 800d95c:	d83a      	bhi.n	800d9d4 <__ieee754_rem_pio2f+0x9c>
 800d95e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800d962:	2e00      	cmp	r6, #0
 800d964:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800db68 <__ieee754_rem_pio2f+0x230>
 800d968:	4a80      	ldr	r2, [pc, #512]	@ (800db6c <__ieee754_rem_pio2f+0x234>)
 800d96a:	f023 030f 	bic.w	r3, r3, #15
 800d96e:	dd18      	ble.n	800d9a2 <__ieee754_rem_pio2f+0x6a>
 800d970:	4293      	cmp	r3, r2
 800d972:	ee70 7a47 	vsub.f32	s15, s0, s14
 800d976:	bf09      	itett	eq
 800d978:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800db70 <__ieee754_rem_pio2f+0x238>
 800d97c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800db74 <__ieee754_rem_pio2f+0x23c>
 800d980:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800db78 <__ieee754_rem_pio2f+0x240>
 800d984:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800d988:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800d98c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d990:	ed80 7a00 	vstr	s14, [r0]
 800d994:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d998:	edc0 7a01 	vstr	s15, [r0, #4]
 800d99c:	2001      	movs	r0, #1
 800d99e:	b007      	add	sp, #28
 800d9a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9a2:	4293      	cmp	r3, r2
 800d9a4:	ee70 7a07 	vadd.f32	s15, s0, s14
 800d9a8:	bf09      	itett	eq
 800d9aa:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800db70 <__ieee754_rem_pio2f+0x238>
 800d9ae:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800db74 <__ieee754_rem_pio2f+0x23c>
 800d9b2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800db78 <__ieee754_rem_pio2f+0x240>
 800d9b6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800d9ba:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d9be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d9c2:	ed80 7a00 	vstr	s14, [r0]
 800d9c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d9ca:	edc0 7a01 	vstr	s15, [r0, #4]
 800d9ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d9d2:	e7e4      	b.n	800d99e <__ieee754_rem_pio2f+0x66>
 800d9d4:	4b69      	ldr	r3, [pc, #420]	@ (800db7c <__ieee754_rem_pio2f+0x244>)
 800d9d6:	429d      	cmp	r5, r3
 800d9d8:	d873      	bhi.n	800dac2 <__ieee754_rem_pio2f+0x18a>
 800d9da:	f000 f8dd 	bl	800db98 <fabsf>
 800d9de:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800db80 <__ieee754_rem_pio2f+0x248>
 800d9e2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d9e6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d9ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d9ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d9f2:	ee17 0a90 	vmov	r0, s15
 800d9f6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800db68 <__ieee754_rem_pio2f+0x230>
 800d9fa:	eea7 0a67 	vfms.f32	s0, s14, s15
 800d9fe:	281f      	cmp	r0, #31
 800da00:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800db74 <__ieee754_rem_pio2f+0x23c>
 800da04:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da08:	eeb1 6a47 	vneg.f32	s12, s14
 800da0c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800da10:	ee16 1a90 	vmov	r1, s13
 800da14:	dc09      	bgt.n	800da2a <__ieee754_rem_pio2f+0xf2>
 800da16:	4a5b      	ldr	r2, [pc, #364]	@ (800db84 <__ieee754_rem_pio2f+0x24c>)
 800da18:	1e47      	subs	r7, r0, #1
 800da1a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800da1e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800da22:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800da26:	4293      	cmp	r3, r2
 800da28:	d107      	bne.n	800da3a <__ieee754_rem_pio2f+0x102>
 800da2a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800da2e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800da32:	2a08      	cmp	r2, #8
 800da34:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800da38:	dc14      	bgt.n	800da64 <__ieee754_rem_pio2f+0x12c>
 800da3a:	6021      	str	r1, [r4, #0]
 800da3c:	ed94 7a00 	vldr	s14, [r4]
 800da40:	ee30 0a47 	vsub.f32	s0, s0, s14
 800da44:	2e00      	cmp	r6, #0
 800da46:	ee30 0a67 	vsub.f32	s0, s0, s15
 800da4a:	ed84 0a01 	vstr	s0, [r4, #4]
 800da4e:	daa6      	bge.n	800d99e <__ieee754_rem_pio2f+0x66>
 800da50:	eeb1 7a47 	vneg.f32	s14, s14
 800da54:	eeb1 0a40 	vneg.f32	s0, s0
 800da58:	ed84 7a00 	vstr	s14, [r4]
 800da5c:	ed84 0a01 	vstr	s0, [r4, #4]
 800da60:	4240      	negs	r0, r0
 800da62:	e79c      	b.n	800d99e <__ieee754_rem_pio2f+0x66>
 800da64:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800db70 <__ieee754_rem_pio2f+0x238>
 800da68:	eef0 6a40 	vmov.f32	s13, s0
 800da6c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800da70:	ee70 7a66 	vsub.f32	s15, s0, s13
 800da74:	eee6 7a25 	vfma.f32	s15, s12, s11
 800da78:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800db78 <__ieee754_rem_pio2f+0x240>
 800da7c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800da80:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800da84:	ee15 2a90 	vmov	r2, s11
 800da88:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800da8c:	1a5b      	subs	r3, r3, r1
 800da8e:	2b19      	cmp	r3, #25
 800da90:	dc04      	bgt.n	800da9c <__ieee754_rem_pio2f+0x164>
 800da92:	edc4 5a00 	vstr	s11, [r4]
 800da96:	eeb0 0a66 	vmov.f32	s0, s13
 800da9a:	e7cf      	b.n	800da3c <__ieee754_rem_pio2f+0x104>
 800da9c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800db88 <__ieee754_rem_pio2f+0x250>
 800daa0:	eeb0 0a66 	vmov.f32	s0, s13
 800daa4:	eea6 0a25 	vfma.f32	s0, s12, s11
 800daa8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800daac:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800db8c <__ieee754_rem_pio2f+0x254>
 800dab0:	eee6 7a25 	vfma.f32	s15, s12, s11
 800dab4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800dab8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800dabc:	ed84 7a00 	vstr	s14, [r4]
 800dac0:	e7bc      	b.n	800da3c <__ieee754_rem_pio2f+0x104>
 800dac2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800dac6:	d306      	bcc.n	800dad6 <__ieee754_rem_pio2f+0x19e>
 800dac8:	ee70 7a40 	vsub.f32	s15, s0, s0
 800dacc:	edc0 7a01 	vstr	s15, [r0, #4]
 800dad0:	edc0 7a00 	vstr	s15, [r0]
 800dad4:	e73e      	b.n	800d954 <__ieee754_rem_pio2f+0x1c>
 800dad6:	15ea      	asrs	r2, r5, #23
 800dad8:	3a86      	subs	r2, #134	@ 0x86
 800dada:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800dade:	ee07 3a90 	vmov	s15, r3
 800dae2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800dae6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800db90 <__ieee754_rem_pio2f+0x258>
 800daea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800daee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800daf2:	ed8d 7a03 	vstr	s14, [sp, #12]
 800daf6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800dafa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800dafe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800db02:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800db06:	ed8d 7a04 	vstr	s14, [sp, #16]
 800db0a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800db0e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800db12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db16:	edcd 7a05 	vstr	s15, [sp, #20]
 800db1a:	d11e      	bne.n	800db5a <__ieee754_rem_pio2f+0x222>
 800db1c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800db20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db24:	bf0c      	ite	eq
 800db26:	2301      	moveq	r3, #1
 800db28:	2302      	movne	r3, #2
 800db2a:	491a      	ldr	r1, [pc, #104]	@ (800db94 <__ieee754_rem_pio2f+0x25c>)
 800db2c:	9101      	str	r1, [sp, #4]
 800db2e:	2102      	movs	r1, #2
 800db30:	9100      	str	r1, [sp, #0]
 800db32:	a803      	add	r0, sp, #12
 800db34:	4621      	mov	r1, r4
 800db36:	f000 f89d 	bl	800dc74 <__kernel_rem_pio2f>
 800db3a:	2e00      	cmp	r6, #0
 800db3c:	f6bf af2f 	bge.w	800d99e <__ieee754_rem_pio2f+0x66>
 800db40:	edd4 7a00 	vldr	s15, [r4]
 800db44:	eef1 7a67 	vneg.f32	s15, s15
 800db48:	edc4 7a00 	vstr	s15, [r4]
 800db4c:	edd4 7a01 	vldr	s15, [r4, #4]
 800db50:	eef1 7a67 	vneg.f32	s15, s15
 800db54:	edc4 7a01 	vstr	s15, [r4, #4]
 800db58:	e782      	b.n	800da60 <__ieee754_rem_pio2f+0x128>
 800db5a:	2303      	movs	r3, #3
 800db5c:	e7e5      	b.n	800db2a <__ieee754_rem_pio2f+0x1f2>
 800db5e:	bf00      	nop
 800db60:	3f490fd8 	.word	0x3f490fd8
 800db64:	4016cbe3 	.word	0x4016cbe3
 800db68:	3fc90f80 	.word	0x3fc90f80
 800db6c:	3fc90fd0 	.word	0x3fc90fd0
 800db70:	37354400 	.word	0x37354400
 800db74:	37354443 	.word	0x37354443
 800db78:	2e85a308 	.word	0x2e85a308
 800db7c:	43490f80 	.word	0x43490f80
 800db80:	3f22f984 	.word	0x3f22f984
 800db84:	0800e274 	.word	0x0800e274
 800db88:	2e85a300 	.word	0x2e85a300
 800db8c:	248d3132 	.word	0x248d3132
 800db90:	43800000 	.word	0x43800000
 800db94:	0800e2f4 	.word	0x0800e2f4

0800db98 <fabsf>:
 800db98:	ee10 3a10 	vmov	r3, s0
 800db9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dba0:	ee00 3a10 	vmov	s0, r3
 800dba4:	4770      	bx	lr
	...

0800dba8 <scalbnf>:
 800dba8:	ee10 3a10 	vmov	r3, s0
 800dbac:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800dbb0:	d02b      	beq.n	800dc0a <scalbnf+0x62>
 800dbb2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800dbb6:	d302      	bcc.n	800dbbe <scalbnf+0x16>
 800dbb8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dbbc:	4770      	bx	lr
 800dbbe:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800dbc2:	d123      	bne.n	800dc0c <scalbnf+0x64>
 800dbc4:	4b24      	ldr	r3, [pc, #144]	@ (800dc58 <scalbnf+0xb0>)
 800dbc6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800dc5c <scalbnf+0xb4>
 800dbca:	4298      	cmp	r0, r3
 800dbcc:	ee20 0a27 	vmul.f32	s0, s0, s15
 800dbd0:	db17      	blt.n	800dc02 <scalbnf+0x5a>
 800dbd2:	ee10 3a10 	vmov	r3, s0
 800dbd6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800dbda:	3a19      	subs	r2, #25
 800dbdc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800dbe0:	4288      	cmp	r0, r1
 800dbe2:	dd15      	ble.n	800dc10 <scalbnf+0x68>
 800dbe4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800dc60 <scalbnf+0xb8>
 800dbe8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800dc64 <scalbnf+0xbc>
 800dbec:	ee10 3a10 	vmov	r3, s0
 800dbf0:	eeb0 7a67 	vmov.f32	s14, s15
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	bfb8      	it	lt
 800dbf8:	eef0 7a66 	vmovlt.f32	s15, s13
 800dbfc:	ee27 0a87 	vmul.f32	s0, s15, s14
 800dc00:	4770      	bx	lr
 800dc02:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800dc68 <scalbnf+0xc0>
 800dc06:	ee27 0a80 	vmul.f32	s0, s15, s0
 800dc0a:	4770      	bx	lr
 800dc0c:	0dd2      	lsrs	r2, r2, #23
 800dc0e:	e7e5      	b.n	800dbdc <scalbnf+0x34>
 800dc10:	4410      	add	r0, r2
 800dc12:	28fe      	cmp	r0, #254	@ 0xfe
 800dc14:	dce6      	bgt.n	800dbe4 <scalbnf+0x3c>
 800dc16:	2800      	cmp	r0, #0
 800dc18:	dd06      	ble.n	800dc28 <scalbnf+0x80>
 800dc1a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800dc1e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800dc22:	ee00 3a10 	vmov	s0, r3
 800dc26:	4770      	bx	lr
 800dc28:	f110 0f16 	cmn.w	r0, #22
 800dc2c:	da09      	bge.n	800dc42 <scalbnf+0x9a>
 800dc2e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800dc68 <scalbnf+0xc0>
 800dc32:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800dc6c <scalbnf+0xc4>
 800dc36:	ee10 3a10 	vmov	r3, s0
 800dc3a:	eeb0 7a67 	vmov.f32	s14, s15
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	e7d9      	b.n	800dbf6 <scalbnf+0x4e>
 800dc42:	3019      	adds	r0, #25
 800dc44:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800dc48:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800dc4c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800dc70 <scalbnf+0xc8>
 800dc50:	ee07 3a90 	vmov	s15, r3
 800dc54:	e7d7      	b.n	800dc06 <scalbnf+0x5e>
 800dc56:	bf00      	nop
 800dc58:	ffff3cb0 	.word	0xffff3cb0
 800dc5c:	4c000000 	.word	0x4c000000
 800dc60:	7149f2ca 	.word	0x7149f2ca
 800dc64:	f149f2ca 	.word	0xf149f2ca
 800dc68:	0da24260 	.word	0x0da24260
 800dc6c:	8da24260 	.word	0x8da24260
 800dc70:	33000000 	.word	0x33000000

0800dc74 <__kernel_rem_pio2f>:
 800dc74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc78:	ed2d 8b04 	vpush	{d8-d9}
 800dc7c:	b0d9      	sub	sp, #356	@ 0x164
 800dc7e:	4690      	mov	r8, r2
 800dc80:	9001      	str	r0, [sp, #4]
 800dc82:	4ab6      	ldr	r2, [pc, #728]	@ (800df5c <__kernel_rem_pio2f+0x2e8>)
 800dc84:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800dc86:	f118 0f04 	cmn.w	r8, #4
 800dc8a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800dc8e:	460f      	mov	r7, r1
 800dc90:	f103 3bff 	add.w	fp, r3, #4294967295
 800dc94:	db26      	blt.n	800dce4 <__kernel_rem_pio2f+0x70>
 800dc96:	f1b8 0203 	subs.w	r2, r8, #3
 800dc9a:	bf48      	it	mi
 800dc9c:	f108 0204 	addmi.w	r2, r8, #4
 800dca0:	10d2      	asrs	r2, r2, #3
 800dca2:	1c55      	adds	r5, r2, #1
 800dca4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800dca6:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800df6c <__kernel_rem_pio2f+0x2f8>
 800dcaa:	00e8      	lsls	r0, r5, #3
 800dcac:	eba2 060b 	sub.w	r6, r2, fp
 800dcb0:	9002      	str	r0, [sp, #8]
 800dcb2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800dcb6:	eb0a 0c0b 	add.w	ip, sl, fp
 800dcba:	ac1c      	add	r4, sp, #112	@ 0x70
 800dcbc:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800dcc0:	2000      	movs	r0, #0
 800dcc2:	4560      	cmp	r0, ip
 800dcc4:	dd10      	ble.n	800dce8 <__kernel_rem_pio2f+0x74>
 800dcc6:	a91c      	add	r1, sp, #112	@ 0x70
 800dcc8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800dccc:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800dcd0:	2600      	movs	r6, #0
 800dcd2:	4556      	cmp	r6, sl
 800dcd4:	dc24      	bgt.n	800dd20 <__kernel_rem_pio2f+0xac>
 800dcd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 800dcda:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800df6c <__kernel_rem_pio2f+0x2f8>
 800dcde:	4684      	mov	ip, r0
 800dce0:	2400      	movs	r4, #0
 800dce2:	e016      	b.n	800dd12 <__kernel_rem_pio2f+0x9e>
 800dce4:	2200      	movs	r2, #0
 800dce6:	e7dc      	b.n	800dca2 <__kernel_rem_pio2f+0x2e>
 800dce8:	42c6      	cmn	r6, r0
 800dcea:	bf5d      	ittte	pl
 800dcec:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800dcf0:	ee07 1a90 	vmovpl	s15, r1
 800dcf4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800dcf8:	eef0 7a47 	vmovmi.f32	s15, s14
 800dcfc:	ece4 7a01 	vstmia	r4!, {s15}
 800dd00:	3001      	adds	r0, #1
 800dd02:	e7de      	b.n	800dcc2 <__kernel_rem_pio2f+0x4e>
 800dd04:	ecfe 6a01 	vldmia	lr!, {s13}
 800dd08:	ed3c 7a01 	vldmdb	ip!, {s14}
 800dd0c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800dd10:	3401      	adds	r4, #1
 800dd12:	455c      	cmp	r4, fp
 800dd14:	ddf6      	ble.n	800dd04 <__kernel_rem_pio2f+0x90>
 800dd16:	ece9 7a01 	vstmia	r9!, {s15}
 800dd1a:	3601      	adds	r6, #1
 800dd1c:	3004      	adds	r0, #4
 800dd1e:	e7d8      	b.n	800dcd2 <__kernel_rem_pio2f+0x5e>
 800dd20:	a908      	add	r1, sp, #32
 800dd22:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dd26:	9104      	str	r1, [sp, #16]
 800dd28:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800dd2a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800df68 <__kernel_rem_pio2f+0x2f4>
 800dd2e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800df64 <__kernel_rem_pio2f+0x2f0>
 800dd32:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800dd36:	9203      	str	r2, [sp, #12]
 800dd38:	4654      	mov	r4, sl
 800dd3a:	00a2      	lsls	r2, r4, #2
 800dd3c:	9205      	str	r2, [sp, #20]
 800dd3e:	aa58      	add	r2, sp, #352	@ 0x160
 800dd40:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800dd44:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800dd48:	a944      	add	r1, sp, #272	@ 0x110
 800dd4a:	aa08      	add	r2, sp, #32
 800dd4c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800dd50:	4694      	mov	ip, r2
 800dd52:	4626      	mov	r6, r4
 800dd54:	2e00      	cmp	r6, #0
 800dd56:	dc4c      	bgt.n	800ddf2 <__kernel_rem_pio2f+0x17e>
 800dd58:	4628      	mov	r0, r5
 800dd5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800dd5e:	f7ff ff23 	bl	800dba8 <scalbnf>
 800dd62:	eeb0 8a40 	vmov.f32	s16, s0
 800dd66:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800dd6a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800dd6e:	f000 f9e9 	bl	800e144 <floorf>
 800dd72:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800dd76:	eea0 8a67 	vfms.f32	s16, s0, s15
 800dd7a:	2d00      	cmp	r5, #0
 800dd7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dd80:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800dd84:	ee17 9a90 	vmov	r9, s15
 800dd88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dd8c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800dd90:	dd41      	ble.n	800de16 <__kernel_rem_pio2f+0x1a2>
 800dd92:	f104 3cff 	add.w	ip, r4, #4294967295
 800dd96:	a908      	add	r1, sp, #32
 800dd98:	f1c5 0e08 	rsb	lr, r5, #8
 800dd9c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800dda0:	fa46 f00e 	asr.w	r0, r6, lr
 800dda4:	4481      	add	r9, r0
 800dda6:	fa00 f00e 	lsl.w	r0, r0, lr
 800ddaa:	1a36      	subs	r6, r6, r0
 800ddac:	f1c5 0007 	rsb	r0, r5, #7
 800ddb0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800ddb4:	4106      	asrs	r6, r0
 800ddb6:	2e00      	cmp	r6, #0
 800ddb8:	dd3c      	ble.n	800de34 <__kernel_rem_pio2f+0x1c0>
 800ddba:	f04f 0e00 	mov.w	lr, #0
 800ddbe:	f109 0901 	add.w	r9, r9, #1
 800ddc2:	4670      	mov	r0, lr
 800ddc4:	4574      	cmp	r4, lr
 800ddc6:	dc68      	bgt.n	800de9a <__kernel_rem_pio2f+0x226>
 800ddc8:	2d00      	cmp	r5, #0
 800ddca:	dd03      	ble.n	800ddd4 <__kernel_rem_pio2f+0x160>
 800ddcc:	2d01      	cmp	r5, #1
 800ddce:	d074      	beq.n	800deba <__kernel_rem_pio2f+0x246>
 800ddd0:	2d02      	cmp	r5, #2
 800ddd2:	d07d      	beq.n	800ded0 <__kernel_rem_pio2f+0x25c>
 800ddd4:	2e02      	cmp	r6, #2
 800ddd6:	d12d      	bne.n	800de34 <__kernel_rem_pio2f+0x1c0>
 800ddd8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800dddc:	ee30 8a48 	vsub.f32	s16, s0, s16
 800dde0:	b340      	cbz	r0, 800de34 <__kernel_rem_pio2f+0x1c0>
 800dde2:	4628      	mov	r0, r5
 800dde4:	9306      	str	r3, [sp, #24]
 800dde6:	f7ff fedf 	bl	800dba8 <scalbnf>
 800ddea:	9b06      	ldr	r3, [sp, #24]
 800ddec:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ddf0:	e020      	b.n	800de34 <__kernel_rem_pio2f+0x1c0>
 800ddf2:	ee60 7a28 	vmul.f32	s15, s0, s17
 800ddf6:	3e01      	subs	r6, #1
 800ddf8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ddfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de00:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800de04:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800de08:	ecac 0a01 	vstmia	ip!, {s0}
 800de0c:	ed30 0a01 	vldmdb	r0!, {s0}
 800de10:	ee37 0a80 	vadd.f32	s0, s15, s0
 800de14:	e79e      	b.n	800dd54 <__kernel_rem_pio2f+0xe0>
 800de16:	d105      	bne.n	800de24 <__kernel_rem_pio2f+0x1b0>
 800de18:	1e60      	subs	r0, r4, #1
 800de1a:	a908      	add	r1, sp, #32
 800de1c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800de20:	11f6      	asrs	r6, r6, #7
 800de22:	e7c8      	b.n	800ddb6 <__kernel_rem_pio2f+0x142>
 800de24:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800de28:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800de2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de30:	da31      	bge.n	800de96 <__kernel_rem_pio2f+0x222>
 800de32:	2600      	movs	r6, #0
 800de34:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800de38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de3c:	f040 8098 	bne.w	800df70 <__kernel_rem_pio2f+0x2fc>
 800de40:	1e60      	subs	r0, r4, #1
 800de42:	2200      	movs	r2, #0
 800de44:	4550      	cmp	r0, sl
 800de46:	da4b      	bge.n	800dee0 <__kernel_rem_pio2f+0x26c>
 800de48:	2a00      	cmp	r2, #0
 800de4a:	d065      	beq.n	800df18 <__kernel_rem_pio2f+0x2a4>
 800de4c:	3c01      	subs	r4, #1
 800de4e:	ab08      	add	r3, sp, #32
 800de50:	3d08      	subs	r5, #8
 800de52:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d0f8      	beq.n	800de4c <__kernel_rem_pio2f+0x1d8>
 800de5a:	4628      	mov	r0, r5
 800de5c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800de60:	f7ff fea2 	bl	800dba8 <scalbnf>
 800de64:	1c63      	adds	r3, r4, #1
 800de66:	aa44      	add	r2, sp, #272	@ 0x110
 800de68:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800df68 <__kernel_rem_pio2f+0x2f4>
 800de6c:	0099      	lsls	r1, r3, #2
 800de6e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800de72:	4623      	mov	r3, r4
 800de74:	2b00      	cmp	r3, #0
 800de76:	f280 80a9 	bge.w	800dfcc <__kernel_rem_pio2f+0x358>
 800de7a:	4623      	mov	r3, r4
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	f2c0 80c7 	blt.w	800e010 <__kernel_rem_pio2f+0x39c>
 800de82:	aa44      	add	r2, sp, #272	@ 0x110
 800de84:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800de88:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800df60 <__kernel_rem_pio2f+0x2ec>
 800de8c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800df6c <__kernel_rem_pio2f+0x2f8>
 800de90:	2000      	movs	r0, #0
 800de92:	1ae2      	subs	r2, r4, r3
 800de94:	e0b1      	b.n	800dffa <__kernel_rem_pio2f+0x386>
 800de96:	2602      	movs	r6, #2
 800de98:	e78f      	b.n	800ddba <__kernel_rem_pio2f+0x146>
 800de9a:	f852 1b04 	ldr.w	r1, [r2], #4
 800de9e:	b948      	cbnz	r0, 800deb4 <__kernel_rem_pio2f+0x240>
 800dea0:	b121      	cbz	r1, 800deac <__kernel_rem_pio2f+0x238>
 800dea2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800dea6:	f842 1c04 	str.w	r1, [r2, #-4]
 800deaa:	2101      	movs	r1, #1
 800deac:	f10e 0e01 	add.w	lr, lr, #1
 800deb0:	4608      	mov	r0, r1
 800deb2:	e787      	b.n	800ddc4 <__kernel_rem_pio2f+0x150>
 800deb4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800deb8:	e7f5      	b.n	800dea6 <__kernel_rem_pio2f+0x232>
 800deba:	f104 3cff 	add.w	ip, r4, #4294967295
 800debe:	aa08      	add	r2, sp, #32
 800dec0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800dec4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dec8:	a908      	add	r1, sp, #32
 800deca:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800dece:	e781      	b.n	800ddd4 <__kernel_rem_pio2f+0x160>
 800ded0:	f104 3cff 	add.w	ip, r4, #4294967295
 800ded4:	aa08      	add	r2, sp, #32
 800ded6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800deda:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800dede:	e7f3      	b.n	800dec8 <__kernel_rem_pio2f+0x254>
 800dee0:	a908      	add	r1, sp, #32
 800dee2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800dee6:	3801      	subs	r0, #1
 800dee8:	430a      	orrs	r2, r1
 800deea:	e7ab      	b.n	800de44 <__kernel_rem_pio2f+0x1d0>
 800deec:	3201      	adds	r2, #1
 800deee:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800def2:	2e00      	cmp	r6, #0
 800def4:	d0fa      	beq.n	800deec <__kernel_rem_pio2f+0x278>
 800def6:	9905      	ldr	r1, [sp, #20]
 800def8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800defc:	eb0d 0001 	add.w	r0, sp, r1
 800df00:	18e6      	adds	r6, r4, r3
 800df02:	a91c      	add	r1, sp, #112	@ 0x70
 800df04:	f104 0c01 	add.w	ip, r4, #1
 800df08:	384c      	subs	r0, #76	@ 0x4c
 800df0a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800df0e:	4422      	add	r2, r4
 800df10:	4562      	cmp	r2, ip
 800df12:	da04      	bge.n	800df1e <__kernel_rem_pio2f+0x2aa>
 800df14:	4614      	mov	r4, r2
 800df16:	e710      	b.n	800dd3a <__kernel_rem_pio2f+0xc6>
 800df18:	9804      	ldr	r0, [sp, #16]
 800df1a:	2201      	movs	r2, #1
 800df1c:	e7e7      	b.n	800deee <__kernel_rem_pio2f+0x27a>
 800df1e:	9903      	ldr	r1, [sp, #12]
 800df20:	f8dd e004 	ldr.w	lr, [sp, #4]
 800df24:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800df28:	9105      	str	r1, [sp, #20]
 800df2a:	ee07 1a90 	vmov	s15, r1
 800df2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800df32:	2400      	movs	r4, #0
 800df34:	ece6 7a01 	vstmia	r6!, {s15}
 800df38:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800df6c <__kernel_rem_pio2f+0x2f8>
 800df3c:	46b1      	mov	r9, r6
 800df3e:	455c      	cmp	r4, fp
 800df40:	dd04      	ble.n	800df4c <__kernel_rem_pio2f+0x2d8>
 800df42:	ece0 7a01 	vstmia	r0!, {s15}
 800df46:	f10c 0c01 	add.w	ip, ip, #1
 800df4a:	e7e1      	b.n	800df10 <__kernel_rem_pio2f+0x29c>
 800df4c:	ecfe 6a01 	vldmia	lr!, {s13}
 800df50:	ed39 7a01 	vldmdb	r9!, {s14}
 800df54:	3401      	adds	r4, #1
 800df56:	eee6 7a87 	vfma.f32	s15, s13, s14
 800df5a:	e7f0      	b.n	800df3e <__kernel_rem_pio2f+0x2ca>
 800df5c:	0800e638 	.word	0x0800e638
 800df60:	0800e60c 	.word	0x0800e60c
 800df64:	43800000 	.word	0x43800000
 800df68:	3b800000 	.word	0x3b800000
 800df6c:	00000000 	.word	0x00000000
 800df70:	9b02      	ldr	r3, [sp, #8]
 800df72:	eeb0 0a48 	vmov.f32	s0, s16
 800df76:	eba3 0008 	sub.w	r0, r3, r8
 800df7a:	f7ff fe15 	bl	800dba8 <scalbnf>
 800df7e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800df64 <__kernel_rem_pio2f+0x2f0>
 800df82:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800df86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df8a:	db19      	blt.n	800dfc0 <__kernel_rem_pio2f+0x34c>
 800df8c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800df68 <__kernel_rem_pio2f+0x2f4>
 800df90:	ee60 7a27 	vmul.f32	s15, s0, s15
 800df94:	aa08      	add	r2, sp, #32
 800df96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800df9a:	3508      	adds	r5, #8
 800df9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dfa0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800dfa4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dfa8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800dfac:	ee10 3a10 	vmov	r3, s0
 800dfb0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800dfb4:	ee17 3a90 	vmov	r3, s15
 800dfb8:	3401      	adds	r4, #1
 800dfba:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800dfbe:	e74c      	b.n	800de5a <__kernel_rem_pio2f+0x1e6>
 800dfc0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800dfc4:	aa08      	add	r2, sp, #32
 800dfc6:	ee10 3a10 	vmov	r3, s0
 800dfca:	e7f6      	b.n	800dfba <__kernel_rem_pio2f+0x346>
 800dfcc:	a808      	add	r0, sp, #32
 800dfce:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800dfd2:	9001      	str	r0, [sp, #4]
 800dfd4:	ee07 0a90 	vmov	s15, r0
 800dfd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dfdc:	3b01      	subs	r3, #1
 800dfde:	ee67 7a80 	vmul.f32	s15, s15, s0
 800dfe2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800dfe6:	ed62 7a01 	vstmdb	r2!, {s15}
 800dfea:	e743      	b.n	800de74 <__kernel_rem_pio2f+0x200>
 800dfec:	ecfc 6a01 	vldmia	ip!, {s13}
 800dff0:	ecb5 7a01 	vldmia	r5!, {s14}
 800dff4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800dff8:	3001      	adds	r0, #1
 800dffa:	4550      	cmp	r0, sl
 800dffc:	dc01      	bgt.n	800e002 <__kernel_rem_pio2f+0x38e>
 800dffe:	4290      	cmp	r0, r2
 800e000:	ddf4      	ble.n	800dfec <__kernel_rem_pio2f+0x378>
 800e002:	a858      	add	r0, sp, #352	@ 0x160
 800e004:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800e008:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800e00c:	3b01      	subs	r3, #1
 800e00e:	e735      	b.n	800de7c <__kernel_rem_pio2f+0x208>
 800e010:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e012:	2b02      	cmp	r3, #2
 800e014:	dc09      	bgt.n	800e02a <__kernel_rem_pio2f+0x3b6>
 800e016:	2b00      	cmp	r3, #0
 800e018:	dc27      	bgt.n	800e06a <__kernel_rem_pio2f+0x3f6>
 800e01a:	d040      	beq.n	800e09e <__kernel_rem_pio2f+0x42a>
 800e01c:	f009 0007 	and.w	r0, r9, #7
 800e020:	b059      	add	sp, #356	@ 0x164
 800e022:	ecbd 8b04 	vpop	{d8-d9}
 800e026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e02a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e02c:	2b03      	cmp	r3, #3
 800e02e:	d1f5      	bne.n	800e01c <__kernel_rem_pio2f+0x3a8>
 800e030:	aa30      	add	r2, sp, #192	@ 0xc0
 800e032:	1f0b      	subs	r3, r1, #4
 800e034:	4413      	add	r3, r2
 800e036:	461a      	mov	r2, r3
 800e038:	4620      	mov	r0, r4
 800e03a:	2800      	cmp	r0, #0
 800e03c:	dc50      	bgt.n	800e0e0 <__kernel_rem_pio2f+0x46c>
 800e03e:	4622      	mov	r2, r4
 800e040:	2a01      	cmp	r2, #1
 800e042:	dc5d      	bgt.n	800e100 <__kernel_rem_pio2f+0x48c>
 800e044:	ab30      	add	r3, sp, #192	@ 0xc0
 800e046:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800df6c <__kernel_rem_pio2f+0x2f8>
 800e04a:	440b      	add	r3, r1
 800e04c:	2c01      	cmp	r4, #1
 800e04e:	dc67      	bgt.n	800e120 <__kernel_rem_pio2f+0x4ac>
 800e050:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800e054:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800e058:	2e00      	cmp	r6, #0
 800e05a:	d167      	bne.n	800e12c <__kernel_rem_pio2f+0x4b8>
 800e05c:	edc7 6a00 	vstr	s13, [r7]
 800e060:	ed87 7a01 	vstr	s14, [r7, #4]
 800e064:	edc7 7a02 	vstr	s15, [r7, #8]
 800e068:	e7d8      	b.n	800e01c <__kernel_rem_pio2f+0x3a8>
 800e06a:	ab30      	add	r3, sp, #192	@ 0xc0
 800e06c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800df6c <__kernel_rem_pio2f+0x2f8>
 800e070:	440b      	add	r3, r1
 800e072:	4622      	mov	r2, r4
 800e074:	2a00      	cmp	r2, #0
 800e076:	da24      	bge.n	800e0c2 <__kernel_rem_pio2f+0x44e>
 800e078:	b34e      	cbz	r6, 800e0ce <__kernel_rem_pio2f+0x45a>
 800e07a:	eef1 7a47 	vneg.f32	s15, s14
 800e07e:	edc7 7a00 	vstr	s15, [r7]
 800e082:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800e086:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e08a:	aa31      	add	r2, sp, #196	@ 0xc4
 800e08c:	2301      	movs	r3, #1
 800e08e:	429c      	cmp	r4, r3
 800e090:	da20      	bge.n	800e0d4 <__kernel_rem_pio2f+0x460>
 800e092:	b10e      	cbz	r6, 800e098 <__kernel_rem_pio2f+0x424>
 800e094:	eef1 7a67 	vneg.f32	s15, s15
 800e098:	edc7 7a01 	vstr	s15, [r7, #4]
 800e09c:	e7be      	b.n	800e01c <__kernel_rem_pio2f+0x3a8>
 800e09e:	ab30      	add	r3, sp, #192	@ 0xc0
 800e0a0:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800df6c <__kernel_rem_pio2f+0x2f8>
 800e0a4:	440b      	add	r3, r1
 800e0a6:	2c00      	cmp	r4, #0
 800e0a8:	da05      	bge.n	800e0b6 <__kernel_rem_pio2f+0x442>
 800e0aa:	b10e      	cbz	r6, 800e0b0 <__kernel_rem_pio2f+0x43c>
 800e0ac:	eef1 7a67 	vneg.f32	s15, s15
 800e0b0:	edc7 7a00 	vstr	s15, [r7]
 800e0b4:	e7b2      	b.n	800e01c <__kernel_rem_pio2f+0x3a8>
 800e0b6:	ed33 7a01 	vldmdb	r3!, {s14}
 800e0ba:	3c01      	subs	r4, #1
 800e0bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e0c0:	e7f1      	b.n	800e0a6 <__kernel_rem_pio2f+0x432>
 800e0c2:	ed73 7a01 	vldmdb	r3!, {s15}
 800e0c6:	3a01      	subs	r2, #1
 800e0c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e0cc:	e7d2      	b.n	800e074 <__kernel_rem_pio2f+0x400>
 800e0ce:	eef0 7a47 	vmov.f32	s15, s14
 800e0d2:	e7d4      	b.n	800e07e <__kernel_rem_pio2f+0x40a>
 800e0d4:	ecb2 7a01 	vldmia	r2!, {s14}
 800e0d8:	3301      	adds	r3, #1
 800e0da:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e0de:	e7d6      	b.n	800e08e <__kernel_rem_pio2f+0x41a>
 800e0e0:	ed72 7a01 	vldmdb	r2!, {s15}
 800e0e4:	edd2 6a01 	vldr	s13, [r2, #4]
 800e0e8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e0ec:	3801      	subs	r0, #1
 800e0ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e0f2:	ed82 7a00 	vstr	s14, [r2]
 800e0f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e0fa:	edc2 7a01 	vstr	s15, [r2, #4]
 800e0fe:	e79c      	b.n	800e03a <__kernel_rem_pio2f+0x3c6>
 800e100:	ed73 7a01 	vldmdb	r3!, {s15}
 800e104:	edd3 6a01 	vldr	s13, [r3, #4]
 800e108:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e10c:	3a01      	subs	r2, #1
 800e10e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e112:	ed83 7a00 	vstr	s14, [r3]
 800e116:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e11a:	edc3 7a01 	vstr	s15, [r3, #4]
 800e11e:	e78f      	b.n	800e040 <__kernel_rem_pio2f+0x3cc>
 800e120:	ed33 7a01 	vldmdb	r3!, {s14}
 800e124:	3c01      	subs	r4, #1
 800e126:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e12a:	e78f      	b.n	800e04c <__kernel_rem_pio2f+0x3d8>
 800e12c:	eef1 6a66 	vneg.f32	s13, s13
 800e130:	eeb1 7a47 	vneg.f32	s14, s14
 800e134:	edc7 6a00 	vstr	s13, [r7]
 800e138:	ed87 7a01 	vstr	s14, [r7, #4]
 800e13c:	eef1 7a67 	vneg.f32	s15, s15
 800e140:	e790      	b.n	800e064 <__kernel_rem_pio2f+0x3f0>
 800e142:	bf00      	nop

0800e144 <floorf>:
 800e144:	ee10 3a10 	vmov	r3, s0
 800e148:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e14c:	3a7f      	subs	r2, #127	@ 0x7f
 800e14e:	2a16      	cmp	r2, #22
 800e150:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e154:	dc2b      	bgt.n	800e1ae <floorf+0x6a>
 800e156:	2a00      	cmp	r2, #0
 800e158:	da12      	bge.n	800e180 <floorf+0x3c>
 800e15a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e1c0 <floorf+0x7c>
 800e15e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e162:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e16a:	dd06      	ble.n	800e17a <floorf+0x36>
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	da24      	bge.n	800e1ba <floorf+0x76>
 800e170:	2900      	cmp	r1, #0
 800e172:	4b14      	ldr	r3, [pc, #80]	@ (800e1c4 <floorf+0x80>)
 800e174:	bf08      	it	eq
 800e176:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800e17a:	ee00 3a10 	vmov	s0, r3
 800e17e:	4770      	bx	lr
 800e180:	4911      	ldr	r1, [pc, #68]	@ (800e1c8 <floorf+0x84>)
 800e182:	4111      	asrs	r1, r2
 800e184:	420b      	tst	r3, r1
 800e186:	d0fa      	beq.n	800e17e <floorf+0x3a>
 800e188:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800e1c0 <floorf+0x7c>
 800e18c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e190:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e198:	ddef      	ble.n	800e17a <floorf+0x36>
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	bfbe      	ittt	lt
 800e19e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800e1a2:	fa40 f202 	asrlt.w	r2, r0, r2
 800e1a6:	189b      	addlt	r3, r3, r2
 800e1a8:	ea23 0301 	bic.w	r3, r3, r1
 800e1ac:	e7e5      	b.n	800e17a <floorf+0x36>
 800e1ae:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e1b2:	d3e4      	bcc.n	800e17e <floorf+0x3a>
 800e1b4:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e1b8:	4770      	bx	lr
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	e7dd      	b.n	800e17a <floorf+0x36>
 800e1be:	bf00      	nop
 800e1c0:	7149f2ca 	.word	0x7149f2ca
 800e1c4:	bf800000 	.word	0xbf800000
 800e1c8:	007fffff 	.word	0x007fffff

0800e1cc <_init>:
 800e1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1ce:	bf00      	nop
 800e1d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1d2:	bc08      	pop	{r3}
 800e1d4:	469e      	mov	lr, r3
 800e1d6:	4770      	bx	lr

0800e1d8 <_fini>:
 800e1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1da:	bf00      	nop
 800e1dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1de:	bc08      	pop	{r3}
 800e1e0:	469e      	mov	lr, r3
 800e1e2:	4770      	bx	lr
