// Seed: 3064791499
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input supply0 id_4
);
  assign id_0 = id_4;
  wire id_6;
  initial assume (1);
  assign module_2.id_7 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    output wor id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1,
      id_0
  );
  wand id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output uwire id_4,
    input wire id_5,
    input supply0 id_6,
    input wire id_7,
    output supply1 id_8,
    output supply0 id_9,
    input supply0 id_10,
    input uwire id_11,
    output tri id_12,
    input tri1 id_13,
    input tri id_14,
    input supply0 id_15,
    input tri1 id_16,
    output supply0 id_17,
    input tri0 id_18,
    input uwire id_19,
    output wand id_20,
    input wand id_21,
    input uwire id_22,
    output tri0 id_23
);
  nor primCall (
      id_12,
      id_19,
      id_15,
      id_6,
      id_14,
      id_22,
      id_11,
      id_21,
      id_5,
      id_2,
      id_13,
      id_10,
      id_0,
      id_3,
      id_1,
      id_7,
      id_18
  );
  module_0 modCall_1 (
      id_12,
      id_18,
      id_13,
      id_13,
      id_16
  );
endmodule
