[2025-09-18 08:04:24] START suite=qualcomm_srv trace=srv396_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv396_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2574495 heartbeat IPC: 3.884 cumulative IPC: 3.884 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5003810 heartbeat IPC: 4.116 cumulative IPC: 3.997 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5003810 cumulative IPC: 3.997 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5003810 cumulative IPC: 3.997 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13595756 heartbeat IPC: 1.164 cumulative IPC: 1.164 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 22154470 heartbeat IPC: 1.168 cumulative IPC: 1.166 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 30699296 heartbeat IPC: 1.17 cumulative IPC: 1.168 (Simulation time: 00 hr 04 min 33 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv396_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000013 cycles: 39322081 heartbeat IPC: 1.16 cumulative IPC: 1.166 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 47979782 heartbeat IPC: 1.155 cumulative IPC: 1.163 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 56621739 heartbeat IPC: 1.157 cumulative IPC: 1.162 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 65266252 heartbeat IPC: 1.157 cumulative IPC: 1.162 (Simulation time: 00 hr 08 min 50 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 73898927 heartbeat IPC: 1.158 cumulative IPC: 1.161 (Simulation time: 00 hr 09 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv396_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 82440744 heartbeat IPC: 1.171 cumulative IPC: 1.162 (Simulation time: 00 hr 11 min 04 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85972192 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 15 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85972192 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv396_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.163 instructions: 100000002 cycles: 85972192
CPU 0 Branch Prediction Accuracy: 92.43% MPKI: 13.44 Average ROB Occupancy at Mispredict: 27.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08508
BRANCH_INDIRECT: 0.3682
BRANCH_CONDITIONAL: 11.61
BRANCH_DIRECT_CALL: 0.4203
BRANCH_INDIRECT_CALL: 0.5446
BRANCH_RETURN: 0.4058


====Backend Stall Breakdown====
ROB_STALL: 9119
LQ_STALL: 0
SQ_STALL: 32458


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.7131805

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 9119

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 3361

cpu0->cpu0_STLB TOTAL        ACCESS:    2121378 HIT:    2120644 MISS:        734 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121378 HIT:    2120644 MISS:        734 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 121.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9646206 HIT:    8661778 MISS:     984428 MSHR_MERGE:      35371
cpu0->cpu0_L2C LOAD         ACCESS:    7750471 HIT:    6919946 MISS:     830525 MSHR_MERGE:        342
cpu0->cpu0_L2C RFO          ACCESS:     578410 HIT:     503045 MISS:      75365 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     165613 HIT:     112661 MISS:      52952 MSHR_MERGE:      35029
cpu0->cpu0_L2C WRITE        ACCESS:    1150404 HIT:    1125644 MISS:      24760 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1308 HIT:        482 MISS:        826 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     117700 ISSUED:     109145 USEFUL:       1181 USELESS:       8556
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 29.84 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15831904 HIT:    7719941 MISS:    8111963 MSHR_MERGE:    1997236
cpu0->cpu0_L1I LOAD         ACCESS:   15831904 HIT:    7719941 MISS:    8111963 MSHR_MERGE:    1997236
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.34 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30943950 HIT:   26956115 MISS:    3987835 MSHR_MERGE:    1715770
cpu0->cpu0_L1D LOAD         ACCESS:   16749931 HIT:   14608947 MISS:    2140984 MSHR_MERGE:     505237
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     338165 HIT:     242949 MISS:      95216 MSHR_MERGE:      38621
cpu0->cpu0_L1D WRITE        ACCESS:   13854378 HIT:   12104085 MISS:    1750293 MSHR_MERGE:    1171878
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1476 HIT:        134 MISS:       1342 MSHR_MERGE:         34
cpu0->cpu0_L1D PREFETCH REQUESTED:     524027 ISSUED:     338165 USEFUL:      10833 USELESS:      36866
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.17 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12961932 HIT:   10643022 MISS:    2318910 MSHR_MERGE:    1187377
cpu0->cpu0_ITLB LOAD         ACCESS:   12961932 HIT:   10643022 MISS:    2318910 MSHR_MERGE:    1187377
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.011 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29126915 HIT:   27804954 MISS:    1321961 MSHR_MERGE:     332116
cpu0->cpu0_DTLB LOAD         ACCESS:   29126915 HIT:   27804954 MISS:    1321961 MSHR_MERGE:     332116
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.089 cycles
cpu0->LLC TOTAL        ACCESS:    1058482 HIT:    1051346 MISS:       7136 MSHR_MERGE:        195
cpu0->LLC LOAD         ACCESS:     830183 HIT:     825313 MISS:       4870 MSHR_MERGE:         28
cpu0->LLC RFO          ACCESS:      75365 HIT:      75364 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      17923 HIT:      15847 MISS:       2076 MSHR_MERGE:        167
cpu0->LLC WRITE        ACCESS:     134185 HIT:     134183 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        826 HIT:        639 MISS:        187 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:       6927
  AVG DBUS CONGESTED CYCLE: 2.99
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       7165

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       540537       528522        69147          384
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           72           46           20
  STLB miss resolved @ L2C                0           71          306          225           13
  STLB miss resolved @ LLC                0           19          286          392           25
  STLB miss resolved @ MEM                0            0           69           95          100

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             203083        48593      1533477       158931            5
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            4           12            0
  STLB miss resolved @ L2C                0            2            2            1            0
  STLB miss resolved @ LLC                0           13           15           53            0
  STLB miss resolved @ MEM                0            0            1           14            2
[2025-09-18 08:16:40] END   suite=qualcomm_srv trace=srv396_ap (rc=0)
