{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 11:52:30 2019 " "Info: Processing started: Thu Nov 28 11:52:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OLED128x32 -c OLED128x32 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OLED128x32 -c OLED128x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled128x32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file oled128x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OLED128x32-beh " "Info: Found design unit 1: OLED128x32-beh" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OLED128x32 " "Info: Found entity 1: OLED128x32" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Info: Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/i2c_master.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Info: Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/i2c_master.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "OLED128x32 " "Info: Elaborating entity \"OLED128x32\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx1 OLED128x32.vhd(767) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(767): object \"lx1\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx2 OLED128x32.vhd(767) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(767): object \"lx2\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx3 OLED128x32.vhd(767) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(767): object \"lx3\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx4 OLED128x32.vhd(767) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(767): object \"lx4\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx5 OLED128x32.vhd(767) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(767): object \"lx5\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HU_BUFF OLED128x32.vhd(769) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(769): object \"HU_BUFF\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 769 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TE_BUFF OLED128x32.vhd(769) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(769): object \"TE_BUFF\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 769 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DHT11_error OLED128x32.vhd(771) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(771): object \"DHT11_error\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 771 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pic8 OLED128x32.vhd(816) " "Warning (10540): VHDL Signal Declaration warning at OLED128x32.vhd(816): used explicit default value for signal \"pic8\" because signal was never assigned a value" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 816 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seedspacse OLED128x32.vhd(822) " "Warning (10540): VHDL Signal Declaration warning at OLED128x32.vhd(822): used explicit default value for signal \"seedspacse\" because signal was never assigned a value" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 822 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_data_rd OLED128x32.vhd(833) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(833): object \"sd178_data_rd\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 833 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdbyte OLED128x32.vhd(834) " "Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(834): used implicit default value for signal \"sdbyte\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 834 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdtime OLED128x32.vhd(835) " "Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(835): used implicit default value for signal \"sdtime\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 835 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ck_b OLED128x32.vhd(862) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(862): object \"ck_b\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 862 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ck_bz OLED128x32.vhd(865) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(865): object \"ck_bz\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 865 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motor_speed1 OLED128x32.vhd(875) " "Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(875): used implicit default value for signal \"motor_speed1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 875 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motor_speed2 OLED128x32.vhd(875) " "Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(875): used implicit default value for signal \"motor_speed2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 875 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motor_dir1 OLED128x32.vhd(876) " "Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(876): used implicit default value for signal \"motor_dir1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 876 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motor_dir2 OLED128x32.vhd(876) " "Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(876): used implicit default value for signal \"motor_dir2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 876 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fsm_back2 OLED128x32.vhd(882) " "Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(882): used implicit default value for signal \"fsm_back2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 882 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we2 OLED128x32.vhd(890) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(890): object \"we2\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 890 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ck_1M OLED128x32.vhd(965) " "Warning (10492): VHDL Process Statement warning at OLED128x32.vhd(965): signal \"ck_1M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt2 OLED128x32.vhd(1783) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(1783): object \"cnt2\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1783 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ck_pb OLED128x32.vhd(1875) " "Warning (10492): VHDL Process Statement warning at OLED128x32.vhd(1875): signal \"ck_pb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1875 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ck_1M OLED128x32.vhd(1893) " "Warning (10492): VHDL Process Statement warning at OLED128x32.vhd(1893): signal \"ck_1M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1893 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_G OLED128x32.vhd(39) " "Warning (10034): Output port \"LED_G\" at OLED128x32.vhd(39) has no driver" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_Y OLED128x32.vhd(39) " "Warning (10034): Output port \"LED_Y\" at OLED128x32.vhd(39) has no driver" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:u0 " "Info: Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:u0\"" {  } { { "OLED128x32.vhd" "u0" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 2742 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "tsl2561.vhd 2 1 " "Warning: Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561-beh " "Info: Found design unit 1: TSL2561-beh" {  } { { "tsl2561.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/tsl2561.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561 " "Info: Found entity 1: TSL2561" {  } { { "tsl2561.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/tsl2561.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSL2561 TSL2561:u1 " "Info: Elaborating entity \"TSL2561\" for hierarchy \"TSL2561:u1\"" {  } { { "OLED128x32.vhd" "u1" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 2765 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error tsl2561.vhd(45) " "Warning (10036): Verilog HDL or VHDL warning at tsl2561.vhd(45): object \"ack_error\" assigned a value but never read" {  } { { "tsl2561.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/tsl2561.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master TSL2561:u1\|i2c_master:u0 " "Info: Elaborating entity \"i2c_master\" for hierarchy \"TSL2561:u1\|i2c_master:u0\"" {  } { { "tsl2561.vhd" "u0" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/tsl2561.vhd" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dht11.vhd 2 1 " "Warning: Using design file dht11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11-beh " "Info: Found design unit 1: DHT11-beh" {  } { { "dht11.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Info: Found entity 1: DHT11" {  } { { "dht11.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 DHT11:u2 " "Info: Elaborating entity \"DHT11\" for hierarchy \"DHT11:u2\"" {  } { { "OLED128x32.vhd" "u2" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 2777 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dht11_basic.vhd 2 1 " "Warning: Using design file dht11_basic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11_BASIC-beh " "Info: Found design unit 1: DHT11_BASIC-beh" {  } { { "dht11_basic.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11_basic.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DHT11_BASIC " "Info: Found entity 1: DHT11_BASIC" {  } { { "dht11_basic.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11_basic.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_BASIC DHT11:u2\|DHT11_BASIC:u0 " "Info: Elaborating entity \"DHT11_BASIC\" for hierarchy \"DHT11:u2\|DHT11_BASIC:u0\"" {  } { { "dht11.vhd" "u0" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag dht11_basic.vhd(24) " "Warning (10036): Verilog HDL or VHDL warning at dht11_basic.vhd(24): object \"flag\" assigned a value but never read" {  } { { "dht11_basic.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11_basic.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key dht11_basic.vhd(47) " "Warning (10492): VHDL Process Statement warning at dht11_basic.vhd(47): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11_basic.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp1 dht11_basic.vhd(191) " "Warning (10492): VHDL Process Statement warning at dht11_basic.vhd(191): signal \"dat_out_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11_basic.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp2 dht11_basic.vhd(203) " "Warning (10492): VHDL Process Statement warning at dht11_basic.vhd(203): signal \"dat_out_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11_basic.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_rom.v 1 1 " "Warning: Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Info: Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/cmd_rom.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom cmd_rom:u9 " "Info: Elaborating entity \"cmd_rom\" for hierarchy \"cmd_rom:u9\"" {  } { { "OLED128x32.vhd" "u9" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 2789 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.data_a 0 cmd_rom.v(6) " "Warning (10030): Net \"romA.data_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.waddr_a 0 cmd_rom.v(6) " "Warning (10030): Net \"romA.waddr_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.we_a 0 cmd_rom.v(6) " "Warning (10030): Net \"romA.we_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "3 " "Info: Found 3 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "coml " "Info: RAM logic \"coml\" is uninferred due to inappropriate RAM size" {  } { { "OLED128x32.vhd" "coml" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 795 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "seg_num " "Info: RAM logic \"seg_num\" is uninferred due to inappropriate RAM size" {  } { { "OLED128x32.vhd" "seg_num" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 786 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "word_buf " "Info: RAM logic \"word_buf\" is uninferred due to inappropriate RAM size" {  } { { "OLED128x32.vhd" "word_buf" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 845 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 85 OLED128x32.ram0_cmd_rom_565410ab.hdl.mif " "Critical Warning: Memory depth (128) in the design file differs from memory depth (85) in the Memory Initialization File \"OLED128x32.ram0_cmd_rom_565410ab.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "12 32 0 1 1 " "Warning: 12 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "20 31 " "Warning: Addresses ranging from 20 to 31 are not initialized" {  } { { "D:/108選手日誌/!!比賽用/!!!第二題/official/db/OLED128x32.ram2_OLED128x32_4f2dc571.hdl.mif" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/OLED128x32.ram2_OLED128x32_4f2dc571.hdl.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "D:/108選手日誌/!!比賽用/!!!第二題/official/db/OLED128x32.ram2_OLED128x32_4f2dc571.hdl.mif" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/OLED128x32.ram2_OLED128x32_4f2dc571.hdl.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Info: Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "OLED128x32.vhd" "Mod2" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1177 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "OLED128x32.vhd" "Mod5" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1213 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "OLED128x32.vhd" "Div10" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1234 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "OLED128x32.vhd" "Mod9" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1234 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "OLED128x32.vhd" "Div7" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1225 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "OLED128x32.vhd" "Mod6" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1225 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "OLED128x32.vhd" "Div1" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1177 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "OLED128x32.vhd" "Mod0" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1177 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "OLED128x32.vhd" "Div4" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1213 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "OLED128x32.vhd" "Mod3" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1213 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod11 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod11\"" {  } { { "OLED128x32.vhd" "Mod11" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1234 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "OLED128x32.vhd" "Mod8" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1225 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "OLED128x32.vhd" "Div2" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1177 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "OLED128x32.vhd" "Mod1" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1177 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "OLED128x32.vhd" "Div5" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1213 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "OLED128x32.vhd" "Mod4" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1213 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "OLED128x32.vhd" "Div9" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1234 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "OLED128x32.vhd" "Div6" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1225 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "OLED128x32.vhd" "Div0" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1177 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "OLED128x32.vhd" "Div3" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1213 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "OLED128x32.vhd" "Div11" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1234 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod10 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod10\"" {  } { { "OLED128x32.vhd" "Mod10" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1234 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "OLED128x32.vhd" "Div8" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1225 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "OLED128x32.vhd" "Mod7" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1225 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1177 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Info: Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1177 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Info: Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Info: Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_d8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_d8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_d8f " "Info: Found entity 1: alt_u_div_d8f" {  } { { "db/alt_u_div_d8f.tdf" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_d8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div10 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div10\"" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1234 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div10 " "Info: Instantiated megafunction \"lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1234 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Info: Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Info: Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1177 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Info: Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1177 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Info: Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Info: Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_j5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_j5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_j5f " "Info: Found entity 1: alt_u_div_j5f" {  } { { "db/alt_u_div_j5f.tdf" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_j5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div9 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div9\"" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1234 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div9 " "Info: Instantiated megafunction \"lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1234 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Info: Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TSL2561_scl " "Warning: Inserted always-enabled tri-state buffer between \"TSL2561_scl\" and its non-tri-state driver." {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD178_scl " "Warning: Inserted always-enabled tri-state buffer between \"SD178_scl\" and its non-tri-state driver." {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 18 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "TSL2561_scl " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"TSL2561_scl\" is moved to its source" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 12 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SD178_scl " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SD178_scl\" is moved to its source" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 18 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 36 -1 0 } } { "i2c_master.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/i2c_master.vhd" 50 -1 0 } } { "i2c_master.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/i2c_master.vhd" 65 -1 0 } } { "dht11_basic.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11_basic.vhd" 26 -1 0 } } { "dht11_basic.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11_basic.vhd" 27 -1 0 } } { "i2c_master.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/i2c_master.vhd" 113 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "TSL2561_scl~synth " "Warning: Node \"TSL2561_scl~synth\"" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SD178_scl~synth " "Warning: Node \"SD178_scl~synth\"" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segout\[0\] GND " "Warning (13410): Pin \"segout\[0\]\" is stuck at GND" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1893 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segout_2\[0\] GND " "Warning (13410): Pin \"segout_2\[0\]\" is stuck at GND" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 1893 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BL VCC " "Warning (13410): Pin \"BL\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[0\] VCC " "Warning (13410): Pin \"LED\[0\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[1\] VCC " "Warning (13410): Pin \"LED\[1\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[2\] VCC " "Warning (13410): Pin \"LED\[2\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[3\] VCC " "Warning (13410): Pin \"LED\[3\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[4\] VCC " "Warning (13410): Pin \"LED\[4\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[5\] VCC " "Warning (13410): Pin \"LED\[5\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[6\] VCC " "Warning (13410): Pin \"LED\[6\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[7\] VCC " "Warning (13410): Pin \"LED\[7\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[8\] VCC " "Warning (13410): Pin \"LED\[8\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[9\] VCC " "Warning (13410): Pin \"LED\[9\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[10\] VCC " "Warning (13410): Pin \"LED\[10\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[11\] VCC " "Warning (13410): Pin \"LED\[11\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[12\] VCC " "Warning (13410): Pin \"LED\[12\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[13\] VCC " "Warning (13410): Pin \"LED\[13\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[14\] VCC " "Warning (13410): Pin \"LED\[14\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[15\] VCC " "Warning (13410): Pin \"LED\[15\]\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 965 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_G GND " "Warning (13410): Pin \"LED_G\" is stuck at GND" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_Y GND " "Warning (13410): Pin \"LED_Y\" is stuck at GND" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "motor_out1 GND " "Warning (13410): Pin \"motor_out1\" is stuck at GND" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "motor_pwm1 GND " "Warning (13410): Pin \"motor_pwm1\" is stuck at GND" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "motor_out3 GND " "Warning (13410): Pin \"motor_out3\" is stuck at GND" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "motor_pwm2 GND " "Warning (13410): Pin \"motor_pwm2\" is stuck at GND" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 15 " "Info: 15 registers lost all their fanouts during netlist optimizations. The first 15 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "\\sd178_dri:cnt_loop\[5\] " "Info: Register \"\\sd178_dri:cnt_loop\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "\\sd178_dri:cnt_loop\[4\] " "Info: Register \"\\sd178_dri:cnt_loop\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "\\sd178_dri:cnt_loop\[3\] " "Info: Register \"\\sd178_dri:cnt_loop\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "\\sd178_dri:cnt_loop\[2\] " "Info: Register \"\\sd178_dri:cnt_loop\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "\\sd178_dri:cnt_loop\[1\] " "Info: Register \"\\sd178_dri:cnt_loop\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "\\sd178_dri:cnt_loop\[0\] " "Info: Register \"\\sd178_dri:cnt_loop\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "q\[17\] " "Info: Register \"q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "q\[18\] " "Info: Register \"q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "q\[19\] " "Info: Register \"q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "q\[20\] " "Info: Register \"q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "q\[21\] " "Info: Register \"q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "q\[22\] " "Info: Register \"q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "q\[23\] " "Info: Register \"q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "q\[24\] " "Info: Register \"q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "q\[25\] " "Info: Register \"q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_9_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_9_result_int\[0\]~0" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_d8f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_d8f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16 " "Info (17048): Logic cell \"lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_d8f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_8_result_int\[0\]~18 " "Info (17048): Logic cell \"lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_d8f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_9_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_9_result_int\[0\]~0" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_d8f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_d8f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_d8f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_8_result_int\[0\]~18 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_d8f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0 " "Info (17048): Logic cell \"lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod9\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0 " "Info (17048): Logic cell \"lpm_divide:Mod9\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod10\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16 " "Info (17048): Logic cell \"lpm_divide:Mod10\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_d8f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "Warning (15610): No output dependent on input pin \"sw\[2\]\"" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "Warning (15610): No output dependent on input pin \"sw\[3\]\"" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "Warning (15610): No output dependent on input pin \"sw\[4\]\"" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "Warning (15610): No output dependent on input pin \"sw\[5\]\"" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "Warning (15610): No output dependent on input pin \"sw\[6\]\"" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "Warning (15610): No output dependent on input pin \"sw\[7\]\"" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4074 " "Info: Implemented 4074 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Info: Implemented 89 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Info: Implemented 5 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3965 " "Info: Implemented 3965 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 11:52:54 2019 " "Info: Processing ended: Thu Nov 28 11:52:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Info: Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 11:52:55 2019 " "Info: Processing started: Thu Nov 28 11:52:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OLED128x32 -c OLED128x32 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off OLED128x32 -c OLED128x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "OLED128x32 EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"OLED128x32\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 7931 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 7933 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 7935 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 7937 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 7939 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OLED128x32.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'OLED128x32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ck~input (placed in PIN 149 (CLK7, DIFFCLK_3n)) " "Info: Automatically promoted node ck~input (placed in PIN 149 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 7921 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ck_1M  " "Info: Automatically promoted node ck_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ck_1M~0 " "Info: Destination node ck_1M~0" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 860 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck_1M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 3101 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 860 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck_1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 1058 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u2\|clk_1M  " "Info: Automatically promoted node DHT11:u2\|clk_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u2\|clk_1M~0 " "Info: Destination node DHT11:u2\|clk_1M~0" {  } { { "dht11.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DHT11:u2|clk_1M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 7103 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "dht11.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/dht11.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DHT11:u2|clk_1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ck_LCD  " "Info: Automatically promoted node ck_LCD " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 861 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck_LCD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 1060 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ck_pb  " "Info: Automatically promoted node ck_pb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 863 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck_pb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 1325 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ck_mot  " "Info: Automatically promoted node ck_mot " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ck_mot~0 " "Info: Destination node ck_mot~0" {  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 866 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck_mot~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 4076 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 866 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck_mot } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 1059 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TSL2561_scl a permanently enabled " "Info: Pin TSL2561_scl has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { TSL2561_scl } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TSL2561_scl" } } } } { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TSL2561_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 1418 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD178_scl a permanently enabled " "Info: Pin SD178_scl has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD178_scl } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD178_scl" } } } } { "OLED128x32.vhd" "" { Text "D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD178_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/108選手日誌/!!比賽用/!!!第二題/official/" 0 { } { { 0 { 0 ""} 0 1421 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Info: Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 11:53:10 2019 " "Info: Processing ended: Thu Nov 28 11:53:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 11:53:11 2019 " "Info: Processing started: Thu Nov 28 11:53:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OLED128x32 -c OLED128x32 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off OLED128x32 -c OLED128x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 11:53:11 2019 " "Info: Processing started: Thu Nov 28 11:53:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OLED128x32 -c OLED128x32 " "Info: Command: quartus_sta OLED128x32 -c OLED128x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OLED128x32.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'OLED128x32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ck ck " "Info: create_clock -period 1.000 -name ck ck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ck_1M ck_1M " "Info: create_clock -period 1.000 -name ck_1M ck_1M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ck_pb ck_pb " "Info: create_clock -period 1.000 -name ck_pb ck_pb" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ck_LCD ck_LCD " "Info: create_clock -period 1.000 -name ck_LCD ck_LCD" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DHT11:u2\|clk_1M DHT11:u2\|clk_1M " "Info: create_clock -period 1.000 -name DHT11:u2\|clk_1M DHT11:u2\|clk_1M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ck_mot ck_mot " "Info: create_clock -period 1.000 -name ck_mot ck_mot" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 11:53:13 2019 " "Info: Processing ended: Thu Nov 28 11:53:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.737 " "Info: Worst-case setup slack is -33.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.737     -2511.047 ck_1M  " "Info:   -33.737     -2511.047 ck_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.563      -622.240 DHT11:u2\|clk_1M  " "Info:    -7.563      -622.240 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.762      -687.087 ck  " "Info:    -6.762      -687.087 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.292      -376.445 ck_LCD  " "Info:    -6.292      -376.445 ck_LCD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.572       -12.790 ck_pb  " "Info:    -1.572       -12.790 ck_pb " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.375 " "Info: Worst-case hold slack is -0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.375        -0.837 ck  " "Info:    -0.375        -0.837 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418         0.000 ck_LCD  " "Info:     0.418         0.000 ck_LCD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 DHT11:u2\|clk_1M  " "Info:     0.434         0.000 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 ck_1M  " "Info:     0.435         0.000 ck_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 ck_pb  " "Info:     0.435         0.000 ck_pb " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.311 " "Info: Worst-case recovery slack is -1.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.311       -37.263 ck  " "Info:    -1.311       -37.263 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.034        -7.238 DHT11:u2\|clk_1M  " "Info:    -1.034        -7.238 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.518 " "Info: Worst-case removal slack is 1.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.518         0.000 DHT11:u2\|clk_1M  " "Info:     1.518         0.000 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.711         0.000 ck  " "Info:     1.711         0.000 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -288.504 ck  " "Info:    -3.000      -288.504 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -471.379 ck_1M  " "Info:    -1.487      -471.379 ck_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -153.161 DHT11:u2\|clk_1M  " "Info:    -1.487      -153.161 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -117.473 ck_LCD  " "Info:    -1.487      -117.473 ck_LCD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -16.357 ck_pb  " "Info:    -1.487       -16.357 ck_pb " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -2.974 ck_mot  " "Info:    -1.487        -2.974 ck_mot " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.934 " "Info: Worst-case setup slack is -30.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.934     -2310.097 ck_1M  " "Info:   -30.934     -2310.097 ck_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.139      -576.232 DHT11:u2\|clk_1M  " "Info:    -7.139      -576.232 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.231      -627.935 ck  " "Info:    -6.231      -627.935 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.961      -350.234 ck_LCD  " "Info:    -5.961      -350.234 ck_LCD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.352       -11.259 ck_pb  " "Info:    -1.352       -11.259 ck_pb " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.362 " "Info: Worst-case hold slack is -0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362        -0.784 ck  " "Info:    -0.362        -0.784 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368         0.000 ck_LCD  " "Info:     0.368         0.000 ck_LCD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 DHT11:u2\|clk_1M  " "Info:     0.382         0.000 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 ck_1M  " "Info:     0.383         0.000 ck_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 ck_pb  " "Info:     0.383         0.000 ck_pb " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.160 " "Info: Worst-case recovery slack is -1.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.160       -32.813 ck  " "Info:    -1.160       -32.813 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855        -5.985 DHT11:u2\|clk_1M  " "Info:    -0.855        -5.985 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.384 " "Info: Worst-case removal slack is 1.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.384         0.000 DHT11:u2\|clk_1M  " "Info:     1.384         0.000 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.539         0.000 ck  " "Info:     1.539         0.000 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -288.504 ck  " "Info:    -3.000      -288.504 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -471.379 ck_1M  " "Info:    -1.487      -471.379 ck_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -153.161 DHT11:u2\|clk_1M  " "Info:    -1.487      -153.161 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -117.473 ck_LCD  " "Info:    -1.487      -117.473 ck_LCD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -16.357 ck_pb  " "Info:    -1.487       -16.357 ck_pb " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -2.974 ck_mot  " "Info:    -1.487        -2.974 ck_mot " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{DHT11:u2\|clk_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_pb\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_mot\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_LCD\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck_1M\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{DHT11:u2\|clk_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_pb\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_pb\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_mot\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_mot\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_LCD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_LCD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck_1M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -rise_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ck\}\] -fall_to \[get_clocks \{ck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.128 " "Info: Worst-case setup slack is -14.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.128      -941.748 ck_1M  " "Info:   -14.128      -941.748 ck_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.949      -215.913 DHT11:u2\|clk_1M  " "Info:    -2.949      -215.913 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.343      -190.489 ck  " "Info:    -2.343      -190.489 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.117      -116.876 ck_LCD  " "Info:    -2.117      -116.876 ck_LCD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112        -0.476 ck_pb  " "Info:    -0.112        -0.476 ck_pb " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.359 " "Info: Worst-case hold slack is -0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359        -0.949 ck  " "Info:    -0.359        -0.949 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153         0.000 ck_LCD  " "Info:     0.153         0.000 ck_LCD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 ck_1M  " "Info:     0.166         0.000 ck_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167         0.000 DHT11:u2\|clk_1M  " "Info:     0.167         0.000 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 ck_pb  " "Info:     0.168         0.000 ck_pb " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.071 " "Info: Worst-case recovery slack is -0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071        -1.560 ck  " "Info:    -0.071        -1.560 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111         0.000 DHT11:u2\|clk_1M  " "Info:     0.111         0.000 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.645 " "Info: Worst-case removal slack is 0.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645         0.000 DHT11:u2\|clk_1M  " "Info:     0.645         0.000 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714         0.000 ck  " "Info:     0.714         0.000 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -205.786 ck  " "Info:    -3.000      -205.786 ck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -317.000 ck_1M  " "Info:    -1.000      -317.000 ck_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -103.000 DHT11:u2\|clk_1M  " "Info:    -1.000      -103.000 DHT11:u2\|clk_1M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -79.000 ck_LCD  " "Info:    -1.000       -79.000 ck_LCD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 ck_pb  " "Info:    -1.000       -11.000 ck_pb " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -2.000 ck_mot  " "Info:    -1.000        -2.000 ck_mot " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 11:53:20 2019 " "Info: Processing ended: Thu Nov 28 11:53:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Info: Quartus II Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
