#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jul  3 19:26:37 2017
# Process ID: 111581
# Current directory: /home/tarafdar/thesis/MIXcoatl/projects/bro/0
# Command line: vivado 0.xpr
# Log file: /home/tarafdar/thesis/MIXcoatl/projects/bro/0/vivado.log
# Journal file: /home/tarafdar/thesis/MIXcoatl/projects/bro/0/vivado.jou
#-----------------------------------------------------------
start_gui
open_project 0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/thesis/MIXcoatl/hlsIP_8k5'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_bd_design {/home/tarafdar/thesis/MIXcoatl/projects/bro/0/0.srcs/sources_1/bd/pr/pr.bd}
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - src_inst
Adding cell -- xilinx.com:ip:axis_switch:1.1 - inputSwitch_inst
Adding cell -- xilinx.com:ip:axis_switch:1.1 - outputSwitch_inst
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - receiveFifo_inst
Adding cell -- xilinx.com:hls:fireWall64:1.0 - fireWall_inst
Adding cell -- xilinx.com:hls:heartBeat:1.0 - heartBeat_inst
Adding cell -- xilinx.com:hls:fireWall64_2:1.0 - fireWall2_inst
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - sendFifo_inst
Adding cell -- xilinx.com:hls:packetMask:1.0 - packetMask_inst_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - id_1
Adding cell -- xilinx.com:hls:packetMask:1.0 - packetMask_inst_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - id_2
Adding cell -- xilinx.com:hls:packetMask:1.0 - packetMask_inst_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - id_3
Adding cell -- xilinx.com:hls:packetMask:1.0 - packetMask_inst_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - id_9
Adding cell -- xilinx.com:hls:packetMask:1.0 - packetMask_inst_4
Adding cell -- xilinx.com:ip:xlconstant:1.1 - id_10
Adding cell -- xilinx.com:hls:packetMaker:1.0 - packetMaker_inst_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - id_11
Adding cell -- xilinx.com:hls:packetMaker:1.0 - packetMaker_inst_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - id_13
Adding cell -- xilinx.com:hls:packetMaker:1.0 - packetMaker_inst_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - id_14
Adding cell -- xilinx.com:hls:packetFormatter_hardcode_64:1.0 - packetFormatter_inst_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - pf_dst_inst_0
Adding cell -- xilinx.com:hls:packetFormatter_hardcode_64:1.0 - packetFormatter_inst_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - pf_dst_inst_1
Adding cell -- xilinx.com:hls:packetFormatter_hardcode_64:1.0 - packetFormatter_inst_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - pf_dst_inst_2
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axis_switch:1.1 - sched_inst_0
Adding cell -- xilinx.com:hls:roundRobin:1.0 - roundRobin_inst_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - roundRobinBase_inst_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - roundRobinMax_inst_0
Successfully read diagram <pr> from BD file </home/tarafdar/thesis/MIXcoatl/projects/bro/0/0.srcs/sources_1/bd/pr/pr.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  3 19:27:40 2017...
