{"vcs1":{"timestamp_begin":1699775077.653117362, "rt":1.75, "ut":0.43, "st":0.22}}
{"vcselab":{"timestamp_begin":1699775079.468618511, "rt":1.12, "ut":0.24, "st":0.15}}
{"link":{"timestamp_begin":1699775080.646630693, "rt":0.31, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699775077.124723358}
{"VCS_COMP_START_TIME": 1699775077.124723358}
{"VCS_COMP_END_TIME": 1699775085.358127529}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331428}}
{"stitch_vcselab": {"peak_mem": 223480}}
