EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM32F446R-RESCUE-main
#
DEF STM32F446R-RESCUE-main U 0 40 Y Y 1 F N
F0 "U" 350 2250 50 H V C CNN
F1 "STM32F446R-RESCUE-main" 350 2350 50 H V C CNN
F2 "LQFP64" 350 2150 50 H V C CNN
F3 "" -350 2250 50 H V C CNN
$FPLIST
 LQFP64
$ENDFPLIST
DRAW
S -850 -1700 3600 2450 0 1 0 f
X VBAT 1 -1150 1950 300 R 50 50 1 1 I
X PC13 2 3900 2050 300 L 50 50 1 1 I
X OSC32_IN 3 -1150 500 300 R 50 50 1 1 I
X OSC32_OUT 4 -1150 400 300 R 50 50 1 1 I
X OSC_IN 5 -1150 200 300 R 50 50 1 1 I
X OSC_OUT 6 -1150 100 300 R 50 50 1 1 I
X NRST 7 -1150 1650 300 R 50 50 1 1 I
X PC0/OTG_HS_ULPI_STP 8 3900 2150 300 L 50 50 1 1 I
X PC1 9 3900 2250 300 L 50 50 1 1 I
X PC2/SPI2_MISO/OTG_HS_ULPI_DIR/I2S2ext_SD 10 3900 2350 300 L 50 50 1 1 I
X PA4/SPI1_NSS 20 3900 -1150 300 L 50 50 1 1 I
X VCAP1 30 -1150 -900 300 R 50 50 1 1 I
X PC9/I2C3_SDA 40 3900 350 300 L 50 50 1 1 I
X PA15/JTDI/SPI3_NSS/I2S3_WS/TIM2_CH1_ETR/SPI1_NSS 50 3900 850 300 L 50 50 1 1 I
X BOOT0 60 -1150 -1000 300 R 50 50 1 1 I
X PC3 11 3900 -1350 300 L 50 50 1 1 I
X PA5/SPI1_SCK 21 3900 -1050 300 L 50 50 1 1 I
X VSS 31 -1150 -1300 300 R 50 50 1 1 W
X PA8/I2C3_SCL 41 3900 450 300 L 50 50 1 1 I
X PC10/SPI3_SCK/I2S3_CK/UART4_TX/SDIO_D2/USART3_TX 51 3900 950 300 L 50 50 1 1 I
X PB8/TIM4_CH3/SDIO_D4/TIM10_CH1/I2C1_SCL/CAN1_RX 61 3900 1650 300 L 50 50 1 1 I
X VSSA 12 -1150 -1200 300 R 50 50 1 1 I
X PA6/SPI1_MISO 22 3900 -950 300 L 50 50 1 1 I
X VDD 32 -1150 2150 300 R 50 50 1 1 I
X PA9/USART1_TX 42 -1150 1050 300 R 50 50 1 1 I
X PC11/UART4_RX/SPI3_MISO/SDIO_D3/USART3_RX/I2S3ext_SD 52 3900 1050 300 L 50 50 1 1 I
X PB9/SPI2_NSS/I2S2_WS/TIM4_CH4/TIM11_CH1/SDIO_D5/I2C1_SDA/CAN1_TX 62 3900 1750 300 L 50 50 1 1 I
X VDDA 13 -1150 1850 300 R 50 50 1 1 I
X PA7/SPI1_MOSI 23 3900 -850 300 L 50 50 1 1 I
X PB12/CAN2_RX 33 -1150 -600 300 R 50 50 1 1 I
X PA10/USART1_RX 43 -1150 950 300 R 50 50 1 1 I
X PC12/UART5_TX/SDIO_CK/SPI3_MOSI/I2S3_SD/USART3_CK 53 3900 1150 300 L 50 50 1 1 I
X VSS 63 -1150 -1600 300 R 50 50 1 1 W
X PA0 14 3900 -1450 300 L 50 50 1 1 I
X PC4 24 3900 -750 300 L 50 50 1 1 I
X PB13/CAN2_TX 34 -1150 -700 300 R 50 50 1 1 I
X PA11/USART1_CTS/CAN1_RX/TIM1_CH4_/OTG_FS_DM/EVENTOUT 44 3900 550 300 L 50 50 1 1 I
X PD2/TIM3_ETR/UART5_RX/SDIO_CMD 54 3900 1250 300 L 50 50 1 1 I
X VDD 64 -1150 2350 300 R 50 50 1 1 I
X PA1 15 -1150 -200 300 R 50 50 1 1 I
X PC5 25 3900 -650 300 L 50 50 1 1 I
X PB14/SPI2_MISO/TIM1_CH2N/TIM12_CH1/OTG_HS_DM/USART3_RTS/TIM8_CH2N/I2S2ext_SD 35 3900 -150 300 L 50 50 1 1 I
X PA12/USART1_RTS/CAN1_TX/TIM1_ETR/OTG_FS_DP/EVENTOUT 45 3900 650 300 L 50 50 1 1 I
X PB3/JTDO/TRACESWO/SPI3_SCK/I2S3_CK/TIM2_CH2/SPI1_SCK 55 3900 1350 300 L 50 50 1 1 I
X PA2/USART2_TX 16 -1150 -300 300 R 50 50 1 1 I
X PB0/TIM3_CH3/TIM8_CH2N/OTG_HS_ULPI_D1/TIM1_CH2N 26 3900 -550 300 L 50 50 1 1 I
X PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM8_CH3N/TIM12_CH2/OTG_HS_DP 36 3900 -50 300 L 50 50 1 1 I
X PA13/SWDIO 46 -1150 1450 300 R 50 50 1 1 I
X PB4 56 3900 1450 300 L 50 50 1 1 I
X PA3/USART2_RX 17 -1150 -400 300 R 50 50 1 1 I
X PB1/TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/OTG_HS_INTN/TIM1_CH3N 27 3900 -450 300 L 50 50 1 1 I
X PC6/I2S2_MCK/TIM8_CH1/SDIO_D6/USART6_TX/TIM3_CH1 37 3900 50 300 L 50 50 1 1 I
X VSS 47 -1150 -1400 300 R 50 50 1 1 W
X PB5 57 3900 1550 300 L 50 50 1 1 I
X VSS 18 -1150 -1500 300 R 50 50 1 1 W
X BOOT1 28 -1150 -1100 300 R 50 50 1 1 I
X PC7/I2S3_MCK/TIM8_CH2/SDIO_D7/USART6_RX/TIM3_CH2 38 3900 150 300 L 50 50 1 1 I
X VDD 48 -1150 2250 300 R 50 50 1 1 I
X PB6/I2C1_SCL 58 -1150 800 300 R 50 50 1 1 I
X VDD 19 -1150 2050 300 R 50 50 1 1 I
X PB10/SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_TX/OTG_HS_ULPI_D3/TIM2_CH3 29 3900 -350 300 L 50 50 1 1 I
X PC8/TIM8_CH3/SDIO_D0/TIM3_CH3/USART6_CK 39 3900 250 300 L 50 50 1 1 I
X PA14/SWCLK 49 -1150 1350 300 R 50 50 1 1 I
X PB7/I2C1_SDA 59 -1150 700 300 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
