#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  9 17:43:58 2021
# Process ID: 3016
# Current directory: C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log PC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PC.tcl
# Log file: C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.runs/synth_1/PC.vds
# Journal file: C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PC.tcl -notrace
Command: synth_design -top PC -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5556 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 469.867 ; gain = 178.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:47]
WARNING: [Synth 8-3331] design PC has unconnected port RAM_ALU_out[7]
WARNING: [Synth 8-3331] design PC has unconnected port RAM_ALU_out[6]
WARNING: [Synth 8-3331] design PC has unconnected port RAM_ALU_out[5]
WARNING: [Synth 8-3331] design PC has unconnected port RAM_ALU_out[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 534.055 ; gain = 243.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 534.055 ; gain = 243.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 534.055 ; gain = 243.027
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [Synth 8-327] inferring latch for variable 'sortie_reg' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 534.055 ; gain = 243.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design PC has unconnected port RAM_ALU_out[7]
WARNING: [Synth 8-3331] design PC has unconnected port RAM_ALU_out[6]
WARNING: [Synth 8-3331] design PC has unconnected port RAM_ALU_out[5]
WARNING: [Synth 8-3331] design PC has unconnected port RAM_ALU_out[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 670.258 ; gain = 379.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 671.188 ; gain = 380.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 671.188 ; gain = 380.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 672.188 ; gain = 381.160
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sortie_OBUF[3] with 1st driver pin 'sortie_reg[3]/Q' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sortie_OBUF[3] with 2nd driver pin 'pc_reg[3]/Q' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sortie_OBUF[2] with 1st driver pin 'sortie_reg[2]/Q' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sortie_OBUF[2] with 2nd driver pin 'pc_reg[2]/Q' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sortie_OBUF[1] with 1st driver pin 'sortie_reg[1]/Q' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sortie_OBUF[1] with 2nd driver pin 'pc_reg[1]/Q' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sortie_OBUF[0] with 1st driver pin 'sortie_reg[0]/Q' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sortie_OBUF[0] with 2nd driver pin 'pc_reg[0]/Q' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:60]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 672.188 ; gain = 381.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 672.188 ; gain = 381.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 672.188 ; gain = 381.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 672.188 ; gain = 381.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 672.188 ; gain = 381.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
|5     |LUT5 |     1|
|6     |LUT6 |     1|
|7     |FDRE |     4|
|8     |LD   |     4|
|9     |IBUF |     8|
|10    |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    27|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 672.188 ; gain = 381.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 672.188 ; gain = 381.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 672.188 ; gain = 381.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 787.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 787.883 ; gain = 496.855
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 787.883 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.runs/synth_1/PC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PC_utilization_synth.rpt -pb PC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  9 17:44:16 2021...
