Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 17 10:27:02 2021
| Host              : uwlogin running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./report/algo_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8002 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 749 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.037       -0.359                     35               288229        0.019        0.000                      0               288229        0.816        0.000                       0                139604  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.389}        2.778           359.971         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.037       -0.359                     35               288229        0.019        0.000                      0               288229        0.816        0.000                       0                139604  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           35  Failing Endpoints,  Worst Slack       -0.037ns,  Total Violation       -0.359ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149/icmp_ln895_141_reg_2930_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/sort_clusterOut_11_s_reg_46546_pp0_iter16_reg_reg[52]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.695ns (25.486%)  route 2.032ns (74.514%))
  Logic Levels:           4  (CARRY8=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 2.830 - 2.778 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139603, unset)       0.037     0.037    bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149/ap_clk
    SLICE_X45Y566        FDRE                                         r  bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149/icmp_ln895_141_reg_2930_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y566        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149/icmp_ln895_141_reg_2930_reg[0]_replica/Q
                         net (fo=14, routed)          0.229     0.363    bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149/icmp_ln895_141_reg_2930_repN
    SLICE_X42Y565        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     0.530 f  bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149/sort_clusterOut_11_s_reg_46546_pp0_iter16_reg_reg[2]_srl4_i_2/O
                         net (fo=3, routed)           0.427     0.957    bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149/sort_clusterOut_11_s_reg_46546_pp0_iter16_reg_reg[2]_srl4_i_2_n_0
    SLICE_X44Y567        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.057 r  bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149/sort_clusterOut_10_s_reg_46541_pp0_iter16_reg_reg[59]_srl4_i_8/O
                         net (fo=1, routed)           0.178     1.235    bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149/sort_clusterOut_10_s_reg_46541_pp0_iter16_reg_reg[59]_srl4_i_8_n_0
    SLICE_X44Y567        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[5])
                                                      0.195     1.430 r  bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149/sort_clusterOut_10_s_reg_46541_pp0_iter16_reg_reg[59]_srl4_i_2/CO[5]
                         net (fo=116, routed)         0.820     2.250    bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149/sort_clusterOut_10_s_reg_46541_pp0_iter16_reg_reg[59]_srl4_i_2_n_2
    SLICE_X38Y588        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.136     2.386 r  bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149/sort_clusterOut_11_s_reg_46546_pp0_iter16_reg_reg[52]_srl4_i_1/O
                         net (fo=1, routed)           0.378     2.764    bd_0_i/hls_inst/inst/grp_bitonicSort16_fu_1149_ap_return_7[52]
    SLICE_X36Y589        SRL16E                                       r  bd_0_i/hls_inst/inst/sort_clusterOut_11_s_reg_46546_pp0_iter16_reg_reg[52]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=139603, unset)       0.052     2.830    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y589        SRL16E                                       r  bd_0_i/hls_inst/inst/sort_clusterOut_11_s_reg_46546_pp0_iter16_reg_reg[52]_srl4/CLK
                         clock pessimism              0.000     2.830    
                         clock uncertainty           -0.035     2.795    
    SLICE_X36Y589        SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.068     2.727    bd_0_i/hls_inst/inst/sort_clusterOut_11_s_reg_46546_pp0_iter16_reg_reg[52]_srl4
  -------------------------------------------------------------------
                         required time                          2.727    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 -0.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_726/grp_getBremsValuesNeg_fu_3055/select_ln653_507_reg_24220_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_726/grp_getBremsValuesNeg_fu_3055/select_ln653_507_reg_24220_pp0_iter4_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139603, unset)       0.012     0.012    bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_726/grp_getBremsValuesNeg_fu_3055/ap_clk
    SLICE_X143Y453       FDRE                                         r  bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_726/grp_getBremsValuesNeg_fu_3055/select_ln653_507_reg_24220_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y453       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_726/grp_getBremsValuesNeg_fu_3055/select_ln653_507_reg_24220_reg[5]/Q
                         net (fo=1, routed)           0.033     0.084    bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_726/grp_getBremsValuesNeg_fu_3055/select_ln653_507_reg_24220[5]
    SLICE_X143Y453       FDRE                                         r  bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_726/grp_getBremsValuesNeg_fu_3055/select_ln653_507_reg_24220_pp0_iter4_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139603, unset)       0.018     0.018    bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_726/grp_getBremsValuesNeg_fu_3055/ap_clk
    SLICE_X143Y453       FDRE                                         r  bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_726/grp_getBremsValuesNeg_fu_3055/select_ln653_507_reg_24220_pp0_iter4_reg_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X143Y453       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_726/grp_getBremsValuesNeg_fu_3055/select_ln653_507_reg_24220_pp0_iter4_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.146         2.778       1.632      SLICE_X66Y553  bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_420/temp_8_1_energy_V_2_reg_11298_pp0_iter2_reg_reg[6]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         1.389       0.816      SLICE_X66Y553  bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_420/temp_8_1_energy_V_2_reg_11298_pp0_iter2_reg_reg[6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.389       0.816      SLICE_X66Y553  bd_0_i/hls_inst/inst/grp_getRegion3x4_fu_420/temp_8_1_energy_V_2_reg_11298_pp0_iter2_reg_reg[6]_srl3/CLK



