from celosia.hdl import verilog, vhdl, get_lang_map
from celosia.platform import Platform