{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger_reg.v@199:243@HdlStmProcess", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n    end else begin\n      up_rack <= up_rreq;\n      if (up_rreq == 1'b1) begin\n        case (up_raddr[4:0])\n          5'h0: up_rdata <= up_version;\n          5'h1: up_rdata <= up_scratch;\n          5'h2: up_rdata <= {30'h0,up_trigger_o};\n          5'h3: up_rdata <= {24'h0,up_io_selection};\n          5'h4: up_rdata <= {22'h0,up_config_trigger_i};\n          5'h5: up_rdata <= {16'h0,up_limit_a};\n          5'h6: up_rdata <= {30'h0,up_function_a};\n          5'h7: up_rdata <= up_hysteresis_a;\n          5'h8: up_rdata <= {28'h0,up_trigger_l_mix_a};\n          5'h9: up_rdata <= {16'h0,up_limit_b};\n          5'ha: up_rdata <= {30'h0,up_function_b};\n          5'hb: up_rdata <= up_hysteresis_b;\n          5'hc: up_rdata <= {28'h0,up_trigger_l_mix_b};\n          5'hd: up_rdata <= {15'h0,up_trigger_out_control};\n          5'he: up_rdata <= up_fifo_depth;\n          5'hf: up_rdata <= {31'h0,up_triggered};\n          5'h10: up_rdata <= up_trigger_delay;\n          5'h11: up_rdata <= {31'h0,up_streaming};\n          5'h12: up_rdata <= up_trigger_holdoff;\n          5'h13: up_rdata <= up_trigger_out_hold_pins;\n          default: up_rdata <= 0;\n        endcase\n      end else begin\n        up_rdata <= 32'd0;\n      end\n    end\n  end\n\n   up_xfer_cntrl #(.DATA_WIDTH(274)) i_xfer_cntrl (\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_data_cntrl ({ up_streaming,             // 1\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[231, "          5'h13: up_rdata <= up_trigger_out_hold_pins;\n"]], "Add": [[231, "          5'h13: up_rdata <= {12'h0,up_trigger_out_hold_pins};\n"]]}}