
franziska.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d2c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009b4  08007f00  08007f00  00017f00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088b4  080088b4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  080088b4  080088b4  000188b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088bc  080088bc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088bc  080088bc  000188bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080088c0  080088c0  000188c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080088c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d4  200001e0  08008aa4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005b4  08008aa4  000205b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001804f  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032a6  00000000  00000000  0003825f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001150  00000000  00000000  0003b508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ff8  00000000  00000000  0003c658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025eca  00000000  00000000  0003d650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016817  00000000  00000000  0006351a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e17a0  00000000  00000000  00079d31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015b4d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005888  00000000  00000000  0015b524  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007ee4 	.word	0x08007ee4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08007ee4 	.word	0x08007ee4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ef2:	4b27      	ldr	r3, [pc, #156]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000ef4:	4a27      	ldr	r2, [pc, #156]	; (8000f94 <MX_ADC1_Init+0xb4>)
 8000ef6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ef8:	4b25      	ldr	r3, [pc, #148]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000efe:	4b24      	ldr	r3, [pc, #144]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f04:	4b22      	ldr	r3, [pc, #136]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f0a:	4b21      	ldr	r3, [pc, #132]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f10:	4b1f      	ldr	r3, [pc, #124]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f18:	4b1d      	ldr	r3, [pc, #116]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f1e:	4b1c      	ldr	r3, [pc, #112]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f20:	4a1d      	ldr	r2, [pc, #116]	; (8000f98 <MX_ADC1_Init+0xb8>)
 8000f22:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f24:	4b1a      	ldr	r3, [pc, #104]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000f2a:	4b19      	ldr	r3, [pc, #100]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f30:	4b17      	ldr	r3, [pc, #92]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f38:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f3e:	4814      	ldr	r0, [pc, #80]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f40:	f000 fdb4 	bl	8001aac <HAL_ADC_Init>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000f4a:	f000 f9dd 	bl	8001308 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f52:	2301      	movs	r3, #1
 8000f54:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f56:	2300      	movs	r3, #0
 8000f58:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f5a:	463b      	mov	r3, r7
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	480c      	ldr	r0, [pc, #48]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f60:	f000 fefa 	bl	8001d58 <HAL_ADC_ConfigChannel>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f6a:	f000 f9cd 	bl	8001308 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f72:	463b      	mov	r3, r7
 8000f74:	4619      	mov	r1, r3
 8000f76:	4806      	ldr	r0, [pc, #24]	; (8000f90 <MX_ADC1_Init+0xb0>)
 8000f78:	f000 feee 	bl	8001d58 <HAL_ADC_ConfigChannel>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000f82:	f000 f9c1 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	3710      	adds	r7, #16
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	2000040c 	.word	0x2000040c
 8000f94:	40012000 	.word	0x40012000
 8000f98:	0f000001 	.word	0x0f000001

08000f9c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08a      	sub	sp, #40	; 0x28
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a17      	ldr	r2, [pc, #92]	; (8001018 <HAL_ADC_MspInit+0x7c>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d127      	bne.n	800100e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	613b      	str	r3, [r7, #16]
 8000fc2:	4b16      	ldr	r3, [pc, #88]	; (800101c <HAL_ADC_MspInit+0x80>)
 8000fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc6:	4a15      	ldr	r2, [pc, #84]	; (800101c <HAL_ADC_MspInit+0x80>)
 8000fc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fcc:	6453      	str	r3, [r2, #68]	; 0x44
 8000fce:	4b13      	ldr	r3, [pc, #76]	; (800101c <HAL_ADC_MspInit+0x80>)
 8000fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fd6:	613b      	str	r3, [r7, #16]
 8000fd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
 8000fde:	4b0f      	ldr	r3, [pc, #60]	; (800101c <HAL_ADC_MspInit+0x80>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe2:	4a0e      	ldr	r2, [pc, #56]	; (800101c <HAL_ADC_MspInit+0x80>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fea:	4b0c      	ldr	r3, [pc, #48]	; (800101c <HAL_ADC_MspInit+0x80>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001002:	f107 0314 	add.w	r3, r7, #20
 8001006:	4619      	mov	r1, r3
 8001008:	4805      	ldr	r0, [pc, #20]	; (8001020 <HAL_ADC_MspInit+0x84>)
 800100a:	f001 f9e5 	bl	80023d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800100e:	bf00      	nop
 8001010:	3728      	adds	r7, #40	; 0x28
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40012000 	.word	0x40012000
 800101c:	40023800 	.word	0x40023800
 8001020:	40020000 	.word	0x40020000

08001024 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102a:	f107 030c 	add.w	r3, r7, #12
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	605a      	str	r2, [r3, #4]
 8001034:	609a      	str	r2, [r3, #8]
 8001036:	60da      	str	r2, [r3, #12]
 8001038:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60bb      	str	r3, [r7, #8]
 800103e:	4b2d      	ldr	r3, [pc, #180]	; (80010f4 <MX_GPIO_Init+0xd0>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	4a2c      	ldr	r2, [pc, #176]	; (80010f4 <MX_GPIO_Init+0xd0>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	6313      	str	r3, [r2, #48]	; 0x30
 800104a:	4b2a      	ldr	r3, [pc, #168]	; (80010f4 <MX_GPIO_Init+0xd0>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	60bb      	str	r3, [r7, #8]
 8001054:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	4b26      	ldr	r3, [pc, #152]	; (80010f4 <MX_GPIO_Init+0xd0>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	4a25      	ldr	r2, [pc, #148]	; (80010f4 <MX_GPIO_Init+0xd0>)
 8001060:	f043 0302 	orr.w	r3, r3, #2
 8001064:	6313      	str	r3, [r2, #48]	; 0x30
 8001066:	4b23      	ldr	r3, [pc, #140]	; (80010f4 <MX_GPIO_Init+0xd0>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	f003 0302 	and.w	r3, r3, #2
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RESET_Pin|LCD_A0_Pin, GPIO_PIN_RESET);
 8001072:	2200      	movs	r2, #0
 8001074:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8001078:	481f      	ldr	r0, [pc, #124]	; (80010f8 <MX_GPIO_Init+0xd4>)
 800107a:	f001 fb59 	bl	8002730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_N_GPIO_Port, LCD_CS_N_Pin, GPIO_PIN_RESET);
 800107e:	2200      	movs	r2, #0
 8001080:	2140      	movs	r1, #64	; 0x40
 8001082:	481e      	ldr	r0, [pc, #120]	; (80010fc <MX_GPIO_Init+0xd8>)
 8001084:	f001 fb54 	bl	8002730 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin|LCD_A0_Pin;
 8001088:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800108c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	2301      	movs	r3, #1
 8001090:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001096:	2300      	movs	r3, #0
 8001098:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109a:	f107 030c 	add.w	r3, r7, #12
 800109e:	4619      	mov	r1, r3
 80010a0:	4815      	ldr	r0, [pc, #84]	; (80010f8 <MX_GPIO_Init+0xd4>)
 80010a2:	f001 f999 	bl	80023d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = joystick_Pin;
 80010a6:	2320      	movs	r3, #32
 80010a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010aa:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80010ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(joystick_GPIO_Port, &GPIO_InitStruct);
 80010b4:	f107 030c 	add.w	r3, r7, #12
 80010b8:	4619      	mov	r1, r3
 80010ba:	4810      	ldr	r0, [pc, #64]	; (80010fc <MX_GPIO_Init+0xd8>)
 80010bc:	f001 f98c 	bl	80023d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_CS_N_Pin;
 80010c0:	2340      	movs	r3, #64	; 0x40
 80010c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c4:	2301      	movs	r3, #1
 80010c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010cc:	2300      	movs	r3, #0
 80010ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_CS_N_GPIO_Port, &GPIO_InitStruct);
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	4619      	mov	r1, r3
 80010d6:	4809      	ldr	r0, [pc, #36]	; (80010fc <MX_GPIO_Init+0xd8>)
 80010d8:	f001 f97e 	bl	80023d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80010dc:	2200      	movs	r2, #0
 80010de:	2100      	movs	r1, #0
 80010e0:	2017      	movs	r0, #23
 80010e2:	f001 f942 	bl	800236a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80010e6:	2017      	movs	r0, #23
 80010e8:	f001 f95b 	bl	80023a2 <HAL_NVIC_EnableIRQ>

}
 80010ec:	bf00      	nop
 80010ee:	3720      	adds	r7, #32
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40023800 	.word	0x40023800
 80010f8:	40020000 	.word	0x40020000
 80010fc:	40020400 	.word	0x40020400

08001100 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001104:	f000 fc3c 	bl	8001980 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001108:	f000 f842 	bl	8001190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800110c:	f7ff ff8a 	bl	8001024 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001110:	f7ff fee6 	bl	8000ee0 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001114:	f000 fb98 	bl	8001848 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001118:	f000 f8fc 	bl	8001314 <MX_SPI1_Init>
  MX_TIM1_Init();
 800111c:	f000 fab8 	bl	8001690 <MX_TIM1_Init>
  MX_TIM6_Init();
 8001120:	f000 fb06 	bl	8001730 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001124:	f003 fb27 	bl	8004776 <lcd_init>
  lcd_clear();
 8001128:	f003 fb80 	bl	800482c <lcd_clear>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  //displayWelcome();
  welcome_display();
 800112c:	f003 fdbc 	bl	8004ca8 <welcome_display>

  while (1)
  {
		status = potiRead(&rawValue);
 8001130:	4814      	ldr	r0, [pc, #80]	; (8001184 <main+0x84>)
 8001132:	f003 fe21 	bl	8004d78 <potiRead>
 8001136:	4603      	mov	r3, r0
 8001138:	461a      	mov	r2, r3
 800113a:	4b13      	ldr	r3, [pc, #76]	; (8001188 <main+0x88>)
 800113c:	701a      	strb	r2, [r3, #0]

		if(status == HAL_OK){
 800113e:	4b12      	ldr	r3, [pc, #72]	; (8001188 <main+0x88>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d1f4      	bne.n	8001130 <main+0x30>
			if(step == 0)
 8001146:	4b11      	ldr	r3, [pc, #68]	; (800118c <main+0x8c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d101      	bne.n	8001152 <main+0x52>
				menu1_display();
 800114e:	f003 fdc3 	bl	8004cd8 <menu1_display>
			if(step == 1)
 8001152:	4b0e      	ldr	r3, [pc, #56]	; (800118c <main+0x8c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d102      	bne.n	8001160 <main+0x60>
				potiPrint(&rawValue);
 800115a:	480a      	ldr	r0, [pc, #40]	; (8001184 <main+0x84>)
 800115c:	f003 fe26 	bl	8004dac <potiPrint>
			if(step == 2){
 8001160:	4b0a      	ldr	r3, [pc, #40]	; (800118c <main+0x8c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2b02      	cmp	r3, #2
 8001166:	d109      	bne.n	800117c <main+0x7c>
				status = potiDeInit();
 8001168:	f003 ffec 	bl	8005144 <potiDeInit>
 800116c:	4603      	mov	r3, r0
 800116e:	461a      	mov	r2, r3
 8001170:	4b05      	ldr	r3, [pc, #20]	; (8001188 <main+0x88>)
 8001172:	701a      	strb	r2, [r3, #0]
				menu2_display(&rawValue);
 8001174:	4803      	ldr	r0, [pc, #12]	; (8001184 <main+0x84>)
 8001176:	f003 fdcd 	bl	8004d14 <menu2_display>
 800117a:	e7d9      	b.n	8001130 <main+0x30>
		}
		else
			Error_Handler();
 800117c:	f000 f8c4 	bl	8001308 <Error_Handler>
		status = potiRead(&rawValue);
 8001180:	e7d6      	b.n	8001130 <main+0x30>
 8001182:	bf00      	nop
 8001184:	20000454 	.word	0x20000454
 8001188:	20000456 	.word	0x20000456
 800118c:	200001fc 	.word	0x200001fc

08001190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b094      	sub	sp, #80	; 0x50
 8001194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001196:	f107 031c 	add.w	r3, r7, #28
 800119a:	2234      	movs	r2, #52	; 0x34
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f004 f804 	bl	80051ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a4:	f107 0308 	add.w	r3, r7, #8
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b4:	2300      	movs	r3, #0
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	4b23      	ldr	r3, [pc, #140]	; (8001248 <SystemClock_Config+0xb8>)
 80011ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011bc:	4a22      	ldr	r2, [pc, #136]	; (8001248 <SystemClock_Config+0xb8>)
 80011be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011c2:	6413      	str	r3, [r2, #64]	; 0x40
 80011c4:	4b20      	ldr	r3, [pc, #128]	; (8001248 <SystemClock_Config+0xb8>)
 80011c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011cc:	607b      	str	r3, [r7, #4]
 80011ce:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011d0:	2300      	movs	r3, #0
 80011d2:	603b      	str	r3, [r7, #0]
 80011d4:	4b1d      	ldr	r3, [pc, #116]	; (800124c <SystemClock_Config+0xbc>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80011dc:	4a1b      	ldr	r2, [pc, #108]	; (800124c <SystemClock_Config+0xbc>)
 80011de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011e2:	6013      	str	r3, [r2, #0]
 80011e4:	4b19      	ldr	r3, [pc, #100]	; (800124c <SystemClock_Config+0xbc>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011ec:	603b      	str	r3, [r7, #0]
 80011ee:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011f0:	2302      	movs	r3, #2
 80011f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f4:	2301      	movs	r3, #1
 80011f6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011f8:	2310      	movs	r3, #16
 80011fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011fc:	2300      	movs	r3, #0
 80011fe:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001200:	f107 031c 	add.w	r3, r7, #28
 8001204:	4618      	mov	r0, r3
 8001206:	f001 fd3b 	bl	8002c80 <HAL_RCC_OscConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001210:	f000 f87a 	bl	8001308 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001214:	230f      	movs	r3, #15
 8001216:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001218:	2300      	movs	r3, #0
 800121a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800121c:	2300      	movs	r3, #0
 800121e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001224:	2300      	movs	r3, #0
 8001226:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001228:	f107 0308 	add.w	r3, r7, #8
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f001 fab0 	bl	8002794 <HAL_RCC_ClockConfig>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800123a:	f000 f865 	bl	8001308 <Error_Handler>
  }
}
 800123e:	bf00      	nop
 8001240:	3750      	adds	r7, #80	; 0x50
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40023800 	.word	0x40023800
 800124c:	40007000 	.word	0x40007000

08001250 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_5 && button_state == true){
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	2b20      	cmp	r3, #32
 800125e:	d10a      	bne.n	8001276 <HAL_GPIO_EXTI_Callback+0x26>
 8001260:	4b08      	ldr	r3, [pc, #32]	; (8001284 <HAL_GPIO_EXTI_Callback+0x34>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d006      	beq.n	8001276 <HAL_GPIO_EXTI_Callback+0x26>
		HAL_TIM_Base_Start_IT(&htim6);
 8001268:	4807      	ldr	r0, [pc, #28]	; (8001288 <HAL_GPIO_EXTI_Callback+0x38>)
 800126a:	f002 fa87 	bl	800377c <HAL_TIM_Base_Start_IT>
		button_state = false;
 800126e:	4b05      	ldr	r3, [pc, #20]	; (8001284 <HAL_GPIO_EXTI_Callback+0x34>)
 8001270:	2200      	movs	r2, #0
 8001272:	701a      	strb	r2, [r3, #0]
 8001274:	e001      	b.n	800127a <HAL_GPIO_EXTI_Callback+0x2a>
	}
	else{
		__NOP();
 8001276:	bf00      	nop
	}
}
 8001278:	bf00      	nop
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000000 	.word	0x20000000
 8001288:	200004b0 	.word	0x200004b0

0800128c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
	  UNUSED(htim);																				// To prevent unused arguments compilation warning
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == GPIO_PIN_RESET){
 8001294:	2120      	movs	r1, #32
 8001296:	480a      	ldr	r0, [pc, #40]	; (80012c0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001298:	f001 fa32 	bl	8002700 <HAL_GPIO_ReadPin>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d10a      	bne.n	80012b8 <HAL_TIM_PeriodElapsedCallback+0x2c>
			step ++;
 80012a2:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	3301      	adds	r3, #1
 80012a8:	4a06      	ldr	r2, [pc, #24]	; (80012c4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80012aa:	6013      	str	r3, [r2, #0]
			button_state = true;
 80012ac:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim6);
 80012b2:	4806      	ldr	r0, [pc, #24]	; (80012cc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80012b4:	f002 fad2 	bl	800385c <HAL_TIM_Base_Stop_IT>
		}

}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40020400 	.word	0x40020400
 80012c4:	200001fc 	.word	0x200001fc
 80012c8:	20000000 	.word	0x20000000
 80012cc:	200004b0 	.word	0x200004b0

080012d0 <_write>:

int _write(int fd, char* ptr, int len){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
	if(HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY)== HAL_OK)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	b29a      	uxth	r2, r3
 80012e0:	f04f 33ff 	mov.w	r3, #4294967295
 80012e4:	68b9      	ldr	r1, [r7, #8]
 80012e6:	4807      	ldr	r0, [pc, #28]	; (8001304 <_write+0x34>)
 80012e8:	f002 fef5 	bl	80040d6 <HAL_UART_Transmit>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <_write+0x26>
		return len;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	e001      	b.n	80012fa <_write+0x2a>
	else
		return -1;
 80012f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000540 	.word	0x20000540

08001308 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800130c:	b672      	cpsid	i
}
 800130e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001310:	e7fe      	b.n	8001310 <Error_Handler+0x8>
	...

08001314 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001318:	4b18      	ldr	r3, [pc, #96]	; (800137c <MX_SPI1_Init+0x68>)
 800131a:	4a19      	ldr	r2, [pc, #100]	; (8001380 <MX_SPI1_Init+0x6c>)
 800131c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800131e:	4b17      	ldr	r3, [pc, #92]	; (800137c <MX_SPI1_Init+0x68>)
 8001320:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001324:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001326:	4b15      	ldr	r3, [pc, #84]	; (800137c <MX_SPI1_Init+0x68>)
 8001328:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800132c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800132e:	4b13      	ldr	r3, [pc, #76]	; (800137c <MX_SPI1_Init+0x68>)
 8001330:	2200      	movs	r2, #0
 8001332:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001334:	4b11      	ldr	r3, [pc, #68]	; (800137c <MX_SPI1_Init+0x68>)
 8001336:	2200      	movs	r2, #0
 8001338:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800133a:	4b10      	ldr	r3, [pc, #64]	; (800137c <MX_SPI1_Init+0x68>)
 800133c:	2200      	movs	r2, #0
 800133e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001340:	4b0e      	ldr	r3, [pc, #56]	; (800137c <MX_SPI1_Init+0x68>)
 8001342:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001346:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001348:	4b0c      	ldr	r3, [pc, #48]	; (800137c <MX_SPI1_Init+0x68>)
 800134a:	2200      	movs	r2, #0
 800134c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800134e:	4b0b      	ldr	r3, [pc, #44]	; (800137c <MX_SPI1_Init+0x68>)
 8001350:	2200      	movs	r2, #0
 8001352:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001354:	4b09      	ldr	r3, [pc, #36]	; (800137c <MX_SPI1_Init+0x68>)
 8001356:	2200      	movs	r2, #0
 8001358:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800135a:	4b08      	ldr	r3, [pc, #32]	; (800137c <MX_SPI1_Init+0x68>)
 800135c:	2200      	movs	r2, #0
 800135e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001360:	4b06      	ldr	r3, [pc, #24]	; (800137c <MX_SPI1_Init+0x68>)
 8001362:	220a      	movs	r2, #10
 8001364:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001366:	4805      	ldr	r0, [pc, #20]	; (800137c <MX_SPI1_Init+0x68>)
 8001368:	f001 ff28 	bl	80031bc <HAL_SPI_Init>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001372:	f7ff ffc9 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	20000458 	.word	0x20000458
 8001380:	40013000 	.word	0x40013000

08001384 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b08a      	sub	sp, #40	; 0x28
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138c:	f107 0314 	add.w	r3, r7, #20
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	605a      	str	r2, [r3, #4]
 8001396:	609a      	str	r2, [r3, #8]
 8001398:	60da      	str	r2, [r3, #12]
 800139a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a19      	ldr	r2, [pc, #100]	; (8001408 <HAL_SPI_MspInit+0x84>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d12b      	bne.n	80013fe <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	613b      	str	r3, [r7, #16]
 80013aa:	4b18      	ldr	r3, [pc, #96]	; (800140c <HAL_SPI_MspInit+0x88>)
 80013ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ae:	4a17      	ldr	r2, [pc, #92]	; (800140c <HAL_SPI_MspInit+0x88>)
 80013b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013b4:	6453      	str	r3, [r2, #68]	; 0x44
 80013b6:	4b15      	ldr	r3, [pc, #84]	; (800140c <HAL_SPI_MspInit+0x88>)
 80013b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013be:	613b      	str	r3, [r7, #16]
 80013c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	60fb      	str	r3, [r7, #12]
 80013c6:	4b11      	ldr	r3, [pc, #68]	; (800140c <HAL_SPI_MspInit+0x88>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	4a10      	ldr	r2, [pc, #64]	; (800140c <HAL_SPI_MspInit+0x88>)
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	6313      	str	r3, [r2, #48]	; 0x30
 80013d2:	4b0e      	ldr	r3, [pc, #56]	; (800140c <HAL_SPI_MspInit+0x88>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	60fb      	str	r3, [r7, #12]
 80013dc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80013de:	23a0      	movs	r3, #160	; 0xa0
 80013e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e2:	2302      	movs	r3, #2
 80013e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ea:	2303      	movs	r3, #3
 80013ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80013ee:	2305      	movs	r3, #5
 80013f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f2:	f107 0314 	add.w	r3, r7, #20
 80013f6:	4619      	mov	r1, r3
 80013f8:	4805      	ldr	r0, [pc, #20]	; (8001410 <HAL_SPI_MspInit+0x8c>)
 80013fa:	f000 ffed 	bl	80023d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80013fe:	bf00      	nop
 8001400:	3728      	adds	r7, #40	; 0x28
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40013000 	.word	0x40013000
 800140c:	40023800 	.word	0x40023800
 8001410:	40020000 	.word	0x40020000

08001414 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	4b10      	ldr	r3, [pc, #64]	; (8001460 <HAL_MspInit+0x4c>)
 8001420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001422:	4a0f      	ldr	r2, [pc, #60]	; (8001460 <HAL_MspInit+0x4c>)
 8001424:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001428:	6453      	str	r3, [r2, #68]	; 0x44
 800142a:	4b0d      	ldr	r3, [pc, #52]	; (8001460 <HAL_MspInit+0x4c>)
 800142c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800142e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	603b      	str	r3, [r7, #0]
 800143a:	4b09      	ldr	r3, [pc, #36]	; (8001460 <HAL_MspInit+0x4c>)
 800143c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143e:	4a08      	ldr	r2, [pc, #32]	; (8001460 <HAL_MspInit+0x4c>)
 8001440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001444:	6413      	str	r3, [r2, #64]	; 0x40
 8001446:	4b06      	ldr	r3, [pc, #24]	; (8001460 <HAL_MspInit+0x4c>)
 8001448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800144e:	603b      	str	r3, [r7, #0]
 8001450:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001452:	bf00      	nop
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	40023800 	.word	0x40023800

08001464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001468:	e7fe      	b.n	8001468 <NMI_Handler+0x4>

0800146a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146e:	e7fe      	b.n	800146e <HardFault_Handler+0x4>

08001470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001474:	e7fe      	b.n	8001474 <MemManage_Handler+0x4>

08001476 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800147a:	e7fe      	b.n	800147a <BusFault_Handler+0x4>

0800147c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001480:	e7fe      	b.n	8001480 <UsageFault_Handler+0x4>

08001482 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr

0800149e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014a2:	bf00      	nop
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b0:	f000 fab8 	bl	8001a24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80014bc:	2020      	movs	r0, #32
 80014be:	f001 f951 	bl	8002764 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
	...

080014c8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80014cc:	4802      	ldr	r0, [pc, #8]	; (80014d8 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80014ce:	f002 f9f4 	bl	80038ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	200004f8 	.word	0x200004f8

080014dc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80014e0:	4802      	ldr	r0, [pc, #8]	; (80014ec <TIM1_UP_TIM10_IRQHandler+0x10>)
 80014e2:	f002 f9ea 	bl	80038ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	200004f8 	.word	0x200004f8

080014f0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80014f4:	4802      	ldr	r0, [pc, #8]	; (8001500 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80014f6:	f002 f9e0 	bl	80038ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	200004f8 	.word	0x200004f8

08001504 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001508:	4802      	ldr	r0, [pc, #8]	; (8001514 <TIM1_CC_IRQHandler+0x10>)
 800150a:	f002 f9d6 	bl	80038ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	200004f8 	.word	0x200004f8

08001518 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
	return 1;
 800151c:	2301      	movs	r3, #1
}
 800151e:	4618      	mov	r0, r3
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <_kill>:

int _kill(int pid, int sig)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001532:	f003 fe11 	bl	8005158 <__errno>
 8001536:	4603      	mov	r3, r0
 8001538:	2216      	movs	r2, #22
 800153a:	601a      	str	r2, [r3, #0]
	return -1;
 800153c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001540:	4618      	mov	r0, r3
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <_exit>:

void _exit (int status)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001550:	f04f 31ff 	mov.w	r1, #4294967295
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f7ff ffe7 	bl	8001528 <_kill>
	while (1) {}		/* Make sure we hang here */
 800155a:	e7fe      	b.n	800155a <_exit+0x12>

0800155c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b086      	sub	sp, #24
 8001560:	af00      	add	r7, sp, #0
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	60b9      	str	r1, [r7, #8]
 8001566:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
 800156c:	e00a      	b.n	8001584 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800156e:	f3af 8000 	nop.w
 8001572:	4601      	mov	r1, r0
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	1c5a      	adds	r2, r3, #1
 8001578:	60ba      	str	r2, [r7, #8]
 800157a:	b2ca      	uxtb	r2, r1
 800157c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	3301      	adds	r3, #1
 8001582:	617b      	str	r3, [r7, #20]
 8001584:	697a      	ldr	r2, [r7, #20]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	429a      	cmp	r2, r3
 800158a:	dbf0      	blt.n	800156e <_read+0x12>
	}

return len;
 800158c:	687b      	ldr	r3, [r7, #4]
}
 800158e:	4618      	mov	r0, r3
 8001590:	3718      	adds	r7, #24
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001596:	b480      	push	{r7}
 8001598:	b083      	sub	sp, #12
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
	return -1;
 800159e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
 80015b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015be:	605a      	str	r2, [r3, #4]
	return 0;
 80015c0:	2300      	movs	r3, #0
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <_isatty>:

int _isatty(int file)
{
 80015ce:	b480      	push	{r7}
 80015d0:	b083      	sub	sp, #12
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
	return 1;
 80015d6:	2301      	movs	r3, #1
}
 80015d8:	4618      	mov	r0, r3
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	60b9      	str	r1, [r7, #8]
 80015ee:	607a      	str	r2, [r7, #4]
	return 0;
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3714      	adds	r7, #20
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
	...

08001600 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001608:	4a14      	ldr	r2, [pc, #80]	; (800165c <_sbrk+0x5c>)
 800160a:	4b15      	ldr	r3, [pc, #84]	; (8001660 <_sbrk+0x60>)
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001614:	4b13      	ldr	r3, [pc, #76]	; (8001664 <_sbrk+0x64>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d102      	bne.n	8001622 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800161c:	4b11      	ldr	r3, [pc, #68]	; (8001664 <_sbrk+0x64>)
 800161e:	4a12      	ldr	r2, [pc, #72]	; (8001668 <_sbrk+0x68>)
 8001620:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001622:	4b10      	ldr	r3, [pc, #64]	; (8001664 <_sbrk+0x64>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4413      	add	r3, r2
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	429a      	cmp	r2, r3
 800162e:	d207      	bcs.n	8001640 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001630:	f003 fd92 	bl	8005158 <__errno>
 8001634:	4603      	mov	r3, r0
 8001636:	220c      	movs	r2, #12
 8001638:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800163a:	f04f 33ff 	mov.w	r3, #4294967295
 800163e:	e009      	b.n	8001654 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001640:	4b08      	ldr	r3, [pc, #32]	; (8001664 <_sbrk+0x64>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001646:	4b07      	ldr	r3, [pc, #28]	; (8001664 <_sbrk+0x64>)
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4413      	add	r3, r2
 800164e:	4a05      	ldr	r2, [pc, #20]	; (8001664 <_sbrk+0x64>)
 8001650:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001652:	68fb      	ldr	r3, [r7, #12]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3718      	adds	r7, #24
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20020000 	.word	0x20020000
 8001660:	00000400 	.word	0x00000400
 8001664:	20000200 	.word	0x20000200
 8001668:	200005b8 	.word	0x200005b8

0800166c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001670:	4b06      	ldr	r3, [pc, #24]	; (800168c <SystemInit+0x20>)
 8001672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001676:	4a05      	ldr	r2, [pc, #20]	; (800168c <SystemInit+0x20>)
 8001678:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800167c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001696:	f107 0308 	add.w	r3, r7, #8
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a4:	463b      	mov	r3, r7
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016ac:	4b1e      	ldr	r3, [pc, #120]	; (8001728 <MX_TIM1_Init+0x98>)
 80016ae:	4a1f      	ldr	r2, [pc, #124]	; (800172c <MX_TIM1_Init+0x9c>)
 80016b0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16000;
 80016b2:	4b1d      	ldr	r3, [pc, #116]	; (8001728 <MX_TIM1_Init+0x98>)
 80016b4:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80016b8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ba:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <MX_TIM1_Init+0x98>)
 80016bc:	2200      	movs	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50;
 80016c0:	4b19      	ldr	r3, [pc, #100]	; (8001728 <MX_TIM1_Init+0x98>)
 80016c2:	2232      	movs	r2, #50	; 0x32
 80016c4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016c6:	4b18      	ldr	r3, [pc, #96]	; (8001728 <MX_TIM1_Init+0x98>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016cc:	4b16      	ldr	r3, [pc, #88]	; (8001728 <MX_TIM1_Init+0x98>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d2:	4b15      	ldr	r3, [pc, #84]	; (8001728 <MX_TIM1_Init+0x98>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016d8:	4813      	ldr	r0, [pc, #76]	; (8001728 <MX_TIM1_Init+0x98>)
 80016da:	f001 ffff 	bl	80036dc <HAL_TIM_Base_Init>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80016e4:	f7ff fe10 	bl	8001308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016ee:	f107 0308 	add.w	r3, r7, #8
 80016f2:	4619      	mov	r1, r3
 80016f4:	480c      	ldr	r0, [pc, #48]	; (8001728 <MX_TIM1_Init+0x98>)
 80016f6:	f002 f9e8 	bl	8003aca <HAL_TIM_ConfigClockSource>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001700:	f7ff fe02 	bl	8001308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001704:	2300      	movs	r3, #0
 8001706:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001708:	2300      	movs	r3, #0
 800170a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800170c:	463b      	mov	r3, r7
 800170e:	4619      	mov	r1, r3
 8001710:	4805      	ldr	r0, [pc, #20]	; (8001728 <MX_TIM1_Init+0x98>)
 8001712:	f002 fc03 	bl	8003f1c <HAL_TIMEx_MasterConfigSynchronization>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800171c:	f7ff fdf4 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001720:	bf00      	nop
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	200004f8 	.word	0x200004f8
 800172c:	40010000 	.word	0x40010000

08001730 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001736:	463b      	mov	r3, r7
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800173e:	4b15      	ldr	r3, [pc, #84]	; (8001794 <MX_TIM6_Init+0x64>)
 8001740:	4a15      	ldr	r2, [pc, #84]	; (8001798 <MX_TIM6_Init+0x68>)
 8001742:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000;
 8001744:	4b13      	ldr	r3, [pc, #76]	; (8001794 <MX_TIM6_Init+0x64>)
 8001746:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800174a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800174c:	4b11      	ldr	r3, [pc, #68]	; (8001794 <MX_TIM6_Init+0x64>)
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 50;
 8001752:	4b10      	ldr	r3, [pc, #64]	; (8001794 <MX_TIM6_Init+0x64>)
 8001754:	2232      	movs	r2, #50	; 0x32
 8001756:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001758:	4b0e      	ldr	r3, [pc, #56]	; (8001794 <MX_TIM6_Init+0x64>)
 800175a:	2200      	movs	r2, #0
 800175c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800175e:	480d      	ldr	r0, [pc, #52]	; (8001794 <MX_TIM6_Init+0x64>)
 8001760:	f001 ffbc 	bl	80036dc <HAL_TIM_Base_Init>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800176a:	f7ff fdcd 	bl	8001308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800176e:	2300      	movs	r3, #0
 8001770:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001772:	2300      	movs	r3, #0
 8001774:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001776:	463b      	mov	r3, r7
 8001778:	4619      	mov	r1, r3
 800177a:	4806      	ldr	r0, [pc, #24]	; (8001794 <MX_TIM6_Init+0x64>)
 800177c:	f002 fbce 	bl	8003f1c <HAL_TIMEx_MasterConfigSynchronization>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001786:	f7ff fdbf 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800178a:	bf00      	nop
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	200004b0 	.word	0x200004b0
 8001798:	40001000 	.word	0x40001000

0800179c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a24      	ldr	r2, [pc, #144]	; (800183c <HAL_TIM_Base_MspInit+0xa0>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d12e      	bne.n	800180c <HAL_TIM_Base_MspInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	4b23      	ldr	r3, [pc, #140]	; (8001840 <HAL_TIM_Base_MspInit+0xa4>)
 80017b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017b6:	4a22      	ldr	r2, [pc, #136]	; (8001840 <HAL_TIM_Base_MspInit+0xa4>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	6453      	str	r3, [r2, #68]	; 0x44
 80017be:	4b20      	ldr	r3, [pc, #128]	; (8001840 <HAL_TIM_Base_MspInit+0xa4>)
 80017c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2100      	movs	r1, #0
 80017ce:	2018      	movs	r0, #24
 80017d0:	f000 fdcb 	bl	800236a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80017d4:	2018      	movs	r0, #24
 80017d6:	f000 fde4 	bl	80023a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80017da:	2200      	movs	r2, #0
 80017dc:	2100      	movs	r1, #0
 80017de:	2019      	movs	r0, #25
 80017e0:	f000 fdc3 	bl	800236a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80017e4:	2019      	movs	r0, #25
 80017e6:	f000 fddc 	bl	80023a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80017ea:	2200      	movs	r2, #0
 80017ec:	2100      	movs	r1, #0
 80017ee:	201a      	movs	r0, #26
 80017f0:	f000 fdbb 	bl	800236a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80017f4:	201a      	movs	r0, #26
 80017f6:	f000 fdd4 	bl	80023a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80017fa:	2200      	movs	r2, #0
 80017fc:	2100      	movs	r1, #0
 80017fe:	201b      	movs	r0, #27
 8001800:	f000 fdb3 	bl	800236a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001804:	201b      	movs	r0, #27
 8001806:	f000 fdcc 	bl	80023a2 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800180a:	e012      	b.n	8001832 <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM6)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a0c      	ldr	r2, [pc, #48]	; (8001844 <HAL_TIM_Base_MspInit+0xa8>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d10d      	bne.n	8001832 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60bb      	str	r3, [r7, #8]
 800181a:	4b09      	ldr	r3, [pc, #36]	; (8001840 <HAL_TIM_Base_MspInit+0xa4>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181e:	4a08      	ldr	r2, [pc, #32]	; (8001840 <HAL_TIM_Base_MspInit+0xa4>)
 8001820:	f043 0310 	orr.w	r3, r3, #16
 8001824:	6413      	str	r3, [r2, #64]	; 0x40
 8001826:	4b06      	ldr	r3, [pc, #24]	; (8001840 <HAL_TIM_Base_MspInit+0xa4>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182a:	f003 0310 	and.w	r3, r3, #16
 800182e:	60bb      	str	r3, [r7, #8]
 8001830:	68bb      	ldr	r3, [r7, #8]
}
 8001832:	bf00      	nop
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40010000 	.word	0x40010000
 8001840:	40023800 	.word	0x40023800
 8001844:	40001000 	.word	0x40001000

08001848 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800184c:	4b11      	ldr	r3, [pc, #68]	; (8001894 <MX_USART2_UART_Init+0x4c>)
 800184e:	4a12      	ldr	r2, [pc, #72]	; (8001898 <MX_USART2_UART_Init+0x50>)
 8001850:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001852:	4b10      	ldr	r3, [pc, #64]	; (8001894 <MX_USART2_UART_Init+0x4c>)
 8001854:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001858:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800185a:	4b0e      	ldr	r3, [pc, #56]	; (8001894 <MX_USART2_UART_Init+0x4c>)
 800185c:	2200      	movs	r2, #0
 800185e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001860:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <MX_USART2_UART_Init+0x4c>)
 8001862:	2200      	movs	r2, #0
 8001864:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001866:	4b0b      	ldr	r3, [pc, #44]	; (8001894 <MX_USART2_UART_Init+0x4c>)
 8001868:	2200      	movs	r2, #0
 800186a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800186c:	4b09      	ldr	r3, [pc, #36]	; (8001894 <MX_USART2_UART_Init+0x4c>)
 800186e:	220c      	movs	r2, #12
 8001870:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001872:	4b08      	ldr	r3, [pc, #32]	; (8001894 <MX_USART2_UART_Init+0x4c>)
 8001874:	2200      	movs	r2, #0
 8001876:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001878:	4b06      	ldr	r3, [pc, #24]	; (8001894 <MX_USART2_UART_Init+0x4c>)
 800187a:	2200      	movs	r2, #0
 800187c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800187e:	4805      	ldr	r0, [pc, #20]	; (8001894 <MX_USART2_UART_Init+0x4c>)
 8001880:	f002 fbdc 	bl	800403c <HAL_UART_Init>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800188a:	f7ff fd3d 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	20000540 	.word	0x20000540
 8001898:	40004400 	.word	0x40004400

0800189c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08a      	sub	sp, #40	; 0x28
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 0314 	add.w	r3, r7, #20
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a19      	ldr	r2, [pc, #100]	; (8001920 <HAL_UART_MspInit+0x84>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d12b      	bne.n	8001916 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	613b      	str	r3, [r7, #16]
 80018c2:	4b18      	ldr	r3, [pc, #96]	; (8001924 <HAL_UART_MspInit+0x88>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	4a17      	ldr	r2, [pc, #92]	; (8001924 <HAL_UART_MspInit+0x88>)
 80018c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018cc:	6413      	str	r3, [r2, #64]	; 0x40
 80018ce:	4b15      	ldr	r3, [pc, #84]	; (8001924 <HAL_UART_MspInit+0x88>)
 80018d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d6:	613b      	str	r3, [r7, #16]
 80018d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	4b11      	ldr	r3, [pc, #68]	; (8001924 <HAL_UART_MspInit+0x88>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	4a10      	ldr	r2, [pc, #64]	; (8001924 <HAL_UART_MspInit+0x88>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ea:	4b0e      	ldr	r3, [pc, #56]	; (8001924 <HAL_UART_MspInit+0x88>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80018f6:	230c      	movs	r3, #12
 80018f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fa:	2302      	movs	r3, #2
 80018fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001902:	2303      	movs	r3, #3
 8001904:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001906:	2307      	movs	r3, #7
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	4619      	mov	r1, r3
 8001910:	4805      	ldr	r0, [pc, #20]	; (8001928 <HAL_UART_MspInit+0x8c>)
 8001912:	f000 fd61 	bl	80023d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001916:	bf00      	nop
 8001918:	3728      	adds	r7, #40	; 0x28
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40004400 	.word	0x40004400
 8001924:	40023800 	.word	0x40023800
 8001928:	40020000 	.word	0x40020000

0800192c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800192c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001964 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001930:	480d      	ldr	r0, [pc, #52]	; (8001968 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001932:	490e      	ldr	r1, [pc, #56]	; (800196c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001934:	4a0e      	ldr	r2, [pc, #56]	; (8001970 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001936:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001938:	e002      	b.n	8001940 <LoopCopyDataInit>

0800193a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800193a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800193c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800193e:	3304      	adds	r3, #4

08001940 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001940:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001942:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001944:	d3f9      	bcc.n	800193a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001946:	4a0b      	ldr	r2, [pc, #44]	; (8001974 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001948:	4c0b      	ldr	r4, [pc, #44]	; (8001978 <LoopFillZerobss+0x26>)
  movs r3, #0
 800194a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800194c:	e001      	b.n	8001952 <LoopFillZerobss>

0800194e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800194e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001950:	3204      	adds	r2, #4

08001952 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001952:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001954:	d3fb      	bcc.n	800194e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001956:	f7ff fe89 	bl	800166c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800195a:	f003 fc03 	bl	8005164 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800195e:	f7ff fbcf 	bl	8001100 <main>
  bx  lr    
 8001962:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001964:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001968:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800196c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001970:	080088c4 	.word	0x080088c4
  ldr r2, =_sbss
 8001974:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001978:	200005b4 	.word	0x200005b4

0800197c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800197c:	e7fe      	b.n	800197c <ADC_IRQHandler>
	...

08001980 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001984:	4b0e      	ldr	r3, [pc, #56]	; (80019c0 <HAL_Init+0x40>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a0d      	ldr	r2, [pc, #52]	; (80019c0 <HAL_Init+0x40>)
 800198a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800198e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001990:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <HAL_Init+0x40>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a0a      	ldr	r2, [pc, #40]	; (80019c0 <HAL_Init+0x40>)
 8001996:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800199a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800199c:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <HAL_Init+0x40>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a07      	ldr	r2, [pc, #28]	; (80019c0 <HAL_Init+0x40>)
 80019a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019a8:	2003      	movs	r0, #3
 80019aa:	f000 fcd3 	bl	8002354 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019ae:	200f      	movs	r0, #15
 80019b0:	f000 f808 	bl	80019c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019b4:	f7ff fd2e 	bl	8001414 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40023c00 	.word	0x40023c00

080019c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019cc:	4b12      	ldr	r3, [pc, #72]	; (8001a18 <HAL_InitTick+0x54>)
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <HAL_InitTick+0x58>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	4619      	mov	r1, r3
 80019d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019da:	fbb3 f3f1 	udiv	r3, r3, r1
 80019de:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e2:	4618      	mov	r0, r3
 80019e4:	f000 fceb 	bl	80023be <HAL_SYSTICK_Config>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e00e      	b.n	8001a10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2b0f      	cmp	r3, #15
 80019f6:	d80a      	bhi.n	8001a0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019f8:	2200      	movs	r2, #0
 80019fa:	6879      	ldr	r1, [r7, #4]
 80019fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001a00:	f000 fcb3 	bl	800236a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a04:	4a06      	ldr	r2, [pc, #24]	; (8001a20 <HAL_InitTick+0x5c>)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	e000      	b.n	8001a10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	20000004 	.word	0x20000004
 8001a1c:	2000000c 	.word	0x2000000c
 8001a20:	20000008 	.word	0x20000008

08001a24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a28:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <HAL_IncTick+0x20>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <HAL_IncTick+0x24>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4413      	add	r3, r2
 8001a34:	4a04      	ldr	r2, [pc, #16]	; (8001a48 <HAL_IncTick+0x24>)
 8001a36:	6013      	str	r3, [r2, #0]
}
 8001a38:	bf00      	nop
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	2000000c 	.word	0x2000000c
 8001a48:	20000584 	.word	0x20000584

08001a4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a50:	4b03      	ldr	r3, [pc, #12]	; (8001a60 <HAL_GetTick+0x14>)
 8001a52:	681b      	ldr	r3, [r3, #0]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	20000584 	.word	0x20000584

08001a64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a6c:	f7ff ffee 	bl	8001a4c <HAL_GetTick>
 8001a70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a7c:	d005      	beq.n	8001a8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a7e:	4b0a      	ldr	r3, [pc, #40]	; (8001aa8 <HAL_Delay+0x44>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	461a      	mov	r2, r3
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	4413      	add	r3, r2
 8001a88:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a8a:	bf00      	nop
 8001a8c:	f7ff ffde 	bl	8001a4c <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d8f7      	bhi.n	8001a8c <HAL_Delay+0x28>
  {
  }
}
 8001a9c:	bf00      	nop
 8001a9e:	bf00      	nop
 8001aa0:	3710      	adds	r7, #16
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	2000000c 	.word	0x2000000c

08001aac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e033      	b.n	8001b2a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d109      	bne.n	8001ade <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7ff fa66 	bl	8000f9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	f003 0310 	and.w	r3, r3, #16
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d118      	bne.n	8001b1c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001af2:	f023 0302 	bic.w	r3, r3, #2
 8001af6:	f043 0202 	orr.w	r2, r3, #2
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f000 fa5c 	bl	8001fbc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2200      	movs	r2, #0
 8001b08:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0e:	f023 0303 	bic.w	r3, r3, #3
 8001b12:	f043 0201 	orr.w	r2, r3, #1
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	641a      	str	r2, [r3, #64]	; 0x40
 8001b1a:	e001      	b.n	8001b20 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d101      	bne.n	8001b4e <HAL_ADC_Start+0x1a>
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	e0b2      	b.n	8001cb4 <HAL_ADC_Start+0x180>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2201      	movs	r2, #1
 8001b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d018      	beq.n	8001b96 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	689a      	ldr	r2, [r3, #8]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f042 0201 	orr.w	r2, r2, #1
 8001b72:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b74:	4b52      	ldr	r3, [pc, #328]	; (8001cc0 <HAL_ADC_Start+0x18c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a52      	ldr	r2, [pc, #328]	; (8001cc4 <HAL_ADC_Start+0x190>)
 8001b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b7e:	0c9a      	lsrs	r2, r3, #18
 8001b80:	4613      	mov	r3, r2
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	4413      	add	r3, r2
 8001b86:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001b88:	e002      	b.n	8001b90 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d1f9      	bne.n	8001b8a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	f003 0301 	and.w	r3, r3, #1
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d17a      	bne.n	8001c9a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001bac:	f023 0301 	bic.w	r3, r3, #1
 8001bb0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d007      	beq.n	8001bd6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001be2:	d106      	bne.n	8001bf2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be8:	f023 0206 	bic.w	r2, r3, #6
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	645a      	str	r2, [r3, #68]	; 0x44
 8001bf0:	e002      	b.n	8001bf8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c00:	4b31      	ldr	r3, [pc, #196]	; (8001cc8 <HAL_ADC_Start+0x194>)
 8001c02:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001c0c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 031f 	and.w	r3, r3, #31
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d12a      	bne.n	8001c70 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a2b      	ldr	r2, [pc, #172]	; (8001ccc <HAL_ADC_Start+0x198>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d015      	beq.n	8001c50 <HAL_ADC_Start+0x11c>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a29      	ldr	r2, [pc, #164]	; (8001cd0 <HAL_ADC_Start+0x19c>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d105      	bne.n	8001c3a <HAL_ADC_Start+0x106>
 8001c2e:	4b26      	ldr	r3, [pc, #152]	; (8001cc8 <HAL_ADC_Start+0x194>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f003 031f 	and.w	r3, r3, #31
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d00a      	beq.n	8001c50 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a25      	ldr	r2, [pc, #148]	; (8001cd4 <HAL_ADC_Start+0x1a0>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d136      	bne.n	8001cb2 <HAL_ADC_Start+0x17e>
 8001c44:	4b20      	ldr	r3, [pc, #128]	; (8001cc8 <HAL_ADC_Start+0x194>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f003 0310 	and.w	r3, r3, #16
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d130      	bne.n	8001cb2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d129      	bne.n	8001cb2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	689a      	ldr	r2, [r3, #8]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c6c:	609a      	str	r2, [r3, #8]
 8001c6e:	e020      	b.n	8001cb2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a15      	ldr	r2, [pc, #84]	; (8001ccc <HAL_ADC_Start+0x198>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d11b      	bne.n	8001cb2 <HAL_ADC_Start+0x17e>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d114      	bne.n	8001cb2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	689a      	ldr	r2, [r3, #8]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	e00b      	b.n	8001cb2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	f043 0210 	orr.w	r2, r3, #16
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001caa:	f043 0201 	orr.w	r2, r3, #1
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3714      	adds	r7, #20
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	20000004 	.word	0x20000004
 8001cc4:	431bde83 	.word	0x431bde83
 8001cc8:	40012300 	.word	0x40012300
 8001ccc:	40012000 	.word	0x40012000
 8001cd0:	40012100 	.word	0x40012100
 8001cd4:	40012200 	.word	0x40012200

08001cd8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d101      	bne.n	8001cee <HAL_ADC_Stop+0x16>
 8001cea:	2302      	movs	r3, #2
 8001cec:	e021      	b.n	8001d32 <HAL_ADC_Stop+0x5a>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	689a      	ldr	r2, [r3, #8]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f022 0201 	bic.w	r2, r2, #1
 8001d04:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f003 0301 	and.w	r3, r3, #1
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d109      	bne.n	8001d28 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d18:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d1c:	f023 0301 	bic.w	r3, r3, #1
 8001d20:	f043 0201 	orr.w	r2, r3, #1
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001d62:	2300      	movs	r3, #0
 8001d64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d101      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x1c>
 8001d70:	2302      	movs	r3, #2
 8001d72:	e113      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x244>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2b09      	cmp	r3, #9
 8001d82:	d925      	bls.n	8001dd0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68d9      	ldr	r1, [r3, #12]
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	461a      	mov	r2, r3
 8001d92:	4613      	mov	r3, r2
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	4413      	add	r3, r2
 8001d98:	3b1e      	subs	r3, #30
 8001d9a:	2207      	movs	r2, #7
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	43da      	mvns	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	400a      	ands	r2, r1
 8001da8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68d9      	ldr	r1, [r3, #12]
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	4618      	mov	r0, r3
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	4403      	add	r3, r0
 8001dc2:	3b1e      	subs	r3, #30
 8001dc4:	409a      	lsls	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	60da      	str	r2, [r3, #12]
 8001dce:	e022      	b.n	8001e16 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6919      	ldr	r1, [r3, #16]
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4613      	mov	r3, r2
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	4413      	add	r3, r2
 8001de4:	2207      	movs	r2, #7
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	43da      	mvns	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	400a      	ands	r2, r1
 8001df2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6919      	ldr	r1, [r3, #16]
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	689a      	ldr	r2, [r3, #8]
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	4618      	mov	r0, r3
 8001e06:	4603      	mov	r3, r0
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4403      	add	r3, r0
 8001e0c:	409a      	lsls	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	430a      	orrs	r2, r1
 8001e14:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	2b06      	cmp	r3, #6
 8001e1c:	d824      	bhi.n	8001e68 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3b05      	subs	r3, #5
 8001e30:	221f      	movs	r2, #31
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	43da      	mvns	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	400a      	ands	r2, r1
 8001e3e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685a      	ldr	r2, [r3, #4]
 8001e52:	4613      	mov	r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	4413      	add	r3, r2
 8001e58:	3b05      	subs	r3, #5
 8001e5a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	430a      	orrs	r2, r1
 8001e64:	635a      	str	r2, [r3, #52]	; 0x34
 8001e66:	e04c      	b.n	8001f02 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	2b0c      	cmp	r3, #12
 8001e6e:	d824      	bhi.n	8001eba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685a      	ldr	r2, [r3, #4]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	3b23      	subs	r3, #35	; 0x23
 8001e82:	221f      	movs	r2, #31
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43da      	mvns	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	400a      	ands	r2, r1
 8001e90:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	4413      	add	r3, r2
 8001eaa:	3b23      	subs	r3, #35	; 0x23
 8001eac:	fa00 f203 	lsl.w	r2, r0, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	631a      	str	r2, [r3, #48]	; 0x30
 8001eb8:	e023      	b.n	8001f02 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685a      	ldr	r2, [r3, #4]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	4413      	add	r3, r2
 8001eca:	3b41      	subs	r3, #65	; 0x41
 8001ecc:	221f      	movs	r2, #31
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	43da      	mvns	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	400a      	ands	r2, r1
 8001eda:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	4618      	mov	r0, r3
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	3b41      	subs	r3, #65	; 0x41
 8001ef6:	fa00 f203 	lsl.w	r2, r0, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	430a      	orrs	r2, r1
 8001f00:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f02:	4b29      	ldr	r3, [pc, #164]	; (8001fa8 <HAL_ADC_ConfigChannel+0x250>)
 8001f04:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a28      	ldr	r2, [pc, #160]	; (8001fac <HAL_ADC_ConfigChannel+0x254>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d10f      	bne.n	8001f30 <HAL_ADC_ConfigChannel+0x1d8>
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2b12      	cmp	r3, #18
 8001f16:	d10b      	bne.n	8001f30 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a1d      	ldr	r2, [pc, #116]	; (8001fac <HAL_ADC_ConfigChannel+0x254>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d12b      	bne.n	8001f92 <HAL_ADC_ConfigChannel+0x23a>
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a1c      	ldr	r2, [pc, #112]	; (8001fb0 <HAL_ADC_ConfigChannel+0x258>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d003      	beq.n	8001f4c <HAL_ADC_ConfigChannel+0x1f4>
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2b11      	cmp	r3, #17
 8001f4a:	d122      	bne.n	8001f92 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a11      	ldr	r2, [pc, #68]	; (8001fb0 <HAL_ADC_ConfigChannel+0x258>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d111      	bne.n	8001f92 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f6e:	4b11      	ldr	r3, [pc, #68]	; (8001fb4 <HAL_ADC_ConfigChannel+0x25c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a11      	ldr	r2, [pc, #68]	; (8001fb8 <HAL_ADC_ConfigChannel+0x260>)
 8001f74:	fba2 2303 	umull	r2, r3, r2, r3
 8001f78:	0c9a      	lsrs	r2, r3, #18
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	4413      	add	r3, r2
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001f84:	e002      	b.n	8001f8c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	3b01      	subs	r3, #1
 8001f8a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d1f9      	bne.n	8001f86 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001f9a:	2300      	movs	r3, #0
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3714      	adds	r7, #20
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr
 8001fa8:	40012300 	.word	0x40012300
 8001fac:	40012000 	.word	0x40012000
 8001fb0:	10000012 	.word	0x10000012
 8001fb4:	20000004 	.word	0x20000004
 8001fb8:	431bde83 	.word	0x431bde83

08001fbc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fc4:	4b79      	ldr	r3, [pc, #484]	; (80021ac <ADC_Init+0x1f0>)
 8001fc6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	685a      	ldr	r2, [r3, #4]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685a      	ldr	r2, [r3, #4]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ff0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	6859      	ldr	r1, [r3, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	691b      	ldr	r3, [r3, #16]
 8001ffc:	021a      	lsls	r2, r3, #8
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	430a      	orrs	r2, r1
 8002004:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	685a      	ldr	r2, [r3, #4]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002014:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6859      	ldr	r1, [r3, #4]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	430a      	orrs	r2, r1
 8002026:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	689a      	ldr	r2, [r3, #8]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002036:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	6899      	ldr	r1, [r3, #8]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	68da      	ldr	r2, [r3, #12]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	430a      	orrs	r2, r1
 8002048:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204e:	4a58      	ldr	r2, [pc, #352]	; (80021b0 <ADC_Init+0x1f4>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d022      	beq.n	800209a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	689a      	ldr	r2, [r3, #8]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002062:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	6899      	ldr	r1, [r3, #8]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002084:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	6899      	ldr	r1, [r3, #8]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	430a      	orrs	r2, r1
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	e00f      	b.n	80020ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f022 0202 	bic.w	r2, r2, #2
 80020c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6899      	ldr	r1, [r3, #8]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	7e1b      	ldrb	r3, [r3, #24]
 80020d4:	005a      	lsls	r2, r3, #1
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d01b      	beq.n	8002120 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	685a      	ldr	r2, [r3, #4]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	685a      	ldr	r2, [r3, #4]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002106:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6859      	ldr	r1, [r3, #4]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002112:	3b01      	subs	r3, #1
 8002114:	035a      	lsls	r2, r3, #13
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	430a      	orrs	r2, r1
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	e007      	b.n	8002130 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	685a      	ldr	r2, [r3, #4]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800212e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800213e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	3b01      	subs	r3, #1
 800214c:	051a      	lsls	r2, r3, #20
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	430a      	orrs	r2, r1
 8002154:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002164:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	6899      	ldr	r1, [r3, #8]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002172:	025a      	lsls	r2, r3, #9
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	430a      	orrs	r2, r1
 800217a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800218a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6899      	ldr	r1, [r3, #8]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	695b      	ldr	r3, [r3, #20]
 8002196:	029a      	lsls	r2, r3, #10
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	430a      	orrs	r2, r1
 800219e:	609a      	str	r2, [r3, #8]
}
 80021a0:	bf00      	nop
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	40012300 	.word	0x40012300
 80021b0:	0f000001 	.word	0x0f000001

080021b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021c4:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <__NVIC_SetPriorityGrouping+0x44>)
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021d0:	4013      	ands	r3, r2
 80021d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021e6:	4a04      	ldr	r2, [pc, #16]	; (80021f8 <__NVIC_SetPriorityGrouping+0x44>)
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	60d3      	str	r3, [r2, #12]
}
 80021ec:	bf00      	nop
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	e000ed00 	.word	0xe000ed00

080021fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002200:	4b04      	ldr	r3, [pc, #16]	; (8002214 <__NVIC_GetPriorityGrouping+0x18>)
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	0a1b      	lsrs	r3, r3, #8
 8002206:	f003 0307 	and.w	r3, r3, #7
}
 800220a:	4618      	mov	r0, r3
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr
 8002214:	e000ed00 	.word	0xe000ed00

08002218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002226:	2b00      	cmp	r3, #0
 8002228:	db0b      	blt.n	8002242 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	f003 021f 	and.w	r2, r3, #31
 8002230:	4907      	ldr	r1, [pc, #28]	; (8002250 <__NVIC_EnableIRQ+0x38>)
 8002232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002236:	095b      	lsrs	r3, r3, #5
 8002238:	2001      	movs	r0, #1
 800223a:	fa00 f202 	lsl.w	r2, r0, r2
 800223e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	e000e100 	.word	0xe000e100

08002254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	6039      	str	r1, [r7, #0]
 800225e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002264:	2b00      	cmp	r3, #0
 8002266:	db0a      	blt.n	800227e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	b2da      	uxtb	r2, r3
 800226c:	490c      	ldr	r1, [pc, #48]	; (80022a0 <__NVIC_SetPriority+0x4c>)
 800226e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002272:	0112      	lsls	r2, r2, #4
 8002274:	b2d2      	uxtb	r2, r2
 8002276:	440b      	add	r3, r1
 8002278:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800227c:	e00a      	b.n	8002294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	b2da      	uxtb	r2, r3
 8002282:	4908      	ldr	r1, [pc, #32]	; (80022a4 <__NVIC_SetPriority+0x50>)
 8002284:	79fb      	ldrb	r3, [r7, #7]
 8002286:	f003 030f 	and.w	r3, r3, #15
 800228a:	3b04      	subs	r3, #4
 800228c:	0112      	lsls	r2, r2, #4
 800228e:	b2d2      	uxtb	r2, r2
 8002290:	440b      	add	r3, r1
 8002292:	761a      	strb	r2, [r3, #24]
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	e000e100 	.word	0xe000e100
 80022a4:	e000ed00 	.word	0xe000ed00

080022a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b089      	sub	sp, #36	; 0x24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	f1c3 0307 	rsb	r3, r3, #7
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	bf28      	it	cs
 80022c6:	2304      	movcs	r3, #4
 80022c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	3304      	adds	r3, #4
 80022ce:	2b06      	cmp	r3, #6
 80022d0:	d902      	bls.n	80022d8 <NVIC_EncodePriority+0x30>
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	3b03      	subs	r3, #3
 80022d6:	e000      	b.n	80022da <NVIC_EncodePriority+0x32>
 80022d8:	2300      	movs	r3, #0
 80022da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022dc:	f04f 32ff 	mov.w	r2, #4294967295
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	43da      	mvns	r2, r3
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	401a      	ands	r2, r3
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022f0:	f04f 31ff 	mov.w	r1, #4294967295
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	fa01 f303 	lsl.w	r3, r1, r3
 80022fa:	43d9      	mvns	r1, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002300:	4313      	orrs	r3, r2
         );
}
 8002302:	4618      	mov	r0, r3
 8002304:	3724      	adds	r7, #36	; 0x24
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
	...

08002310 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3b01      	subs	r3, #1
 800231c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002320:	d301      	bcc.n	8002326 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002322:	2301      	movs	r3, #1
 8002324:	e00f      	b.n	8002346 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002326:	4a0a      	ldr	r2, [pc, #40]	; (8002350 <SysTick_Config+0x40>)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3b01      	subs	r3, #1
 800232c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800232e:	210f      	movs	r1, #15
 8002330:	f04f 30ff 	mov.w	r0, #4294967295
 8002334:	f7ff ff8e 	bl	8002254 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002338:	4b05      	ldr	r3, [pc, #20]	; (8002350 <SysTick_Config+0x40>)
 800233a:	2200      	movs	r2, #0
 800233c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800233e:	4b04      	ldr	r3, [pc, #16]	; (8002350 <SysTick_Config+0x40>)
 8002340:	2207      	movs	r2, #7
 8002342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	e000e010 	.word	0xe000e010

08002354 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7ff ff29 	bl	80021b4 <__NVIC_SetPriorityGrouping>
}
 8002362:	bf00      	nop
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800236a:	b580      	push	{r7, lr}
 800236c:	b086      	sub	sp, #24
 800236e:	af00      	add	r7, sp, #0
 8002370:	4603      	mov	r3, r0
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
 8002376:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002378:	2300      	movs	r3, #0
 800237a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800237c:	f7ff ff3e 	bl	80021fc <__NVIC_GetPriorityGrouping>
 8002380:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	68b9      	ldr	r1, [r7, #8]
 8002386:	6978      	ldr	r0, [r7, #20]
 8002388:	f7ff ff8e 	bl	80022a8 <NVIC_EncodePriority>
 800238c:	4602      	mov	r2, r0
 800238e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002392:	4611      	mov	r1, r2
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff ff5d 	bl	8002254 <__NVIC_SetPriority>
}
 800239a:	bf00      	nop
 800239c:	3718      	adds	r7, #24
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b082      	sub	sp, #8
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	4603      	mov	r3, r0
 80023aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff ff31 	bl	8002218 <__NVIC_EnableIRQ>
}
 80023b6:	bf00      	nop
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7ff ffa2 	bl	8002310 <SysTick_Config>
 80023cc:	4603      	mov	r3, r0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
	...

080023d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023d8:	b480      	push	{r7}
 80023da:	b089      	sub	sp, #36	; 0x24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023e2:	2300      	movs	r3, #0
 80023e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023e6:	2300      	movs	r3, #0
 80023e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023ee:	2300      	movs	r3, #0
 80023f0:	61fb      	str	r3, [r7, #28]
 80023f2:	e165      	b.n	80026c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023f4:	2201      	movs	r2, #1
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	697a      	ldr	r2, [r7, #20]
 8002404:	4013      	ands	r3, r2
 8002406:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	429a      	cmp	r2, r3
 800240e:	f040 8154 	bne.w	80026ba <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f003 0303 	and.w	r3, r3, #3
 800241a:	2b01      	cmp	r3, #1
 800241c:	d005      	beq.n	800242a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002426:	2b02      	cmp	r3, #2
 8002428:	d130      	bne.n	800248c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	2203      	movs	r2, #3
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	43db      	mvns	r3, r3
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	4013      	ands	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	68da      	ldr	r2, [r3, #12]
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	4313      	orrs	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002460:	2201      	movs	r2, #1
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	43db      	mvns	r3, r3
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	4013      	ands	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	091b      	lsrs	r3, r3, #4
 8002476:	f003 0201 	and.w	r2, r3, #1
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	fa02 f303 	lsl.w	r3, r2, r3
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	4313      	orrs	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f003 0303 	and.w	r3, r3, #3
 8002494:	2b03      	cmp	r3, #3
 8002496:	d017      	beq.n	80024c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	2203      	movs	r2, #3
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43db      	mvns	r3, r3
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	4013      	ands	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	4313      	orrs	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 0303 	and.w	r3, r3, #3
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d123      	bne.n	800251c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	08da      	lsrs	r2, r3, #3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	3208      	adds	r2, #8
 80024dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	f003 0307 	and.w	r3, r3, #7
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	220f      	movs	r2, #15
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	43db      	mvns	r3, r3
 80024f2:	69ba      	ldr	r2, [r7, #24]
 80024f4:	4013      	ands	r3, r2
 80024f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	691a      	ldr	r2, [r3, #16]
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	f003 0307 	and.w	r3, r3, #7
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	4313      	orrs	r3, r2
 800250c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	08da      	lsrs	r2, r3, #3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	3208      	adds	r2, #8
 8002516:	69b9      	ldr	r1, [r7, #24]
 8002518:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	2203      	movs	r2, #3
 8002528:	fa02 f303 	lsl.w	r3, r2, r3
 800252c:	43db      	mvns	r3, r3
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4013      	ands	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f003 0203 	and.w	r2, r3, #3
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	69ba      	ldr	r2, [r7, #24]
 8002546:	4313      	orrs	r3, r2
 8002548:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002558:	2b00      	cmp	r3, #0
 800255a:	f000 80ae 	beq.w	80026ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800255e:	2300      	movs	r3, #0
 8002560:	60fb      	str	r3, [r7, #12]
 8002562:	4b5d      	ldr	r3, [pc, #372]	; (80026d8 <HAL_GPIO_Init+0x300>)
 8002564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002566:	4a5c      	ldr	r2, [pc, #368]	; (80026d8 <HAL_GPIO_Init+0x300>)
 8002568:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800256c:	6453      	str	r3, [r2, #68]	; 0x44
 800256e:	4b5a      	ldr	r3, [pc, #360]	; (80026d8 <HAL_GPIO_Init+0x300>)
 8002570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002572:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002576:	60fb      	str	r3, [r7, #12]
 8002578:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800257a:	4a58      	ldr	r2, [pc, #352]	; (80026dc <HAL_GPIO_Init+0x304>)
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	089b      	lsrs	r3, r3, #2
 8002580:	3302      	adds	r3, #2
 8002582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002586:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	f003 0303 	and.w	r3, r3, #3
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	220f      	movs	r2, #15
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	43db      	mvns	r3, r3
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	4013      	ands	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a4f      	ldr	r2, [pc, #316]	; (80026e0 <HAL_GPIO_Init+0x308>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d025      	beq.n	80025f2 <HAL_GPIO_Init+0x21a>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a4e      	ldr	r2, [pc, #312]	; (80026e4 <HAL_GPIO_Init+0x30c>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d01f      	beq.n	80025ee <HAL_GPIO_Init+0x216>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a4d      	ldr	r2, [pc, #308]	; (80026e8 <HAL_GPIO_Init+0x310>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d019      	beq.n	80025ea <HAL_GPIO_Init+0x212>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a4c      	ldr	r2, [pc, #304]	; (80026ec <HAL_GPIO_Init+0x314>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d013      	beq.n	80025e6 <HAL_GPIO_Init+0x20e>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a4b      	ldr	r2, [pc, #300]	; (80026f0 <HAL_GPIO_Init+0x318>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d00d      	beq.n	80025e2 <HAL_GPIO_Init+0x20a>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a4a      	ldr	r2, [pc, #296]	; (80026f4 <HAL_GPIO_Init+0x31c>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d007      	beq.n	80025de <HAL_GPIO_Init+0x206>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a49      	ldr	r2, [pc, #292]	; (80026f8 <HAL_GPIO_Init+0x320>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d101      	bne.n	80025da <HAL_GPIO_Init+0x202>
 80025d6:	2306      	movs	r3, #6
 80025d8:	e00c      	b.n	80025f4 <HAL_GPIO_Init+0x21c>
 80025da:	2307      	movs	r3, #7
 80025dc:	e00a      	b.n	80025f4 <HAL_GPIO_Init+0x21c>
 80025de:	2305      	movs	r3, #5
 80025e0:	e008      	b.n	80025f4 <HAL_GPIO_Init+0x21c>
 80025e2:	2304      	movs	r3, #4
 80025e4:	e006      	b.n	80025f4 <HAL_GPIO_Init+0x21c>
 80025e6:	2303      	movs	r3, #3
 80025e8:	e004      	b.n	80025f4 <HAL_GPIO_Init+0x21c>
 80025ea:	2302      	movs	r3, #2
 80025ec:	e002      	b.n	80025f4 <HAL_GPIO_Init+0x21c>
 80025ee:	2301      	movs	r3, #1
 80025f0:	e000      	b.n	80025f4 <HAL_GPIO_Init+0x21c>
 80025f2:	2300      	movs	r3, #0
 80025f4:	69fa      	ldr	r2, [r7, #28]
 80025f6:	f002 0203 	and.w	r2, r2, #3
 80025fa:	0092      	lsls	r2, r2, #2
 80025fc:	4093      	lsls	r3, r2
 80025fe:	69ba      	ldr	r2, [r7, #24]
 8002600:	4313      	orrs	r3, r2
 8002602:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002604:	4935      	ldr	r1, [pc, #212]	; (80026dc <HAL_GPIO_Init+0x304>)
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	089b      	lsrs	r3, r3, #2
 800260a:	3302      	adds	r3, #2
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002612:	4b3a      	ldr	r3, [pc, #232]	; (80026fc <HAL_GPIO_Init+0x324>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	43db      	mvns	r3, r3
 800261c:	69ba      	ldr	r2, [r7, #24]
 800261e:	4013      	ands	r3, r2
 8002620:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	4313      	orrs	r3, r2
 8002634:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002636:	4a31      	ldr	r2, [pc, #196]	; (80026fc <HAL_GPIO_Init+0x324>)
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800263c:	4b2f      	ldr	r3, [pc, #188]	; (80026fc <HAL_GPIO_Init+0x324>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	43db      	mvns	r3, r3
 8002646:	69ba      	ldr	r2, [r7, #24]
 8002648:	4013      	ands	r3, r2
 800264a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d003      	beq.n	8002660 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002658:	69ba      	ldr	r2, [r7, #24]
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	4313      	orrs	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002660:	4a26      	ldr	r2, [pc, #152]	; (80026fc <HAL_GPIO_Init+0x324>)
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002666:	4b25      	ldr	r3, [pc, #148]	; (80026fc <HAL_GPIO_Init+0x324>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	43db      	mvns	r3, r3
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	4013      	ands	r3, r2
 8002674:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d003      	beq.n	800268a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002682:	69ba      	ldr	r2, [r7, #24]
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	4313      	orrs	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800268a:	4a1c      	ldr	r2, [pc, #112]	; (80026fc <HAL_GPIO_Init+0x324>)
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002690:	4b1a      	ldr	r3, [pc, #104]	; (80026fc <HAL_GPIO_Init+0x324>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	43db      	mvns	r3, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4013      	ands	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026b4:	4a11      	ldr	r2, [pc, #68]	; (80026fc <HAL_GPIO_Init+0x324>)
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	3301      	adds	r3, #1
 80026be:	61fb      	str	r3, [r7, #28]
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	2b0f      	cmp	r3, #15
 80026c4:	f67f ae96 	bls.w	80023f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026c8:	bf00      	nop
 80026ca:	bf00      	nop
 80026cc:	3724      	adds	r7, #36	; 0x24
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	40023800 	.word	0x40023800
 80026dc:	40013800 	.word	0x40013800
 80026e0:	40020000 	.word	0x40020000
 80026e4:	40020400 	.word	0x40020400
 80026e8:	40020800 	.word	0x40020800
 80026ec:	40020c00 	.word	0x40020c00
 80026f0:	40021000 	.word	0x40021000
 80026f4:	40021400 	.word	0x40021400
 80026f8:	40021800 	.word	0x40021800
 80026fc:	40013c00 	.word	0x40013c00

08002700 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	460b      	mov	r3, r1
 800270a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	691a      	ldr	r2, [r3, #16]
 8002710:	887b      	ldrh	r3, [r7, #2]
 8002712:	4013      	ands	r3, r2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d002      	beq.n	800271e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002718:	2301      	movs	r3, #1
 800271a:	73fb      	strb	r3, [r7, #15]
 800271c:	e001      	b.n	8002722 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800271e:	2300      	movs	r3, #0
 8002720:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002722:	7bfb      	ldrb	r3, [r7, #15]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	460b      	mov	r3, r1
 800273a:	807b      	strh	r3, [r7, #2]
 800273c:	4613      	mov	r3, r2
 800273e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002740:	787b      	ldrb	r3, [r7, #1]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d003      	beq.n	800274e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002746:	887a      	ldrh	r2, [r7, #2]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800274c:	e003      	b.n	8002756 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800274e:	887b      	ldrh	r3, [r7, #2]
 8002750:	041a      	lsls	r2, r3, #16
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	619a      	str	r2, [r3, #24]
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
	...

08002764 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800276e:	4b08      	ldr	r3, [pc, #32]	; (8002790 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002770:	695a      	ldr	r2, [r3, #20]
 8002772:	88fb      	ldrh	r3, [r7, #6]
 8002774:	4013      	ands	r3, r2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d006      	beq.n	8002788 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800277a:	4a05      	ldr	r2, [pc, #20]	; (8002790 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800277c:	88fb      	ldrh	r3, [r7, #6]
 800277e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002780:	88fb      	ldrh	r3, [r7, #6]
 8002782:	4618      	mov	r0, r3
 8002784:	f7fe fd64 	bl	8001250 <HAL_GPIO_EXTI_Callback>
  }
}
 8002788:	bf00      	nop
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	40013c00 	.word	0x40013c00

08002794 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e0cc      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027a8:	4b68      	ldr	r3, [pc, #416]	; (800294c <HAL_RCC_ClockConfig+0x1b8>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 030f 	and.w	r3, r3, #15
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d90c      	bls.n	80027d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b6:	4b65      	ldr	r3, [pc, #404]	; (800294c <HAL_RCC_ClockConfig+0x1b8>)
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	b2d2      	uxtb	r2, r2
 80027bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027be:	4b63      	ldr	r3, [pc, #396]	; (800294c <HAL_RCC_ClockConfig+0x1b8>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 030f 	and.w	r3, r3, #15
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d001      	beq.n	80027d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e0b8      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d020      	beq.n	800281e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0304 	and.w	r3, r3, #4
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d005      	beq.n	80027f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027e8:	4b59      	ldr	r3, [pc, #356]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	4a58      	ldr	r2, [pc, #352]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 80027ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80027f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0308 	and.w	r3, r3, #8
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d005      	beq.n	800280c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002800:	4b53      	ldr	r3, [pc, #332]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	4a52      	ldr	r2, [pc, #328]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 8002806:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800280a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800280c:	4b50      	ldr	r3, [pc, #320]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	494d      	ldr	r1, [pc, #308]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 800281a:	4313      	orrs	r3, r2
 800281c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	2b00      	cmp	r3, #0
 8002828:	d044      	beq.n	80028b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d107      	bne.n	8002842 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002832:	4b47      	ldr	r3, [pc, #284]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d119      	bne.n	8002872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e07f      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b02      	cmp	r3, #2
 8002848:	d003      	beq.n	8002852 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800284e:	2b03      	cmp	r3, #3
 8002850:	d107      	bne.n	8002862 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002852:	4b3f      	ldr	r3, [pc, #252]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d109      	bne.n	8002872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e06f      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002862:	4b3b      	ldr	r3, [pc, #236]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d101      	bne.n	8002872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e067      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002872:	4b37      	ldr	r3, [pc, #220]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f023 0203 	bic.w	r2, r3, #3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	4934      	ldr	r1, [pc, #208]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 8002880:	4313      	orrs	r3, r2
 8002882:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002884:	f7ff f8e2 	bl	8001a4c <HAL_GetTick>
 8002888:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800288a:	e00a      	b.n	80028a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800288c:	f7ff f8de 	bl	8001a4c <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	f241 3288 	movw	r2, #5000	; 0x1388
 800289a:	4293      	cmp	r3, r2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e04f      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028a2:	4b2b      	ldr	r3, [pc, #172]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 020c 	and.w	r2, r3, #12
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d1eb      	bne.n	800288c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028b4:	4b25      	ldr	r3, [pc, #148]	; (800294c <HAL_RCC_ClockConfig+0x1b8>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 030f 	and.w	r3, r3, #15
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d20c      	bcs.n	80028dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028c2:	4b22      	ldr	r3, [pc, #136]	; (800294c <HAL_RCC_ClockConfig+0x1b8>)
 80028c4:	683a      	ldr	r2, [r7, #0]
 80028c6:	b2d2      	uxtb	r2, r2
 80028c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ca:	4b20      	ldr	r3, [pc, #128]	; (800294c <HAL_RCC_ClockConfig+0x1b8>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 030f 	and.w	r3, r3, #15
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d001      	beq.n	80028dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e032      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0304 	and.w	r3, r3, #4
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d008      	beq.n	80028fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028e8:	4b19      	ldr	r3, [pc, #100]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	4916      	ldr	r1, [pc, #88]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0308 	and.w	r3, r3, #8
 8002902:	2b00      	cmp	r3, #0
 8002904:	d009      	beq.n	800291a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002906:	4b12      	ldr	r3, [pc, #72]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	00db      	lsls	r3, r3, #3
 8002914:	490e      	ldr	r1, [pc, #56]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 8002916:	4313      	orrs	r3, r2
 8002918:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800291a:	f000 f855 	bl	80029c8 <HAL_RCC_GetSysClockFreq>
 800291e:	4602      	mov	r2, r0
 8002920:	4b0b      	ldr	r3, [pc, #44]	; (8002950 <HAL_RCC_ClockConfig+0x1bc>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	091b      	lsrs	r3, r3, #4
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	490a      	ldr	r1, [pc, #40]	; (8002954 <HAL_RCC_ClockConfig+0x1c0>)
 800292c:	5ccb      	ldrb	r3, [r1, r3]
 800292e:	fa22 f303 	lsr.w	r3, r2, r3
 8002932:	4a09      	ldr	r2, [pc, #36]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 8002934:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002936:	4b09      	ldr	r3, [pc, #36]	; (800295c <HAL_RCC_ClockConfig+0x1c8>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff f842 	bl	80019c4 <HAL_InitTick>

  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40023c00 	.word	0x40023c00
 8002950:	40023800 	.word	0x40023800
 8002954:	08008134 	.word	0x08008134
 8002958:	20000004 	.word	0x20000004
 800295c:	20000008 	.word	0x20000008

08002960 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002964:	4b03      	ldr	r3, [pc, #12]	; (8002974 <HAL_RCC_GetHCLKFreq+0x14>)
 8002966:	681b      	ldr	r3, [r3, #0]
}
 8002968:	4618      	mov	r0, r3
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	20000004 	.word	0x20000004

08002978 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800297c:	f7ff fff0 	bl	8002960 <HAL_RCC_GetHCLKFreq>
 8002980:	4602      	mov	r2, r0
 8002982:	4b05      	ldr	r3, [pc, #20]	; (8002998 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	0a9b      	lsrs	r3, r3, #10
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	4903      	ldr	r1, [pc, #12]	; (800299c <HAL_RCC_GetPCLK1Freq+0x24>)
 800298e:	5ccb      	ldrb	r3, [r1, r3]
 8002990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002994:	4618      	mov	r0, r3
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40023800 	.word	0x40023800
 800299c:	08008144 	.word	0x08008144

080029a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80029a4:	f7ff ffdc 	bl	8002960 <HAL_RCC_GetHCLKFreq>
 80029a8:	4602      	mov	r2, r0
 80029aa:	4b05      	ldr	r3, [pc, #20]	; (80029c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	0b5b      	lsrs	r3, r3, #13
 80029b0:	f003 0307 	and.w	r3, r3, #7
 80029b4:	4903      	ldr	r1, [pc, #12]	; (80029c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029b6:	5ccb      	ldrb	r3, [r1, r3]
 80029b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029bc:	4618      	mov	r0, r3
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40023800 	.word	0x40023800
 80029c4:	08008144 	.word	0x08008144

080029c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80029cc:	b087      	sub	sp, #28
 80029ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80029d0:	2600      	movs	r6, #0
 80029d2:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 80029d4:	2600      	movs	r6, #0
 80029d6:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 80029d8:	2600      	movs	r6, #0
 80029da:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 80029dc:	2600      	movs	r6, #0
 80029de:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80029e0:	2600      	movs	r6, #0
 80029e2:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029e4:	4ea3      	ldr	r6, [pc, #652]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80029e6:	68b6      	ldr	r6, [r6, #8]
 80029e8:	f006 060c 	and.w	r6, r6, #12
 80029ec:	2e0c      	cmp	r6, #12
 80029ee:	f200 8137 	bhi.w	8002c60 <HAL_RCC_GetSysClockFreq+0x298>
 80029f2:	f20f 0c08 	addw	ip, pc, #8
 80029f6:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 80029fa:	bf00      	nop
 80029fc:	08002a31 	.word	0x08002a31
 8002a00:	08002c61 	.word	0x08002c61
 8002a04:	08002c61 	.word	0x08002c61
 8002a08:	08002c61 	.word	0x08002c61
 8002a0c:	08002a37 	.word	0x08002a37
 8002a10:	08002c61 	.word	0x08002c61
 8002a14:	08002c61 	.word	0x08002c61
 8002a18:	08002c61 	.word	0x08002c61
 8002a1c:	08002a3d 	.word	0x08002a3d
 8002a20:	08002c61 	.word	0x08002c61
 8002a24:	08002c61 	.word	0x08002c61
 8002a28:	08002c61 	.word	0x08002c61
 8002a2c:	08002b53 	.word	0x08002b53
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a30:	4b91      	ldr	r3, [pc, #580]	; (8002c78 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002a32:	613b      	str	r3, [r7, #16]
       break;
 8002a34:	e117      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a36:	4b91      	ldr	r3, [pc, #580]	; (8002c7c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002a38:	613b      	str	r3, [r7, #16]
      break;
 8002a3a:	e114      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a3c:	4b8d      	ldr	r3, [pc, #564]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a44:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a46:	4b8b      	ldr	r3, [pc, #556]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d024      	beq.n	8002a9c <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a52:	4b88      	ldr	r3, [pc, #544]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	099b      	lsrs	r3, r3, #6
 8002a58:	461a      	mov	r2, r3
 8002a5a:	f04f 0300 	mov.w	r3, #0
 8002a5e:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002a62:	f04f 0500 	mov.w	r5, #0
 8002a66:	ea02 0004 	and.w	r0, r2, r4
 8002a6a:	ea03 0105 	and.w	r1, r3, r5
 8002a6e:	4b83      	ldr	r3, [pc, #524]	; (8002c7c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002a70:	fb03 f201 	mul.w	r2, r3, r1
 8002a74:	2300      	movs	r3, #0
 8002a76:	fb03 f300 	mul.w	r3, r3, r0
 8002a7a:	4413      	add	r3, r2
 8002a7c:	4a7f      	ldr	r2, [pc, #508]	; (8002c7c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002a7e:	fba0 0102 	umull	r0, r1, r0, r2
 8002a82:	440b      	add	r3, r1
 8002a84:	4619      	mov	r1, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	461a      	mov	r2, r3
 8002a8a:	f04f 0300 	mov.w	r3, #0
 8002a8e:	f7fe f8ab 	bl	8000be8 <__aeabi_uldivmod>
 8002a92:	4602      	mov	r2, r0
 8002a94:	460b      	mov	r3, r1
 8002a96:	4613      	mov	r3, r2
 8002a98:	617b      	str	r3, [r7, #20]
 8002a9a:	e04c      	b.n	8002b36 <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a9c:	4b75      	ldr	r3, [pc, #468]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	099b      	lsrs	r3, r3, #6
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	f04f 0300 	mov.w	r3, #0
 8002aa8:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002aac:	f04f 0100 	mov.w	r1, #0
 8002ab0:	ea02 0800 	and.w	r8, r2, r0
 8002ab4:	ea03 0901 	and.w	r9, r3, r1
 8002ab8:	4640      	mov	r0, r8
 8002aba:	4649      	mov	r1, r9
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	f04f 0300 	mov.w	r3, #0
 8002ac4:	014b      	lsls	r3, r1, #5
 8002ac6:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002aca:	0142      	lsls	r2, r0, #5
 8002acc:	4610      	mov	r0, r2
 8002ace:	4619      	mov	r1, r3
 8002ad0:	ebb0 0008 	subs.w	r0, r0, r8
 8002ad4:	eb61 0109 	sbc.w	r1, r1, r9
 8002ad8:	f04f 0200 	mov.w	r2, #0
 8002adc:	f04f 0300 	mov.w	r3, #0
 8002ae0:	018b      	lsls	r3, r1, #6
 8002ae2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002ae6:	0182      	lsls	r2, r0, #6
 8002ae8:	1a12      	subs	r2, r2, r0
 8002aea:	eb63 0301 	sbc.w	r3, r3, r1
 8002aee:	f04f 0000 	mov.w	r0, #0
 8002af2:	f04f 0100 	mov.w	r1, #0
 8002af6:	00d9      	lsls	r1, r3, #3
 8002af8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002afc:	00d0      	lsls	r0, r2, #3
 8002afe:	4602      	mov	r2, r0
 8002b00:	460b      	mov	r3, r1
 8002b02:	eb12 0208 	adds.w	r2, r2, r8
 8002b06:	eb43 0309 	adc.w	r3, r3, r9
 8002b0a:	f04f 0000 	mov.w	r0, #0
 8002b0e:	f04f 0100 	mov.w	r1, #0
 8002b12:	0299      	lsls	r1, r3, #10
 8002b14:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002b18:	0290      	lsls	r0, r2, #10
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	460b      	mov	r3, r1
 8002b1e:	4610      	mov	r0, r2
 8002b20:	4619      	mov	r1, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	461a      	mov	r2, r3
 8002b26:	f04f 0300 	mov.w	r3, #0
 8002b2a:	f7fe f85d 	bl	8000be8 <__aeabi_uldivmod>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	460b      	mov	r3, r1
 8002b32:	4613      	mov	r3, r2
 8002b34:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002b36:	4b4f      	ldr	r3, [pc, #316]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	0c1b      	lsrs	r3, r3, #16
 8002b3c:	f003 0303 	and.w	r3, r3, #3
 8002b40:	3301      	adds	r3, #1
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b4e:	613b      	str	r3, [r7, #16]
      break;
 8002b50:	e089      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b52:	4948      	ldr	r1, [pc, #288]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002b54:	6849      	ldr	r1, [r1, #4]
 8002b56:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002b5a:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b5c:	4945      	ldr	r1, [pc, #276]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002b5e:	6849      	ldr	r1, [r1, #4]
 8002b60:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002b64:	2900      	cmp	r1, #0
 8002b66:	d024      	beq.n	8002bb2 <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b68:	4942      	ldr	r1, [pc, #264]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002b6a:	6849      	ldr	r1, [r1, #4]
 8002b6c:	0989      	lsrs	r1, r1, #6
 8002b6e:	4608      	mov	r0, r1
 8002b70:	f04f 0100 	mov.w	r1, #0
 8002b74:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002b78:	f04f 0500 	mov.w	r5, #0
 8002b7c:	ea00 0204 	and.w	r2, r0, r4
 8002b80:	ea01 0305 	and.w	r3, r1, r5
 8002b84:	493d      	ldr	r1, [pc, #244]	; (8002c7c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002b86:	fb01 f003 	mul.w	r0, r1, r3
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	fb01 f102 	mul.w	r1, r1, r2
 8002b90:	1844      	adds	r4, r0, r1
 8002b92:	493a      	ldr	r1, [pc, #232]	; (8002c7c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002b94:	fba2 0101 	umull	r0, r1, r2, r1
 8002b98:	1863      	adds	r3, r4, r1
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	f04f 0300 	mov.w	r3, #0
 8002ba4:	f7fe f820 	bl	8000be8 <__aeabi_uldivmod>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	460b      	mov	r3, r1
 8002bac:	4613      	mov	r3, r2
 8002bae:	617b      	str	r3, [r7, #20]
 8002bb0:	e04a      	b.n	8002c48 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bb2:	4b30      	ldr	r3, [pc, #192]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	099b      	lsrs	r3, r3, #6
 8002bb8:	461a      	mov	r2, r3
 8002bba:	f04f 0300 	mov.w	r3, #0
 8002bbe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002bc2:	f04f 0100 	mov.w	r1, #0
 8002bc6:	ea02 0400 	and.w	r4, r2, r0
 8002bca:	ea03 0501 	and.w	r5, r3, r1
 8002bce:	4620      	mov	r0, r4
 8002bd0:	4629      	mov	r1, r5
 8002bd2:	f04f 0200 	mov.w	r2, #0
 8002bd6:	f04f 0300 	mov.w	r3, #0
 8002bda:	014b      	lsls	r3, r1, #5
 8002bdc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002be0:	0142      	lsls	r2, r0, #5
 8002be2:	4610      	mov	r0, r2
 8002be4:	4619      	mov	r1, r3
 8002be6:	1b00      	subs	r0, r0, r4
 8002be8:	eb61 0105 	sbc.w	r1, r1, r5
 8002bec:	f04f 0200 	mov.w	r2, #0
 8002bf0:	f04f 0300 	mov.w	r3, #0
 8002bf4:	018b      	lsls	r3, r1, #6
 8002bf6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002bfa:	0182      	lsls	r2, r0, #6
 8002bfc:	1a12      	subs	r2, r2, r0
 8002bfe:	eb63 0301 	sbc.w	r3, r3, r1
 8002c02:	f04f 0000 	mov.w	r0, #0
 8002c06:	f04f 0100 	mov.w	r1, #0
 8002c0a:	00d9      	lsls	r1, r3, #3
 8002c0c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002c10:	00d0      	lsls	r0, r2, #3
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
 8002c16:	1912      	adds	r2, r2, r4
 8002c18:	eb45 0303 	adc.w	r3, r5, r3
 8002c1c:	f04f 0000 	mov.w	r0, #0
 8002c20:	f04f 0100 	mov.w	r1, #0
 8002c24:	0299      	lsls	r1, r3, #10
 8002c26:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002c2a:	0290      	lsls	r0, r2, #10
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	460b      	mov	r3, r1
 8002c30:	4610      	mov	r0, r2
 8002c32:	4619      	mov	r1, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	461a      	mov	r2, r3
 8002c38:	f04f 0300 	mov.w	r3, #0
 8002c3c:	f7fd ffd4 	bl	8000be8 <__aeabi_uldivmod>
 8002c40:	4602      	mov	r2, r0
 8002c42:	460b      	mov	r3, r1
 8002c44:	4613      	mov	r3, r2
 8002c46:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002c48:	4b0a      	ldr	r3, [pc, #40]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	0f1b      	lsrs	r3, r3, #28
 8002c4e:	f003 0307 	and.w	r3, r3, #7
 8002c52:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8002c54:	697a      	ldr	r2, [r7, #20]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5c:	613b      	str	r3, [r7, #16]
      break;
 8002c5e:	e002      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c60:	4b05      	ldr	r3, [pc, #20]	; (8002c78 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002c62:	613b      	str	r3, [r7, #16]
      break;
 8002c64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c66:	693b      	ldr	r3, [r7, #16]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	371c      	adds	r7, #28
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002c72:	bf00      	nop
 8002c74:	40023800 	.word	0x40023800
 8002c78:	00f42400 	.word	0x00f42400
 8002c7c:	017d7840 	.word	0x017d7840

08002c80 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e28d      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f000 8083 	beq.w	8002da6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002ca0:	4b94      	ldr	r3, [pc, #592]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f003 030c 	and.w	r3, r3, #12
 8002ca8:	2b04      	cmp	r3, #4
 8002caa:	d019      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002cac:	4b91      	ldr	r3, [pc, #580]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	d106      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002cb8:	4b8e      	ldr	r3, [pc, #568]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cc0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cc4:	d00c      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cc6:	4b8b      	ldr	r3, [pc, #556]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002cce:	2b0c      	cmp	r3, #12
 8002cd0:	d112      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cd2:	4b88      	ldr	r3, [pc, #544]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cde:	d10b      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce0:	4b84      	ldr	r3, [pc, #528]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d05b      	beq.n	8002da4 <HAL_RCC_OscConfig+0x124>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d157      	bne.n	8002da4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e25a      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d00:	d106      	bne.n	8002d10 <HAL_RCC_OscConfig+0x90>
 8002d02:	4b7c      	ldr	r3, [pc, #496]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a7b      	ldr	r2, [pc, #492]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002d08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d0c:	6013      	str	r3, [r2, #0]
 8002d0e:	e01d      	b.n	8002d4c <HAL_RCC_OscConfig+0xcc>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d18:	d10c      	bne.n	8002d34 <HAL_RCC_OscConfig+0xb4>
 8002d1a:	4b76      	ldr	r3, [pc, #472]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a75      	ldr	r2, [pc, #468]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002d20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d24:	6013      	str	r3, [r2, #0]
 8002d26:	4b73      	ldr	r3, [pc, #460]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a72      	ldr	r2, [pc, #456]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d30:	6013      	str	r3, [r2, #0]
 8002d32:	e00b      	b.n	8002d4c <HAL_RCC_OscConfig+0xcc>
 8002d34:	4b6f      	ldr	r3, [pc, #444]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a6e      	ldr	r2, [pc, #440]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002d3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d3e:	6013      	str	r3, [r2, #0]
 8002d40:	4b6c      	ldr	r3, [pc, #432]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a6b      	ldr	r2, [pc, #428]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002d46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d013      	beq.n	8002d7c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d54:	f7fe fe7a 	bl	8001a4c <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d5a:	e008      	b.n	8002d6e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d5c:	f7fe fe76 	bl	8001a4c <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b64      	cmp	r3, #100	; 0x64
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e21f      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d6e:	4b61      	ldr	r3, [pc, #388]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d0f0      	beq.n	8002d5c <HAL_RCC_OscConfig+0xdc>
 8002d7a:	e014      	b.n	8002da6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d7c:	f7fe fe66 	bl	8001a4c <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d84:	f7fe fe62 	bl	8001a4c <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b64      	cmp	r3, #100	; 0x64
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e20b      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d96:	4b57      	ldr	r3, [pc, #348]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1f0      	bne.n	8002d84 <HAL_RCC_OscConfig+0x104>
 8002da2:	e000      	b.n	8002da6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d06f      	beq.n	8002e92 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002db2:	4b50      	ldr	r3, [pc, #320]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 030c 	and.w	r3, r3, #12
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d017      	beq.n	8002dee <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002dbe:	4b4d      	ldr	r3, [pc, #308]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002dc6:	2b08      	cmp	r3, #8
 8002dc8:	d105      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002dca:	4b4a      	ldr	r3, [pc, #296]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00b      	beq.n	8002dee <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dd6:	4b47      	ldr	r3, [pc, #284]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002dde:	2b0c      	cmp	r3, #12
 8002de0:	d11c      	bne.n	8002e1c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002de2:	4b44      	ldr	r3, [pc, #272]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d116      	bne.n	8002e1c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dee:	4b41      	ldr	r3, [pc, #260]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d005      	beq.n	8002e06 <HAL_RCC_OscConfig+0x186>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d001      	beq.n	8002e06 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e1d3      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e06:	4b3b      	ldr	r3, [pc, #236]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	00db      	lsls	r3, r3, #3
 8002e14:	4937      	ldr	r1, [pc, #220]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e1a:	e03a      	b.n	8002e92 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d020      	beq.n	8002e66 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e24:	4b34      	ldr	r3, [pc, #208]	; (8002ef8 <HAL_RCC_OscConfig+0x278>)
 8002e26:	2201      	movs	r2, #1
 8002e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e2a:	f7fe fe0f 	bl	8001a4c <HAL_GetTick>
 8002e2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e30:	e008      	b.n	8002e44 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e32:	f7fe fe0b 	bl	8001a4c <HAL_GetTick>
 8002e36:	4602      	mov	r2, r0
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d901      	bls.n	8002e44 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e1b4      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e44:	4b2b      	ldr	r3, [pc, #172]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0302 	and.w	r3, r3, #2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d0f0      	beq.n	8002e32 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e50:	4b28      	ldr	r3, [pc, #160]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	691b      	ldr	r3, [r3, #16]
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	4925      	ldr	r1, [pc, #148]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	600b      	str	r3, [r1, #0]
 8002e64:	e015      	b.n	8002e92 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e66:	4b24      	ldr	r3, [pc, #144]	; (8002ef8 <HAL_RCC_OscConfig+0x278>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e6c:	f7fe fdee 	bl	8001a4c <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e74:	f7fe fdea 	bl	8001a4c <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e193      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e86:	4b1b      	ldr	r3, [pc, #108]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1f0      	bne.n	8002e74 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0308 	and.w	r3, r3, #8
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d036      	beq.n	8002f0c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d016      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ea6:	4b15      	ldr	r3, [pc, #84]	; (8002efc <HAL_RCC_OscConfig+0x27c>)
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eac:	f7fe fdce 	bl	8001a4c <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eb4:	f7fe fdca 	bl	8001a4c <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e173      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ec6:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002ec8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d0f0      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x234>
 8002ed2:	e01b      	b.n	8002f0c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ed4:	4b09      	ldr	r3, [pc, #36]	; (8002efc <HAL_RCC_OscConfig+0x27c>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eda:	f7fe fdb7 	bl	8001a4c <HAL_GetTick>
 8002ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ee0:	e00e      	b.n	8002f00 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ee2:	f7fe fdb3 	bl	8001a4c <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d907      	bls.n	8002f00 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e15c      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	42470000 	.word	0x42470000
 8002efc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f00:	4b8a      	ldr	r3, [pc, #552]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002f02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d1ea      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0304 	and.w	r3, r3, #4
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 8097 	beq.w	8003048 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f1e:	4b83      	ldr	r3, [pc, #524]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10f      	bne.n	8002f4a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60bb      	str	r3, [r7, #8]
 8002f2e:	4b7f      	ldr	r3, [pc, #508]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f32:	4a7e      	ldr	r2, [pc, #504]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002f34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f38:	6413      	str	r3, [r2, #64]	; 0x40
 8002f3a:	4b7c      	ldr	r3, [pc, #496]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f42:	60bb      	str	r3, [r7, #8]
 8002f44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f46:	2301      	movs	r3, #1
 8002f48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f4a:	4b79      	ldr	r3, [pc, #484]	; (8003130 <HAL_RCC_OscConfig+0x4b0>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d118      	bne.n	8002f88 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f56:	4b76      	ldr	r3, [pc, #472]	; (8003130 <HAL_RCC_OscConfig+0x4b0>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a75      	ldr	r2, [pc, #468]	; (8003130 <HAL_RCC_OscConfig+0x4b0>)
 8002f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f62:	f7fe fd73 	bl	8001a4c <HAL_GetTick>
 8002f66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f68:	e008      	b.n	8002f7c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f6a:	f7fe fd6f 	bl	8001a4c <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d901      	bls.n	8002f7c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e118      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f7c:	4b6c      	ldr	r3, [pc, #432]	; (8003130 <HAL_RCC_OscConfig+0x4b0>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d0f0      	beq.n	8002f6a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d106      	bne.n	8002f9e <HAL_RCC_OscConfig+0x31e>
 8002f90:	4b66      	ldr	r3, [pc, #408]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002f92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f94:	4a65      	ldr	r2, [pc, #404]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002f96:	f043 0301 	orr.w	r3, r3, #1
 8002f9a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f9c:	e01c      	b.n	8002fd8 <HAL_RCC_OscConfig+0x358>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	2b05      	cmp	r3, #5
 8002fa4:	d10c      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x340>
 8002fa6:	4b61      	ldr	r3, [pc, #388]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002faa:	4a60      	ldr	r2, [pc, #384]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002fac:	f043 0304 	orr.w	r3, r3, #4
 8002fb0:	6713      	str	r3, [r2, #112]	; 0x70
 8002fb2:	4b5e      	ldr	r3, [pc, #376]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb6:	4a5d      	ldr	r2, [pc, #372]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002fb8:	f043 0301 	orr.w	r3, r3, #1
 8002fbc:	6713      	str	r3, [r2, #112]	; 0x70
 8002fbe:	e00b      	b.n	8002fd8 <HAL_RCC_OscConfig+0x358>
 8002fc0:	4b5a      	ldr	r3, [pc, #360]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002fc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc4:	4a59      	ldr	r2, [pc, #356]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002fc6:	f023 0301 	bic.w	r3, r3, #1
 8002fca:	6713      	str	r3, [r2, #112]	; 0x70
 8002fcc:	4b57      	ldr	r3, [pc, #348]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd0:	4a56      	ldr	r2, [pc, #344]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8002fd2:	f023 0304 	bic.w	r3, r3, #4
 8002fd6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d015      	beq.n	800300c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe0:	f7fe fd34 	bl	8001a4c <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fe6:	e00a      	b.n	8002ffe <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fe8:	f7fe fd30 	bl	8001a4c <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e0d7      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ffe:	4b4b      	ldr	r3, [pc, #300]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8003000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d0ee      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x368>
 800300a:	e014      	b.n	8003036 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800300c:	f7fe fd1e 	bl	8001a4c <HAL_GetTick>
 8003010:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003012:	e00a      	b.n	800302a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003014:	f7fe fd1a 	bl	8001a4c <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003022:	4293      	cmp	r3, r2
 8003024:	d901      	bls.n	800302a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e0c1      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800302a:	4b40      	ldr	r3, [pc, #256]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 800302c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1ee      	bne.n	8003014 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003036:	7dfb      	ldrb	r3, [r7, #23]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d105      	bne.n	8003048 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800303c:	4b3b      	ldr	r3, [pc, #236]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 800303e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003040:	4a3a      	ldr	r2, [pc, #232]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8003042:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003046:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	2b00      	cmp	r3, #0
 800304e:	f000 80ad 	beq.w	80031ac <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003052:	4b36      	ldr	r3, [pc, #216]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f003 030c 	and.w	r3, r3, #12
 800305a:	2b08      	cmp	r3, #8
 800305c:	d060      	beq.n	8003120 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	2b02      	cmp	r3, #2
 8003064:	d145      	bne.n	80030f2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003066:	4b33      	ldr	r3, [pc, #204]	; (8003134 <HAL_RCC_OscConfig+0x4b4>)
 8003068:	2200      	movs	r2, #0
 800306a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800306c:	f7fe fcee 	bl	8001a4c <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003072:	e008      	b.n	8003086 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003074:	f7fe fcea 	bl	8001a4c <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b02      	cmp	r3, #2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e093      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003086:	4b29      	ldr	r3, [pc, #164]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1f0      	bne.n	8003074 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69da      	ldr	r2, [r3, #28]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a0:	019b      	lsls	r3, r3, #6
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a8:	085b      	lsrs	r3, r3, #1
 80030aa:	3b01      	subs	r3, #1
 80030ac:	041b      	lsls	r3, r3, #16
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b4:	061b      	lsls	r3, r3, #24
 80030b6:	431a      	orrs	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030bc:	071b      	lsls	r3, r3, #28
 80030be:	491b      	ldr	r1, [pc, #108]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030c4:	4b1b      	ldr	r3, [pc, #108]	; (8003134 <HAL_RCC_OscConfig+0x4b4>)
 80030c6:	2201      	movs	r2, #1
 80030c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ca:	f7fe fcbf 	bl	8001a4c <HAL_GetTick>
 80030ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030d0:	e008      	b.n	80030e4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030d2:	f7fe fcbb 	bl	8001a4c <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e064      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030e4:	4b11      	ldr	r3, [pc, #68]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d0f0      	beq.n	80030d2 <HAL_RCC_OscConfig+0x452>
 80030f0:	e05c      	b.n	80031ac <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f2:	4b10      	ldr	r3, [pc, #64]	; (8003134 <HAL_RCC_OscConfig+0x4b4>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f8:	f7fe fca8 	bl	8001a4c <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030fe:	e008      	b.n	8003112 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003100:	f7fe fca4 	bl	8001a4c <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e04d      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003112:	4b06      	ldr	r3, [pc, #24]	; (800312c <HAL_RCC_OscConfig+0x4ac>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1f0      	bne.n	8003100 <HAL_RCC_OscConfig+0x480>
 800311e:	e045      	b.n	80031ac <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d107      	bne.n	8003138 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e040      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
 800312c:	40023800 	.word	0x40023800
 8003130:	40007000 	.word	0x40007000
 8003134:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003138:	4b1f      	ldr	r3, [pc, #124]	; (80031b8 <HAL_RCC_OscConfig+0x538>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	2b01      	cmp	r3, #1
 8003144:	d030      	beq.n	80031a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003150:	429a      	cmp	r2, r3
 8003152:	d129      	bne.n	80031a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800315e:	429a      	cmp	r2, r3
 8003160:	d122      	bne.n	80031a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003168:	4013      	ands	r3, r2
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800316e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003170:	4293      	cmp	r3, r2
 8003172:	d119      	bne.n	80031a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800317e:	085b      	lsrs	r3, r3, #1
 8003180:	3b01      	subs	r3, #1
 8003182:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003184:	429a      	cmp	r2, r3
 8003186:	d10f      	bne.n	80031a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003192:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003194:	429a      	cmp	r2, r3
 8003196:	d107      	bne.n	80031a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d001      	beq.n	80031ac <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e000      	b.n	80031ae <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40023800 	.word	0x40023800

080031bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e07b      	b.n	80032c6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d108      	bne.n	80031e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031de:	d009      	beq.n	80031f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	61da      	str	r2, [r3, #28]
 80031e6:	e005      	b.n	80031f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d106      	bne.n	8003214 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f7fe f8b8 	bl	8001384 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2202      	movs	r2, #2
 8003218:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800322a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800323c:	431a      	orrs	r2, r3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003246:	431a      	orrs	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	691b      	ldr	r3, [r3, #16]
 800324c:	f003 0302 	and.w	r3, r3, #2
 8003250:	431a      	orrs	r2, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	431a      	orrs	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	699b      	ldr	r3, [r3, #24]
 8003260:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003264:	431a      	orrs	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	69db      	ldr	r3, [r3, #28]
 800326a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a1b      	ldr	r3, [r3, #32]
 8003274:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003278:	ea42 0103 	orr.w	r1, r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003280:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	430a      	orrs	r2, r1
 800328a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	0c1b      	lsrs	r3, r3, #16
 8003292:	f003 0104 	and.w	r1, r3, #4
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329a:	f003 0210 	and.w	r2, r3, #16
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	430a      	orrs	r2, r1
 80032a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	69da      	ldr	r2, [r3, #28]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032ce:	b580      	push	{r7, lr}
 80032d0:	b088      	sub	sp, #32
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	60f8      	str	r0, [r7, #12]
 80032d6:	60b9      	str	r1, [r7, #8]
 80032d8:	603b      	str	r3, [r7, #0]
 80032da:	4613      	mov	r3, r2
 80032dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80032de:	2300      	movs	r3, #0
 80032e0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d101      	bne.n	80032f0 <HAL_SPI_Transmit+0x22>
 80032ec:	2302      	movs	r3, #2
 80032ee:	e126      	b.n	800353e <HAL_SPI_Transmit+0x270>
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80032f8:	f7fe fba8 	bl	8001a4c <HAL_GetTick>
 80032fc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80032fe:	88fb      	ldrh	r3, [r7, #6]
 8003300:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b01      	cmp	r3, #1
 800330c:	d002      	beq.n	8003314 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800330e:	2302      	movs	r3, #2
 8003310:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003312:	e10b      	b.n	800352c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d002      	beq.n	8003320 <HAL_SPI_Transmit+0x52>
 800331a:	88fb      	ldrh	r3, [r7, #6]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d102      	bne.n	8003326 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003324:	e102      	b.n	800352c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2203      	movs	r2, #3
 800332a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2200      	movs	r2, #0
 8003332:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	68ba      	ldr	r2, [r7, #8]
 8003338:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	88fa      	ldrh	r2, [r7, #6]
 800333e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	88fa      	ldrh	r2, [r7, #6]
 8003344:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2200      	movs	r2, #0
 800334a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2200      	movs	r2, #0
 800335c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800336c:	d10f      	bne.n	800338e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800337c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800338c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003398:	2b40      	cmp	r3, #64	; 0x40
 800339a:	d007      	beq.n	80033ac <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033b4:	d14b      	bne.n	800344e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d002      	beq.n	80033c4 <HAL_SPI_Transmit+0xf6>
 80033be:	8afb      	ldrh	r3, [r7, #22]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d13e      	bne.n	8003442 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c8:	881a      	ldrh	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d4:	1c9a      	adds	r2, r3, #2
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033de:	b29b      	uxth	r3, r3
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80033e8:	e02b      	b.n	8003442 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d112      	bne.n	800341e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fc:	881a      	ldrh	r2, [r3, #0]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003408:	1c9a      	adds	r2, r3, #2
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003412:	b29b      	uxth	r3, r3
 8003414:	3b01      	subs	r3, #1
 8003416:	b29a      	uxth	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	86da      	strh	r2, [r3, #54]	; 0x36
 800341c:	e011      	b.n	8003442 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800341e:	f7fe fb15 	bl	8001a4c <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	69bb      	ldr	r3, [r7, #24]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	683a      	ldr	r2, [r7, #0]
 800342a:	429a      	cmp	r2, r3
 800342c:	d803      	bhi.n	8003436 <HAL_SPI_Transmit+0x168>
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003434:	d102      	bne.n	800343c <HAL_SPI_Transmit+0x16e>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d102      	bne.n	8003442 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003440:	e074      	b.n	800352c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003446:	b29b      	uxth	r3, r3
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1ce      	bne.n	80033ea <HAL_SPI_Transmit+0x11c>
 800344c:	e04c      	b.n	80034e8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d002      	beq.n	800345c <HAL_SPI_Transmit+0x18e>
 8003456:	8afb      	ldrh	r3, [r7, #22]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d140      	bne.n	80034de <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	330c      	adds	r3, #12
 8003466:	7812      	ldrb	r2, [r2, #0]
 8003468:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346e:	1c5a      	adds	r2, r3, #1
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003478:	b29b      	uxth	r3, r3
 800347a:	3b01      	subs	r3, #1
 800347c:	b29a      	uxth	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003482:	e02c      	b.n	80034de <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b02      	cmp	r3, #2
 8003490:	d113      	bne.n	80034ba <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	330c      	adds	r3, #12
 800349c:	7812      	ldrb	r2, [r2, #0]
 800349e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a4:	1c5a      	adds	r2, r3, #1
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	86da      	strh	r2, [r3, #54]	; 0x36
 80034b8:	e011      	b.n	80034de <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034ba:	f7fe fac7 	bl	8001a4c <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	69bb      	ldr	r3, [r7, #24]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d803      	bhi.n	80034d2 <HAL_SPI_Transmit+0x204>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d0:	d102      	bne.n	80034d8 <HAL_SPI_Transmit+0x20a>
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d102      	bne.n	80034de <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	77fb      	strb	r3, [r7, #31]
          goto error;
 80034dc:	e026      	b.n	800352c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d1cd      	bne.n	8003484 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	6839      	ldr	r1, [r7, #0]
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f000 f8b3 	bl	8003658 <SPI_EndRxTxTransaction>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d002      	beq.n	80034fe <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2220      	movs	r2, #32
 80034fc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d10a      	bne.n	800351c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003506:	2300      	movs	r3, #0
 8003508:	613b      	str	r3, [r7, #16]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	613b      	str	r3, [r7, #16]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003520:	2b00      	cmp	r3, #0
 8003522:	d002      	beq.n	800352a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	77fb      	strb	r3, [r7, #31]
 8003528:	e000      	b.n	800352c <HAL_SPI_Transmit+0x25e>
  }

error:
 800352a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800353c:	7ffb      	ldrb	r3, [r7, #31]
}
 800353e:	4618      	mov	r0, r3
 8003540:	3720      	adds	r7, #32
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
	...

08003548 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b088      	sub	sp, #32
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	603b      	str	r3, [r7, #0]
 8003554:	4613      	mov	r3, r2
 8003556:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003558:	f7fe fa78 	bl	8001a4c <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003560:	1a9b      	subs	r3, r3, r2
 8003562:	683a      	ldr	r2, [r7, #0]
 8003564:	4413      	add	r3, r2
 8003566:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003568:	f7fe fa70 	bl	8001a4c <HAL_GetTick>
 800356c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800356e:	4b39      	ldr	r3, [pc, #228]	; (8003654 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	015b      	lsls	r3, r3, #5
 8003574:	0d1b      	lsrs	r3, r3, #20
 8003576:	69fa      	ldr	r2, [r7, #28]
 8003578:	fb02 f303 	mul.w	r3, r2, r3
 800357c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800357e:	e054      	b.n	800362a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003586:	d050      	beq.n	800362a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003588:	f7fe fa60 	bl	8001a4c <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	69fa      	ldr	r2, [r7, #28]
 8003594:	429a      	cmp	r2, r3
 8003596:	d902      	bls.n	800359e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d13d      	bne.n	800361a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	685a      	ldr	r2, [r3, #4]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80035ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035b6:	d111      	bne.n	80035dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035c0:	d004      	beq.n	80035cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035ca:	d107      	bne.n	80035dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035e4:	d10f      	bne.n	8003606 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003604:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e017      	b.n	800364a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003620:	2300      	movs	r3, #0
 8003622:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	3b01      	subs	r3, #1
 8003628:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	689a      	ldr	r2, [r3, #8]
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	4013      	ands	r3, r2
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	429a      	cmp	r2, r3
 8003638:	bf0c      	ite	eq
 800363a:	2301      	moveq	r3, #1
 800363c:	2300      	movne	r3, #0
 800363e:	b2db      	uxtb	r3, r3
 8003640:	461a      	mov	r2, r3
 8003642:	79fb      	ldrb	r3, [r7, #7]
 8003644:	429a      	cmp	r2, r3
 8003646:	d19b      	bne.n	8003580 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3720      	adds	r7, #32
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	20000004 	.word	0x20000004

08003658 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b088      	sub	sp, #32
 800365c:	af02      	add	r7, sp, #8
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003664:	4b1b      	ldr	r3, [pc, #108]	; (80036d4 <SPI_EndRxTxTransaction+0x7c>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a1b      	ldr	r2, [pc, #108]	; (80036d8 <SPI_EndRxTxTransaction+0x80>)
 800366a:	fba2 2303 	umull	r2, r3, r2, r3
 800366e:	0d5b      	lsrs	r3, r3, #21
 8003670:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003674:	fb02 f303 	mul.w	r3, r2, r3
 8003678:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003682:	d112      	bne.n	80036aa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	2200      	movs	r2, #0
 800368c:	2180      	movs	r1, #128	; 0x80
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f7ff ff5a 	bl	8003548 <SPI_WaitFlagStateUntilTimeout>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d016      	beq.n	80036c8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800369e:	f043 0220 	orr.w	r2, r3, #32
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e00f      	b.n	80036ca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00a      	beq.n	80036c6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	3b01      	subs	r3, #1
 80036b4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036c0:	2b80      	cmp	r3, #128	; 0x80
 80036c2:	d0f2      	beq.n	80036aa <SPI_EndRxTxTransaction+0x52>
 80036c4:	e000      	b.n	80036c8 <SPI_EndRxTxTransaction+0x70>
        break;
 80036c6:	bf00      	nop
  }

  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	20000004 	.word	0x20000004
 80036d8:	165e9f81 	.word	0x165e9f81

080036dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e041      	b.n	8003772 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d106      	bne.n	8003708 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f7fe f84a 	bl	800179c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2202      	movs	r2, #2
 800370c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	3304      	adds	r3, #4
 8003718:	4619      	mov	r1, r3
 800371a:	4610      	mov	r0, r2
 800371c:	f000 fac4 	bl	8003ca8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3708      	adds	r7, #8
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
	...

0800377c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b01      	cmp	r3, #1
 800378e:	d001      	beq.n	8003794 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e04e      	b.n	8003832 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2202      	movs	r2, #2
 8003798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68da      	ldr	r2, [r3, #12]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a23      	ldr	r2, [pc, #140]	; (8003840 <HAL_TIM_Base_Start_IT+0xc4>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d022      	beq.n	80037fc <HAL_TIM_Base_Start_IT+0x80>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037be:	d01d      	beq.n	80037fc <HAL_TIM_Base_Start_IT+0x80>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a1f      	ldr	r2, [pc, #124]	; (8003844 <HAL_TIM_Base_Start_IT+0xc8>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d018      	beq.n	80037fc <HAL_TIM_Base_Start_IT+0x80>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a1e      	ldr	r2, [pc, #120]	; (8003848 <HAL_TIM_Base_Start_IT+0xcc>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d013      	beq.n	80037fc <HAL_TIM_Base_Start_IT+0x80>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a1c      	ldr	r2, [pc, #112]	; (800384c <HAL_TIM_Base_Start_IT+0xd0>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d00e      	beq.n	80037fc <HAL_TIM_Base_Start_IT+0x80>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a1b      	ldr	r2, [pc, #108]	; (8003850 <HAL_TIM_Base_Start_IT+0xd4>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d009      	beq.n	80037fc <HAL_TIM_Base_Start_IT+0x80>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a19      	ldr	r2, [pc, #100]	; (8003854 <HAL_TIM_Base_Start_IT+0xd8>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d004      	beq.n	80037fc <HAL_TIM_Base_Start_IT+0x80>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a18      	ldr	r2, [pc, #96]	; (8003858 <HAL_TIM_Base_Start_IT+0xdc>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d111      	bne.n	8003820 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 0307 	and.w	r3, r3, #7
 8003806:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2b06      	cmp	r3, #6
 800380c:	d010      	beq.n	8003830 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f042 0201 	orr.w	r2, r2, #1
 800381c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800381e:	e007      	b.n	8003830 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f042 0201 	orr.w	r2, r2, #1
 800382e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3714      	adds	r7, #20
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	40010000 	.word	0x40010000
 8003844:	40000400 	.word	0x40000400
 8003848:	40000800 	.word	0x40000800
 800384c:	40000c00 	.word	0x40000c00
 8003850:	40010400 	.word	0x40010400
 8003854:	40014000 	.word	0x40014000
 8003858:	40001800 	.word	0x40001800

0800385c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68da      	ldr	r2, [r3, #12]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0201 	bic.w	r2, r2, #1
 8003872:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6a1a      	ldr	r2, [r3, #32]
 800387a:	f241 1311 	movw	r3, #4369	; 0x1111
 800387e:	4013      	ands	r3, r2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d10f      	bne.n	80038a4 <HAL_TIM_Base_Stop_IT+0x48>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6a1a      	ldr	r2, [r3, #32]
 800388a:	f240 4344 	movw	r3, #1092	; 0x444
 800388e:	4013      	ands	r3, r2
 8003890:	2b00      	cmp	r3, #0
 8003892:	d107      	bne.n	80038a4 <HAL_TIM_Base_Stop_IT+0x48>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 0201 	bic.w	r2, r2, #1
 80038a2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	370c      	adds	r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr

080038ba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b082      	sub	sp, #8
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	691b      	ldr	r3, [r3, #16]
 80038c8:	f003 0302 	and.w	r3, r3, #2
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d122      	bne.n	8003916 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d11b      	bne.n	8003916 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f06f 0202 	mvn.w	r2, #2
 80038e6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	f003 0303 	and.w	r3, r3, #3
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 f9b5 	bl	8003c6c <HAL_TIM_IC_CaptureCallback>
 8003902:	e005      	b.n	8003910 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f000 f9a7 	bl	8003c58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f000 f9b8 	bl	8003c80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	f003 0304 	and.w	r3, r3, #4
 8003920:	2b04      	cmp	r3, #4
 8003922:	d122      	bne.n	800396a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	f003 0304 	and.w	r3, r3, #4
 800392e:	2b04      	cmp	r3, #4
 8003930:	d11b      	bne.n	800396a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f06f 0204 	mvn.w	r2, #4
 800393a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800394c:	2b00      	cmp	r3, #0
 800394e:	d003      	beq.n	8003958 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 f98b 	bl	8003c6c <HAL_TIM_IC_CaptureCallback>
 8003956:	e005      	b.n	8003964 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f000 f97d 	bl	8003c58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f000 f98e 	bl	8003c80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	691b      	ldr	r3, [r3, #16]
 8003970:	f003 0308 	and.w	r3, r3, #8
 8003974:	2b08      	cmp	r3, #8
 8003976:	d122      	bne.n	80039be <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	f003 0308 	and.w	r3, r3, #8
 8003982:	2b08      	cmp	r3, #8
 8003984:	d11b      	bne.n	80039be <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f06f 0208 	mvn.w	r2, #8
 800398e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2204      	movs	r2, #4
 8003994:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	69db      	ldr	r3, [r3, #28]
 800399c:	f003 0303 	and.w	r3, r3, #3
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d003      	beq.n	80039ac <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f000 f961 	bl	8003c6c <HAL_TIM_IC_CaptureCallback>
 80039aa:	e005      	b.n	80039b8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 f953 	bl	8003c58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 f964 	bl	8003c80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	691b      	ldr	r3, [r3, #16]
 80039c4:	f003 0310 	and.w	r3, r3, #16
 80039c8:	2b10      	cmp	r3, #16
 80039ca:	d122      	bne.n	8003a12 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	f003 0310 	and.w	r3, r3, #16
 80039d6:	2b10      	cmp	r3, #16
 80039d8:	d11b      	bne.n	8003a12 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f06f 0210 	mvn.w	r2, #16
 80039e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2208      	movs	r2, #8
 80039e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	69db      	ldr	r3, [r3, #28]
 80039f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f000 f937 	bl	8003c6c <HAL_TIM_IC_CaptureCallback>
 80039fe:	e005      	b.n	8003a0c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 f929 	bl	8003c58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f000 f93a 	bl	8003c80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	f003 0301 	and.w	r3, r3, #1
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d10e      	bne.n	8003a3e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d107      	bne.n	8003a3e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f06f 0201 	mvn.w	r2, #1
 8003a36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f7fd fc27 	bl	800128c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a48:	2b80      	cmp	r3, #128	; 0x80
 8003a4a:	d10e      	bne.n	8003a6a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a56:	2b80      	cmp	r3, #128	; 0x80
 8003a58:	d107      	bne.n	8003a6a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f000 fadf 	bl	8004028 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a74:	2b40      	cmp	r3, #64	; 0x40
 8003a76:	d10e      	bne.n	8003a96 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a82:	2b40      	cmp	r3, #64	; 0x40
 8003a84:	d107      	bne.n	8003a96 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003a8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 f8ff 	bl	8003c94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	691b      	ldr	r3, [r3, #16]
 8003a9c:	f003 0320 	and.w	r3, r3, #32
 8003aa0:	2b20      	cmp	r3, #32
 8003aa2:	d10e      	bne.n	8003ac2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	f003 0320 	and.w	r3, r3, #32
 8003aae:	2b20      	cmp	r3, #32
 8003ab0:	d107      	bne.n	8003ac2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f06f 0220 	mvn.w	r2, #32
 8003aba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 faa9 	bl	8004014 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ac2:	bf00      	nop
 8003ac4:	3708      	adds	r7, #8
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b084      	sub	sp, #16
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
 8003ad2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d101      	bne.n	8003ae6 <HAL_TIM_ConfigClockSource+0x1c>
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	e0b4      	b.n	8003c50 <HAL_TIM_ConfigClockSource+0x186>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2201      	movs	r2, #1
 8003aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2202      	movs	r2, #2
 8003af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003b04:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b0c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68ba      	ldr	r2, [r7, #8]
 8003b14:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b1e:	d03e      	beq.n	8003b9e <HAL_TIM_ConfigClockSource+0xd4>
 8003b20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b24:	f200 8087 	bhi.w	8003c36 <HAL_TIM_ConfigClockSource+0x16c>
 8003b28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b2c:	f000 8086 	beq.w	8003c3c <HAL_TIM_ConfigClockSource+0x172>
 8003b30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b34:	d87f      	bhi.n	8003c36 <HAL_TIM_ConfigClockSource+0x16c>
 8003b36:	2b70      	cmp	r3, #112	; 0x70
 8003b38:	d01a      	beq.n	8003b70 <HAL_TIM_ConfigClockSource+0xa6>
 8003b3a:	2b70      	cmp	r3, #112	; 0x70
 8003b3c:	d87b      	bhi.n	8003c36 <HAL_TIM_ConfigClockSource+0x16c>
 8003b3e:	2b60      	cmp	r3, #96	; 0x60
 8003b40:	d050      	beq.n	8003be4 <HAL_TIM_ConfigClockSource+0x11a>
 8003b42:	2b60      	cmp	r3, #96	; 0x60
 8003b44:	d877      	bhi.n	8003c36 <HAL_TIM_ConfigClockSource+0x16c>
 8003b46:	2b50      	cmp	r3, #80	; 0x50
 8003b48:	d03c      	beq.n	8003bc4 <HAL_TIM_ConfigClockSource+0xfa>
 8003b4a:	2b50      	cmp	r3, #80	; 0x50
 8003b4c:	d873      	bhi.n	8003c36 <HAL_TIM_ConfigClockSource+0x16c>
 8003b4e:	2b40      	cmp	r3, #64	; 0x40
 8003b50:	d058      	beq.n	8003c04 <HAL_TIM_ConfigClockSource+0x13a>
 8003b52:	2b40      	cmp	r3, #64	; 0x40
 8003b54:	d86f      	bhi.n	8003c36 <HAL_TIM_ConfigClockSource+0x16c>
 8003b56:	2b30      	cmp	r3, #48	; 0x30
 8003b58:	d064      	beq.n	8003c24 <HAL_TIM_ConfigClockSource+0x15a>
 8003b5a:	2b30      	cmp	r3, #48	; 0x30
 8003b5c:	d86b      	bhi.n	8003c36 <HAL_TIM_ConfigClockSource+0x16c>
 8003b5e:	2b20      	cmp	r3, #32
 8003b60:	d060      	beq.n	8003c24 <HAL_TIM_ConfigClockSource+0x15a>
 8003b62:	2b20      	cmp	r3, #32
 8003b64:	d867      	bhi.n	8003c36 <HAL_TIM_ConfigClockSource+0x16c>
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d05c      	beq.n	8003c24 <HAL_TIM_ConfigClockSource+0x15a>
 8003b6a:	2b10      	cmp	r3, #16
 8003b6c:	d05a      	beq.n	8003c24 <HAL_TIM_ConfigClockSource+0x15a>
 8003b6e:	e062      	b.n	8003c36 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6818      	ldr	r0, [r3, #0]
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	6899      	ldr	r1, [r3, #8]
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	685a      	ldr	r2, [r3, #4]
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	f000 f9ac 	bl	8003edc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003b92:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68ba      	ldr	r2, [r7, #8]
 8003b9a:	609a      	str	r2, [r3, #8]
      break;
 8003b9c:	e04f      	b.n	8003c3e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6818      	ldr	r0, [r3, #0]
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	6899      	ldr	r1, [r3, #8]
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	f000 f995 	bl	8003edc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	689a      	ldr	r2, [r3, #8]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bc0:	609a      	str	r2, [r3, #8]
      break;
 8003bc2:	e03c      	b.n	8003c3e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6818      	ldr	r0, [r3, #0]
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	6859      	ldr	r1, [r3, #4]
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	f000 f909 	bl	8003de8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2150      	movs	r1, #80	; 0x50
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f000 f962 	bl	8003ea6 <TIM_ITRx_SetConfig>
      break;
 8003be2:	e02c      	b.n	8003c3e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6818      	ldr	r0, [r3, #0]
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	6859      	ldr	r1, [r3, #4]
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	f000 f928 	bl	8003e46 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2160      	movs	r1, #96	; 0x60
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f000 f952 	bl	8003ea6 <TIM_ITRx_SetConfig>
      break;
 8003c02:	e01c      	b.n	8003c3e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6818      	ldr	r0, [r3, #0]
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	6859      	ldr	r1, [r3, #4]
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	461a      	mov	r2, r3
 8003c12:	f000 f8e9 	bl	8003de8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2140      	movs	r1, #64	; 0x40
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f000 f942 	bl	8003ea6 <TIM_ITRx_SetConfig>
      break;
 8003c22:	e00c      	b.n	8003c3e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	4610      	mov	r0, r2
 8003c30:	f000 f939 	bl	8003ea6 <TIM_ITRx_SetConfig>
      break;
 8003c34:	e003      	b.n	8003c3e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	73fb      	strb	r3, [r7, #15]
      break;
 8003c3a:	e000      	b.n	8003c3e <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c3c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c60:	bf00      	nop
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c74:	bf00      	nop
 8003c76:	370c      	adds	r7, #12
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a40      	ldr	r2, [pc, #256]	; (8003dbc <TIM_Base_SetConfig+0x114>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d013      	beq.n	8003ce8 <TIM_Base_SetConfig+0x40>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cc6:	d00f      	beq.n	8003ce8 <TIM_Base_SetConfig+0x40>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a3d      	ldr	r2, [pc, #244]	; (8003dc0 <TIM_Base_SetConfig+0x118>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d00b      	beq.n	8003ce8 <TIM_Base_SetConfig+0x40>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a3c      	ldr	r2, [pc, #240]	; (8003dc4 <TIM_Base_SetConfig+0x11c>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d007      	beq.n	8003ce8 <TIM_Base_SetConfig+0x40>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a3b      	ldr	r2, [pc, #236]	; (8003dc8 <TIM_Base_SetConfig+0x120>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d003      	beq.n	8003ce8 <TIM_Base_SetConfig+0x40>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a3a      	ldr	r2, [pc, #232]	; (8003dcc <TIM_Base_SetConfig+0x124>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d108      	bne.n	8003cfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a2f      	ldr	r2, [pc, #188]	; (8003dbc <TIM_Base_SetConfig+0x114>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d02b      	beq.n	8003d5a <TIM_Base_SetConfig+0xb2>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d08:	d027      	beq.n	8003d5a <TIM_Base_SetConfig+0xb2>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a2c      	ldr	r2, [pc, #176]	; (8003dc0 <TIM_Base_SetConfig+0x118>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d023      	beq.n	8003d5a <TIM_Base_SetConfig+0xb2>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a2b      	ldr	r2, [pc, #172]	; (8003dc4 <TIM_Base_SetConfig+0x11c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d01f      	beq.n	8003d5a <TIM_Base_SetConfig+0xb2>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a2a      	ldr	r2, [pc, #168]	; (8003dc8 <TIM_Base_SetConfig+0x120>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d01b      	beq.n	8003d5a <TIM_Base_SetConfig+0xb2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a29      	ldr	r2, [pc, #164]	; (8003dcc <TIM_Base_SetConfig+0x124>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d017      	beq.n	8003d5a <TIM_Base_SetConfig+0xb2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a28      	ldr	r2, [pc, #160]	; (8003dd0 <TIM_Base_SetConfig+0x128>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d013      	beq.n	8003d5a <TIM_Base_SetConfig+0xb2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a27      	ldr	r2, [pc, #156]	; (8003dd4 <TIM_Base_SetConfig+0x12c>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d00f      	beq.n	8003d5a <TIM_Base_SetConfig+0xb2>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a26      	ldr	r2, [pc, #152]	; (8003dd8 <TIM_Base_SetConfig+0x130>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d00b      	beq.n	8003d5a <TIM_Base_SetConfig+0xb2>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a25      	ldr	r2, [pc, #148]	; (8003ddc <TIM_Base_SetConfig+0x134>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d007      	beq.n	8003d5a <TIM_Base_SetConfig+0xb2>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a24      	ldr	r2, [pc, #144]	; (8003de0 <TIM_Base_SetConfig+0x138>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d003      	beq.n	8003d5a <TIM_Base_SetConfig+0xb2>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a23      	ldr	r2, [pc, #140]	; (8003de4 <TIM_Base_SetConfig+0x13c>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d108      	bne.n	8003d6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	4a0a      	ldr	r2, [pc, #40]	; (8003dbc <TIM_Base_SetConfig+0x114>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d003      	beq.n	8003da0 <TIM_Base_SetConfig+0xf8>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a0c      	ldr	r2, [pc, #48]	; (8003dcc <TIM_Base_SetConfig+0x124>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d103      	bne.n	8003da8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	691a      	ldr	r2, [r3, #16]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	615a      	str	r2, [r3, #20]
}
 8003dae:	bf00      	nop
 8003db0:	3714      	adds	r7, #20
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	40010000 	.word	0x40010000
 8003dc0:	40000400 	.word	0x40000400
 8003dc4:	40000800 	.word	0x40000800
 8003dc8:	40000c00 	.word	0x40000c00
 8003dcc:	40010400 	.word	0x40010400
 8003dd0:	40014000 	.word	0x40014000
 8003dd4:	40014400 	.word	0x40014400
 8003dd8:	40014800 	.word	0x40014800
 8003ddc:	40001800 	.word	0x40001800
 8003de0:	40001c00 	.word	0x40001c00
 8003de4:	40002000 	.word	0x40002000

08003de8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b087      	sub	sp, #28
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6a1b      	ldr	r3, [r3, #32]
 8003df8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	f023 0201 	bic.w	r2, r3, #1
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	011b      	lsls	r3, r3, #4
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f023 030a 	bic.w	r3, r3, #10
 8003e24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	621a      	str	r2, [r3, #32]
}
 8003e3a:	bf00      	nop
 8003e3c:	371c      	adds	r7, #28
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr

08003e46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b087      	sub	sp, #28
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	60f8      	str	r0, [r7, #12]
 8003e4e:	60b9      	str	r1, [r7, #8]
 8003e50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6a1b      	ldr	r3, [r3, #32]
 8003e56:	f023 0210 	bic.w	r2, r3, #16
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6a1b      	ldr	r3, [r3, #32]
 8003e68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	031b      	lsls	r3, r3, #12
 8003e76:	697a      	ldr	r2, [r7, #20]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003e82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	697a      	ldr	r2, [r7, #20]
 8003e92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	621a      	str	r2, [r3, #32]
}
 8003e9a:	bf00      	nop
 8003e9c:	371c      	adds	r7, #28
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b085      	sub	sp, #20
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
 8003eae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ebc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	f043 0307 	orr.w	r3, r3, #7
 8003ec8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	609a      	str	r2, [r3, #8]
}
 8003ed0:	bf00      	nop
 8003ed2:	3714      	adds	r7, #20
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b087      	sub	sp, #28
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]
 8003ee8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ef6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	021a      	lsls	r2, r3, #8
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	431a      	orrs	r2, r3
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	697a      	ldr	r2, [r7, #20]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	609a      	str	r2, [r3, #8]
}
 8003f10:	bf00      	nop
 8003f12:	371c      	adds	r7, #28
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d101      	bne.n	8003f34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f30:	2302      	movs	r3, #2
 8003f32:	e05a      	b.n	8003fea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2202      	movs	r2, #2
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68fa      	ldr	r2, [r7, #12]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	68fa      	ldr	r2, [r7, #12]
 8003f6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a21      	ldr	r2, [pc, #132]	; (8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d022      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f80:	d01d      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a1d      	ldr	r2, [pc, #116]	; (8003ffc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d018      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a1b      	ldr	r2, [pc, #108]	; (8004000 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d013      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a1a      	ldr	r2, [pc, #104]	; (8004004 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d00e      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a18      	ldr	r2, [pc, #96]	; (8004008 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d009      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a17      	ldr	r2, [pc, #92]	; (800400c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d004      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a15      	ldr	r2, [pc, #84]	; (8004010 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d10c      	bne.n	8003fd8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	68ba      	ldr	r2, [r7, #8]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	68ba      	ldr	r2, [r7, #8]
 8003fd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3714      	adds	r7, #20
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	40010000 	.word	0x40010000
 8003ffc:	40000400 	.word	0x40000400
 8004000:	40000800 	.word	0x40000800
 8004004:	40000c00 	.word	0x40000c00
 8004008:	40010400 	.word	0x40010400
 800400c:	40014000 	.word	0x40014000
 8004010:	40001800 	.word	0x40001800

08004014 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800401c:	bf00      	nop
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004030:	bf00      	nop
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr

0800403c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d101      	bne.n	800404e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e03f      	b.n	80040ce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b00      	cmp	r3, #0
 8004058:	d106      	bne.n	8004068 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f7fd fc1a 	bl	800189c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2224      	movs	r2, #36	; 0x24
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68da      	ldr	r2, [r3, #12]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800407e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 f929 	bl	80042d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	691a      	ldr	r2, [r3, #16]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004094:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	695a      	ldr	r2, [r3, #20]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80040a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68da      	ldr	r2, [r3, #12]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80040b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2220      	movs	r2, #32
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2220      	movs	r2, #32
 80040c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3708      	adds	r7, #8
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}

080040d6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040d6:	b580      	push	{r7, lr}
 80040d8:	b08a      	sub	sp, #40	; 0x28
 80040da:	af02      	add	r7, sp, #8
 80040dc:	60f8      	str	r0, [r7, #12]
 80040de:	60b9      	str	r1, [r7, #8]
 80040e0:	603b      	str	r3, [r7, #0]
 80040e2:	4613      	mov	r3, r2
 80040e4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040e6:	2300      	movs	r3, #0
 80040e8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	2b20      	cmp	r3, #32
 80040f4:	d17c      	bne.n	80041f0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d002      	beq.n	8004102 <HAL_UART_Transmit+0x2c>
 80040fc:	88fb      	ldrh	r3, [r7, #6]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e075      	b.n	80041f2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800410c:	2b01      	cmp	r3, #1
 800410e:	d101      	bne.n	8004114 <HAL_UART_Transmit+0x3e>
 8004110:	2302      	movs	r3, #2
 8004112:	e06e      	b.n	80041f2 <HAL_UART_Transmit+0x11c>
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2221      	movs	r2, #33	; 0x21
 8004126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800412a:	f7fd fc8f 	bl	8001a4c <HAL_GetTick>
 800412e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	88fa      	ldrh	r2, [r7, #6]
 8004134:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	88fa      	ldrh	r2, [r7, #6]
 800413a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004144:	d108      	bne.n	8004158 <HAL_UART_Transmit+0x82>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d104      	bne.n	8004158 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800414e:	2300      	movs	r3, #0
 8004150:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	61bb      	str	r3, [r7, #24]
 8004156:	e003      	b.n	8004160 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800415c:	2300      	movs	r3, #0
 800415e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2200      	movs	r2, #0
 8004164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004168:	e02a      	b.n	80041c0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	2200      	movs	r2, #0
 8004172:	2180      	movs	r1, #128	; 0x80
 8004174:	68f8      	ldr	r0, [r7, #12]
 8004176:	f000 f840 	bl	80041fa <UART_WaitOnFlagUntilTimeout>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e036      	b.n	80041f2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10b      	bne.n	80041a2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	881b      	ldrh	r3, [r3, #0]
 800418e:	461a      	mov	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004198:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800419a:	69bb      	ldr	r3, [r7, #24]
 800419c:	3302      	adds	r3, #2
 800419e:	61bb      	str	r3, [r7, #24]
 80041a0:	e007      	b.n	80041b2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	781a      	ldrb	r2, [r3, #0]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	3301      	adds	r3, #1
 80041b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	3b01      	subs	r3, #1
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1cf      	bne.n	800416a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	9300      	str	r3, [sp, #0]
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	2200      	movs	r2, #0
 80041d2:	2140      	movs	r1, #64	; 0x40
 80041d4:	68f8      	ldr	r0, [r7, #12]
 80041d6:	f000 f810 	bl	80041fa <UART_WaitOnFlagUntilTimeout>
 80041da:	4603      	mov	r3, r0
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d001      	beq.n	80041e4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e006      	b.n	80041f2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2220      	movs	r2, #32
 80041e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80041ec:	2300      	movs	r3, #0
 80041ee:	e000      	b.n	80041f2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80041f0:	2302      	movs	r3, #2
  }
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3720      	adds	r7, #32
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80041fa:	b580      	push	{r7, lr}
 80041fc:	b090      	sub	sp, #64	; 0x40
 80041fe:	af00      	add	r7, sp, #0
 8004200:	60f8      	str	r0, [r7, #12]
 8004202:	60b9      	str	r1, [r7, #8]
 8004204:	603b      	str	r3, [r7, #0]
 8004206:	4613      	mov	r3, r2
 8004208:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800420a:	e050      	b.n	80042ae <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800420c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800420e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004212:	d04c      	beq.n	80042ae <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004214:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004216:	2b00      	cmp	r3, #0
 8004218:	d007      	beq.n	800422a <UART_WaitOnFlagUntilTimeout+0x30>
 800421a:	f7fd fc17 	bl	8001a4c <HAL_GetTick>
 800421e:	4602      	mov	r2, r0
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004226:	429a      	cmp	r2, r3
 8004228:	d241      	bcs.n	80042ae <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	330c      	adds	r3, #12
 8004230:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004234:	e853 3f00 	ldrex	r3, [r3]
 8004238:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004240:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	330c      	adds	r3, #12
 8004248:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800424a:	637a      	str	r2, [r7, #52]	; 0x34
 800424c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004250:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004252:	e841 2300 	strex	r3, r2, [r1]
 8004256:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1e5      	bne.n	800422a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	3314      	adds	r3, #20
 8004264:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	e853 3f00 	ldrex	r3, [r3]
 800426c:	613b      	str	r3, [r7, #16]
   return(result);
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	f023 0301 	bic.w	r3, r3, #1
 8004274:	63bb      	str	r3, [r7, #56]	; 0x38
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	3314      	adds	r3, #20
 800427c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800427e:	623a      	str	r2, [r7, #32]
 8004280:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004282:	69f9      	ldr	r1, [r7, #28]
 8004284:	6a3a      	ldr	r2, [r7, #32]
 8004286:	e841 2300 	strex	r3, r2, [r1]
 800428a:	61bb      	str	r3, [r7, #24]
   return(result);
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1e5      	bne.n	800425e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2220      	movs	r2, #32
 8004296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2220      	movs	r2, #32
 800429e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e00f      	b.n	80042ce <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	4013      	ands	r3, r2
 80042b8:	68ba      	ldr	r2, [r7, #8]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	bf0c      	ite	eq
 80042be:	2301      	moveq	r3, #1
 80042c0:	2300      	movne	r3, #0
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	461a      	mov	r2, r3
 80042c6:	79fb      	ldrb	r3, [r7, #7]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d09f      	beq.n	800420c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3740      	adds	r7, #64	; 0x40
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
	...

080042d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042dc:	b09f      	sub	sp, #124	; 0x7c
 80042de:	af00      	add	r7, sp, #0
 80042e0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80042ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042ee:	68d9      	ldr	r1, [r3, #12]
 80042f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	ea40 0301 	orr.w	r3, r0, r1
 80042f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80042fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042fc:	689a      	ldr	r2, [r3, #8]
 80042fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	431a      	orrs	r2, r3
 8004304:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	431a      	orrs	r2, r3
 800430a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800430c:	69db      	ldr	r3, [r3, #28]
 800430e:	4313      	orrs	r3, r2
 8004310:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004312:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800431c:	f021 010c 	bic.w	r1, r1, #12
 8004320:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004326:	430b      	orrs	r3, r1
 8004328:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800432a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	695b      	ldr	r3, [r3, #20]
 8004330:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004334:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004336:	6999      	ldr	r1, [r3, #24]
 8004338:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	ea40 0301 	orr.w	r3, r0, r1
 8004340:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004342:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	4bc5      	ldr	r3, [pc, #788]	; (800465c <UART_SetConfig+0x384>)
 8004348:	429a      	cmp	r2, r3
 800434a:	d004      	beq.n	8004356 <UART_SetConfig+0x7e>
 800434c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	4bc3      	ldr	r3, [pc, #780]	; (8004660 <UART_SetConfig+0x388>)
 8004352:	429a      	cmp	r2, r3
 8004354:	d103      	bne.n	800435e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004356:	f7fe fb23 	bl	80029a0 <HAL_RCC_GetPCLK2Freq>
 800435a:	6778      	str	r0, [r7, #116]	; 0x74
 800435c:	e002      	b.n	8004364 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800435e:	f7fe fb0b 	bl	8002978 <HAL_RCC_GetPCLK1Freq>
 8004362:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004364:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004366:	69db      	ldr	r3, [r3, #28]
 8004368:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800436c:	f040 80b6 	bne.w	80044dc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004370:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004372:	461c      	mov	r4, r3
 8004374:	f04f 0500 	mov.w	r5, #0
 8004378:	4622      	mov	r2, r4
 800437a:	462b      	mov	r3, r5
 800437c:	1891      	adds	r1, r2, r2
 800437e:	6439      	str	r1, [r7, #64]	; 0x40
 8004380:	415b      	adcs	r3, r3
 8004382:	647b      	str	r3, [r7, #68]	; 0x44
 8004384:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004388:	1912      	adds	r2, r2, r4
 800438a:	eb45 0303 	adc.w	r3, r5, r3
 800438e:	f04f 0000 	mov.w	r0, #0
 8004392:	f04f 0100 	mov.w	r1, #0
 8004396:	00d9      	lsls	r1, r3, #3
 8004398:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800439c:	00d0      	lsls	r0, r2, #3
 800439e:	4602      	mov	r2, r0
 80043a0:	460b      	mov	r3, r1
 80043a2:	1911      	adds	r1, r2, r4
 80043a4:	6639      	str	r1, [r7, #96]	; 0x60
 80043a6:	416b      	adcs	r3, r5
 80043a8:	667b      	str	r3, [r7, #100]	; 0x64
 80043aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	461a      	mov	r2, r3
 80043b0:	f04f 0300 	mov.w	r3, #0
 80043b4:	1891      	adds	r1, r2, r2
 80043b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80043b8:	415b      	adcs	r3, r3
 80043ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80043c0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80043c4:	f7fc fc10 	bl	8000be8 <__aeabi_uldivmod>
 80043c8:	4602      	mov	r2, r0
 80043ca:	460b      	mov	r3, r1
 80043cc:	4ba5      	ldr	r3, [pc, #660]	; (8004664 <UART_SetConfig+0x38c>)
 80043ce:	fba3 2302 	umull	r2, r3, r3, r2
 80043d2:	095b      	lsrs	r3, r3, #5
 80043d4:	011e      	lsls	r6, r3, #4
 80043d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043d8:	461c      	mov	r4, r3
 80043da:	f04f 0500 	mov.w	r5, #0
 80043de:	4622      	mov	r2, r4
 80043e0:	462b      	mov	r3, r5
 80043e2:	1891      	adds	r1, r2, r2
 80043e4:	6339      	str	r1, [r7, #48]	; 0x30
 80043e6:	415b      	adcs	r3, r3
 80043e8:	637b      	str	r3, [r7, #52]	; 0x34
 80043ea:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80043ee:	1912      	adds	r2, r2, r4
 80043f0:	eb45 0303 	adc.w	r3, r5, r3
 80043f4:	f04f 0000 	mov.w	r0, #0
 80043f8:	f04f 0100 	mov.w	r1, #0
 80043fc:	00d9      	lsls	r1, r3, #3
 80043fe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004402:	00d0      	lsls	r0, r2, #3
 8004404:	4602      	mov	r2, r0
 8004406:	460b      	mov	r3, r1
 8004408:	1911      	adds	r1, r2, r4
 800440a:	65b9      	str	r1, [r7, #88]	; 0x58
 800440c:	416b      	adcs	r3, r5
 800440e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004410:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	461a      	mov	r2, r3
 8004416:	f04f 0300 	mov.w	r3, #0
 800441a:	1891      	adds	r1, r2, r2
 800441c:	62b9      	str	r1, [r7, #40]	; 0x28
 800441e:	415b      	adcs	r3, r3
 8004420:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004422:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004426:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800442a:	f7fc fbdd 	bl	8000be8 <__aeabi_uldivmod>
 800442e:	4602      	mov	r2, r0
 8004430:	460b      	mov	r3, r1
 8004432:	4b8c      	ldr	r3, [pc, #560]	; (8004664 <UART_SetConfig+0x38c>)
 8004434:	fba3 1302 	umull	r1, r3, r3, r2
 8004438:	095b      	lsrs	r3, r3, #5
 800443a:	2164      	movs	r1, #100	; 0x64
 800443c:	fb01 f303 	mul.w	r3, r1, r3
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	00db      	lsls	r3, r3, #3
 8004444:	3332      	adds	r3, #50	; 0x32
 8004446:	4a87      	ldr	r2, [pc, #540]	; (8004664 <UART_SetConfig+0x38c>)
 8004448:	fba2 2303 	umull	r2, r3, r2, r3
 800444c:	095b      	lsrs	r3, r3, #5
 800444e:	005b      	lsls	r3, r3, #1
 8004450:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004454:	441e      	add	r6, r3
 8004456:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004458:	4618      	mov	r0, r3
 800445a:	f04f 0100 	mov.w	r1, #0
 800445e:	4602      	mov	r2, r0
 8004460:	460b      	mov	r3, r1
 8004462:	1894      	adds	r4, r2, r2
 8004464:	623c      	str	r4, [r7, #32]
 8004466:	415b      	adcs	r3, r3
 8004468:	627b      	str	r3, [r7, #36]	; 0x24
 800446a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800446e:	1812      	adds	r2, r2, r0
 8004470:	eb41 0303 	adc.w	r3, r1, r3
 8004474:	f04f 0400 	mov.w	r4, #0
 8004478:	f04f 0500 	mov.w	r5, #0
 800447c:	00dd      	lsls	r5, r3, #3
 800447e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004482:	00d4      	lsls	r4, r2, #3
 8004484:	4622      	mov	r2, r4
 8004486:	462b      	mov	r3, r5
 8004488:	1814      	adds	r4, r2, r0
 800448a:	653c      	str	r4, [r7, #80]	; 0x50
 800448c:	414b      	adcs	r3, r1
 800448e:	657b      	str	r3, [r7, #84]	; 0x54
 8004490:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	461a      	mov	r2, r3
 8004496:	f04f 0300 	mov.w	r3, #0
 800449a:	1891      	adds	r1, r2, r2
 800449c:	61b9      	str	r1, [r7, #24]
 800449e:	415b      	adcs	r3, r3
 80044a0:	61fb      	str	r3, [r7, #28]
 80044a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044a6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80044aa:	f7fc fb9d 	bl	8000be8 <__aeabi_uldivmod>
 80044ae:	4602      	mov	r2, r0
 80044b0:	460b      	mov	r3, r1
 80044b2:	4b6c      	ldr	r3, [pc, #432]	; (8004664 <UART_SetConfig+0x38c>)
 80044b4:	fba3 1302 	umull	r1, r3, r3, r2
 80044b8:	095b      	lsrs	r3, r3, #5
 80044ba:	2164      	movs	r1, #100	; 0x64
 80044bc:	fb01 f303 	mul.w	r3, r1, r3
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	00db      	lsls	r3, r3, #3
 80044c4:	3332      	adds	r3, #50	; 0x32
 80044c6:	4a67      	ldr	r2, [pc, #412]	; (8004664 <UART_SetConfig+0x38c>)
 80044c8:	fba2 2303 	umull	r2, r3, r2, r3
 80044cc:	095b      	lsrs	r3, r3, #5
 80044ce:	f003 0207 	and.w	r2, r3, #7
 80044d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4432      	add	r2, r6
 80044d8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80044da:	e0b9      	b.n	8004650 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80044dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044de:	461c      	mov	r4, r3
 80044e0:	f04f 0500 	mov.w	r5, #0
 80044e4:	4622      	mov	r2, r4
 80044e6:	462b      	mov	r3, r5
 80044e8:	1891      	adds	r1, r2, r2
 80044ea:	6139      	str	r1, [r7, #16]
 80044ec:	415b      	adcs	r3, r3
 80044ee:	617b      	str	r3, [r7, #20]
 80044f0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80044f4:	1912      	adds	r2, r2, r4
 80044f6:	eb45 0303 	adc.w	r3, r5, r3
 80044fa:	f04f 0000 	mov.w	r0, #0
 80044fe:	f04f 0100 	mov.w	r1, #0
 8004502:	00d9      	lsls	r1, r3, #3
 8004504:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004508:	00d0      	lsls	r0, r2, #3
 800450a:	4602      	mov	r2, r0
 800450c:	460b      	mov	r3, r1
 800450e:	eb12 0804 	adds.w	r8, r2, r4
 8004512:	eb43 0905 	adc.w	r9, r3, r5
 8004516:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	4618      	mov	r0, r3
 800451c:	f04f 0100 	mov.w	r1, #0
 8004520:	f04f 0200 	mov.w	r2, #0
 8004524:	f04f 0300 	mov.w	r3, #0
 8004528:	008b      	lsls	r3, r1, #2
 800452a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800452e:	0082      	lsls	r2, r0, #2
 8004530:	4640      	mov	r0, r8
 8004532:	4649      	mov	r1, r9
 8004534:	f7fc fb58 	bl	8000be8 <__aeabi_uldivmod>
 8004538:	4602      	mov	r2, r0
 800453a:	460b      	mov	r3, r1
 800453c:	4b49      	ldr	r3, [pc, #292]	; (8004664 <UART_SetConfig+0x38c>)
 800453e:	fba3 2302 	umull	r2, r3, r3, r2
 8004542:	095b      	lsrs	r3, r3, #5
 8004544:	011e      	lsls	r6, r3, #4
 8004546:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004548:	4618      	mov	r0, r3
 800454a:	f04f 0100 	mov.w	r1, #0
 800454e:	4602      	mov	r2, r0
 8004550:	460b      	mov	r3, r1
 8004552:	1894      	adds	r4, r2, r2
 8004554:	60bc      	str	r4, [r7, #8]
 8004556:	415b      	adcs	r3, r3
 8004558:	60fb      	str	r3, [r7, #12]
 800455a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800455e:	1812      	adds	r2, r2, r0
 8004560:	eb41 0303 	adc.w	r3, r1, r3
 8004564:	f04f 0400 	mov.w	r4, #0
 8004568:	f04f 0500 	mov.w	r5, #0
 800456c:	00dd      	lsls	r5, r3, #3
 800456e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004572:	00d4      	lsls	r4, r2, #3
 8004574:	4622      	mov	r2, r4
 8004576:	462b      	mov	r3, r5
 8004578:	1814      	adds	r4, r2, r0
 800457a:	64bc      	str	r4, [r7, #72]	; 0x48
 800457c:	414b      	adcs	r3, r1
 800457e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004580:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	4618      	mov	r0, r3
 8004586:	f04f 0100 	mov.w	r1, #0
 800458a:	f04f 0200 	mov.w	r2, #0
 800458e:	f04f 0300 	mov.w	r3, #0
 8004592:	008b      	lsls	r3, r1, #2
 8004594:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004598:	0082      	lsls	r2, r0, #2
 800459a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800459e:	f7fc fb23 	bl	8000be8 <__aeabi_uldivmod>
 80045a2:	4602      	mov	r2, r0
 80045a4:	460b      	mov	r3, r1
 80045a6:	4b2f      	ldr	r3, [pc, #188]	; (8004664 <UART_SetConfig+0x38c>)
 80045a8:	fba3 1302 	umull	r1, r3, r3, r2
 80045ac:	095b      	lsrs	r3, r3, #5
 80045ae:	2164      	movs	r1, #100	; 0x64
 80045b0:	fb01 f303 	mul.w	r3, r1, r3
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	011b      	lsls	r3, r3, #4
 80045b8:	3332      	adds	r3, #50	; 0x32
 80045ba:	4a2a      	ldr	r2, [pc, #168]	; (8004664 <UART_SetConfig+0x38c>)
 80045bc:	fba2 2303 	umull	r2, r3, r2, r3
 80045c0:	095b      	lsrs	r3, r3, #5
 80045c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045c6:	441e      	add	r6, r3
 80045c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045ca:	4618      	mov	r0, r3
 80045cc:	f04f 0100 	mov.w	r1, #0
 80045d0:	4602      	mov	r2, r0
 80045d2:	460b      	mov	r3, r1
 80045d4:	1894      	adds	r4, r2, r2
 80045d6:	603c      	str	r4, [r7, #0]
 80045d8:	415b      	adcs	r3, r3
 80045da:	607b      	str	r3, [r7, #4]
 80045dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045e0:	1812      	adds	r2, r2, r0
 80045e2:	eb41 0303 	adc.w	r3, r1, r3
 80045e6:	f04f 0400 	mov.w	r4, #0
 80045ea:	f04f 0500 	mov.w	r5, #0
 80045ee:	00dd      	lsls	r5, r3, #3
 80045f0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80045f4:	00d4      	lsls	r4, r2, #3
 80045f6:	4622      	mov	r2, r4
 80045f8:	462b      	mov	r3, r5
 80045fa:	eb12 0a00 	adds.w	sl, r2, r0
 80045fe:	eb43 0b01 	adc.w	fp, r3, r1
 8004602:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	4618      	mov	r0, r3
 8004608:	f04f 0100 	mov.w	r1, #0
 800460c:	f04f 0200 	mov.w	r2, #0
 8004610:	f04f 0300 	mov.w	r3, #0
 8004614:	008b      	lsls	r3, r1, #2
 8004616:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800461a:	0082      	lsls	r2, r0, #2
 800461c:	4650      	mov	r0, sl
 800461e:	4659      	mov	r1, fp
 8004620:	f7fc fae2 	bl	8000be8 <__aeabi_uldivmod>
 8004624:	4602      	mov	r2, r0
 8004626:	460b      	mov	r3, r1
 8004628:	4b0e      	ldr	r3, [pc, #56]	; (8004664 <UART_SetConfig+0x38c>)
 800462a:	fba3 1302 	umull	r1, r3, r3, r2
 800462e:	095b      	lsrs	r3, r3, #5
 8004630:	2164      	movs	r1, #100	; 0x64
 8004632:	fb01 f303 	mul.w	r3, r1, r3
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	011b      	lsls	r3, r3, #4
 800463a:	3332      	adds	r3, #50	; 0x32
 800463c:	4a09      	ldr	r2, [pc, #36]	; (8004664 <UART_SetConfig+0x38c>)
 800463e:	fba2 2303 	umull	r2, r3, r2, r3
 8004642:	095b      	lsrs	r3, r3, #5
 8004644:	f003 020f 	and.w	r2, r3, #15
 8004648:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4432      	add	r2, r6
 800464e:	609a      	str	r2, [r3, #8]
}
 8004650:	bf00      	nop
 8004652:	377c      	adds	r7, #124	; 0x7c
 8004654:	46bd      	mov	sp, r7
 8004656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800465a:	bf00      	nop
 800465c:	40011000 	.word	0x40011000
 8004660:	40011400 	.word	0x40011400
 8004664:	51eb851f 	.word	0x51eb851f

08004668 <chipSelect>:
static ColumnBuffer displayBuffer[NUMBER_OF_ROWS];



static void chipSelect(bool isSelected)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
 800466e:	4603      	mov	r3, r0
 8004670:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_CS_N_GPIO_Port, LCD_CS_N_Pin, (GPIO_PinState) !isSelected); /* low active */
 8004672:	79fb      	ldrb	r3, [r7, #7]
 8004674:	f083 0301 	eor.w	r3, r3, #1
 8004678:	b2db      	uxtb	r3, r3
 800467a:	461a      	mov	r2, r3
 800467c:	2140      	movs	r1, #64	; 0x40
 800467e:	4803      	ldr	r0, [pc, #12]	; (800468c <chipSelect+0x24>)
 8004680:	f7fe f856 	bl	8002730 <HAL_GPIO_WritePin>
}
 8004684:	bf00      	nop
 8004686:	3708      	adds	r7, #8
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	40020400 	.word	0x40020400

08004690 <registerSelect>:

static void registerSelect(lcdRegister selectedRegister)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	4603      	mov	r3, r0
 8004698:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, (GPIO_PinState) selectedRegister);
 800469a:	79fb      	ldrb	r3, [r7, #7]
 800469c:	461a      	mov	r2, r3
 800469e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80046a2:	4803      	ldr	r0, [pc, #12]	; (80046b0 <registerSelect+0x20>)
 80046a4:	f7fe f844 	bl	8002730 <HAL_GPIO_WritePin>
}
 80046a8:	bf00      	nop
 80046aa:	3708      	adds	r7, #8
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	40020000 	.word	0x40020000

080046b4 <displayReset>:

static void displayReset(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
    chipSelect(INSTRUCTION_REGISTER);
 80046b8:	2000      	movs	r0, #0
 80046ba:	f7ff ffd5 	bl	8004668 <chipSelect>
    HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 80046be:	2200      	movs	r2, #0
 80046c0:	2140      	movs	r1, #64	; 0x40
 80046c2:	4808      	ldr	r0, [pc, #32]	; (80046e4 <displayReset+0x30>)
 80046c4:	f7fe f834 	bl	8002730 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80046c8:	2001      	movs	r0, #1
 80046ca:	f7fd f9cb 	bl	8001a64 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 80046ce:	2201      	movs	r2, #1
 80046d0:	2140      	movs	r1, #64	; 0x40
 80046d2:	4804      	ldr	r0, [pc, #16]	; (80046e4 <displayReset+0x30>)
 80046d4:	f7fe f82c 	bl	8002730 <HAL_GPIO_WritePin>
    chipSelect(DATA_REGISTER);
 80046d8:	2001      	movs	r0, #1
 80046da:	f7ff ffc5 	bl	8004668 <chipSelect>
}
 80046de:	bf00      	nop
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	40020000 	.word	0x40020000

080046e8 <sendInstruction>:

static void sendInstruction(instruction command)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	4603      	mov	r3, r0
 80046f0:	71fb      	strb	r3, [r7, #7]
    registerSelect(INSTRUCTION_REGISTER);
 80046f2:	2000      	movs	r0, #0
 80046f4:	f7ff ffcc 	bl	8004690 <registerSelect>
    chipSelect(true);
 80046f8:	2001      	movs	r0, #1
 80046fa:	f7ff ffb5 	bl	8004668 <chipSelect>
	  //$dnd (uint8_t) added
    HAL_SPI_Transmit(&hspi1, (uint8_t *) &command, 1, 1);
 80046fe:	1df9      	adds	r1, r7, #7
 8004700:	2301      	movs	r3, #1
 8004702:	2201      	movs	r2, #1
 8004704:	4804      	ldr	r0, [pc, #16]	; (8004718 <sendInstruction+0x30>)
 8004706:	f7fe fde2 	bl	80032ce <HAL_SPI_Transmit>
    chipSelect(false);
 800470a:	2000      	movs	r0, #0
 800470c:	f7ff ffac 	bl	8004668 <chipSelect>
}
 8004710:	bf00      	nop
 8004712:	3708      	adds	r7, #8
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	20000458 	.word	0x20000458

0800471c <sendData>:


/*static*/ void sendData(uint8_t data)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	4603      	mov	r3, r0
 8004724:	71fb      	strb	r3, [r7, #7]
    registerSelect(DATA_REGISTER);
 8004726:	2001      	movs	r0, #1
 8004728:	f7ff ffb2 	bl	8004690 <registerSelect>
    chipSelect(true);
 800472c:	2001      	movs	r0, #1
 800472e:	f7ff ff9b 	bl	8004668 <chipSelect>
    HAL_SPI_Transmit(&hspi1, &data, 1, 1);
 8004732:	1df9      	adds	r1, r7, #7
 8004734:	2301      	movs	r3, #1
 8004736:	2201      	movs	r2, #1
 8004738:	4804      	ldr	r0, [pc, #16]	; (800474c <sendData+0x30>)
 800473a:	f7fe fdc8 	bl	80032ce <HAL_SPI_Transmit>
    chipSelect(false);
 800473e:	2000      	movs	r0, #0
 8004740:	f7ff ff92 	bl	8004668 <chipSelect>
}
 8004744:	bf00      	nop
 8004746:	3708      	adds	r7, #8
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	20000458 	.word	0x20000458

08004750 <lcd_setContrast>:

void lcd_setContrast(uint8_t electronicVolume)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	4603      	mov	r3, r0
 8004758:	71fb      	strb	r3, [r7, #7]
#define ELECTRONIC_VOLUME_MAXIMUM_RAITING ((uint8_t) 63)

    if (electronicVolume <= ELECTRONIC_VOLUME_MAXIMUM_RAITING) {
 800475a:	79fb      	ldrb	r3, [r7, #7]
 800475c:	2b3f      	cmp	r3, #63	; 0x3f
 800475e:	d806      	bhi.n	800476e <lcd_setContrast+0x1e>
        sendInstruction(ELECTRONIC_VOLUME_MODE_SET);
 8004760:	2081      	movs	r0, #129	; 0x81
 8004762:	f7ff ffc1 	bl	80046e8 <sendInstruction>
			//$dnd1 added (instruction)
        sendInstruction((instruction) electronicVolume);
 8004766:	79fb      	ldrb	r3, [r7, #7]
 8004768:	4618      	mov	r0, r3
 800476a:	f7ff ffbd 	bl	80046e8 <sendInstruction>
    }
}
 800476e:	bf00      	nop
 8004770:	3708      	adds	r7, #8
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <lcd_init>:

void lcd_init(void)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	af00      	add	r7, sp, #0
    lcd_clear();
 800477a:	f000 f857 	bl	800482c <lcd_clear>
    displayReset();
 800477e:	f7ff ff99 	bl	80046b4 <displayReset>

    sendInstruction(ADC_NORMAL);
 8004782:	20a0      	movs	r0, #160	; 0xa0
 8004784:	f7ff ffb0 	bl	80046e8 <sendInstruction>
    sendInstruction(DISPLAY_OFF);
 8004788:	20ae      	movs	r0, #174	; 0xae
 800478a:	f7ff ffad 	bl	80046e8 <sendInstruction>
    sendInstruction(COMMON_OUTPUT_MODE_REVERSE);
 800478e:	20c8      	movs	r0, #200	; 0xc8
 8004790:	f7ff ffaa 	bl	80046e8 <sendInstruction>
    sendInstruction(BIAS_ONE_NINTH);
 8004794:	20a2      	movs	r0, #162	; 0xa2
 8004796:	f7ff ffa7 	bl	80046e8 <sendInstruction>
    sendInstruction(POWER_CONTROL_SET_7);
 800479a:	202f      	movs	r0, #47	; 0x2f
 800479c:	f7ff ffa4 	bl	80046e8 <sendInstruction>
    sendInstruction(INTERNAL_RESISTOR_RATIO_1);
 80047a0:	2021      	movs	r0, #33	; 0x21
 80047a2:	f7ff ffa1 	bl	80046e8 <sendInstruction>
    lcd_setContrast(40);
 80047a6:	2028      	movs	r0, #40	; 0x28
 80047a8:	f7ff ffd2 	bl	8004750 <lcd_setContrast>
    sendInstruction(DISPLAY_ON);
 80047ac:	20af      	movs	r0, #175	; 0xaf
 80047ae:	f7ff ff9b 	bl	80046e8 <sendInstruction>
}
 80047b2:	bf00      	nop
 80047b4:	bd80      	pop	{r7, pc}
	...

080047b8 <lcd_setPixel>:

void lcd_setPixel(uint8_t xPosition, uint8_t yPosition, bool pixelIsSet)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	4603      	mov	r3, r0
 80047c0:	71fb      	strb	r3, [r7, #7]
 80047c2:	460b      	mov	r3, r1
 80047c4:	71bb      	strb	r3, [r7, #6]
 80047c6:	4613      	mov	r3, r2
 80047c8:	717b      	strb	r3, [r7, #5]
    if ((xPosition < NUMBER_OF_ROWS) && (yPosition < NUMBER_OF_COLUMNS)) {
 80047ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	db23      	blt.n	800481a <lcd_setPixel+0x62>
 80047d2:	79bb      	ldrb	r3, [r7, #6]
 80047d4:	2b1f      	cmp	r3, #31
 80047d6:	d820      	bhi.n	800481a <lcd_setPixel+0x62>
        if (pixelIsSet)
 80047d8:	797b      	ldrb	r3, [r7, #5]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00e      	beq.n	80047fc <lcd_setPixel+0x44>
            displayBuffer[xPosition].rawData |= (1 << yPosition);
 80047de:	79fb      	ldrb	r3, [r7, #7]
 80047e0:	4a11      	ldr	r2, [pc, #68]	; (8004828 <lcd_setPixel+0x70>)
 80047e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80047e6:	79bb      	ldrb	r3, [r7, #6]
 80047e8:	2101      	movs	r1, #1
 80047ea:	fa01 f303 	lsl.w	r3, r1, r3
 80047ee:	4619      	mov	r1, r3
 80047f0:	79fb      	ldrb	r3, [r7, #7]
 80047f2:	430a      	orrs	r2, r1
 80047f4:	490c      	ldr	r1, [pc, #48]	; (8004828 <lcd_setPixel+0x70>)
 80047f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        else
            displayBuffer[xPosition].rawData &= ~(1 << yPosition);
    }
}
 80047fa:	e00e      	b.n	800481a <lcd_setPixel+0x62>
            displayBuffer[xPosition].rawData &= ~(1 << yPosition);
 80047fc:	79fb      	ldrb	r3, [r7, #7]
 80047fe:	4a0a      	ldr	r2, [pc, #40]	; (8004828 <lcd_setPixel+0x70>)
 8004800:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004804:	79bb      	ldrb	r3, [r7, #6]
 8004806:	2101      	movs	r1, #1
 8004808:	fa01 f303 	lsl.w	r3, r1, r3
 800480c:	43db      	mvns	r3, r3
 800480e:	4619      	mov	r1, r3
 8004810:	79fb      	ldrb	r3, [r7, #7]
 8004812:	400a      	ands	r2, r1
 8004814:	4904      	ldr	r1, [pc, #16]	; (8004828 <lcd_setPixel+0x70>)
 8004816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800481a:	bf00      	nop
 800481c:	370c      	adds	r7, #12
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	20000204 	.word	0x20000204

0800482c <lcd_clear>:

void lcd_clear(void)
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
    for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++) {
 8004832:	2300      	movs	r3, #0
 8004834:	71fb      	strb	r3, [r7, #7]
 8004836:	e007      	b.n	8004848 <lcd_clear+0x1c>
        displayBuffer[rowIndex].rawData = false;
 8004838:	79fb      	ldrb	r3, [r7, #7]
 800483a:	4a09      	ldr	r2, [pc, #36]	; (8004860 <lcd_clear+0x34>)
 800483c:	2100      	movs	r1, #0
 800483e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++) {
 8004842:	79fb      	ldrb	r3, [r7, #7]
 8004844:	3301      	adds	r3, #1
 8004846:	71fb      	strb	r3, [r7, #7]
 8004848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800484c:	2b00      	cmp	r3, #0
 800484e:	daf3      	bge.n	8004838 <lcd_clear+0xc>
    }
}
 8004850:	bf00      	nop
 8004852:	bf00      	nop
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	20000204 	.word	0x20000204

08004864 <lcd_setChar>:


void lcd_setChar(uint8_t xPosition, uint8_t yPosition, unsigned char charToSet, lcd_fontSize size, bool contrastIsInverted)
{
 8004864:	b590      	push	{r4, r7, lr}
 8004866:	b085      	sub	sp, #20
 8004868:	af00      	add	r7, sp, #0
 800486a:	4604      	mov	r4, r0
 800486c:	4608      	mov	r0, r1
 800486e:	4611      	mov	r1, r2
 8004870:	461a      	mov	r2, r3
 8004872:	4623      	mov	r3, r4
 8004874:	71fb      	strb	r3, [r7, #7]
 8004876:	4603      	mov	r3, r0
 8004878:	71bb      	strb	r3, [r7, #6]
 800487a:	460b      	mov	r3, r1
 800487c:	717b      	strb	r3, [r7, #5]
 800487e:	4613      	mov	r3, r2
 8004880:	713b      	strb	r3, [r7, #4]
#define ASCII_TABLE_OFFSET ((uint8_t) 32)

    charToSet -= ASCII_TABLE_OFFSET;
 8004882:	797b      	ldrb	r3, [r7, #5]
 8004884:	3b20      	subs	r3, #32
 8004886:	717b      	strb	r3, [r7, #5]

    for (uint8_t columnCounter = 0; columnCounter < fontSizes[size].height; columnCounter++)
 8004888:	2300      	movs	r3, #0
 800488a:	73fb      	strb	r3, [r7, #15]
 800488c:	e049      	b.n	8004922 <lcd_setChar+0xbe>
        for (uint8_t rowCounter = 0; rowCounter < fontSizes[size].width; rowCounter++){
 800488e:	2300      	movs	r3, #0
 8004890:	73bb      	strb	r3, [r7, #14]
 8004892:	e03b      	b.n	800490c <lcd_setChar+0xa8>
            if (Font_6x8_h[charToSet * fontSizes[size].height + columnCounter] & (1 << rowCounter))
 8004894:	797b      	ldrb	r3, [r7, #5]
 8004896:	793a      	ldrb	r2, [r7, #4]
 8004898:	4928      	ldr	r1, [pc, #160]	; (800493c <lcd_setChar+0xd8>)
 800489a:	f811 2012 	ldrb.w	r2, [r1, r2, lsl #1]
 800489e:	fb02 f203 	mul.w	r2, r2, r3
 80048a2:	7bfb      	ldrb	r3, [r7, #15]
 80048a4:	4413      	add	r3, r2
 80048a6:	4a26      	ldr	r2, [pc, #152]	; (8004940 <lcd_setChar+0xdc>)
 80048a8:	5cd3      	ldrb	r3, [r2, r3]
 80048aa:	461a      	mov	r2, r3
 80048ac:	7bbb      	ldrb	r3, [r7, #14]
 80048ae:	fa42 f303 	asr.w	r3, r2, r3
 80048b2:	f003 0301 	and.w	r3, r3, #1
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d018      	beq.n	80048ec <lcd_setChar+0x88>
                lcd_setPixel(xPosition + rowCounter, yPosition + columnCounter, !contrastIsInverted);
 80048ba:	79fa      	ldrb	r2, [r7, #7]
 80048bc:	7bbb      	ldrb	r3, [r7, #14]
 80048be:	4413      	add	r3, r2
 80048c0:	b2d8      	uxtb	r0, r3
 80048c2:	79ba      	ldrb	r2, [r7, #6]
 80048c4:	7bfb      	ldrb	r3, [r7, #15]
 80048c6:	4413      	add	r3, r2
 80048c8:	b2d9      	uxtb	r1, r3
 80048ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	bf14      	ite	ne
 80048d2:	2301      	movne	r3, #1
 80048d4:	2300      	moveq	r3, #0
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	f083 0301 	eor.w	r3, r3, #1
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	461a      	mov	r2, r3
 80048e6:	f7ff ff67 	bl	80047b8 <lcd_setPixel>
 80048ea:	e00c      	b.n	8004906 <lcd_setChar+0xa2>
            else
                lcd_setPixel(xPosition + rowCounter, yPosition + columnCounter, contrastIsInverted);
 80048ec:	79fa      	ldrb	r2, [r7, #7]
 80048ee:	7bbb      	ldrb	r3, [r7, #14]
 80048f0:	4413      	add	r3, r2
 80048f2:	b2d8      	uxtb	r0, r3
 80048f4:	79ba      	ldrb	r2, [r7, #6]
 80048f6:	7bfb      	ldrb	r3, [r7, #15]
 80048f8:	4413      	add	r3, r2
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004900:	4619      	mov	r1, r3
 8004902:	f7ff ff59 	bl	80047b8 <lcd_setPixel>
        for (uint8_t rowCounter = 0; rowCounter < fontSizes[size].width; rowCounter++){
 8004906:	7bbb      	ldrb	r3, [r7, #14]
 8004908:	3301      	adds	r3, #1
 800490a:	73bb      	strb	r3, [r7, #14]
 800490c:	793b      	ldrb	r3, [r7, #4]
 800490e:	4a0b      	ldr	r2, [pc, #44]	; (800493c <lcd_setChar+0xd8>)
 8004910:	005b      	lsls	r3, r3, #1
 8004912:	4413      	add	r3, r2
 8004914:	785b      	ldrb	r3, [r3, #1]
 8004916:	7bba      	ldrb	r2, [r7, #14]
 8004918:	429a      	cmp	r2, r3
 800491a:	d3bb      	bcc.n	8004894 <lcd_setChar+0x30>
    for (uint8_t columnCounter = 0; columnCounter < fontSizes[size].height; columnCounter++)
 800491c:	7bfb      	ldrb	r3, [r7, #15]
 800491e:	3301      	adds	r3, #1
 8004920:	73fb      	strb	r3, [r7, #15]
 8004922:	793b      	ldrb	r3, [r7, #4]
 8004924:	4a05      	ldr	r2, [pc, #20]	; (800493c <lcd_setChar+0xd8>)
 8004926:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800492a:	7bfa      	ldrb	r2, [r7, #15]
 800492c:	429a      	cmp	r2, r3
 800492e:	d3ae      	bcc.n	800488e <lcd_setChar+0x2a>
        }
}
 8004930:	bf00      	nop
 8004932:	bf00      	nop
 8004934:	3714      	adds	r7, #20
 8004936:	46bd      	mov	sp, r7
 8004938:	bd90      	pop	{r4, r7, pc}
 800493a:	bf00      	nop
 800493c:	080084cc 	.word	0x080084cc
 8004940:	0800814c 	.word	0x0800814c

08004944 <lcd_setString>:




void lcd_setString(uint8_t xPosition, uint8_t yPosition, char const * string, lcd_fontSize size, bool contrastIsInverted )
{
 8004944:	b590      	push	{r4, r7, lr}
 8004946:	b085      	sub	sp, #20
 8004948:	af02      	add	r7, sp, #8
 800494a:	603a      	str	r2, [r7, #0]
 800494c:	461a      	mov	r2, r3
 800494e:	4603      	mov	r3, r0
 8004950:	71fb      	strb	r3, [r7, #7]
 8004952:	460b      	mov	r3, r1
 8004954:	71bb      	strb	r3, [r7, #6]
 8004956:	4613      	mov	r3, r2
 8004958:	717b      	strb	r3, [r7, #5]
 if ((size <= LCD_FONT_8) && (size < LCD_NUMBER_OF_FONTS))
 800495a:	797b      	ldrb	r3, [r7, #5]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d11c      	bne.n	800499a <lcd_setString+0x56>
 8004960:	797b      	ldrb	r3, [r7, #5]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d819      	bhi.n	800499a <lcd_setString+0x56>
 //$dnd1 bug this works only for font enum = 0. No large fonts!
        for(; *string != '\0'; string++){
 8004966:	e014      	b.n	8004992 <lcd_setString+0x4e>
            lcd_setChar(xPosition, yPosition, *string, size, contrastIsInverted);
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	781a      	ldrb	r2, [r3, #0]
 800496c:	797c      	ldrb	r4, [r7, #5]
 800496e:	79b9      	ldrb	r1, [r7, #6]
 8004970:	79f8      	ldrb	r0, [r7, #7]
 8004972:	7e3b      	ldrb	r3, [r7, #24]
 8004974:	9300      	str	r3, [sp, #0]
 8004976:	4623      	mov	r3, r4
 8004978:	f7ff ff74 	bl	8004864 <lcd_setChar>
            xPosition += fontSizes[size].width;
 800497c:	797b      	ldrb	r3, [r7, #5]
 800497e:	4a09      	ldr	r2, [pc, #36]	; (80049a4 <lcd_setString+0x60>)
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	4413      	add	r3, r2
 8004984:	785a      	ldrb	r2, [r3, #1]
 8004986:	79fb      	ldrb	r3, [r7, #7]
 8004988:	4413      	add	r3, r2
 800498a:	71fb      	strb	r3, [r7, #7]
        for(; *string != '\0'; string++){
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	3301      	adds	r3, #1
 8004990:	603b      	str	r3, [r7, #0]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1e6      	bne.n	8004968 <lcd_setString+0x24>
        }
}
 800499a:	bf00      	nop
 800499c:	370c      	adds	r7, #12
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd90      	pop	{r4, r7, pc}
 80049a2:	bf00      	nop
 80049a4:	080084cc 	.word	0x080084cc

080049a8 <lcd_setLine>:

// V0.4;dnd1;add;drawLine() function

void lcd_setLine(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint8_t state)
{
 80049a8:	b590      	push	{r4, r7, lr}
 80049aa:	b08b      	sub	sp, #44	; 0x2c
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	4604      	mov	r4, r0
 80049b0:	4608      	mov	r0, r1
 80049b2:	4611      	mov	r1, r2
 80049b4:	461a      	mov	r2, r3
 80049b6:	4623      	mov	r3, r4
 80049b8:	81fb      	strh	r3, [r7, #14]
 80049ba:	4603      	mov	r3, r0
 80049bc:	81bb      	strh	r3, [r7, #12]
 80049be:	460b      	mov	r3, r1
 80049c0:	817b      	strh	r3, [r7, #10]
 80049c2:	4613      	mov	r3, r2
 80049c4:	813b      	strh	r3, [r7, #8]
	int16_t i, x[2], y[2];
	float xF, yF;

	xF = x1, x[1] = 0;
 80049c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80049ca:	ee07 3a90 	vmov	s15, r3
 80049ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049d2:	edc7 7a08 	vstr	s15, [r7, #32]
 80049d6:	2300      	movs	r3, #0
 80049d8:	837b      	strh	r3, [r7, #26]
	yF = y1, y[1] = 0;
 80049da:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80049de:	ee07 3a90 	vmov	s15, r3
 80049e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049e6:	edc7 7a07 	vstr	s15, [r7, #28]
 80049ea:	2300      	movs	r3, #0
 80049ec:	82fb      	strh	r3, [r7, #22]

	x[0] = abs(x2-x1);
 80049ee:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80049f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	bfb8      	it	lt
 80049fc:	425b      	neglt	r3, r3
 80049fe:	b21b      	sxth	r3, r3
 8004a00:	833b      	strh	r3, [r7, #24]
	y[0] = abs(y2-y1);
 8004a02:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004a06:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004a0a:	1ad3      	subs	r3, r2, r3
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	bfb8      	it	lt
 8004a10:	425b      	neglt	r3, r3
 8004a12:	b21b      	sxth	r3, r3
 8004a14:	82bb      	strh	r3, [r7, #20]

	if(x[0]) x[1] = (x2-x1)/x[0];
 8004a16:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00a      	beq.n	8004a34 <lcd_setLine+0x8c>
 8004a1e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004a22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004a2c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004a30:	b21b      	sxth	r3, r3
 8004a32:	837b      	strh	r3, [r7, #26]
	if(y[0]) y[1] = (y2-y1)/y[0];
 8004a34:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d00a      	beq.n	8004a52 <lcd_setLine+0xaa>
 8004a3c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004a40:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8004a4a:	fb93 f3f2 	sdiv	r3, r3, r2
 8004a4e:	b21b      	sxth	r3, r3
 8004a50:	82fb      	strh	r3, [r7, #22]

	if(x[0] >= y[0]) {
 8004a52:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004a56:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	db5f      	blt.n	8004b1e <lcd_setLine+0x176>
		for(i = 0; i<x[0]; i++) {
 8004a5e:	2300      	movs	r3, #0
 8004a60:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004a62:	e055      	b.n	8004b10 <lcd_setLine+0x168>
			if( xF >= 0 && yF >= 0) lcd_setPixel(xF, yF, state);
 8004a64:	edd7 7a08 	vldr	s15, [r7, #32]
 8004a68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004a6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a70:	db20      	blt.n	8004ab4 <lcd_setLine+0x10c>
 8004a72:	edd7 7a07 	vldr	s15, [r7, #28]
 8004a76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a7e:	db19      	blt.n	8004ab4 <lcd_setLine+0x10c>
 8004a80:	edd7 7a08 	vldr	s15, [r7, #32]
 8004a84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a88:	edc7 7a01 	vstr	s15, [r7, #4]
 8004a8c:	793b      	ldrb	r3, [r7, #4]
 8004a8e:	b2d8      	uxtb	r0, r3
 8004a90:	edd7 7a07 	vldr	s15, [r7, #28]
 8004a94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a98:	edc7 7a01 	vstr	s15, [r7, #4]
 8004a9c:	793b      	ldrb	r3, [r7, #4]
 8004a9e:	b2d9      	uxtb	r1, r3
 8004aa0:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	bf14      	ite	ne
 8004aa8:	2301      	movne	r3, #1
 8004aaa:	2300      	moveq	r3, #0
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	461a      	mov	r2, r3
 8004ab0:	f7ff fe82 	bl	80047b8 <lcd_setPixel>
			xF += x[1];
 8004ab4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004ab8:	ee07 3a90 	vmov	s15, r3
 8004abc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ac0:	ed97 7a08 	vldr	s14, [r7, #32]
 8004ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ac8:	edc7 7a08 	vstr	s15, [r7, #32]
			yF += ((float)y[0]/x[0])*y[1];
 8004acc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004ad0:	ee07 3a90 	vmov	s15, r3
 8004ad4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004ad8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004adc:	ee07 3a90 	vmov	s15, r3
 8004ae0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ae4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ae8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004aec:	ee07 3a90 	vmov	s15, r3
 8004af0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004af4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004af8:	ed97 7a07 	vldr	s14, [r7, #28]
 8004afc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b00:	edc7 7a07 	vstr	s15, [r7, #28]
		for(i = 0; i<x[0]; i++) {
 8004b04:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004b10:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004b14:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	dba3      	blt.n	8004a64 <lcd_setLine+0xbc>
			if( xF >= 0 && yF >= 0) lcd_setPixel(xF, yF, state);
			xF += ((float)x[0]/y[0])*x[1];
			yF += y[1];
		}
	}
}
 8004b1c:	e05e      	b.n	8004bdc <lcd_setLine+0x234>
		for(i = 0; i<y[0]; i++) {
 8004b1e:	2300      	movs	r3, #0
 8004b20:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004b22:	e055      	b.n	8004bd0 <lcd_setLine+0x228>
			if( xF >= 0 && yF >= 0) lcd_setPixel(xF, yF, state);
 8004b24:	edd7 7a08 	vldr	s15, [r7, #32]
 8004b28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b30:	db20      	blt.n	8004b74 <lcd_setLine+0x1cc>
 8004b32:	edd7 7a07 	vldr	s15, [r7, #28]
 8004b36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b3e:	db19      	blt.n	8004b74 <lcd_setLine+0x1cc>
 8004b40:	edd7 7a08 	vldr	s15, [r7, #32]
 8004b44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b48:	edc7 7a01 	vstr	s15, [r7, #4]
 8004b4c:	793b      	ldrb	r3, [r7, #4]
 8004b4e:	b2d8      	uxtb	r0, r3
 8004b50:	edd7 7a07 	vldr	s15, [r7, #28]
 8004b54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b58:	edc7 7a01 	vstr	s15, [r7, #4]
 8004b5c:	793b      	ldrb	r3, [r7, #4]
 8004b5e:	b2d9      	uxtb	r1, r3
 8004b60:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	bf14      	ite	ne
 8004b68:	2301      	movne	r3, #1
 8004b6a:	2300      	moveq	r3, #0
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	461a      	mov	r2, r3
 8004b70:	f7ff fe22 	bl	80047b8 <lcd_setPixel>
			xF += ((float)x[0]/y[0])*x[1];
 8004b74:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004b78:	ee07 3a90 	vmov	s15, r3
 8004b7c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004b80:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004b84:	ee07 3a90 	vmov	s15, r3
 8004b88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b90:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004b94:	ee07 3a90 	vmov	s15, r3
 8004b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ba0:	ed97 7a08 	vldr	s14, [r7, #32]
 8004ba4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ba8:	edc7 7a08 	vstr	s15, [r7, #32]
			yF += y[1];
 8004bac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004bb0:	ee07 3a90 	vmov	s15, r3
 8004bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bb8:	ed97 7a07 	vldr	s14, [r7, #28]
 8004bbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bc0:	edc7 7a07 	vstr	s15, [r7, #28]
		for(i = 0; i<y[0]; i++) {
 8004bc4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	3301      	adds	r3, #1
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004bd0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004bd4:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	dba3      	blt.n	8004b24 <lcd_setLine+0x17c>
}
 8004bdc:	bf00      	nop
 8004bde:	372c      	adds	r7, #44	; 0x2c
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd90      	pop	{r4, r7, pc}

08004be4 <lcd_show>:

void lcd_show(void){
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
    for (pages pageIndex = PAGE_0; pageIndex < NUMBER_OF_PAGES; pageIndex++){
 8004bea:	2300      	movs	r3, #0
 8004bec:	71fb      	strb	r3, [r7, #7]
 8004bee:	e022      	b.n	8004c36 <lcd_show+0x52>
			  //$dnd added (instruction)
        sendInstruction((instruction) (PAGE_ADDRESS_SET_0 + pageIndex));
 8004bf0:	79fb      	ldrb	r3, [r7, #7]
 8004bf2:	3b50      	subs	r3, #80	; 0x50
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f7ff fd76 	bl	80046e8 <sendInstruction>
        sendInstruction(COLUMN_ADDRESS_SET_BIT);
 8004bfc:	2010      	movs	r0, #16
 8004bfe:	f7ff fd73 	bl	80046e8 <sendInstruction>
        sendInstruction(BOOSTER_RATIO_SET);
 8004c02:	2000      	movs	r0, #0
 8004c04:	f7ff fd70 	bl	80046e8 <sendInstruction>
        for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++)
 8004c08:	2300      	movs	r3, #0
 8004c0a:	71bb      	strb	r3, [r7, #6]
 8004c0c:	e00c      	b.n	8004c28 <lcd_show+0x44>
            sendData(displayBuffer[rowIndex].pageSet[pageIndex]);
 8004c0e:	79ba      	ldrb	r2, [r7, #6]
 8004c10:	79fb      	ldrb	r3, [r7, #7]
 8004c12:	490d      	ldr	r1, [pc, #52]	; (8004c48 <lcd_show+0x64>)
 8004c14:	0092      	lsls	r2, r2, #2
 8004c16:	440a      	add	r2, r1
 8004c18:	4413      	add	r3, r2
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f7ff fd7d 	bl	800471c <sendData>
        for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++)
 8004c22:	79bb      	ldrb	r3, [r7, #6]
 8004c24:	3301      	adds	r3, #1
 8004c26:	71bb      	strb	r3, [r7, #6]
 8004c28:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	daee      	bge.n	8004c0e <lcd_show+0x2a>
    for (pages pageIndex = PAGE_0; pageIndex < NUMBER_OF_PAGES; pageIndex++){
 8004c30:	79fb      	ldrb	r3, [r7, #7]
 8004c32:	3301      	adds	r3, #1
 8004c34:	71fb      	strb	r3, [r7, #7]
 8004c36:	79fb      	ldrb	r3, [r7, #7]
 8004c38:	2b03      	cmp	r3, #3
 8004c3a:	d9d9      	bls.n	8004bf0 <lcd_show+0xc>
    }
}
 8004c3c:	bf00      	nop
 8004c3e:	bf00      	nop
 8004c40:	3708      	adds	r7, #8
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	20000204 	.word	0x20000204

08004c4c <lcd_setBar>:
        lcd_setPixel(columnCounter, yPositionUL, true);
    }
}

void lcd_setBar(uint8_t xPositionUL, uint8_t yPositionUL, uint8_t xPositionDR, uint8_t yPositionDR)
{
 8004c4c:	b590      	push	{r4, r7, lr}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	4604      	mov	r4, r0
 8004c54:	4608      	mov	r0, r1
 8004c56:	4611      	mov	r1, r2
 8004c58:	461a      	mov	r2, r3
 8004c5a:	4623      	mov	r3, r4
 8004c5c:	71fb      	strb	r3, [r7, #7]
 8004c5e:	4603      	mov	r3, r0
 8004c60:	71bb      	strb	r3, [r7, #6]
 8004c62:	460b      	mov	r3, r1
 8004c64:	717b      	strb	r3, [r7, #5]
 8004c66:	4613      	mov	r3, r2
 8004c68:	713b      	strb	r3, [r7, #4]
    for (uint8_t rowCounter = yPositionUL; rowCounter <= yPositionDR; rowCounter++)
 8004c6a:	79bb      	ldrb	r3, [r7, #6]
 8004c6c:	73fb      	strb	r3, [r7, #15]
 8004c6e:	e012      	b.n	8004c96 <lcd_setBar+0x4a>
        for (uint8_t columnCounter = xPositionUL; columnCounter <= xPositionDR; columnCounter++)
 8004c70:	79fb      	ldrb	r3, [r7, #7]
 8004c72:	73bb      	strb	r3, [r7, #14]
 8004c74:	e008      	b.n	8004c88 <lcd_setBar+0x3c>
            lcd_setPixel(columnCounter, rowCounter, true);
 8004c76:	7bf9      	ldrb	r1, [r7, #15]
 8004c78:	7bbb      	ldrb	r3, [r7, #14]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f7ff fd9b 	bl	80047b8 <lcd_setPixel>
        for (uint8_t columnCounter = xPositionUL; columnCounter <= xPositionDR; columnCounter++)
 8004c82:	7bbb      	ldrb	r3, [r7, #14]
 8004c84:	3301      	adds	r3, #1
 8004c86:	73bb      	strb	r3, [r7, #14]
 8004c88:	7bba      	ldrb	r2, [r7, #14]
 8004c8a:	797b      	ldrb	r3, [r7, #5]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d9f2      	bls.n	8004c76 <lcd_setBar+0x2a>
    for (uint8_t rowCounter = yPositionUL; rowCounter <= yPositionDR; rowCounter++)
 8004c90:	7bfb      	ldrb	r3, [r7, #15]
 8004c92:	3301      	adds	r3, #1
 8004c94:	73fb      	strb	r3, [r7, #15]
 8004c96:	7bfa      	ldrb	r2, [r7, #15]
 8004c98:	793b      	ldrb	r3, [r7, #4]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d9e8      	bls.n	8004c70 <lcd_setBar+0x24>

}
 8004c9e:	bf00      	nop
 8004ca0:	bf00      	nop
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd90      	pop	{r4, r7, pc}

08004ca8 <welcome_display>:
#include "lcd_driver.h"
#include "main.h"

char msgBuf1[30];

void welcome_display(void){
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af02      	add	r7, sp, #8
	lcd_clear();
 8004cae:	f7ff fdbd 	bl	800482c <lcd_clear>
	lcd_setString(4, 4, "WELCOME!", LCD_FONT_8, false);
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	9300      	str	r3, [sp, #0]
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	4a06      	ldr	r2, [pc, #24]	; (8004cd4 <welcome_display+0x2c>)
 8004cba:	2104      	movs	r1, #4
 8004cbc:	2004      	movs	r0, #4
 8004cbe:	f7ff fe41 	bl	8004944 <lcd_setString>
	lcd_show();
 8004cc2:	f7ff ff8f 	bl	8004be4 <lcd_show>
	HAL_Delay(3000);
 8004cc6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8004cca:	f7fc fecb 	bl	8001a64 <HAL_Delay>
}
 8004cce:	bf00      	nop
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	08007f00 	.word	0x08007f00

08004cd8 <menu1_display>:

void menu1_display(void){
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af02      	add	r7, sp, #8
	lcd_clear();
 8004cde:	f7ff fda5 	bl	800482c <lcd_clear>
	lcd_setString(4, 4, "To continue", LCD_FONT_8, false);
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	9300      	str	r3, [sp, #0]
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	4a08      	ldr	r2, [pc, #32]	; (8004d0c <menu1_display+0x34>)
 8004cea:	2104      	movs	r1, #4
 8004cec:	2004      	movs	r0, #4
 8004cee:	f7ff fe29 	bl	8004944 <lcd_setString>
	lcd_setString(4, 16, "press joystick!", LCD_FONT_8, false);
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	9300      	str	r3, [sp, #0]
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	4a05      	ldr	r2, [pc, #20]	; (8004d10 <menu1_display+0x38>)
 8004cfa:	2110      	movs	r1, #16
 8004cfc:	2004      	movs	r0, #4
 8004cfe:	f7ff fe21 	bl	8004944 <lcd_setString>
	lcd_show();
 8004d02:	f7ff ff6f 	bl	8004be4 <lcd_show>
}
 8004d06:	bf00      	nop
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	08007f0c 	.word	0x08007f0c
 8004d10:	08007f18 	.word	0x08007f18

08004d14 <menu2_display>:


void menu2_display(uint16_t* value){
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af02      	add	r7, sp, #8
 8004d1a:	6078      	str	r0, [r7, #4]
	lcd_clear();
 8004d1c:	f7ff fd86 	bl	800482c <lcd_clear>
	sprintf(msgBuf1,"%i%% sirup chosen", ((int)*value/200)+5); 	// fill message buffer
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	881b      	ldrh	r3, [r3, #0]
 8004d24:	4a0c      	ldr	r2, [pc, #48]	; (8004d58 <menu2_display+0x44>)
 8004d26:	fba2 2303 	umull	r2, r3, r2, r3
 8004d2a:	099b      	lsrs	r3, r3, #6
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	3305      	adds	r3, #5
 8004d30:	461a      	mov	r2, r3
 8004d32:	490a      	ldr	r1, [pc, #40]	; (8004d5c <menu2_display+0x48>)
 8004d34:	480a      	ldr	r0, [pc, #40]	; (8004d60 <menu2_display+0x4c>)
 8004d36:	f000 feab 	bl	8005a90 <siprintf>
	lcd_setString(4, 1, msgBuf1, LCD_FONT_8, false); 		// LCD message
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	9300      	str	r3, [sp, #0]
 8004d3e:	2300      	movs	r3, #0
 8004d40:	4a07      	ldr	r2, [pc, #28]	; (8004d60 <menu2_display+0x4c>)
 8004d42:	2101      	movs	r1, #1
 8004d44:	2004      	movs	r0, #4
 8004d46:	f7ff fdfd 	bl	8004944 <lcd_setString>
	lcd_show();
 8004d4a:	f7ff ff4b 	bl	8004be4 <lcd_show>
}
 8004d4e:	bf00      	nop
 8004d50:	3708      	adds	r7, #8
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	51eb851f 	.word	0x51eb851f
 8004d5c:	08007f28 	.word	0x08007f28
 8004d60:	20000588 	.word	0x20000588

08004d64 <potiInit>:
#include "math.h"
#include "lcd_driver.h"

char msgBuf1[30]; 	// Prepare buffer for message

HAL_StatusTypeDef potiInit(void){
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
	return HAL_ADC_Start(&hadc1);
 8004d68:	4802      	ldr	r0, [pc, #8]	; (8004d74 <potiInit+0x10>)
 8004d6a:	f7fc fee3 	bl	8001b34 <HAL_ADC_Start>
 8004d6e:	4603      	mov	r3, r0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	2000040c 	.word	0x2000040c

08004d78 <potiRead>:


HAL_StatusTypeDef potiRead(uint16_t* value){
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
	if(potiInit() == HAL_OK){
 8004d80:	f7ff fff0 	bl	8004d64 <potiInit>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d108      	bne.n	8004d9c <potiRead+0x24>
		*value = HAL_ADC_GetValue(&hadc1);
 8004d8a:	4807      	ldr	r0, [pc, #28]	; (8004da8 <potiRead+0x30>)
 8004d8c:	f7fc ffd7 	bl	8001d3e <HAL_ADC_GetValue>
 8004d90:	4603      	mov	r3, r0
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	801a      	strh	r2, [r3, #0]
		//*value = *value/200;
		return HAL_OK;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	e000      	b.n	8004d9e <potiRead+0x26>
	}
	else
		return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3708      	adds	r7, #8
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	2000040c 	.word	0x2000040c

08004dac <potiPrint>:

char msgBuf1[30]; 	// Prepare buffer for message

void potiPrint(uint16_t* value){
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af02      	add	r7, sp, #8
 8004db2:	6078      	str	r0, [r7, #4]
	lcd_clear();
 8004db4:	f7ff fd3a 	bl	800482c <lcd_clear>
	lcd_setLine(12, 15, 12, 25, 1);
 8004db8:	2301      	movs	r3, #1
 8004dba:	9300      	str	r3, [sp, #0]
 8004dbc:	2319      	movs	r3, #25
 8004dbe:	220c      	movs	r2, #12
 8004dc0:	210f      	movs	r1, #15
 8004dc2:	200c      	movs	r0, #12
 8004dc4:	f7ff fdf0 	bl	80049a8 <lcd_setLine>
	lcd_setLine(12, 15, 115, 15, 1);
 8004dc8:	2301      	movs	r3, #1
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	230f      	movs	r3, #15
 8004dce:	2273      	movs	r2, #115	; 0x73
 8004dd0:	210f      	movs	r1, #15
 8004dd2:	200c      	movs	r0, #12
 8004dd4:	f7ff fde8 	bl	80049a8 <lcd_setLine>
	lcd_setLine(12, 25, 116, 25, 1);
 8004dd8:	2301      	movs	r3, #1
 8004dda:	9300      	str	r3, [sp, #0]
 8004ddc:	2319      	movs	r3, #25
 8004dde:	2274      	movs	r2, #116	; 0x74
 8004de0:	2119      	movs	r1, #25
 8004de2:	200c      	movs	r0, #12
 8004de4:	f7ff fde0 	bl	80049a8 <lcd_setLine>
	lcd_setLine(115, 15, 115, 25, 1);
 8004de8:	2301      	movs	r3, #1
 8004dea:	9300      	str	r3, [sp, #0]
 8004dec:	2319      	movs	r3, #25
 8004dee:	2273      	movs	r2, #115	; 0x73
 8004df0:	210f      	movs	r1, #15
 8004df2:	2073      	movs	r0, #115	; 0x73
 8004df4:	f7ff fdd8 	bl	80049a8 <lcd_setLine>
	switch((int)*value/200){
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	4abb      	ldr	r2, [pc, #748]	; (80050ec <potiPrint+0x340>)
 8004dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004e02:	099b      	lsrs	r3, r3, #6
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	2b14      	cmp	r3, #20
 8004e08:	f200 8169 	bhi.w	80050de <potiPrint+0x332>
 8004e0c:	a201      	add	r2, pc, #4	; (adr r2, 8004e14 <potiPrint+0x68>)
 8004e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e12:	bf00      	nop
 8004e14:	08004e69 	.word	0x08004e69
 8004e18:	08004e87 	.word	0x08004e87
 8004e1c:	08004ea5 	.word	0x08004ea5
 8004e20:	08004ec3 	.word	0x08004ec3
 8004e24:	08004ee1 	.word	0x08004ee1
 8004e28:	08004eff 	.word	0x08004eff
 8004e2c:	08004f1d 	.word	0x08004f1d
 8004e30:	08004f3b 	.word	0x08004f3b
 8004e34:	08004f59 	.word	0x08004f59
 8004e38:	08004f77 	.word	0x08004f77
 8004e3c:	08004f95 	.word	0x08004f95
 8004e40:	08004fb3 	.word	0x08004fb3
 8004e44:	08004fd1 	.word	0x08004fd1
 8004e48:	08004fef 	.word	0x08004fef
 8004e4c:	0800500d 	.word	0x0800500d
 8004e50:	0800502b 	.word	0x0800502b
 8004e54:	08005049 	.word	0x08005049
 8004e58:	08005067 	.word	0x08005067
 8004e5c:	08005085 	.word	0x08005085
 8004e60:	080050a3 	.word	0x080050a3
 8004e64:	080050c1 	.word	0x080050c1
	case 0:
		lcd_setString(4, 4, "Sirup percentage: 5%", LCD_FONT_8, false);
 8004e68:	2300      	movs	r3, #0
 8004e6a:	9300      	str	r3, [sp, #0]
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	4aa0      	ldr	r2, [pc, #640]	; (80050f0 <potiPrint+0x344>)
 8004e70:	2104      	movs	r1, #4
 8004e72:	2004      	movs	r0, #4
 8004e74:	f7ff fd66 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 18, 24);
 8004e78:	2318      	movs	r3, #24
 8004e7a:	2212      	movs	r2, #18
 8004e7c:	2110      	movs	r1, #16
 8004e7e:	200d      	movs	r0, #13
 8004e80:	f7ff fee4 	bl	8004c4c <lcd_setBar>
		break;
 8004e84:	e12c      	b.n	80050e0 <potiPrint+0x334>
	case 1:
		lcd_setString(4, 4, "Sirup percentage: 6%", LCD_FONT_8, false);
 8004e86:	2300      	movs	r3, #0
 8004e88:	9300      	str	r3, [sp, #0]
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	4a99      	ldr	r2, [pc, #612]	; (80050f4 <potiPrint+0x348>)
 8004e8e:	2104      	movs	r1, #4
 8004e90:	2004      	movs	r0, #4
 8004e92:	f7ff fd57 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 19, 24);
 8004e96:	2318      	movs	r3, #24
 8004e98:	2213      	movs	r2, #19
 8004e9a:	2110      	movs	r1, #16
 8004e9c:	200d      	movs	r0, #13
 8004e9e:	f7ff fed5 	bl	8004c4c <lcd_setBar>
		break;
 8004ea2:	e11d      	b.n	80050e0 <potiPrint+0x334>
	case 2:
		lcd_setString(4, 4, "Sirup percentage: 7%", LCD_FONT_8, false);
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	4a93      	ldr	r2, [pc, #588]	; (80050f8 <potiPrint+0x34c>)
 8004eac:	2104      	movs	r1, #4
 8004eae:	2004      	movs	r0, #4
 8004eb0:	f7ff fd48 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 20, 24);
 8004eb4:	2318      	movs	r3, #24
 8004eb6:	2214      	movs	r2, #20
 8004eb8:	2110      	movs	r1, #16
 8004eba:	200d      	movs	r0, #13
 8004ebc:	f7ff fec6 	bl	8004c4c <lcd_setBar>
		break;
 8004ec0:	e10e      	b.n	80050e0 <potiPrint+0x334>
	case 3:
		lcd_setString(4, 4, "Sirup percentage: 8%", LCD_FONT_8, false);
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	9300      	str	r3, [sp, #0]
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	4a8c      	ldr	r2, [pc, #560]	; (80050fc <potiPrint+0x350>)
 8004eca:	2104      	movs	r1, #4
 8004ecc:	2004      	movs	r0, #4
 8004ece:	f7ff fd39 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 21, 24);
 8004ed2:	2318      	movs	r3, #24
 8004ed4:	2215      	movs	r2, #21
 8004ed6:	2110      	movs	r1, #16
 8004ed8:	200d      	movs	r0, #13
 8004eda:	f7ff feb7 	bl	8004c4c <lcd_setBar>
		break;
 8004ede:	e0ff      	b.n	80050e0 <potiPrint+0x334>
	case 4:
		lcd_setString(4, 4, "Sirup percentage: 9%", LCD_FONT_8, false);
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	9300      	str	r3, [sp, #0]
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	4a86      	ldr	r2, [pc, #536]	; (8005100 <potiPrint+0x354>)
 8004ee8:	2104      	movs	r1, #4
 8004eea:	2004      	movs	r0, #4
 8004eec:	f7ff fd2a 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 22, 24);
 8004ef0:	2318      	movs	r3, #24
 8004ef2:	2216      	movs	r2, #22
 8004ef4:	2110      	movs	r1, #16
 8004ef6:	200d      	movs	r0, #13
 8004ef8:	f7ff fea8 	bl	8004c4c <lcd_setBar>
		break;
 8004efc:	e0f0      	b.n	80050e0 <potiPrint+0x334>
	case 5:
		lcd_setString(4, 4, "Sirup percentage: 10%", LCD_FONT_8, false);
 8004efe:	2300      	movs	r3, #0
 8004f00:	9300      	str	r3, [sp, #0]
 8004f02:	2300      	movs	r3, #0
 8004f04:	4a7f      	ldr	r2, [pc, #508]	; (8005104 <potiPrint+0x358>)
 8004f06:	2104      	movs	r1, #4
 8004f08:	2004      	movs	r0, #4
 8004f0a:	f7ff fd1b 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 23, 24);
 8004f0e:	2318      	movs	r3, #24
 8004f10:	2217      	movs	r2, #23
 8004f12:	2110      	movs	r1, #16
 8004f14:	200d      	movs	r0, #13
 8004f16:	f7ff fe99 	bl	8004c4c <lcd_setBar>
		break;
 8004f1a:	e0e1      	b.n	80050e0 <potiPrint+0x334>
	case 6:
		lcd_setString(4, 4, "Sirup percentage: 11%", LCD_FONT_8, false);
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	9300      	str	r3, [sp, #0]
 8004f20:	2300      	movs	r3, #0
 8004f22:	4a79      	ldr	r2, [pc, #484]	; (8005108 <potiPrint+0x35c>)
 8004f24:	2104      	movs	r1, #4
 8004f26:	2004      	movs	r0, #4
 8004f28:	f7ff fd0c 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 24, 24);
 8004f2c:	2318      	movs	r3, #24
 8004f2e:	2218      	movs	r2, #24
 8004f30:	2110      	movs	r1, #16
 8004f32:	200d      	movs	r0, #13
 8004f34:	f7ff fe8a 	bl	8004c4c <lcd_setBar>
		break;
 8004f38:	e0d2      	b.n	80050e0 <potiPrint+0x334>
	case 7:
		lcd_setString(4, 4, "Sirup percentage: 12%", LCD_FONT_8, false);
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	9300      	str	r3, [sp, #0]
 8004f3e:	2300      	movs	r3, #0
 8004f40:	4a72      	ldr	r2, [pc, #456]	; (800510c <potiPrint+0x360>)
 8004f42:	2104      	movs	r1, #4
 8004f44:	2004      	movs	r0, #4
 8004f46:	f7ff fcfd 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 25, 24);
 8004f4a:	2318      	movs	r3, #24
 8004f4c:	2219      	movs	r2, #25
 8004f4e:	2110      	movs	r1, #16
 8004f50:	200d      	movs	r0, #13
 8004f52:	f7ff fe7b 	bl	8004c4c <lcd_setBar>
		break;
 8004f56:	e0c3      	b.n	80050e0 <potiPrint+0x334>
	case 8:
		lcd_setString(4, 4, "Sirup percentage: 13%", LCD_FONT_8, false);
 8004f58:	2300      	movs	r3, #0
 8004f5a:	9300      	str	r3, [sp, #0]
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	4a6c      	ldr	r2, [pc, #432]	; (8005110 <potiPrint+0x364>)
 8004f60:	2104      	movs	r1, #4
 8004f62:	2004      	movs	r0, #4
 8004f64:	f7ff fcee 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 26, 24);
 8004f68:	2318      	movs	r3, #24
 8004f6a:	221a      	movs	r2, #26
 8004f6c:	2110      	movs	r1, #16
 8004f6e:	200d      	movs	r0, #13
 8004f70:	f7ff fe6c 	bl	8004c4c <lcd_setBar>
		break;
 8004f74:	e0b4      	b.n	80050e0 <potiPrint+0x334>
	case 9:
		lcd_setString(4, 4, "Sirup percentage: 14%", LCD_FONT_8, false);
 8004f76:	2300      	movs	r3, #0
 8004f78:	9300      	str	r3, [sp, #0]
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	4a65      	ldr	r2, [pc, #404]	; (8005114 <potiPrint+0x368>)
 8004f7e:	2104      	movs	r1, #4
 8004f80:	2004      	movs	r0, #4
 8004f82:	f7ff fcdf 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 27, 24);
 8004f86:	2318      	movs	r3, #24
 8004f88:	221b      	movs	r2, #27
 8004f8a:	2110      	movs	r1, #16
 8004f8c:	200d      	movs	r0, #13
 8004f8e:	f7ff fe5d 	bl	8004c4c <lcd_setBar>
		break;
 8004f92:	e0a5      	b.n	80050e0 <potiPrint+0x334>
	case 10:
		lcd_setString(4, 4, "Sirup percentage: 15%", LCD_FONT_8, false);
 8004f94:	2300      	movs	r3, #0
 8004f96:	9300      	str	r3, [sp, #0]
 8004f98:	2300      	movs	r3, #0
 8004f9a:	4a5f      	ldr	r2, [pc, #380]	; (8005118 <potiPrint+0x36c>)
 8004f9c:	2104      	movs	r1, #4
 8004f9e:	2004      	movs	r0, #4
 8004fa0:	f7ff fcd0 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 28, 24);
 8004fa4:	2318      	movs	r3, #24
 8004fa6:	221c      	movs	r2, #28
 8004fa8:	2110      	movs	r1, #16
 8004faa:	200d      	movs	r0, #13
 8004fac:	f7ff fe4e 	bl	8004c4c <lcd_setBar>
		break;
 8004fb0:	e096      	b.n	80050e0 <potiPrint+0x334>
	case 11:
		lcd_setString(4, 4, "Sirup percentage: 16%", LCD_FONT_8, false);
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	9300      	str	r3, [sp, #0]
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	4a58      	ldr	r2, [pc, #352]	; (800511c <potiPrint+0x370>)
 8004fba:	2104      	movs	r1, #4
 8004fbc:	2004      	movs	r0, #4
 8004fbe:	f7ff fcc1 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 29, 24);
 8004fc2:	2318      	movs	r3, #24
 8004fc4:	221d      	movs	r2, #29
 8004fc6:	2110      	movs	r1, #16
 8004fc8:	200d      	movs	r0, #13
 8004fca:	f7ff fe3f 	bl	8004c4c <lcd_setBar>
		break;
 8004fce:	e087      	b.n	80050e0 <potiPrint+0x334>
	case 12:
		lcd_setString(4, 4, "Sirup percentage: 17%", LCD_FONT_8, false);
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	9300      	str	r3, [sp, #0]
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	4a52      	ldr	r2, [pc, #328]	; (8005120 <potiPrint+0x374>)
 8004fd8:	2104      	movs	r1, #4
 8004fda:	2004      	movs	r0, #4
 8004fdc:	f7ff fcb2 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 30, 24);
 8004fe0:	2318      	movs	r3, #24
 8004fe2:	221e      	movs	r2, #30
 8004fe4:	2110      	movs	r1, #16
 8004fe6:	200d      	movs	r0, #13
 8004fe8:	f7ff fe30 	bl	8004c4c <lcd_setBar>
		break;
 8004fec:	e078      	b.n	80050e0 <potiPrint+0x334>
	case 13:
		lcd_setString(4, 4, "Sirup percentage: 18%", LCD_FONT_8, false);
 8004fee:	2300      	movs	r3, #0
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	4a4b      	ldr	r2, [pc, #300]	; (8005124 <potiPrint+0x378>)
 8004ff6:	2104      	movs	r1, #4
 8004ff8:	2004      	movs	r0, #4
 8004ffa:	f7ff fca3 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 31, 24);
 8004ffe:	2318      	movs	r3, #24
 8005000:	221f      	movs	r2, #31
 8005002:	2110      	movs	r1, #16
 8005004:	200d      	movs	r0, #13
 8005006:	f7ff fe21 	bl	8004c4c <lcd_setBar>
		break;
 800500a:	e069      	b.n	80050e0 <potiPrint+0x334>
	case 14:
		lcd_setString(4, 4, "Sirup percentage: 19%", LCD_FONT_8, false);
 800500c:	2300      	movs	r3, #0
 800500e:	9300      	str	r3, [sp, #0]
 8005010:	2300      	movs	r3, #0
 8005012:	4a45      	ldr	r2, [pc, #276]	; (8005128 <potiPrint+0x37c>)
 8005014:	2104      	movs	r1, #4
 8005016:	2004      	movs	r0, #4
 8005018:	f7ff fc94 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 32, 24);
 800501c:	2318      	movs	r3, #24
 800501e:	2220      	movs	r2, #32
 8005020:	2110      	movs	r1, #16
 8005022:	200d      	movs	r0, #13
 8005024:	f7ff fe12 	bl	8004c4c <lcd_setBar>
		break;
 8005028:	e05a      	b.n	80050e0 <potiPrint+0x334>
	case 15:
		lcd_setString(4, 4, "Sirup percentage: 20%", LCD_FONT_8, false);
 800502a:	2300      	movs	r3, #0
 800502c:	9300      	str	r3, [sp, #0]
 800502e:	2300      	movs	r3, #0
 8005030:	4a3e      	ldr	r2, [pc, #248]	; (800512c <potiPrint+0x380>)
 8005032:	2104      	movs	r1, #4
 8005034:	2004      	movs	r0, #4
 8005036:	f7ff fc85 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 33, 24);
 800503a:	2318      	movs	r3, #24
 800503c:	2221      	movs	r2, #33	; 0x21
 800503e:	2110      	movs	r1, #16
 8005040:	200d      	movs	r0, #13
 8005042:	f7ff fe03 	bl	8004c4c <lcd_setBar>
		break;
 8005046:	e04b      	b.n	80050e0 <potiPrint+0x334>
	case 16:
		lcd_setString(4, 4, "Sirup percentage: 21%", LCD_FONT_8, false);
 8005048:	2300      	movs	r3, #0
 800504a:	9300      	str	r3, [sp, #0]
 800504c:	2300      	movs	r3, #0
 800504e:	4a38      	ldr	r2, [pc, #224]	; (8005130 <potiPrint+0x384>)
 8005050:	2104      	movs	r1, #4
 8005052:	2004      	movs	r0, #4
 8005054:	f7ff fc76 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 34, 24);
 8005058:	2318      	movs	r3, #24
 800505a:	2222      	movs	r2, #34	; 0x22
 800505c:	2110      	movs	r1, #16
 800505e:	200d      	movs	r0, #13
 8005060:	f7ff fdf4 	bl	8004c4c <lcd_setBar>
		break;
 8005064:	e03c      	b.n	80050e0 <potiPrint+0x334>
	case 17:
		lcd_setString(4, 4, "Sirup percentage: 22%", LCD_FONT_8, false);
 8005066:	2300      	movs	r3, #0
 8005068:	9300      	str	r3, [sp, #0]
 800506a:	2300      	movs	r3, #0
 800506c:	4a31      	ldr	r2, [pc, #196]	; (8005134 <potiPrint+0x388>)
 800506e:	2104      	movs	r1, #4
 8005070:	2004      	movs	r0, #4
 8005072:	f7ff fc67 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 35, 24);
 8005076:	2318      	movs	r3, #24
 8005078:	2223      	movs	r2, #35	; 0x23
 800507a:	2110      	movs	r1, #16
 800507c:	200d      	movs	r0, #13
 800507e:	f7ff fde5 	bl	8004c4c <lcd_setBar>
		break;
 8005082:	e02d      	b.n	80050e0 <potiPrint+0x334>
	case 18:
		lcd_setString(4, 4, "Sirup percentage: 23%", LCD_FONT_8, false);
 8005084:	2300      	movs	r3, #0
 8005086:	9300      	str	r3, [sp, #0]
 8005088:	2300      	movs	r3, #0
 800508a:	4a2b      	ldr	r2, [pc, #172]	; (8005138 <potiPrint+0x38c>)
 800508c:	2104      	movs	r1, #4
 800508e:	2004      	movs	r0, #4
 8005090:	f7ff fc58 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 36, 24);
 8005094:	2318      	movs	r3, #24
 8005096:	2224      	movs	r2, #36	; 0x24
 8005098:	2110      	movs	r1, #16
 800509a:	200d      	movs	r0, #13
 800509c:	f7ff fdd6 	bl	8004c4c <lcd_setBar>
		break;
 80050a0:	e01e      	b.n	80050e0 <potiPrint+0x334>
	case 19:
		lcd_setString(4, 4, "Sirup percentage: 24%", LCD_FONT_8, false);
 80050a2:	2300      	movs	r3, #0
 80050a4:	9300      	str	r3, [sp, #0]
 80050a6:	2300      	movs	r3, #0
 80050a8:	4a24      	ldr	r2, [pc, #144]	; (800513c <potiPrint+0x390>)
 80050aa:	2104      	movs	r1, #4
 80050ac:	2004      	movs	r0, #4
 80050ae:	f7ff fc49 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 37, 24);
 80050b2:	2318      	movs	r3, #24
 80050b4:	2225      	movs	r2, #37	; 0x25
 80050b6:	2110      	movs	r1, #16
 80050b8:	200d      	movs	r0, #13
 80050ba:	f7ff fdc7 	bl	8004c4c <lcd_setBar>
		break;
 80050be:	e00f      	b.n	80050e0 <potiPrint+0x334>
	case 20:
		lcd_setString(4, 4, "Sirup percentage: 25%", LCD_FONT_8, false);
 80050c0:	2300      	movs	r3, #0
 80050c2:	9300      	str	r3, [sp, #0]
 80050c4:	2300      	movs	r3, #0
 80050c6:	4a1e      	ldr	r2, [pc, #120]	; (8005140 <potiPrint+0x394>)
 80050c8:	2104      	movs	r1, #4
 80050ca:	2004      	movs	r0, #4
 80050cc:	f7ff fc3a 	bl	8004944 <lcd_setString>
		lcd_setBar(13, 16, 38, 24);
 80050d0:	2318      	movs	r3, #24
 80050d2:	2226      	movs	r2, #38	; 0x26
 80050d4:	2110      	movs	r1, #16
 80050d6:	200d      	movs	r0, #13
 80050d8:	f7ff fdb8 	bl	8004c4c <lcd_setBar>
		break;
 80050dc:	e000      	b.n	80050e0 <potiPrint+0x334>
	default:
		break;
 80050de:	bf00      	nop
	}
	lcd_show();
 80050e0:	f7ff fd80 	bl	8004be4 <lcd_show>

	//printf("\rPot0: %4d", (int)*value/200);
}
 80050e4:	bf00      	nop
 80050e6:	3708      	adds	r7, #8
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	51eb851f 	.word	0x51eb851f
 80050f0:	08007f3c 	.word	0x08007f3c
 80050f4:	08007f54 	.word	0x08007f54
 80050f8:	08007f6c 	.word	0x08007f6c
 80050fc:	08007f84 	.word	0x08007f84
 8005100:	08007f9c 	.word	0x08007f9c
 8005104:	08007fb4 	.word	0x08007fb4
 8005108:	08007fcc 	.word	0x08007fcc
 800510c:	08007fe4 	.word	0x08007fe4
 8005110:	08007ffc 	.word	0x08007ffc
 8005114:	08008014 	.word	0x08008014
 8005118:	0800802c 	.word	0x0800802c
 800511c:	08008044 	.word	0x08008044
 8005120:	0800805c 	.word	0x0800805c
 8005124:	08008074 	.word	0x08008074
 8005128:	0800808c 	.word	0x0800808c
 800512c:	080080a4 	.word	0x080080a4
 8005130:	080080bc 	.word	0x080080bc
 8005134:	080080d4 	.word	0x080080d4
 8005138:	080080ec 	.word	0x080080ec
 800513c:	08008104 	.word	0x08008104
 8005140:	0800811c 	.word	0x0800811c

08005144 <potiDeInit>:

HAL_StatusTypeDef potiDeInit()
{
 8005144:	b580      	push	{r7, lr}
 8005146:	af00      	add	r7, sp, #0
	return HAL_ADC_Stop(&hadc1);
 8005148:	4802      	ldr	r0, [pc, #8]	; (8005154 <potiDeInit+0x10>)
 800514a:	f7fc fdc5 	bl	8001cd8 <HAL_ADC_Stop>
 800514e:	4603      	mov	r3, r0
}
 8005150:	4618      	mov	r0, r3
 8005152:	bd80      	pop	{r7, pc}
 8005154:	2000040c 	.word	0x2000040c

08005158 <__errno>:
 8005158:	4b01      	ldr	r3, [pc, #4]	; (8005160 <__errno+0x8>)
 800515a:	6818      	ldr	r0, [r3, #0]
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	20000010 	.word	0x20000010

08005164 <__libc_init_array>:
 8005164:	b570      	push	{r4, r5, r6, lr}
 8005166:	4d0d      	ldr	r5, [pc, #52]	; (800519c <__libc_init_array+0x38>)
 8005168:	4c0d      	ldr	r4, [pc, #52]	; (80051a0 <__libc_init_array+0x3c>)
 800516a:	1b64      	subs	r4, r4, r5
 800516c:	10a4      	asrs	r4, r4, #2
 800516e:	2600      	movs	r6, #0
 8005170:	42a6      	cmp	r6, r4
 8005172:	d109      	bne.n	8005188 <__libc_init_array+0x24>
 8005174:	4d0b      	ldr	r5, [pc, #44]	; (80051a4 <__libc_init_array+0x40>)
 8005176:	4c0c      	ldr	r4, [pc, #48]	; (80051a8 <__libc_init_array+0x44>)
 8005178:	f002 feb4 	bl	8007ee4 <_init>
 800517c:	1b64      	subs	r4, r4, r5
 800517e:	10a4      	asrs	r4, r4, #2
 8005180:	2600      	movs	r6, #0
 8005182:	42a6      	cmp	r6, r4
 8005184:	d105      	bne.n	8005192 <__libc_init_array+0x2e>
 8005186:	bd70      	pop	{r4, r5, r6, pc}
 8005188:	f855 3b04 	ldr.w	r3, [r5], #4
 800518c:	4798      	blx	r3
 800518e:	3601      	adds	r6, #1
 8005190:	e7ee      	b.n	8005170 <__libc_init_array+0xc>
 8005192:	f855 3b04 	ldr.w	r3, [r5], #4
 8005196:	4798      	blx	r3
 8005198:	3601      	adds	r6, #1
 800519a:	e7f2      	b.n	8005182 <__libc_init_array+0x1e>
 800519c:	080088bc 	.word	0x080088bc
 80051a0:	080088bc 	.word	0x080088bc
 80051a4:	080088bc 	.word	0x080088bc
 80051a8:	080088c0 	.word	0x080088c0

080051ac <memset>:
 80051ac:	4402      	add	r2, r0
 80051ae:	4603      	mov	r3, r0
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d100      	bne.n	80051b6 <memset+0xa>
 80051b4:	4770      	bx	lr
 80051b6:	f803 1b01 	strb.w	r1, [r3], #1
 80051ba:	e7f9      	b.n	80051b0 <memset+0x4>

080051bc <__cvt>:
 80051bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051c0:	ec55 4b10 	vmov	r4, r5, d0
 80051c4:	2d00      	cmp	r5, #0
 80051c6:	460e      	mov	r6, r1
 80051c8:	4619      	mov	r1, r3
 80051ca:	462b      	mov	r3, r5
 80051cc:	bfbb      	ittet	lt
 80051ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80051d2:	461d      	movlt	r5, r3
 80051d4:	2300      	movge	r3, #0
 80051d6:	232d      	movlt	r3, #45	; 0x2d
 80051d8:	700b      	strb	r3, [r1, #0]
 80051da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80051dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80051e0:	4691      	mov	r9, r2
 80051e2:	f023 0820 	bic.w	r8, r3, #32
 80051e6:	bfbc      	itt	lt
 80051e8:	4622      	movlt	r2, r4
 80051ea:	4614      	movlt	r4, r2
 80051ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051f0:	d005      	beq.n	80051fe <__cvt+0x42>
 80051f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80051f6:	d100      	bne.n	80051fa <__cvt+0x3e>
 80051f8:	3601      	adds	r6, #1
 80051fa:	2102      	movs	r1, #2
 80051fc:	e000      	b.n	8005200 <__cvt+0x44>
 80051fe:	2103      	movs	r1, #3
 8005200:	ab03      	add	r3, sp, #12
 8005202:	9301      	str	r3, [sp, #4]
 8005204:	ab02      	add	r3, sp, #8
 8005206:	9300      	str	r3, [sp, #0]
 8005208:	ec45 4b10 	vmov	d0, r4, r5
 800520c:	4653      	mov	r3, sl
 800520e:	4632      	mov	r2, r6
 8005210:	f000 fdaa 	bl	8005d68 <_dtoa_r>
 8005214:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005218:	4607      	mov	r7, r0
 800521a:	d102      	bne.n	8005222 <__cvt+0x66>
 800521c:	f019 0f01 	tst.w	r9, #1
 8005220:	d022      	beq.n	8005268 <__cvt+0xac>
 8005222:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005226:	eb07 0906 	add.w	r9, r7, r6
 800522a:	d110      	bne.n	800524e <__cvt+0x92>
 800522c:	783b      	ldrb	r3, [r7, #0]
 800522e:	2b30      	cmp	r3, #48	; 0x30
 8005230:	d10a      	bne.n	8005248 <__cvt+0x8c>
 8005232:	2200      	movs	r2, #0
 8005234:	2300      	movs	r3, #0
 8005236:	4620      	mov	r0, r4
 8005238:	4629      	mov	r1, r5
 800523a:	f7fb fc65 	bl	8000b08 <__aeabi_dcmpeq>
 800523e:	b918      	cbnz	r0, 8005248 <__cvt+0x8c>
 8005240:	f1c6 0601 	rsb	r6, r6, #1
 8005244:	f8ca 6000 	str.w	r6, [sl]
 8005248:	f8da 3000 	ldr.w	r3, [sl]
 800524c:	4499      	add	r9, r3
 800524e:	2200      	movs	r2, #0
 8005250:	2300      	movs	r3, #0
 8005252:	4620      	mov	r0, r4
 8005254:	4629      	mov	r1, r5
 8005256:	f7fb fc57 	bl	8000b08 <__aeabi_dcmpeq>
 800525a:	b108      	cbz	r0, 8005260 <__cvt+0xa4>
 800525c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005260:	2230      	movs	r2, #48	; 0x30
 8005262:	9b03      	ldr	r3, [sp, #12]
 8005264:	454b      	cmp	r3, r9
 8005266:	d307      	bcc.n	8005278 <__cvt+0xbc>
 8005268:	9b03      	ldr	r3, [sp, #12]
 800526a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800526c:	1bdb      	subs	r3, r3, r7
 800526e:	4638      	mov	r0, r7
 8005270:	6013      	str	r3, [r2, #0]
 8005272:	b004      	add	sp, #16
 8005274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005278:	1c59      	adds	r1, r3, #1
 800527a:	9103      	str	r1, [sp, #12]
 800527c:	701a      	strb	r2, [r3, #0]
 800527e:	e7f0      	b.n	8005262 <__cvt+0xa6>

08005280 <__exponent>:
 8005280:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005282:	4603      	mov	r3, r0
 8005284:	2900      	cmp	r1, #0
 8005286:	bfb8      	it	lt
 8005288:	4249      	neglt	r1, r1
 800528a:	f803 2b02 	strb.w	r2, [r3], #2
 800528e:	bfb4      	ite	lt
 8005290:	222d      	movlt	r2, #45	; 0x2d
 8005292:	222b      	movge	r2, #43	; 0x2b
 8005294:	2909      	cmp	r1, #9
 8005296:	7042      	strb	r2, [r0, #1]
 8005298:	dd2a      	ble.n	80052f0 <__exponent+0x70>
 800529a:	f10d 0407 	add.w	r4, sp, #7
 800529e:	46a4      	mov	ip, r4
 80052a0:	270a      	movs	r7, #10
 80052a2:	46a6      	mov	lr, r4
 80052a4:	460a      	mov	r2, r1
 80052a6:	fb91 f6f7 	sdiv	r6, r1, r7
 80052aa:	fb07 1516 	mls	r5, r7, r6, r1
 80052ae:	3530      	adds	r5, #48	; 0x30
 80052b0:	2a63      	cmp	r2, #99	; 0x63
 80052b2:	f104 34ff 	add.w	r4, r4, #4294967295
 80052b6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80052ba:	4631      	mov	r1, r6
 80052bc:	dcf1      	bgt.n	80052a2 <__exponent+0x22>
 80052be:	3130      	adds	r1, #48	; 0x30
 80052c0:	f1ae 0502 	sub.w	r5, lr, #2
 80052c4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80052c8:	1c44      	adds	r4, r0, #1
 80052ca:	4629      	mov	r1, r5
 80052cc:	4561      	cmp	r1, ip
 80052ce:	d30a      	bcc.n	80052e6 <__exponent+0x66>
 80052d0:	f10d 0209 	add.w	r2, sp, #9
 80052d4:	eba2 020e 	sub.w	r2, r2, lr
 80052d8:	4565      	cmp	r5, ip
 80052da:	bf88      	it	hi
 80052dc:	2200      	movhi	r2, #0
 80052de:	4413      	add	r3, r2
 80052e0:	1a18      	subs	r0, r3, r0
 80052e2:	b003      	add	sp, #12
 80052e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052ea:	f804 2f01 	strb.w	r2, [r4, #1]!
 80052ee:	e7ed      	b.n	80052cc <__exponent+0x4c>
 80052f0:	2330      	movs	r3, #48	; 0x30
 80052f2:	3130      	adds	r1, #48	; 0x30
 80052f4:	7083      	strb	r3, [r0, #2]
 80052f6:	70c1      	strb	r1, [r0, #3]
 80052f8:	1d03      	adds	r3, r0, #4
 80052fa:	e7f1      	b.n	80052e0 <__exponent+0x60>

080052fc <_printf_float>:
 80052fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005300:	ed2d 8b02 	vpush	{d8}
 8005304:	b08d      	sub	sp, #52	; 0x34
 8005306:	460c      	mov	r4, r1
 8005308:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800530c:	4616      	mov	r6, r2
 800530e:	461f      	mov	r7, r3
 8005310:	4605      	mov	r5, r0
 8005312:	f001 fccd 	bl	8006cb0 <_localeconv_r>
 8005316:	f8d0 a000 	ldr.w	sl, [r0]
 800531a:	4650      	mov	r0, sl
 800531c:	f7fa ff78 	bl	8000210 <strlen>
 8005320:	2300      	movs	r3, #0
 8005322:	930a      	str	r3, [sp, #40]	; 0x28
 8005324:	6823      	ldr	r3, [r4, #0]
 8005326:	9305      	str	r3, [sp, #20]
 8005328:	f8d8 3000 	ldr.w	r3, [r8]
 800532c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005330:	3307      	adds	r3, #7
 8005332:	f023 0307 	bic.w	r3, r3, #7
 8005336:	f103 0208 	add.w	r2, r3, #8
 800533a:	f8c8 2000 	str.w	r2, [r8]
 800533e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005342:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005346:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800534a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800534e:	9307      	str	r3, [sp, #28]
 8005350:	f8cd 8018 	str.w	r8, [sp, #24]
 8005354:	ee08 0a10 	vmov	s16, r0
 8005358:	4b9f      	ldr	r3, [pc, #636]	; (80055d8 <_printf_float+0x2dc>)
 800535a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800535e:	f04f 32ff 	mov.w	r2, #4294967295
 8005362:	f7fb fc03 	bl	8000b6c <__aeabi_dcmpun>
 8005366:	bb88      	cbnz	r0, 80053cc <_printf_float+0xd0>
 8005368:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800536c:	4b9a      	ldr	r3, [pc, #616]	; (80055d8 <_printf_float+0x2dc>)
 800536e:	f04f 32ff 	mov.w	r2, #4294967295
 8005372:	f7fb fbdd 	bl	8000b30 <__aeabi_dcmple>
 8005376:	bb48      	cbnz	r0, 80053cc <_printf_float+0xd0>
 8005378:	2200      	movs	r2, #0
 800537a:	2300      	movs	r3, #0
 800537c:	4640      	mov	r0, r8
 800537e:	4649      	mov	r1, r9
 8005380:	f7fb fbcc 	bl	8000b1c <__aeabi_dcmplt>
 8005384:	b110      	cbz	r0, 800538c <_printf_float+0x90>
 8005386:	232d      	movs	r3, #45	; 0x2d
 8005388:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800538c:	4b93      	ldr	r3, [pc, #588]	; (80055dc <_printf_float+0x2e0>)
 800538e:	4894      	ldr	r0, [pc, #592]	; (80055e0 <_printf_float+0x2e4>)
 8005390:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005394:	bf94      	ite	ls
 8005396:	4698      	movls	r8, r3
 8005398:	4680      	movhi	r8, r0
 800539a:	2303      	movs	r3, #3
 800539c:	6123      	str	r3, [r4, #16]
 800539e:	9b05      	ldr	r3, [sp, #20]
 80053a0:	f023 0204 	bic.w	r2, r3, #4
 80053a4:	6022      	str	r2, [r4, #0]
 80053a6:	f04f 0900 	mov.w	r9, #0
 80053aa:	9700      	str	r7, [sp, #0]
 80053ac:	4633      	mov	r3, r6
 80053ae:	aa0b      	add	r2, sp, #44	; 0x2c
 80053b0:	4621      	mov	r1, r4
 80053b2:	4628      	mov	r0, r5
 80053b4:	f000 f9d8 	bl	8005768 <_printf_common>
 80053b8:	3001      	adds	r0, #1
 80053ba:	f040 8090 	bne.w	80054de <_printf_float+0x1e2>
 80053be:	f04f 30ff 	mov.w	r0, #4294967295
 80053c2:	b00d      	add	sp, #52	; 0x34
 80053c4:	ecbd 8b02 	vpop	{d8}
 80053c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053cc:	4642      	mov	r2, r8
 80053ce:	464b      	mov	r3, r9
 80053d0:	4640      	mov	r0, r8
 80053d2:	4649      	mov	r1, r9
 80053d4:	f7fb fbca 	bl	8000b6c <__aeabi_dcmpun>
 80053d8:	b140      	cbz	r0, 80053ec <_printf_float+0xf0>
 80053da:	464b      	mov	r3, r9
 80053dc:	2b00      	cmp	r3, #0
 80053de:	bfbc      	itt	lt
 80053e0:	232d      	movlt	r3, #45	; 0x2d
 80053e2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80053e6:	487f      	ldr	r0, [pc, #508]	; (80055e4 <_printf_float+0x2e8>)
 80053e8:	4b7f      	ldr	r3, [pc, #508]	; (80055e8 <_printf_float+0x2ec>)
 80053ea:	e7d1      	b.n	8005390 <_printf_float+0x94>
 80053ec:	6863      	ldr	r3, [r4, #4]
 80053ee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80053f2:	9206      	str	r2, [sp, #24]
 80053f4:	1c5a      	adds	r2, r3, #1
 80053f6:	d13f      	bne.n	8005478 <_printf_float+0x17c>
 80053f8:	2306      	movs	r3, #6
 80053fa:	6063      	str	r3, [r4, #4]
 80053fc:	9b05      	ldr	r3, [sp, #20]
 80053fe:	6861      	ldr	r1, [r4, #4]
 8005400:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005404:	2300      	movs	r3, #0
 8005406:	9303      	str	r3, [sp, #12]
 8005408:	ab0a      	add	r3, sp, #40	; 0x28
 800540a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800540e:	ab09      	add	r3, sp, #36	; 0x24
 8005410:	ec49 8b10 	vmov	d0, r8, r9
 8005414:	9300      	str	r3, [sp, #0]
 8005416:	6022      	str	r2, [r4, #0]
 8005418:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800541c:	4628      	mov	r0, r5
 800541e:	f7ff fecd 	bl	80051bc <__cvt>
 8005422:	9b06      	ldr	r3, [sp, #24]
 8005424:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005426:	2b47      	cmp	r3, #71	; 0x47
 8005428:	4680      	mov	r8, r0
 800542a:	d108      	bne.n	800543e <_printf_float+0x142>
 800542c:	1cc8      	adds	r0, r1, #3
 800542e:	db02      	blt.n	8005436 <_printf_float+0x13a>
 8005430:	6863      	ldr	r3, [r4, #4]
 8005432:	4299      	cmp	r1, r3
 8005434:	dd41      	ble.n	80054ba <_printf_float+0x1be>
 8005436:	f1ab 0b02 	sub.w	fp, fp, #2
 800543a:	fa5f fb8b 	uxtb.w	fp, fp
 800543e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005442:	d820      	bhi.n	8005486 <_printf_float+0x18a>
 8005444:	3901      	subs	r1, #1
 8005446:	465a      	mov	r2, fp
 8005448:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800544c:	9109      	str	r1, [sp, #36]	; 0x24
 800544e:	f7ff ff17 	bl	8005280 <__exponent>
 8005452:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005454:	1813      	adds	r3, r2, r0
 8005456:	2a01      	cmp	r2, #1
 8005458:	4681      	mov	r9, r0
 800545a:	6123      	str	r3, [r4, #16]
 800545c:	dc02      	bgt.n	8005464 <_printf_float+0x168>
 800545e:	6822      	ldr	r2, [r4, #0]
 8005460:	07d2      	lsls	r2, r2, #31
 8005462:	d501      	bpl.n	8005468 <_printf_float+0x16c>
 8005464:	3301      	adds	r3, #1
 8005466:	6123      	str	r3, [r4, #16]
 8005468:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800546c:	2b00      	cmp	r3, #0
 800546e:	d09c      	beq.n	80053aa <_printf_float+0xae>
 8005470:	232d      	movs	r3, #45	; 0x2d
 8005472:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005476:	e798      	b.n	80053aa <_printf_float+0xae>
 8005478:	9a06      	ldr	r2, [sp, #24]
 800547a:	2a47      	cmp	r2, #71	; 0x47
 800547c:	d1be      	bne.n	80053fc <_printf_float+0x100>
 800547e:	2b00      	cmp	r3, #0
 8005480:	d1bc      	bne.n	80053fc <_printf_float+0x100>
 8005482:	2301      	movs	r3, #1
 8005484:	e7b9      	b.n	80053fa <_printf_float+0xfe>
 8005486:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800548a:	d118      	bne.n	80054be <_printf_float+0x1c2>
 800548c:	2900      	cmp	r1, #0
 800548e:	6863      	ldr	r3, [r4, #4]
 8005490:	dd0b      	ble.n	80054aa <_printf_float+0x1ae>
 8005492:	6121      	str	r1, [r4, #16]
 8005494:	b913      	cbnz	r3, 800549c <_printf_float+0x1a0>
 8005496:	6822      	ldr	r2, [r4, #0]
 8005498:	07d0      	lsls	r0, r2, #31
 800549a:	d502      	bpl.n	80054a2 <_printf_float+0x1a6>
 800549c:	3301      	adds	r3, #1
 800549e:	440b      	add	r3, r1
 80054a0:	6123      	str	r3, [r4, #16]
 80054a2:	65a1      	str	r1, [r4, #88]	; 0x58
 80054a4:	f04f 0900 	mov.w	r9, #0
 80054a8:	e7de      	b.n	8005468 <_printf_float+0x16c>
 80054aa:	b913      	cbnz	r3, 80054b2 <_printf_float+0x1b6>
 80054ac:	6822      	ldr	r2, [r4, #0]
 80054ae:	07d2      	lsls	r2, r2, #31
 80054b0:	d501      	bpl.n	80054b6 <_printf_float+0x1ba>
 80054b2:	3302      	adds	r3, #2
 80054b4:	e7f4      	b.n	80054a0 <_printf_float+0x1a4>
 80054b6:	2301      	movs	r3, #1
 80054b8:	e7f2      	b.n	80054a0 <_printf_float+0x1a4>
 80054ba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80054be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054c0:	4299      	cmp	r1, r3
 80054c2:	db05      	blt.n	80054d0 <_printf_float+0x1d4>
 80054c4:	6823      	ldr	r3, [r4, #0]
 80054c6:	6121      	str	r1, [r4, #16]
 80054c8:	07d8      	lsls	r0, r3, #31
 80054ca:	d5ea      	bpl.n	80054a2 <_printf_float+0x1a6>
 80054cc:	1c4b      	adds	r3, r1, #1
 80054ce:	e7e7      	b.n	80054a0 <_printf_float+0x1a4>
 80054d0:	2900      	cmp	r1, #0
 80054d2:	bfd4      	ite	le
 80054d4:	f1c1 0202 	rsble	r2, r1, #2
 80054d8:	2201      	movgt	r2, #1
 80054da:	4413      	add	r3, r2
 80054dc:	e7e0      	b.n	80054a0 <_printf_float+0x1a4>
 80054de:	6823      	ldr	r3, [r4, #0]
 80054e0:	055a      	lsls	r2, r3, #21
 80054e2:	d407      	bmi.n	80054f4 <_printf_float+0x1f8>
 80054e4:	6923      	ldr	r3, [r4, #16]
 80054e6:	4642      	mov	r2, r8
 80054e8:	4631      	mov	r1, r6
 80054ea:	4628      	mov	r0, r5
 80054ec:	47b8      	blx	r7
 80054ee:	3001      	adds	r0, #1
 80054f0:	d12c      	bne.n	800554c <_printf_float+0x250>
 80054f2:	e764      	b.n	80053be <_printf_float+0xc2>
 80054f4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80054f8:	f240 80e0 	bls.w	80056bc <_printf_float+0x3c0>
 80054fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005500:	2200      	movs	r2, #0
 8005502:	2300      	movs	r3, #0
 8005504:	f7fb fb00 	bl	8000b08 <__aeabi_dcmpeq>
 8005508:	2800      	cmp	r0, #0
 800550a:	d034      	beq.n	8005576 <_printf_float+0x27a>
 800550c:	4a37      	ldr	r2, [pc, #220]	; (80055ec <_printf_float+0x2f0>)
 800550e:	2301      	movs	r3, #1
 8005510:	4631      	mov	r1, r6
 8005512:	4628      	mov	r0, r5
 8005514:	47b8      	blx	r7
 8005516:	3001      	adds	r0, #1
 8005518:	f43f af51 	beq.w	80053be <_printf_float+0xc2>
 800551c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005520:	429a      	cmp	r2, r3
 8005522:	db02      	blt.n	800552a <_printf_float+0x22e>
 8005524:	6823      	ldr	r3, [r4, #0]
 8005526:	07d8      	lsls	r0, r3, #31
 8005528:	d510      	bpl.n	800554c <_printf_float+0x250>
 800552a:	ee18 3a10 	vmov	r3, s16
 800552e:	4652      	mov	r2, sl
 8005530:	4631      	mov	r1, r6
 8005532:	4628      	mov	r0, r5
 8005534:	47b8      	blx	r7
 8005536:	3001      	adds	r0, #1
 8005538:	f43f af41 	beq.w	80053be <_printf_float+0xc2>
 800553c:	f04f 0800 	mov.w	r8, #0
 8005540:	f104 091a 	add.w	r9, r4, #26
 8005544:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005546:	3b01      	subs	r3, #1
 8005548:	4543      	cmp	r3, r8
 800554a:	dc09      	bgt.n	8005560 <_printf_float+0x264>
 800554c:	6823      	ldr	r3, [r4, #0]
 800554e:	079b      	lsls	r3, r3, #30
 8005550:	f100 8105 	bmi.w	800575e <_printf_float+0x462>
 8005554:	68e0      	ldr	r0, [r4, #12]
 8005556:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005558:	4298      	cmp	r0, r3
 800555a:	bfb8      	it	lt
 800555c:	4618      	movlt	r0, r3
 800555e:	e730      	b.n	80053c2 <_printf_float+0xc6>
 8005560:	2301      	movs	r3, #1
 8005562:	464a      	mov	r2, r9
 8005564:	4631      	mov	r1, r6
 8005566:	4628      	mov	r0, r5
 8005568:	47b8      	blx	r7
 800556a:	3001      	adds	r0, #1
 800556c:	f43f af27 	beq.w	80053be <_printf_float+0xc2>
 8005570:	f108 0801 	add.w	r8, r8, #1
 8005574:	e7e6      	b.n	8005544 <_printf_float+0x248>
 8005576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005578:	2b00      	cmp	r3, #0
 800557a:	dc39      	bgt.n	80055f0 <_printf_float+0x2f4>
 800557c:	4a1b      	ldr	r2, [pc, #108]	; (80055ec <_printf_float+0x2f0>)
 800557e:	2301      	movs	r3, #1
 8005580:	4631      	mov	r1, r6
 8005582:	4628      	mov	r0, r5
 8005584:	47b8      	blx	r7
 8005586:	3001      	adds	r0, #1
 8005588:	f43f af19 	beq.w	80053be <_printf_float+0xc2>
 800558c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005590:	4313      	orrs	r3, r2
 8005592:	d102      	bne.n	800559a <_printf_float+0x29e>
 8005594:	6823      	ldr	r3, [r4, #0]
 8005596:	07d9      	lsls	r1, r3, #31
 8005598:	d5d8      	bpl.n	800554c <_printf_float+0x250>
 800559a:	ee18 3a10 	vmov	r3, s16
 800559e:	4652      	mov	r2, sl
 80055a0:	4631      	mov	r1, r6
 80055a2:	4628      	mov	r0, r5
 80055a4:	47b8      	blx	r7
 80055a6:	3001      	adds	r0, #1
 80055a8:	f43f af09 	beq.w	80053be <_printf_float+0xc2>
 80055ac:	f04f 0900 	mov.w	r9, #0
 80055b0:	f104 0a1a 	add.w	sl, r4, #26
 80055b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055b6:	425b      	negs	r3, r3
 80055b8:	454b      	cmp	r3, r9
 80055ba:	dc01      	bgt.n	80055c0 <_printf_float+0x2c4>
 80055bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055be:	e792      	b.n	80054e6 <_printf_float+0x1ea>
 80055c0:	2301      	movs	r3, #1
 80055c2:	4652      	mov	r2, sl
 80055c4:	4631      	mov	r1, r6
 80055c6:	4628      	mov	r0, r5
 80055c8:	47b8      	blx	r7
 80055ca:	3001      	adds	r0, #1
 80055cc:	f43f aef7 	beq.w	80053be <_printf_float+0xc2>
 80055d0:	f109 0901 	add.w	r9, r9, #1
 80055d4:	e7ee      	b.n	80055b4 <_printf_float+0x2b8>
 80055d6:	bf00      	nop
 80055d8:	7fefffff 	.word	0x7fefffff
 80055dc:	080084d4 	.word	0x080084d4
 80055e0:	080084d8 	.word	0x080084d8
 80055e4:	080084e0 	.word	0x080084e0
 80055e8:	080084dc 	.word	0x080084dc
 80055ec:	080084e4 	.word	0x080084e4
 80055f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055f4:	429a      	cmp	r2, r3
 80055f6:	bfa8      	it	ge
 80055f8:	461a      	movge	r2, r3
 80055fa:	2a00      	cmp	r2, #0
 80055fc:	4691      	mov	r9, r2
 80055fe:	dc37      	bgt.n	8005670 <_printf_float+0x374>
 8005600:	f04f 0b00 	mov.w	fp, #0
 8005604:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005608:	f104 021a 	add.w	r2, r4, #26
 800560c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800560e:	9305      	str	r3, [sp, #20]
 8005610:	eba3 0309 	sub.w	r3, r3, r9
 8005614:	455b      	cmp	r3, fp
 8005616:	dc33      	bgt.n	8005680 <_printf_float+0x384>
 8005618:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800561c:	429a      	cmp	r2, r3
 800561e:	db3b      	blt.n	8005698 <_printf_float+0x39c>
 8005620:	6823      	ldr	r3, [r4, #0]
 8005622:	07da      	lsls	r2, r3, #31
 8005624:	d438      	bmi.n	8005698 <_printf_float+0x39c>
 8005626:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005628:	9b05      	ldr	r3, [sp, #20]
 800562a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	eba2 0901 	sub.w	r9, r2, r1
 8005632:	4599      	cmp	r9, r3
 8005634:	bfa8      	it	ge
 8005636:	4699      	movge	r9, r3
 8005638:	f1b9 0f00 	cmp.w	r9, #0
 800563c:	dc35      	bgt.n	80056aa <_printf_float+0x3ae>
 800563e:	f04f 0800 	mov.w	r8, #0
 8005642:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005646:	f104 0a1a 	add.w	sl, r4, #26
 800564a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800564e:	1a9b      	subs	r3, r3, r2
 8005650:	eba3 0309 	sub.w	r3, r3, r9
 8005654:	4543      	cmp	r3, r8
 8005656:	f77f af79 	ble.w	800554c <_printf_float+0x250>
 800565a:	2301      	movs	r3, #1
 800565c:	4652      	mov	r2, sl
 800565e:	4631      	mov	r1, r6
 8005660:	4628      	mov	r0, r5
 8005662:	47b8      	blx	r7
 8005664:	3001      	adds	r0, #1
 8005666:	f43f aeaa 	beq.w	80053be <_printf_float+0xc2>
 800566a:	f108 0801 	add.w	r8, r8, #1
 800566e:	e7ec      	b.n	800564a <_printf_float+0x34e>
 8005670:	4613      	mov	r3, r2
 8005672:	4631      	mov	r1, r6
 8005674:	4642      	mov	r2, r8
 8005676:	4628      	mov	r0, r5
 8005678:	47b8      	blx	r7
 800567a:	3001      	adds	r0, #1
 800567c:	d1c0      	bne.n	8005600 <_printf_float+0x304>
 800567e:	e69e      	b.n	80053be <_printf_float+0xc2>
 8005680:	2301      	movs	r3, #1
 8005682:	4631      	mov	r1, r6
 8005684:	4628      	mov	r0, r5
 8005686:	9205      	str	r2, [sp, #20]
 8005688:	47b8      	blx	r7
 800568a:	3001      	adds	r0, #1
 800568c:	f43f ae97 	beq.w	80053be <_printf_float+0xc2>
 8005690:	9a05      	ldr	r2, [sp, #20]
 8005692:	f10b 0b01 	add.w	fp, fp, #1
 8005696:	e7b9      	b.n	800560c <_printf_float+0x310>
 8005698:	ee18 3a10 	vmov	r3, s16
 800569c:	4652      	mov	r2, sl
 800569e:	4631      	mov	r1, r6
 80056a0:	4628      	mov	r0, r5
 80056a2:	47b8      	blx	r7
 80056a4:	3001      	adds	r0, #1
 80056a6:	d1be      	bne.n	8005626 <_printf_float+0x32a>
 80056a8:	e689      	b.n	80053be <_printf_float+0xc2>
 80056aa:	9a05      	ldr	r2, [sp, #20]
 80056ac:	464b      	mov	r3, r9
 80056ae:	4442      	add	r2, r8
 80056b0:	4631      	mov	r1, r6
 80056b2:	4628      	mov	r0, r5
 80056b4:	47b8      	blx	r7
 80056b6:	3001      	adds	r0, #1
 80056b8:	d1c1      	bne.n	800563e <_printf_float+0x342>
 80056ba:	e680      	b.n	80053be <_printf_float+0xc2>
 80056bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056be:	2a01      	cmp	r2, #1
 80056c0:	dc01      	bgt.n	80056c6 <_printf_float+0x3ca>
 80056c2:	07db      	lsls	r3, r3, #31
 80056c4:	d538      	bpl.n	8005738 <_printf_float+0x43c>
 80056c6:	2301      	movs	r3, #1
 80056c8:	4642      	mov	r2, r8
 80056ca:	4631      	mov	r1, r6
 80056cc:	4628      	mov	r0, r5
 80056ce:	47b8      	blx	r7
 80056d0:	3001      	adds	r0, #1
 80056d2:	f43f ae74 	beq.w	80053be <_printf_float+0xc2>
 80056d6:	ee18 3a10 	vmov	r3, s16
 80056da:	4652      	mov	r2, sl
 80056dc:	4631      	mov	r1, r6
 80056de:	4628      	mov	r0, r5
 80056e0:	47b8      	blx	r7
 80056e2:	3001      	adds	r0, #1
 80056e4:	f43f ae6b 	beq.w	80053be <_printf_float+0xc2>
 80056e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80056ec:	2200      	movs	r2, #0
 80056ee:	2300      	movs	r3, #0
 80056f0:	f7fb fa0a 	bl	8000b08 <__aeabi_dcmpeq>
 80056f4:	b9d8      	cbnz	r0, 800572e <_printf_float+0x432>
 80056f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056f8:	f108 0201 	add.w	r2, r8, #1
 80056fc:	3b01      	subs	r3, #1
 80056fe:	4631      	mov	r1, r6
 8005700:	4628      	mov	r0, r5
 8005702:	47b8      	blx	r7
 8005704:	3001      	adds	r0, #1
 8005706:	d10e      	bne.n	8005726 <_printf_float+0x42a>
 8005708:	e659      	b.n	80053be <_printf_float+0xc2>
 800570a:	2301      	movs	r3, #1
 800570c:	4652      	mov	r2, sl
 800570e:	4631      	mov	r1, r6
 8005710:	4628      	mov	r0, r5
 8005712:	47b8      	blx	r7
 8005714:	3001      	adds	r0, #1
 8005716:	f43f ae52 	beq.w	80053be <_printf_float+0xc2>
 800571a:	f108 0801 	add.w	r8, r8, #1
 800571e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005720:	3b01      	subs	r3, #1
 8005722:	4543      	cmp	r3, r8
 8005724:	dcf1      	bgt.n	800570a <_printf_float+0x40e>
 8005726:	464b      	mov	r3, r9
 8005728:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800572c:	e6dc      	b.n	80054e8 <_printf_float+0x1ec>
 800572e:	f04f 0800 	mov.w	r8, #0
 8005732:	f104 0a1a 	add.w	sl, r4, #26
 8005736:	e7f2      	b.n	800571e <_printf_float+0x422>
 8005738:	2301      	movs	r3, #1
 800573a:	4642      	mov	r2, r8
 800573c:	e7df      	b.n	80056fe <_printf_float+0x402>
 800573e:	2301      	movs	r3, #1
 8005740:	464a      	mov	r2, r9
 8005742:	4631      	mov	r1, r6
 8005744:	4628      	mov	r0, r5
 8005746:	47b8      	blx	r7
 8005748:	3001      	adds	r0, #1
 800574a:	f43f ae38 	beq.w	80053be <_printf_float+0xc2>
 800574e:	f108 0801 	add.w	r8, r8, #1
 8005752:	68e3      	ldr	r3, [r4, #12]
 8005754:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005756:	1a5b      	subs	r3, r3, r1
 8005758:	4543      	cmp	r3, r8
 800575a:	dcf0      	bgt.n	800573e <_printf_float+0x442>
 800575c:	e6fa      	b.n	8005554 <_printf_float+0x258>
 800575e:	f04f 0800 	mov.w	r8, #0
 8005762:	f104 0919 	add.w	r9, r4, #25
 8005766:	e7f4      	b.n	8005752 <_printf_float+0x456>

08005768 <_printf_common>:
 8005768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800576c:	4616      	mov	r6, r2
 800576e:	4699      	mov	r9, r3
 8005770:	688a      	ldr	r2, [r1, #8]
 8005772:	690b      	ldr	r3, [r1, #16]
 8005774:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005778:	4293      	cmp	r3, r2
 800577a:	bfb8      	it	lt
 800577c:	4613      	movlt	r3, r2
 800577e:	6033      	str	r3, [r6, #0]
 8005780:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005784:	4607      	mov	r7, r0
 8005786:	460c      	mov	r4, r1
 8005788:	b10a      	cbz	r2, 800578e <_printf_common+0x26>
 800578a:	3301      	adds	r3, #1
 800578c:	6033      	str	r3, [r6, #0]
 800578e:	6823      	ldr	r3, [r4, #0]
 8005790:	0699      	lsls	r1, r3, #26
 8005792:	bf42      	ittt	mi
 8005794:	6833      	ldrmi	r3, [r6, #0]
 8005796:	3302      	addmi	r3, #2
 8005798:	6033      	strmi	r3, [r6, #0]
 800579a:	6825      	ldr	r5, [r4, #0]
 800579c:	f015 0506 	ands.w	r5, r5, #6
 80057a0:	d106      	bne.n	80057b0 <_printf_common+0x48>
 80057a2:	f104 0a19 	add.w	sl, r4, #25
 80057a6:	68e3      	ldr	r3, [r4, #12]
 80057a8:	6832      	ldr	r2, [r6, #0]
 80057aa:	1a9b      	subs	r3, r3, r2
 80057ac:	42ab      	cmp	r3, r5
 80057ae:	dc26      	bgt.n	80057fe <_printf_common+0x96>
 80057b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057b4:	1e13      	subs	r3, r2, #0
 80057b6:	6822      	ldr	r2, [r4, #0]
 80057b8:	bf18      	it	ne
 80057ba:	2301      	movne	r3, #1
 80057bc:	0692      	lsls	r2, r2, #26
 80057be:	d42b      	bmi.n	8005818 <_printf_common+0xb0>
 80057c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057c4:	4649      	mov	r1, r9
 80057c6:	4638      	mov	r0, r7
 80057c8:	47c0      	blx	r8
 80057ca:	3001      	adds	r0, #1
 80057cc:	d01e      	beq.n	800580c <_printf_common+0xa4>
 80057ce:	6823      	ldr	r3, [r4, #0]
 80057d0:	68e5      	ldr	r5, [r4, #12]
 80057d2:	6832      	ldr	r2, [r6, #0]
 80057d4:	f003 0306 	and.w	r3, r3, #6
 80057d8:	2b04      	cmp	r3, #4
 80057da:	bf08      	it	eq
 80057dc:	1aad      	subeq	r5, r5, r2
 80057de:	68a3      	ldr	r3, [r4, #8]
 80057e0:	6922      	ldr	r2, [r4, #16]
 80057e2:	bf0c      	ite	eq
 80057e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057e8:	2500      	movne	r5, #0
 80057ea:	4293      	cmp	r3, r2
 80057ec:	bfc4      	itt	gt
 80057ee:	1a9b      	subgt	r3, r3, r2
 80057f0:	18ed      	addgt	r5, r5, r3
 80057f2:	2600      	movs	r6, #0
 80057f4:	341a      	adds	r4, #26
 80057f6:	42b5      	cmp	r5, r6
 80057f8:	d11a      	bne.n	8005830 <_printf_common+0xc8>
 80057fa:	2000      	movs	r0, #0
 80057fc:	e008      	b.n	8005810 <_printf_common+0xa8>
 80057fe:	2301      	movs	r3, #1
 8005800:	4652      	mov	r2, sl
 8005802:	4649      	mov	r1, r9
 8005804:	4638      	mov	r0, r7
 8005806:	47c0      	blx	r8
 8005808:	3001      	adds	r0, #1
 800580a:	d103      	bne.n	8005814 <_printf_common+0xac>
 800580c:	f04f 30ff 	mov.w	r0, #4294967295
 8005810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005814:	3501      	adds	r5, #1
 8005816:	e7c6      	b.n	80057a6 <_printf_common+0x3e>
 8005818:	18e1      	adds	r1, r4, r3
 800581a:	1c5a      	adds	r2, r3, #1
 800581c:	2030      	movs	r0, #48	; 0x30
 800581e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005822:	4422      	add	r2, r4
 8005824:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005828:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800582c:	3302      	adds	r3, #2
 800582e:	e7c7      	b.n	80057c0 <_printf_common+0x58>
 8005830:	2301      	movs	r3, #1
 8005832:	4622      	mov	r2, r4
 8005834:	4649      	mov	r1, r9
 8005836:	4638      	mov	r0, r7
 8005838:	47c0      	blx	r8
 800583a:	3001      	adds	r0, #1
 800583c:	d0e6      	beq.n	800580c <_printf_common+0xa4>
 800583e:	3601      	adds	r6, #1
 8005840:	e7d9      	b.n	80057f6 <_printf_common+0x8e>
	...

08005844 <_printf_i>:
 8005844:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005848:	460c      	mov	r4, r1
 800584a:	4691      	mov	r9, r2
 800584c:	7e27      	ldrb	r7, [r4, #24]
 800584e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005850:	2f78      	cmp	r7, #120	; 0x78
 8005852:	4680      	mov	r8, r0
 8005854:	469a      	mov	sl, r3
 8005856:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800585a:	d807      	bhi.n	800586c <_printf_i+0x28>
 800585c:	2f62      	cmp	r7, #98	; 0x62
 800585e:	d80a      	bhi.n	8005876 <_printf_i+0x32>
 8005860:	2f00      	cmp	r7, #0
 8005862:	f000 80d8 	beq.w	8005a16 <_printf_i+0x1d2>
 8005866:	2f58      	cmp	r7, #88	; 0x58
 8005868:	f000 80a3 	beq.w	80059b2 <_printf_i+0x16e>
 800586c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005870:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005874:	e03a      	b.n	80058ec <_printf_i+0xa8>
 8005876:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800587a:	2b15      	cmp	r3, #21
 800587c:	d8f6      	bhi.n	800586c <_printf_i+0x28>
 800587e:	a001      	add	r0, pc, #4	; (adr r0, 8005884 <_printf_i+0x40>)
 8005880:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005884:	080058dd 	.word	0x080058dd
 8005888:	080058f1 	.word	0x080058f1
 800588c:	0800586d 	.word	0x0800586d
 8005890:	0800586d 	.word	0x0800586d
 8005894:	0800586d 	.word	0x0800586d
 8005898:	0800586d 	.word	0x0800586d
 800589c:	080058f1 	.word	0x080058f1
 80058a0:	0800586d 	.word	0x0800586d
 80058a4:	0800586d 	.word	0x0800586d
 80058a8:	0800586d 	.word	0x0800586d
 80058ac:	0800586d 	.word	0x0800586d
 80058b0:	080059fd 	.word	0x080059fd
 80058b4:	08005921 	.word	0x08005921
 80058b8:	080059df 	.word	0x080059df
 80058bc:	0800586d 	.word	0x0800586d
 80058c0:	0800586d 	.word	0x0800586d
 80058c4:	08005a1f 	.word	0x08005a1f
 80058c8:	0800586d 	.word	0x0800586d
 80058cc:	08005921 	.word	0x08005921
 80058d0:	0800586d 	.word	0x0800586d
 80058d4:	0800586d 	.word	0x0800586d
 80058d8:	080059e7 	.word	0x080059e7
 80058dc:	680b      	ldr	r3, [r1, #0]
 80058de:	1d1a      	adds	r2, r3, #4
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	600a      	str	r2, [r1, #0]
 80058e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80058e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058ec:	2301      	movs	r3, #1
 80058ee:	e0a3      	b.n	8005a38 <_printf_i+0x1f4>
 80058f0:	6825      	ldr	r5, [r4, #0]
 80058f2:	6808      	ldr	r0, [r1, #0]
 80058f4:	062e      	lsls	r6, r5, #24
 80058f6:	f100 0304 	add.w	r3, r0, #4
 80058fa:	d50a      	bpl.n	8005912 <_printf_i+0xce>
 80058fc:	6805      	ldr	r5, [r0, #0]
 80058fe:	600b      	str	r3, [r1, #0]
 8005900:	2d00      	cmp	r5, #0
 8005902:	da03      	bge.n	800590c <_printf_i+0xc8>
 8005904:	232d      	movs	r3, #45	; 0x2d
 8005906:	426d      	negs	r5, r5
 8005908:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800590c:	485e      	ldr	r0, [pc, #376]	; (8005a88 <_printf_i+0x244>)
 800590e:	230a      	movs	r3, #10
 8005910:	e019      	b.n	8005946 <_printf_i+0x102>
 8005912:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005916:	6805      	ldr	r5, [r0, #0]
 8005918:	600b      	str	r3, [r1, #0]
 800591a:	bf18      	it	ne
 800591c:	b22d      	sxthne	r5, r5
 800591e:	e7ef      	b.n	8005900 <_printf_i+0xbc>
 8005920:	680b      	ldr	r3, [r1, #0]
 8005922:	6825      	ldr	r5, [r4, #0]
 8005924:	1d18      	adds	r0, r3, #4
 8005926:	6008      	str	r0, [r1, #0]
 8005928:	0628      	lsls	r0, r5, #24
 800592a:	d501      	bpl.n	8005930 <_printf_i+0xec>
 800592c:	681d      	ldr	r5, [r3, #0]
 800592e:	e002      	b.n	8005936 <_printf_i+0xf2>
 8005930:	0669      	lsls	r1, r5, #25
 8005932:	d5fb      	bpl.n	800592c <_printf_i+0xe8>
 8005934:	881d      	ldrh	r5, [r3, #0]
 8005936:	4854      	ldr	r0, [pc, #336]	; (8005a88 <_printf_i+0x244>)
 8005938:	2f6f      	cmp	r7, #111	; 0x6f
 800593a:	bf0c      	ite	eq
 800593c:	2308      	moveq	r3, #8
 800593e:	230a      	movne	r3, #10
 8005940:	2100      	movs	r1, #0
 8005942:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005946:	6866      	ldr	r6, [r4, #4]
 8005948:	60a6      	str	r6, [r4, #8]
 800594a:	2e00      	cmp	r6, #0
 800594c:	bfa2      	ittt	ge
 800594e:	6821      	ldrge	r1, [r4, #0]
 8005950:	f021 0104 	bicge.w	r1, r1, #4
 8005954:	6021      	strge	r1, [r4, #0]
 8005956:	b90d      	cbnz	r5, 800595c <_printf_i+0x118>
 8005958:	2e00      	cmp	r6, #0
 800595a:	d04d      	beq.n	80059f8 <_printf_i+0x1b4>
 800595c:	4616      	mov	r6, r2
 800595e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005962:	fb03 5711 	mls	r7, r3, r1, r5
 8005966:	5dc7      	ldrb	r7, [r0, r7]
 8005968:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800596c:	462f      	mov	r7, r5
 800596e:	42bb      	cmp	r3, r7
 8005970:	460d      	mov	r5, r1
 8005972:	d9f4      	bls.n	800595e <_printf_i+0x11a>
 8005974:	2b08      	cmp	r3, #8
 8005976:	d10b      	bne.n	8005990 <_printf_i+0x14c>
 8005978:	6823      	ldr	r3, [r4, #0]
 800597a:	07df      	lsls	r7, r3, #31
 800597c:	d508      	bpl.n	8005990 <_printf_i+0x14c>
 800597e:	6923      	ldr	r3, [r4, #16]
 8005980:	6861      	ldr	r1, [r4, #4]
 8005982:	4299      	cmp	r1, r3
 8005984:	bfde      	ittt	le
 8005986:	2330      	movle	r3, #48	; 0x30
 8005988:	f806 3c01 	strble.w	r3, [r6, #-1]
 800598c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005990:	1b92      	subs	r2, r2, r6
 8005992:	6122      	str	r2, [r4, #16]
 8005994:	f8cd a000 	str.w	sl, [sp]
 8005998:	464b      	mov	r3, r9
 800599a:	aa03      	add	r2, sp, #12
 800599c:	4621      	mov	r1, r4
 800599e:	4640      	mov	r0, r8
 80059a0:	f7ff fee2 	bl	8005768 <_printf_common>
 80059a4:	3001      	adds	r0, #1
 80059a6:	d14c      	bne.n	8005a42 <_printf_i+0x1fe>
 80059a8:	f04f 30ff 	mov.w	r0, #4294967295
 80059ac:	b004      	add	sp, #16
 80059ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059b2:	4835      	ldr	r0, [pc, #212]	; (8005a88 <_printf_i+0x244>)
 80059b4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80059b8:	6823      	ldr	r3, [r4, #0]
 80059ba:	680e      	ldr	r6, [r1, #0]
 80059bc:	061f      	lsls	r7, r3, #24
 80059be:	f856 5b04 	ldr.w	r5, [r6], #4
 80059c2:	600e      	str	r6, [r1, #0]
 80059c4:	d514      	bpl.n	80059f0 <_printf_i+0x1ac>
 80059c6:	07d9      	lsls	r1, r3, #31
 80059c8:	bf44      	itt	mi
 80059ca:	f043 0320 	orrmi.w	r3, r3, #32
 80059ce:	6023      	strmi	r3, [r4, #0]
 80059d0:	b91d      	cbnz	r5, 80059da <_printf_i+0x196>
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	f023 0320 	bic.w	r3, r3, #32
 80059d8:	6023      	str	r3, [r4, #0]
 80059da:	2310      	movs	r3, #16
 80059dc:	e7b0      	b.n	8005940 <_printf_i+0xfc>
 80059de:	6823      	ldr	r3, [r4, #0]
 80059e0:	f043 0320 	orr.w	r3, r3, #32
 80059e4:	6023      	str	r3, [r4, #0]
 80059e6:	2378      	movs	r3, #120	; 0x78
 80059e8:	4828      	ldr	r0, [pc, #160]	; (8005a8c <_printf_i+0x248>)
 80059ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80059ee:	e7e3      	b.n	80059b8 <_printf_i+0x174>
 80059f0:	065e      	lsls	r6, r3, #25
 80059f2:	bf48      	it	mi
 80059f4:	b2ad      	uxthmi	r5, r5
 80059f6:	e7e6      	b.n	80059c6 <_printf_i+0x182>
 80059f8:	4616      	mov	r6, r2
 80059fa:	e7bb      	b.n	8005974 <_printf_i+0x130>
 80059fc:	680b      	ldr	r3, [r1, #0]
 80059fe:	6826      	ldr	r6, [r4, #0]
 8005a00:	6960      	ldr	r0, [r4, #20]
 8005a02:	1d1d      	adds	r5, r3, #4
 8005a04:	600d      	str	r5, [r1, #0]
 8005a06:	0635      	lsls	r5, r6, #24
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	d501      	bpl.n	8005a10 <_printf_i+0x1cc>
 8005a0c:	6018      	str	r0, [r3, #0]
 8005a0e:	e002      	b.n	8005a16 <_printf_i+0x1d2>
 8005a10:	0671      	lsls	r1, r6, #25
 8005a12:	d5fb      	bpl.n	8005a0c <_printf_i+0x1c8>
 8005a14:	8018      	strh	r0, [r3, #0]
 8005a16:	2300      	movs	r3, #0
 8005a18:	6123      	str	r3, [r4, #16]
 8005a1a:	4616      	mov	r6, r2
 8005a1c:	e7ba      	b.n	8005994 <_printf_i+0x150>
 8005a1e:	680b      	ldr	r3, [r1, #0]
 8005a20:	1d1a      	adds	r2, r3, #4
 8005a22:	600a      	str	r2, [r1, #0]
 8005a24:	681e      	ldr	r6, [r3, #0]
 8005a26:	6862      	ldr	r2, [r4, #4]
 8005a28:	2100      	movs	r1, #0
 8005a2a:	4630      	mov	r0, r6
 8005a2c:	f7fa fbf8 	bl	8000220 <memchr>
 8005a30:	b108      	cbz	r0, 8005a36 <_printf_i+0x1f2>
 8005a32:	1b80      	subs	r0, r0, r6
 8005a34:	6060      	str	r0, [r4, #4]
 8005a36:	6863      	ldr	r3, [r4, #4]
 8005a38:	6123      	str	r3, [r4, #16]
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a40:	e7a8      	b.n	8005994 <_printf_i+0x150>
 8005a42:	6923      	ldr	r3, [r4, #16]
 8005a44:	4632      	mov	r2, r6
 8005a46:	4649      	mov	r1, r9
 8005a48:	4640      	mov	r0, r8
 8005a4a:	47d0      	blx	sl
 8005a4c:	3001      	adds	r0, #1
 8005a4e:	d0ab      	beq.n	80059a8 <_printf_i+0x164>
 8005a50:	6823      	ldr	r3, [r4, #0]
 8005a52:	079b      	lsls	r3, r3, #30
 8005a54:	d413      	bmi.n	8005a7e <_printf_i+0x23a>
 8005a56:	68e0      	ldr	r0, [r4, #12]
 8005a58:	9b03      	ldr	r3, [sp, #12]
 8005a5a:	4298      	cmp	r0, r3
 8005a5c:	bfb8      	it	lt
 8005a5e:	4618      	movlt	r0, r3
 8005a60:	e7a4      	b.n	80059ac <_printf_i+0x168>
 8005a62:	2301      	movs	r3, #1
 8005a64:	4632      	mov	r2, r6
 8005a66:	4649      	mov	r1, r9
 8005a68:	4640      	mov	r0, r8
 8005a6a:	47d0      	blx	sl
 8005a6c:	3001      	adds	r0, #1
 8005a6e:	d09b      	beq.n	80059a8 <_printf_i+0x164>
 8005a70:	3501      	adds	r5, #1
 8005a72:	68e3      	ldr	r3, [r4, #12]
 8005a74:	9903      	ldr	r1, [sp, #12]
 8005a76:	1a5b      	subs	r3, r3, r1
 8005a78:	42ab      	cmp	r3, r5
 8005a7a:	dcf2      	bgt.n	8005a62 <_printf_i+0x21e>
 8005a7c:	e7eb      	b.n	8005a56 <_printf_i+0x212>
 8005a7e:	2500      	movs	r5, #0
 8005a80:	f104 0619 	add.w	r6, r4, #25
 8005a84:	e7f5      	b.n	8005a72 <_printf_i+0x22e>
 8005a86:	bf00      	nop
 8005a88:	080084e6 	.word	0x080084e6
 8005a8c:	080084f7 	.word	0x080084f7

08005a90 <siprintf>:
 8005a90:	b40e      	push	{r1, r2, r3}
 8005a92:	b500      	push	{lr}
 8005a94:	b09c      	sub	sp, #112	; 0x70
 8005a96:	ab1d      	add	r3, sp, #116	; 0x74
 8005a98:	9002      	str	r0, [sp, #8]
 8005a9a:	9006      	str	r0, [sp, #24]
 8005a9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005aa0:	4809      	ldr	r0, [pc, #36]	; (8005ac8 <siprintf+0x38>)
 8005aa2:	9107      	str	r1, [sp, #28]
 8005aa4:	9104      	str	r1, [sp, #16]
 8005aa6:	4909      	ldr	r1, [pc, #36]	; (8005acc <siprintf+0x3c>)
 8005aa8:	f853 2b04 	ldr.w	r2, [r3], #4
 8005aac:	9105      	str	r1, [sp, #20]
 8005aae:	6800      	ldr	r0, [r0, #0]
 8005ab0:	9301      	str	r3, [sp, #4]
 8005ab2:	a902      	add	r1, sp, #8
 8005ab4:	f001 fe12 	bl	80076dc <_svfiprintf_r>
 8005ab8:	9b02      	ldr	r3, [sp, #8]
 8005aba:	2200      	movs	r2, #0
 8005abc:	701a      	strb	r2, [r3, #0]
 8005abe:	b01c      	add	sp, #112	; 0x70
 8005ac0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ac4:	b003      	add	sp, #12
 8005ac6:	4770      	bx	lr
 8005ac8:	20000010 	.word	0x20000010
 8005acc:	ffff0208 	.word	0xffff0208

08005ad0 <__swbuf_r>:
 8005ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ad2:	460e      	mov	r6, r1
 8005ad4:	4614      	mov	r4, r2
 8005ad6:	4605      	mov	r5, r0
 8005ad8:	b118      	cbz	r0, 8005ae2 <__swbuf_r+0x12>
 8005ada:	6983      	ldr	r3, [r0, #24]
 8005adc:	b90b      	cbnz	r3, 8005ae2 <__swbuf_r+0x12>
 8005ade:	f001 f849 	bl	8006b74 <__sinit>
 8005ae2:	4b21      	ldr	r3, [pc, #132]	; (8005b68 <__swbuf_r+0x98>)
 8005ae4:	429c      	cmp	r4, r3
 8005ae6:	d12b      	bne.n	8005b40 <__swbuf_r+0x70>
 8005ae8:	686c      	ldr	r4, [r5, #4]
 8005aea:	69a3      	ldr	r3, [r4, #24]
 8005aec:	60a3      	str	r3, [r4, #8]
 8005aee:	89a3      	ldrh	r3, [r4, #12]
 8005af0:	071a      	lsls	r2, r3, #28
 8005af2:	d52f      	bpl.n	8005b54 <__swbuf_r+0x84>
 8005af4:	6923      	ldr	r3, [r4, #16]
 8005af6:	b36b      	cbz	r3, 8005b54 <__swbuf_r+0x84>
 8005af8:	6923      	ldr	r3, [r4, #16]
 8005afa:	6820      	ldr	r0, [r4, #0]
 8005afc:	1ac0      	subs	r0, r0, r3
 8005afe:	6963      	ldr	r3, [r4, #20]
 8005b00:	b2f6      	uxtb	r6, r6
 8005b02:	4283      	cmp	r3, r0
 8005b04:	4637      	mov	r7, r6
 8005b06:	dc04      	bgt.n	8005b12 <__swbuf_r+0x42>
 8005b08:	4621      	mov	r1, r4
 8005b0a:	4628      	mov	r0, r5
 8005b0c:	f000 ff9e 	bl	8006a4c <_fflush_r>
 8005b10:	bb30      	cbnz	r0, 8005b60 <__swbuf_r+0x90>
 8005b12:	68a3      	ldr	r3, [r4, #8]
 8005b14:	3b01      	subs	r3, #1
 8005b16:	60a3      	str	r3, [r4, #8]
 8005b18:	6823      	ldr	r3, [r4, #0]
 8005b1a:	1c5a      	adds	r2, r3, #1
 8005b1c:	6022      	str	r2, [r4, #0]
 8005b1e:	701e      	strb	r6, [r3, #0]
 8005b20:	6963      	ldr	r3, [r4, #20]
 8005b22:	3001      	adds	r0, #1
 8005b24:	4283      	cmp	r3, r0
 8005b26:	d004      	beq.n	8005b32 <__swbuf_r+0x62>
 8005b28:	89a3      	ldrh	r3, [r4, #12]
 8005b2a:	07db      	lsls	r3, r3, #31
 8005b2c:	d506      	bpl.n	8005b3c <__swbuf_r+0x6c>
 8005b2e:	2e0a      	cmp	r6, #10
 8005b30:	d104      	bne.n	8005b3c <__swbuf_r+0x6c>
 8005b32:	4621      	mov	r1, r4
 8005b34:	4628      	mov	r0, r5
 8005b36:	f000 ff89 	bl	8006a4c <_fflush_r>
 8005b3a:	b988      	cbnz	r0, 8005b60 <__swbuf_r+0x90>
 8005b3c:	4638      	mov	r0, r7
 8005b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b40:	4b0a      	ldr	r3, [pc, #40]	; (8005b6c <__swbuf_r+0x9c>)
 8005b42:	429c      	cmp	r4, r3
 8005b44:	d101      	bne.n	8005b4a <__swbuf_r+0x7a>
 8005b46:	68ac      	ldr	r4, [r5, #8]
 8005b48:	e7cf      	b.n	8005aea <__swbuf_r+0x1a>
 8005b4a:	4b09      	ldr	r3, [pc, #36]	; (8005b70 <__swbuf_r+0xa0>)
 8005b4c:	429c      	cmp	r4, r3
 8005b4e:	bf08      	it	eq
 8005b50:	68ec      	ldreq	r4, [r5, #12]
 8005b52:	e7ca      	b.n	8005aea <__swbuf_r+0x1a>
 8005b54:	4621      	mov	r1, r4
 8005b56:	4628      	mov	r0, r5
 8005b58:	f000 f80c 	bl	8005b74 <__swsetup_r>
 8005b5c:	2800      	cmp	r0, #0
 8005b5e:	d0cb      	beq.n	8005af8 <__swbuf_r+0x28>
 8005b60:	f04f 37ff 	mov.w	r7, #4294967295
 8005b64:	e7ea      	b.n	8005b3c <__swbuf_r+0x6c>
 8005b66:	bf00      	nop
 8005b68:	080085bc 	.word	0x080085bc
 8005b6c:	080085dc 	.word	0x080085dc
 8005b70:	0800859c 	.word	0x0800859c

08005b74 <__swsetup_r>:
 8005b74:	4b32      	ldr	r3, [pc, #200]	; (8005c40 <__swsetup_r+0xcc>)
 8005b76:	b570      	push	{r4, r5, r6, lr}
 8005b78:	681d      	ldr	r5, [r3, #0]
 8005b7a:	4606      	mov	r6, r0
 8005b7c:	460c      	mov	r4, r1
 8005b7e:	b125      	cbz	r5, 8005b8a <__swsetup_r+0x16>
 8005b80:	69ab      	ldr	r3, [r5, #24]
 8005b82:	b913      	cbnz	r3, 8005b8a <__swsetup_r+0x16>
 8005b84:	4628      	mov	r0, r5
 8005b86:	f000 fff5 	bl	8006b74 <__sinit>
 8005b8a:	4b2e      	ldr	r3, [pc, #184]	; (8005c44 <__swsetup_r+0xd0>)
 8005b8c:	429c      	cmp	r4, r3
 8005b8e:	d10f      	bne.n	8005bb0 <__swsetup_r+0x3c>
 8005b90:	686c      	ldr	r4, [r5, #4]
 8005b92:	89a3      	ldrh	r3, [r4, #12]
 8005b94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b98:	0719      	lsls	r1, r3, #28
 8005b9a:	d42c      	bmi.n	8005bf6 <__swsetup_r+0x82>
 8005b9c:	06dd      	lsls	r5, r3, #27
 8005b9e:	d411      	bmi.n	8005bc4 <__swsetup_r+0x50>
 8005ba0:	2309      	movs	r3, #9
 8005ba2:	6033      	str	r3, [r6, #0]
 8005ba4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005ba8:	81a3      	strh	r3, [r4, #12]
 8005baa:	f04f 30ff 	mov.w	r0, #4294967295
 8005bae:	e03e      	b.n	8005c2e <__swsetup_r+0xba>
 8005bb0:	4b25      	ldr	r3, [pc, #148]	; (8005c48 <__swsetup_r+0xd4>)
 8005bb2:	429c      	cmp	r4, r3
 8005bb4:	d101      	bne.n	8005bba <__swsetup_r+0x46>
 8005bb6:	68ac      	ldr	r4, [r5, #8]
 8005bb8:	e7eb      	b.n	8005b92 <__swsetup_r+0x1e>
 8005bba:	4b24      	ldr	r3, [pc, #144]	; (8005c4c <__swsetup_r+0xd8>)
 8005bbc:	429c      	cmp	r4, r3
 8005bbe:	bf08      	it	eq
 8005bc0:	68ec      	ldreq	r4, [r5, #12]
 8005bc2:	e7e6      	b.n	8005b92 <__swsetup_r+0x1e>
 8005bc4:	0758      	lsls	r0, r3, #29
 8005bc6:	d512      	bpl.n	8005bee <__swsetup_r+0x7a>
 8005bc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bca:	b141      	cbz	r1, 8005bde <__swsetup_r+0x6a>
 8005bcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005bd0:	4299      	cmp	r1, r3
 8005bd2:	d002      	beq.n	8005bda <__swsetup_r+0x66>
 8005bd4:	4630      	mov	r0, r6
 8005bd6:	f001 fc7b 	bl	80074d0 <_free_r>
 8005bda:	2300      	movs	r3, #0
 8005bdc:	6363      	str	r3, [r4, #52]	; 0x34
 8005bde:	89a3      	ldrh	r3, [r4, #12]
 8005be0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005be4:	81a3      	strh	r3, [r4, #12]
 8005be6:	2300      	movs	r3, #0
 8005be8:	6063      	str	r3, [r4, #4]
 8005bea:	6923      	ldr	r3, [r4, #16]
 8005bec:	6023      	str	r3, [r4, #0]
 8005bee:	89a3      	ldrh	r3, [r4, #12]
 8005bf0:	f043 0308 	orr.w	r3, r3, #8
 8005bf4:	81a3      	strh	r3, [r4, #12]
 8005bf6:	6923      	ldr	r3, [r4, #16]
 8005bf8:	b94b      	cbnz	r3, 8005c0e <__swsetup_r+0x9a>
 8005bfa:	89a3      	ldrh	r3, [r4, #12]
 8005bfc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c04:	d003      	beq.n	8005c0e <__swsetup_r+0x9a>
 8005c06:	4621      	mov	r1, r4
 8005c08:	4630      	mov	r0, r6
 8005c0a:	f001 f87d 	bl	8006d08 <__smakebuf_r>
 8005c0e:	89a0      	ldrh	r0, [r4, #12]
 8005c10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c14:	f010 0301 	ands.w	r3, r0, #1
 8005c18:	d00a      	beq.n	8005c30 <__swsetup_r+0xbc>
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	60a3      	str	r3, [r4, #8]
 8005c1e:	6963      	ldr	r3, [r4, #20]
 8005c20:	425b      	negs	r3, r3
 8005c22:	61a3      	str	r3, [r4, #24]
 8005c24:	6923      	ldr	r3, [r4, #16]
 8005c26:	b943      	cbnz	r3, 8005c3a <__swsetup_r+0xc6>
 8005c28:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005c2c:	d1ba      	bne.n	8005ba4 <__swsetup_r+0x30>
 8005c2e:	bd70      	pop	{r4, r5, r6, pc}
 8005c30:	0781      	lsls	r1, r0, #30
 8005c32:	bf58      	it	pl
 8005c34:	6963      	ldrpl	r3, [r4, #20]
 8005c36:	60a3      	str	r3, [r4, #8]
 8005c38:	e7f4      	b.n	8005c24 <__swsetup_r+0xb0>
 8005c3a:	2000      	movs	r0, #0
 8005c3c:	e7f7      	b.n	8005c2e <__swsetup_r+0xba>
 8005c3e:	bf00      	nop
 8005c40:	20000010 	.word	0x20000010
 8005c44:	080085bc 	.word	0x080085bc
 8005c48:	080085dc 	.word	0x080085dc
 8005c4c:	0800859c 	.word	0x0800859c

08005c50 <quorem>:
 8005c50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c54:	6903      	ldr	r3, [r0, #16]
 8005c56:	690c      	ldr	r4, [r1, #16]
 8005c58:	42a3      	cmp	r3, r4
 8005c5a:	4607      	mov	r7, r0
 8005c5c:	f2c0 8081 	blt.w	8005d62 <quorem+0x112>
 8005c60:	3c01      	subs	r4, #1
 8005c62:	f101 0814 	add.w	r8, r1, #20
 8005c66:	f100 0514 	add.w	r5, r0, #20
 8005c6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c6e:	9301      	str	r3, [sp, #4]
 8005c70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005c80:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005c84:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c88:	d331      	bcc.n	8005cee <quorem+0x9e>
 8005c8a:	f04f 0e00 	mov.w	lr, #0
 8005c8e:	4640      	mov	r0, r8
 8005c90:	46ac      	mov	ip, r5
 8005c92:	46f2      	mov	sl, lr
 8005c94:	f850 2b04 	ldr.w	r2, [r0], #4
 8005c98:	b293      	uxth	r3, r2
 8005c9a:	fb06 e303 	mla	r3, r6, r3, lr
 8005c9e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	ebaa 0303 	sub.w	r3, sl, r3
 8005ca8:	0c12      	lsrs	r2, r2, #16
 8005caa:	f8dc a000 	ldr.w	sl, [ip]
 8005cae:	fb06 e202 	mla	r2, r6, r2, lr
 8005cb2:	fa13 f38a 	uxtah	r3, r3, sl
 8005cb6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005cba:	fa1f fa82 	uxth.w	sl, r2
 8005cbe:	f8dc 2000 	ldr.w	r2, [ip]
 8005cc2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005cc6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005cd0:	4581      	cmp	r9, r0
 8005cd2:	f84c 3b04 	str.w	r3, [ip], #4
 8005cd6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005cda:	d2db      	bcs.n	8005c94 <quorem+0x44>
 8005cdc:	f855 300b 	ldr.w	r3, [r5, fp]
 8005ce0:	b92b      	cbnz	r3, 8005cee <quorem+0x9e>
 8005ce2:	9b01      	ldr	r3, [sp, #4]
 8005ce4:	3b04      	subs	r3, #4
 8005ce6:	429d      	cmp	r5, r3
 8005ce8:	461a      	mov	r2, r3
 8005cea:	d32e      	bcc.n	8005d4a <quorem+0xfa>
 8005cec:	613c      	str	r4, [r7, #16]
 8005cee:	4638      	mov	r0, r7
 8005cf0:	f001 fade 	bl	80072b0 <__mcmp>
 8005cf4:	2800      	cmp	r0, #0
 8005cf6:	db24      	blt.n	8005d42 <quorem+0xf2>
 8005cf8:	3601      	adds	r6, #1
 8005cfa:	4628      	mov	r0, r5
 8005cfc:	f04f 0c00 	mov.w	ip, #0
 8005d00:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d04:	f8d0 e000 	ldr.w	lr, [r0]
 8005d08:	b293      	uxth	r3, r2
 8005d0a:	ebac 0303 	sub.w	r3, ip, r3
 8005d0e:	0c12      	lsrs	r2, r2, #16
 8005d10:	fa13 f38e 	uxtah	r3, r3, lr
 8005d14:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005d18:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d22:	45c1      	cmp	r9, r8
 8005d24:	f840 3b04 	str.w	r3, [r0], #4
 8005d28:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005d2c:	d2e8      	bcs.n	8005d00 <quorem+0xb0>
 8005d2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d36:	b922      	cbnz	r2, 8005d42 <quorem+0xf2>
 8005d38:	3b04      	subs	r3, #4
 8005d3a:	429d      	cmp	r5, r3
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	d30a      	bcc.n	8005d56 <quorem+0x106>
 8005d40:	613c      	str	r4, [r7, #16]
 8005d42:	4630      	mov	r0, r6
 8005d44:	b003      	add	sp, #12
 8005d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d4a:	6812      	ldr	r2, [r2, #0]
 8005d4c:	3b04      	subs	r3, #4
 8005d4e:	2a00      	cmp	r2, #0
 8005d50:	d1cc      	bne.n	8005cec <quorem+0x9c>
 8005d52:	3c01      	subs	r4, #1
 8005d54:	e7c7      	b.n	8005ce6 <quorem+0x96>
 8005d56:	6812      	ldr	r2, [r2, #0]
 8005d58:	3b04      	subs	r3, #4
 8005d5a:	2a00      	cmp	r2, #0
 8005d5c:	d1f0      	bne.n	8005d40 <quorem+0xf0>
 8005d5e:	3c01      	subs	r4, #1
 8005d60:	e7eb      	b.n	8005d3a <quorem+0xea>
 8005d62:	2000      	movs	r0, #0
 8005d64:	e7ee      	b.n	8005d44 <quorem+0xf4>
	...

08005d68 <_dtoa_r>:
 8005d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d6c:	ed2d 8b02 	vpush	{d8}
 8005d70:	ec57 6b10 	vmov	r6, r7, d0
 8005d74:	b095      	sub	sp, #84	; 0x54
 8005d76:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005d78:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005d7c:	9105      	str	r1, [sp, #20]
 8005d7e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005d82:	4604      	mov	r4, r0
 8005d84:	9209      	str	r2, [sp, #36]	; 0x24
 8005d86:	930f      	str	r3, [sp, #60]	; 0x3c
 8005d88:	b975      	cbnz	r5, 8005da8 <_dtoa_r+0x40>
 8005d8a:	2010      	movs	r0, #16
 8005d8c:	f000 fffc 	bl	8006d88 <malloc>
 8005d90:	4602      	mov	r2, r0
 8005d92:	6260      	str	r0, [r4, #36]	; 0x24
 8005d94:	b920      	cbnz	r0, 8005da0 <_dtoa_r+0x38>
 8005d96:	4bb2      	ldr	r3, [pc, #712]	; (8006060 <_dtoa_r+0x2f8>)
 8005d98:	21ea      	movs	r1, #234	; 0xea
 8005d9a:	48b2      	ldr	r0, [pc, #712]	; (8006064 <_dtoa_r+0x2fc>)
 8005d9c:	f001 fe04 	bl	80079a8 <__assert_func>
 8005da0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005da4:	6005      	str	r5, [r0, #0]
 8005da6:	60c5      	str	r5, [r0, #12]
 8005da8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005daa:	6819      	ldr	r1, [r3, #0]
 8005dac:	b151      	cbz	r1, 8005dc4 <_dtoa_r+0x5c>
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	604a      	str	r2, [r1, #4]
 8005db2:	2301      	movs	r3, #1
 8005db4:	4093      	lsls	r3, r2
 8005db6:	608b      	str	r3, [r1, #8]
 8005db8:	4620      	mov	r0, r4
 8005dba:	f001 f83b 	bl	8006e34 <_Bfree>
 8005dbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	601a      	str	r2, [r3, #0]
 8005dc4:	1e3b      	subs	r3, r7, #0
 8005dc6:	bfb9      	ittee	lt
 8005dc8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005dcc:	9303      	strlt	r3, [sp, #12]
 8005dce:	2300      	movge	r3, #0
 8005dd0:	f8c8 3000 	strge.w	r3, [r8]
 8005dd4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005dd8:	4ba3      	ldr	r3, [pc, #652]	; (8006068 <_dtoa_r+0x300>)
 8005dda:	bfbc      	itt	lt
 8005ddc:	2201      	movlt	r2, #1
 8005dde:	f8c8 2000 	strlt.w	r2, [r8]
 8005de2:	ea33 0309 	bics.w	r3, r3, r9
 8005de6:	d11b      	bne.n	8005e20 <_dtoa_r+0xb8>
 8005de8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005dea:	f242 730f 	movw	r3, #9999	; 0x270f
 8005dee:	6013      	str	r3, [r2, #0]
 8005df0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005df4:	4333      	orrs	r3, r6
 8005df6:	f000 857a 	beq.w	80068ee <_dtoa_r+0xb86>
 8005dfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005dfc:	b963      	cbnz	r3, 8005e18 <_dtoa_r+0xb0>
 8005dfe:	4b9b      	ldr	r3, [pc, #620]	; (800606c <_dtoa_r+0x304>)
 8005e00:	e024      	b.n	8005e4c <_dtoa_r+0xe4>
 8005e02:	4b9b      	ldr	r3, [pc, #620]	; (8006070 <_dtoa_r+0x308>)
 8005e04:	9300      	str	r3, [sp, #0]
 8005e06:	3308      	adds	r3, #8
 8005e08:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e0a:	6013      	str	r3, [r2, #0]
 8005e0c:	9800      	ldr	r0, [sp, #0]
 8005e0e:	b015      	add	sp, #84	; 0x54
 8005e10:	ecbd 8b02 	vpop	{d8}
 8005e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e18:	4b94      	ldr	r3, [pc, #592]	; (800606c <_dtoa_r+0x304>)
 8005e1a:	9300      	str	r3, [sp, #0]
 8005e1c:	3303      	adds	r3, #3
 8005e1e:	e7f3      	b.n	8005e08 <_dtoa_r+0xa0>
 8005e20:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e24:	2200      	movs	r2, #0
 8005e26:	ec51 0b17 	vmov	r0, r1, d7
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005e30:	f7fa fe6a 	bl	8000b08 <__aeabi_dcmpeq>
 8005e34:	4680      	mov	r8, r0
 8005e36:	b158      	cbz	r0, 8005e50 <_dtoa_r+0xe8>
 8005e38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	6013      	str	r3, [r2, #0]
 8005e3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 8551 	beq.w	80068e8 <_dtoa_r+0xb80>
 8005e46:	488b      	ldr	r0, [pc, #556]	; (8006074 <_dtoa_r+0x30c>)
 8005e48:	6018      	str	r0, [r3, #0]
 8005e4a:	1e43      	subs	r3, r0, #1
 8005e4c:	9300      	str	r3, [sp, #0]
 8005e4e:	e7dd      	b.n	8005e0c <_dtoa_r+0xa4>
 8005e50:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005e54:	aa12      	add	r2, sp, #72	; 0x48
 8005e56:	a913      	add	r1, sp, #76	; 0x4c
 8005e58:	4620      	mov	r0, r4
 8005e5a:	f001 facd 	bl	80073f8 <__d2b>
 8005e5e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005e62:	4683      	mov	fp, r0
 8005e64:	2d00      	cmp	r5, #0
 8005e66:	d07c      	beq.n	8005f62 <_dtoa_r+0x1fa>
 8005e68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e6a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005e6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e72:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005e76:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005e7a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005e7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005e82:	4b7d      	ldr	r3, [pc, #500]	; (8006078 <_dtoa_r+0x310>)
 8005e84:	2200      	movs	r2, #0
 8005e86:	4630      	mov	r0, r6
 8005e88:	4639      	mov	r1, r7
 8005e8a:	f7fa fa1d 	bl	80002c8 <__aeabi_dsub>
 8005e8e:	a36e      	add	r3, pc, #440	; (adr r3, 8006048 <_dtoa_r+0x2e0>)
 8005e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e94:	f7fa fbd0 	bl	8000638 <__aeabi_dmul>
 8005e98:	a36d      	add	r3, pc, #436	; (adr r3, 8006050 <_dtoa_r+0x2e8>)
 8005e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9e:	f7fa fa15 	bl	80002cc <__adddf3>
 8005ea2:	4606      	mov	r6, r0
 8005ea4:	4628      	mov	r0, r5
 8005ea6:	460f      	mov	r7, r1
 8005ea8:	f7fa fb5c 	bl	8000564 <__aeabi_i2d>
 8005eac:	a36a      	add	r3, pc, #424	; (adr r3, 8006058 <_dtoa_r+0x2f0>)
 8005eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb2:	f7fa fbc1 	bl	8000638 <__aeabi_dmul>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	460b      	mov	r3, r1
 8005eba:	4630      	mov	r0, r6
 8005ebc:	4639      	mov	r1, r7
 8005ebe:	f7fa fa05 	bl	80002cc <__adddf3>
 8005ec2:	4606      	mov	r6, r0
 8005ec4:	460f      	mov	r7, r1
 8005ec6:	f7fa fe67 	bl	8000b98 <__aeabi_d2iz>
 8005eca:	2200      	movs	r2, #0
 8005ecc:	4682      	mov	sl, r0
 8005ece:	2300      	movs	r3, #0
 8005ed0:	4630      	mov	r0, r6
 8005ed2:	4639      	mov	r1, r7
 8005ed4:	f7fa fe22 	bl	8000b1c <__aeabi_dcmplt>
 8005ed8:	b148      	cbz	r0, 8005eee <_dtoa_r+0x186>
 8005eda:	4650      	mov	r0, sl
 8005edc:	f7fa fb42 	bl	8000564 <__aeabi_i2d>
 8005ee0:	4632      	mov	r2, r6
 8005ee2:	463b      	mov	r3, r7
 8005ee4:	f7fa fe10 	bl	8000b08 <__aeabi_dcmpeq>
 8005ee8:	b908      	cbnz	r0, 8005eee <_dtoa_r+0x186>
 8005eea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005eee:	f1ba 0f16 	cmp.w	sl, #22
 8005ef2:	d854      	bhi.n	8005f9e <_dtoa_r+0x236>
 8005ef4:	4b61      	ldr	r3, [pc, #388]	; (800607c <_dtoa_r+0x314>)
 8005ef6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005efe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005f02:	f7fa fe0b 	bl	8000b1c <__aeabi_dcmplt>
 8005f06:	2800      	cmp	r0, #0
 8005f08:	d04b      	beq.n	8005fa2 <_dtoa_r+0x23a>
 8005f0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f0e:	2300      	movs	r3, #0
 8005f10:	930e      	str	r3, [sp, #56]	; 0x38
 8005f12:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f14:	1b5d      	subs	r5, r3, r5
 8005f16:	1e6b      	subs	r3, r5, #1
 8005f18:	9304      	str	r3, [sp, #16]
 8005f1a:	bf43      	ittte	mi
 8005f1c:	2300      	movmi	r3, #0
 8005f1e:	f1c5 0801 	rsbmi	r8, r5, #1
 8005f22:	9304      	strmi	r3, [sp, #16]
 8005f24:	f04f 0800 	movpl.w	r8, #0
 8005f28:	f1ba 0f00 	cmp.w	sl, #0
 8005f2c:	db3b      	blt.n	8005fa6 <_dtoa_r+0x23e>
 8005f2e:	9b04      	ldr	r3, [sp, #16]
 8005f30:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005f34:	4453      	add	r3, sl
 8005f36:	9304      	str	r3, [sp, #16]
 8005f38:	2300      	movs	r3, #0
 8005f3a:	9306      	str	r3, [sp, #24]
 8005f3c:	9b05      	ldr	r3, [sp, #20]
 8005f3e:	2b09      	cmp	r3, #9
 8005f40:	d869      	bhi.n	8006016 <_dtoa_r+0x2ae>
 8005f42:	2b05      	cmp	r3, #5
 8005f44:	bfc4      	itt	gt
 8005f46:	3b04      	subgt	r3, #4
 8005f48:	9305      	strgt	r3, [sp, #20]
 8005f4a:	9b05      	ldr	r3, [sp, #20]
 8005f4c:	f1a3 0302 	sub.w	r3, r3, #2
 8005f50:	bfcc      	ite	gt
 8005f52:	2500      	movgt	r5, #0
 8005f54:	2501      	movle	r5, #1
 8005f56:	2b03      	cmp	r3, #3
 8005f58:	d869      	bhi.n	800602e <_dtoa_r+0x2c6>
 8005f5a:	e8df f003 	tbb	[pc, r3]
 8005f5e:	4e2c      	.short	0x4e2c
 8005f60:	5a4c      	.short	0x5a4c
 8005f62:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005f66:	441d      	add	r5, r3
 8005f68:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005f6c:	2b20      	cmp	r3, #32
 8005f6e:	bfc1      	itttt	gt
 8005f70:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005f74:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005f78:	fa09 f303 	lslgt.w	r3, r9, r3
 8005f7c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005f80:	bfda      	itte	le
 8005f82:	f1c3 0320 	rsble	r3, r3, #32
 8005f86:	fa06 f003 	lslle.w	r0, r6, r3
 8005f8a:	4318      	orrgt	r0, r3
 8005f8c:	f7fa fada 	bl	8000544 <__aeabi_ui2d>
 8005f90:	2301      	movs	r3, #1
 8005f92:	4606      	mov	r6, r0
 8005f94:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005f98:	3d01      	subs	r5, #1
 8005f9a:	9310      	str	r3, [sp, #64]	; 0x40
 8005f9c:	e771      	b.n	8005e82 <_dtoa_r+0x11a>
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e7b6      	b.n	8005f10 <_dtoa_r+0x1a8>
 8005fa2:	900e      	str	r0, [sp, #56]	; 0x38
 8005fa4:	e7b5      	b.n	8005f12 <_dtoa_r+0x1aa>
 8005fa6:	f1ca 0300 	rsb	r3, sl, #0
 8005faa:	9306      	str	r3, [sp, #24]
 8005fac:	2300      	movs	r3, #0
 8005fae:	eba8 080a 	sub.w	r8, r8, sl
 8005fb2:	930d      	str	r3, [sp, #52]	; 0x34
 8005fb4:	e7c2      	b.n	8005f3c <_dtoa_r+0x1d4>
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	9308      	str	r3, [sp, #32]
 8005fba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	dc39      	bgt.n	8006034 <_dtoa_r+0x2cc>
 8005fc0:	f04f 0901 	mov.w	r9, #1
 8005fc4:	f8cd 9004 	str.w	r9, [sp, #4]
 8005fc8:	464b      	mov	r3, r9
 8005fca:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005fce:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	6042      	str	r2, [r0, #4]
 8005fd4:	2204      	movs	r2, #4
 8005fd6:	f102 0614 	add.w	r6, r2, #20
 8005fda:	429e      	cmp	r6, r3
 8005fdc:	6841      	ldr	r1, [r0, #4]
 8005fde:	d92f      	bls.n	8006040 <_dtoa_r+0x2d8>
 8005fe0:	4620      	mov	r0, r4
 8005fe2:	f000 fee7 	bl	8006db4 <_Balloc>
 8005fe6:	9000      	str	r0, [sp, #0]
 8005fe8:	2800      	cmp	r0, #0
 8005fea:	d14b      	bne.n	8006084 <_dtoa_r+0x31c>
 8005fec:	4b24      	ldr	r3, [pc, #144]	; (8006080 <_dtoa_r+0x318>)
 8005fee:	4602      	mov	r2, r0
 8005ff0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005ff4:	e6d1      	b.n	8005d9a <_dtoa_r+0x32>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e7de      	b.n	8005fb8 <_dtoa_r+0x250>
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	9308      	str	r3, [sp, #32]
 8005ffe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006000:	eb0a 0903 	add.w	r9, sl, r3
 8006004:	f109 0301 	add.w	r3, r9, #1
 8006008:	2b01      	cmp	r3, #1
 800600a:	9301      	str	r3, [sp, #4]
 800600c:	bfb8      	it	lt
 800600e:	2301      	movlt	r3, #1
 8006010:	e7dd      	b.n	8005fce <_dtoa_r+0x266>
 8006012:	2301      	movs	r3, #1
 8006014:	e7f2      	b.n	8005ffc <_dtoa_r+0x294>
 8006016:	2501      	movs	r5, #1
 8006018:	2300      	movs	r3, #0
 800601a:	9305      	str	r3, [sp, #20]
 800601c:	9508      	str	r5, [sp, #32]
 800601e:	f04f 39ff 	mov.w	r9, #4294967295
 8006022:	2200      	movs	r2, #0
 8006024:	f8cd 9004 	str.w	r9, [sp, #4]
 8006028:	2312      	movs	r3, #18
 800602a:	9209      	str	r2, [sp, #36]	; 0x24
 800602c:	e7cf      	b.n	8005fce <_dtoa_r+0x266>
 800602e:	2301      	movs	r3, #1
 8006030:	9308      	str	r3, [sp, #32]
 8006032:	e7f4      	b.n	800601e <_dtoa_r+0x2b6>
 8006034:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006038:	f8cd 9004 	str.w	r9, [sp, #4]
 800603c:	464b      	mov	r3, r9
 800603e:	e7c6      	b.n	8005fce <_dtoa_r+0x266>
 8006040:	3101      	adds	r1, #1
 8006042:	6041      	str	r1, [r0, #4]
 8006044:	0052      	lsls	r2, r2, #1
 8006046:	e7c6      	b.n	8005fd6 <_dtoa_r+0x26e>
 8006048:	636f4361 	.word	0x636f4361
 800604c:	3fd287a7 	.word	0x3fd287a7
 8006050:	8b60c8b3 	.word	0x8b60c8b3
 8006054:	3fc68a28 	.word	0x3fc68a28
 8006058:	509f79fb 	.word	0x509f79fb
 800605c:	3fd34413 	.word	0x3fd34413
 8006060:	08008515 	.word	0x08008515
 8006064:	0800852c 	.word	0x0800852c
 8006068:	7ff00000 	.word	0x7ff00000
 800606c:	08008511 	.word	0x08008511
 8006070:	08008508 	.word	0x08008508
 8006074:	080084e5 	.word	0x080084e5
 8006078:	3ff80000 	.word	0x3ff80000
 800607c:	08008688 	.word	0x08008688
 8006080:	0800858b 	.word	0x0800858b
 8006084:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006086:	9a00      	ldr	r2, [sp, #0]
 8006088:	601a      	str	r2, [r3, #0]
 800608a:	9b01      	ldr	r3, [sp, #4]
 800608c:	2b0e      	cmp	r3, #14
 800608e:	f200 80ad 	bhi.w	80061ec <_dtoa_r+0x484>
 8006092:	2d00      	cmp	r5, #0
 8006094:	f000 80aa 	beq.w	80061ec <_dtoa_r+0x484>
 8006098:	f1ba 0f00 	cmp.w	sl, #0
 800609c:	dd36      	ble.n	800610c <_dtoa_r+0x3a4>
 800609e:	4ac3      	ldr	r2, [pc, #780]	; (80063ac <_dtoa_r+0x644>)
 80060a0:	f00a 030f 	and.w	r3, sl, #15
 80060a4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80060a8:	ed93 7b00 	vldr	d7, [r3]
 80060ac:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80060b0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80060b4:	eeb0 8a47 	vmov.f32	s16, s14
 80060b8:	eef0 8a67 	vmov.f32	s17, s15
 80060bc:	d016      	beq.n	80060ec <_dtoa_r+0x384>
 80060be:	4bbc      	ldr	r3, [pc, #752]	; (80063b0 <_dtoa_r+0x648>)
 80060c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80060c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80060c8:	f7fa fbe0 	bl	800088c <__aeabi_ddiv>
 80060cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060d0:	f007 070f 	and.w	r7, r7, #15
 80060d4:	2503      	movs	r5, #3
 80060d6:	4eb6      	ldr	r6, [pc, #728]	; (80063b0 <_dtoa_r+0x648>)
 80060d8:	b957      	cbnz	r7, 80060f0 <_dtoa_r+0x388>
 80060da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060de:	ec53 2b18 	vmov	r2, r3, d8
 80060e2:	f7fa fbd3 	bl	800088c <__aeabi_ddiv>
 80060e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060ea:	e029      	b.n	8006140 <_dtoa_r+0x3d8>
 80060ec:	2502      	movs	r5, #2
 80060ee:	e7f2      	b.n	80060d6 <_dtoa_r+0x36e>
 80060f0:	07f9      	lsls	r1, r7, #31
 80060f2:	d508      	bpl.n	8006106 <_dtoa_r+0x39e>
 80060f4:	ec51 0b18 	vmov	r0, r1, d8
 80060f8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80060fc:	f7fa fa9c 	bl	8000638 <__aeabi_dmul>
 8006100:	ec41 0b18 	vmov	d8, r0, r1
 8006104:	3501      	adds	r5, #1
 8006106:	107f      	asrs	r7, r7, #1
 8006108:	3608      	adds	r6, #8
 800610a:	e7e5      	b.n	80060d8 <_dtoa_r+0x370>
 800610c:	f000 80a6 	beq.w	800625c <_dtoa_r+0x4f4>
 8006110:	f1ca 0600 	rsb	r6, sl, #0
 8006114:	4ba5      	ldr	r3, [pc, #660]	; (80063ac <_dtoa_r+0x644>)
 8006116:	4fa6      	ldr	r7, [pc, #664]	; (80063b0 <_dtoa_r+0x648>)
 8006118:	f006 020f 	and.w	r2, r6, #15
 800611c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006124:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006128:	f7fa fa86 	bl	8000638 <__aeabi_dmul>
 800612c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006130:	1136      	asrs	r6, r6, #4
 8006132:	2300      	movs	r3, #0
 8006134:	2502      	movs	r5, #2
 8006136:	2e00      	cmp	r6, #0
 8006138:	f040 8085 	bne.w	8006246 <_dtoa_r+0x4de>
 800613c:	2b00      	cmp	r3, #0
 800613e:	d1d2      	bne.n	80060e6 <_dtoa_r+0x37e>
 8006140:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006142:	2b00      	cmp	r3, #0
 8006144:	f000 808c 	beq.w	8006260 <_dtoa_r+0x4f8>
 8006148:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800614c:	4b99      	ldr	r3, [pc, #612]	; (80063b4 <_dtoa_r+0x64c>)
 800614e:	2200      	movs	r2, #0
 8006150:	4630      	mov	r0, r6
 8006152:	4639      	mov	r1, r7
 8006154:	f7fa fce2 	bl	8000b1c <__aeabi_dcmplt>
 8006158:	2800      	cmp	r0, #0
 800615a:	f000 8081 	beq.w	8006260 <_dtoa_r+0x4f8>
 800615e:	9b01      	ldr	r3, [sp, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d07d      	beq.n	8006260 <_dtoa_r+0x4f8>
 8006164:	f1b9 0f00 	cmp.w	r9, #0
 8006168:	dd3c      	ble.n	80061e4 <_dtoa_r+0x47c>
 800616a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800616e:	9307      	str	r3, [sp, #28]
 8006170:	2200      	movs	r2, #0
 8006172:	4b91      	ldr	r3, [pc, #580]	; (80063b8 <_dtoa_r+0x650>)
 8006174:	4630      	mov	r0, r6
 8006176:	4639      	mov	r1, r7
 8006178:	f7fa fa5e 	bl	8000638 <__aeabi_dmul>
 800617c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006180:	3501      	adds	r5, #1
 8006182:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006186:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800618a:	4628      	mov	r0, r5
 800618c:	f7fa f9ea 	bl	8000564 <__aeabi_i2d>
 8006190:	4632      	mov	r2, r6
 8006192:	463b      	mov	r3, r7
 8006194:	f7fa fa50 	bl	8000638 <__aeabi_dmul>
 8006198:	4b88      	ldr	r3, [pc, #544]	; (80063bc <_dtoa_r+0x654>)
 800619a:	2200      	movs	r2, #0
 800619c:	f7fa f896 	bl	80002cc <__adddf3>
 80061a0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80061a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061a8:	9303      	str	r3, [sp, #12]
 80061aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d15c      	bne.n	800626a <_dtoa_r+0x502>
 80061b0:	4b83      	ldr	r3, [pc, #524]	; (80063c0 <_dtoa_r+0x658>)
 80061b2:	2200      	movs	r2, #0
 80061b4:	4630      	mov	r0, r6
 80061b6:	4639      	mov	r1, r7
 80061b8:	f7fa f886 	bl	80002c8 <__aeabi_dsub>
 80061bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061c0:	4606      	mov	r6, r0
 80061c2:	460f      	mov	r7, r1
 80061c4:	f7fa fcc8 	bl	8000b58 <__aeabi_dcmpgt>
 80061c8:	2800      	cmp	r0, #0
 80061ca:	f040 8296 	bne.w	80066fa <_dtoa_r+0x992>
 80061ce:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80061d2:	4630      	mov	r0, r6
 80061d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80061d8:	4639      	mov	r1, r7
 80061da:	f7fa fc9f 	bl	8000b1c <__aeabi_dcmplt>
 80061de:	2800      	cmp	r0, #0
 80061e0:	f040 8288 	bne.w	80066f4 <_dtoa_r+0x98c>
 80061e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80061e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80061ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f2c0 8158 	blt.w	80064a4 <_dtoa_r+0x73c>
 80061f4:	f1ba 0f0e 	cmp.w	sl, #14
 80061f8:	f300 8154 	bgt.w	80064a4 <_dtoa_r+0x73c>
 80061fc:	4b6b      	ldr	r3, [pc, #428]	; (80063ac <_dtoa_r+0x644>)
 80061fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006202:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006206:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006208:	2b00      	cmp	r3, #0
 800620a:	f280 80e3 	bge.w	80063d4 <_dtoa_r+0x66c>
 800620e:	9b01      	ldr	r3, [sp, #4]
 8006210:	2b00      	cmp	r3, #0
 8006212:	f300 80df 	bgt.w	80063d4 <_dtoa_r+0x66c>
 8006216:	f040 826d 	bne.w	80066f4 <_dtoa_r+0x98c>
 800621a:	4b69      	ldr	r3, [pc, #420]	; (80063c0 <_dtoa_r+0x658>)
 800621c:	2200      	movs	r2, #0
 800621e:	4640      	mov	r0, r8
 8006220:	4649      	mov	r1, r9
 8006222:	f7fa fa09 	bl	8000638 <__aeabi_dmul>
 8006226:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800622a:	f7fa fc8b 	bl	8000b44 <__aeabi_dcmpge>
 800622e:	9e01      	ldr	r6, [sp, #4]
 8006230:	4637      	mov	r7, r6
 8006232:	2800      	cmp	r0, #0
 8006234:	f040 8243 	bne.w	80066be <_dtoa_r+0x956>
 8006238:	9d00      	ldr	r5, [sp, #0]
 800623a:	2331      	movs	r3, #49	; 0x31
 800623c:	f805 3b01 	strb.w	r3, [r5], #1
 8006240:	f10a 0a01 	add.w	sl, sl, #1
 8006244:	e23f      	b.n	80066c6 <_dtoa_r+0x95e>
 8006246:	07f2      	lsls	r2, r6, #31
 8006248:	d505      	bpl.n	8006256 <_dtoa_r+0x4ee>
 800624a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800624e:	f7fa f9f3 	bl	8000638 <__aeabi_dmul>
 8006252:	3501      	adds	r5, #1
 8006254:	2301      	movs	r3, #1
 8006256:	1076      	asrs	r6, r6, #1
 8006258:	3708      	adds	r7, #8
 800625a:	e76c      	b.n	8006136 <_dtoa_r+0x3ce>
 800625c:	2502      	movs	r5, #2
 800625e:	e76f      	b.n	8006140 <_dtoa_r+0x3d8>
 8006260:	9b01      	ldr	r3, [sp, #4]
 8006262:	f8cd a01c 	str.w	sl, [sp, #28]
 8006266:	930c      	str	r3, [sp, #48]	; 0x30
 8006268:	e78d      	b.n	8006186 <_dtoa_r+0x41e>
 800626a:	9900      	ldr	r1, [sp, #0]
 800626c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800626e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006270:	4b4e      	ldr	r3, [pc, #312]	; (80063ac <_dtoa_r+0x644>)
 8006272:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006276:	4401      	add	r1, r0
 8006278:	9102      	str	r1, [sp, #8]
 800627a:	9908      	ldr	r1, [sp, #32]
 800627c:	eeb0 8a47 	vmov.f32	s16, s14
 8006280:	eef0 8a67 	vmov.f32	s17, s15
 8006284:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006288:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800628c:	2900      	cmp	r1, #0
 800628e:	d045      	beq.n	800631c <_dtoa_r+0x5b4>
 8006290:	494c      	ldr	r1, [pc, #304]	; (80063c4 <_dtoa_r+0x65c>)
 8006292:	2000      	movs	r0, #0
 8006294:	f7fa fafa 	bl	800088c <__aeabi_ddiv>
 8006298:	ec53 2b18 	vmov	r2, r3, d8
 800629c:	f7fa f814 	bl	80002c8 <__aeabi_dsub>
 80062a0:	9d00      	ldr	r5, [sp, #0]
 80062a2:	ec41 0b18 	vmov	d8, r0, r1
 80062a6:	4639      	mov	r1, r7
 80062a8:	4630      	mov	r0, r6
 80062aa:	f7fa fc75 	bl	8000b98 <__aeabi_d2iz>
 80062ae:	900c      	str	r0, [sp, #48]	; 0x30
 80062b0:	f7fa f958 	bl	8000564 <__aeabi_i2d>
 80062b4:	4602      	mov	r2, r0
 80062b6:	460b      	mov	r3, r1
 80062b8:	4630      	mov	r0, r6
 80062ba:	4639      	mov	r1, r7
 80062bc:	f7fa f804 	bl	80002c8 <__aeabi_dsub>
 80062c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062c2:	3330      	adds	r3, #48	; 0x30
 80062c4:	f805 3b01 	strb.w	r3, [r5], #1
 80062c8:	ec53 2b18 	vmov	r2, r3, d8
 80062cc:	4606      	mov	r6, r0
 80062ce:	460f      	mov	r7, r1
 80062d0:	f7fa fc24 	bl	8000b1c <__aeabi_dcmplt>
 80062d4:	2800      	cmp	r0, #0
 80062d6:	d165      	bne.n	80063a4 <_dtoa_r+0x63c>
 80062d8:	4632      	mov	r2, r6
 80062da:	463b      	mov	r3, r7
 80062dc:	4935      	ldr	r1, [pc, #212]	; (80063b4 <_dtoa_r+0x64c>)
 80062de:	2000      	movs	r0, #0
 80062e0:	f7f9 fff2 	bl	80002c8 <__aeabi_dsub>
 80062e4:	ec53 2b18 	vmov	r2, r3, d8
 80062e8:	f7fa fc18 	bl	8000b1c <__aeabi_dcmplt>
 80062ec:	2800      	cmp	r0, #0
 80062ee:	f040 80b9 	bne.w	8006464 <_dtoa_r+0x6fc>
 80062f2:	9b02      	ldr	r3, [sp, #8]
 80062f4:	429d      	cmp	r5, r3
 80062f6:	f43f af75 	beq.w	80061e4 <_dtoa_r+0x47c>
 80062fa:	4b2f      	ldr	r3, [pc, #188]	; (80063b8 <_dtoa_r+0x650>)
 80062fc:	ec51 0b18 	vmov	r0, r1, d8
 8006300:	2200      	movs	r2, #0
 8006302:	f7fa f999 	bl	8000638 <__aeabi_dmul>
 8006306:	4b2c      	ldr	r3, [pc, #176]	; (80063b8 <_dtoa_r+0x650>)
 8006308:	ec41 0b18 	vmov	d8, r0, r1
 800630c:	2200      	movs	r2, #0
 800630e:	4630      	mov	r0, r6
 8006310:	4639      	mov	r1, r7
 8006312:	f7fa f991 	bl	8000638 <__aeabi_dmul>
 8006316:	4606      	mov	r6, r0
 8006318:	460f      	mov	r7, r1
 800631a:	e7c4      	b.n	80062a6 <_dtoa_r+0x53e>
 800631c:	ec51 0b17 	vmov	r0, r1, d7
 8006320:	f7fa f98a 	bl	8000638 <__aeabi_dmul>
 8006324:	9b02      	ldr	r3, [sp, #8]
 8006326:	9d00      	ldr	r5, [sp, #0]
 8006328:	930c      	str	r3, [sp, #48]	; 0x30
 800632a:	ec41 0b18 	vmov	d8, r0, r1
 800632e:	4639      	mov	r1, r7
 8006330:	4630      	mov	r0, r6
 8006332:	f7fa fc31 	bl	8000b98 <__aeabi_d2iz>
 8006336:	9011      	str	r0, [sp, #68]	; 0x44
 8006338:	f7fa f914 	bl	8000564 <__aeabi_i2d>
 800633c:	4602      	mov	r2, r0
 800633e:	460b      	mov	r3, r1
 8006340:	4630      	mov	r0, r6
 8006342:	4639      	mov	r1, r7
 8006344:	f7f9 ffc0 	bl	80002c8 <__aeabi_dsub>
 8006348:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800634a:	3330      	adds	r3, #48	; 0x30
 800634c:	f805 3b01 	strb.w	r3, [r5], #1
 8006350:	9b02      	ldr	r3, [sp, #8]
 8006352:	429d      	cmp	r5, r3
 8006354:	4606      	mov	r6, r0
 8006356:	460f      	mov	r7, r1
 8006358:	f04f 0200 	mov.w	r2, #0
 800635c:	d134      	bne.n	80063c8 <_dtoa_r+0x660>
 800635e:	4b19      	ldr	r3, [pc, #100]	; (80063c4 <_dtoa_r+0x65c>)
 8006360:	ec51 0b18 	vmov	r0, r1, d8
 8006364:	f7f9 ffb2 	bl	80002cc <__adddf3>
 8006368:	4602      	mov	r2, r0
 800636a:	460b      	mov	r3, r1
 800636c:	4630      	mov	r0, r6
 800636e:	4639      	mov	r1, r7
 8006370:	f7fa fbf2 	bl	8000b58 <__aeabi_dcmpgt>
 8006374:	2800      	cmp	r0, #0
 8006376:	d175      	bne.n	8006464 <_dtoa_r+0x6fc>
 8006378:	ec53 2b18 	vmov	r2, r3, d8
 800637c:	4911      	ldr	r1, [pc, #68]	; (80063c4 <_dtoa_r+0x65c>)
 800637e:	2000      	movs	r0, #0
 8006380:	f7f9 ffa2 	bl	80002c8 <__aeabi_dsub>
 8006384:	4602      	mov	r2, r0
 8006386:	460b      	mov	r3, r1
 8006388:	4630      	mov	r0, r6
 800638a:	4639      	mov	r1, r7
 800638c:	f7fa fbc6 	bl	8000b1c <__aeabi_dcmplt>
 8006390:	2800      	cmp	r0, #0
 8006392:	f43f af27 	beq.w	80061e4 <_dtoa_r+0x47c>
 8006396:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006398:	1e6b      	subs	r3, r5, #1
 800639a:	930c      	str	r3, [sp, #48]	; 0x30
 800639c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80063a0:	2b30      	cmp	r3, #48	; 0x30
 80063a2:	d0f8      	beq.n	8006396 <_dtoa_r+0x62e>
 80063a4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80063a8:	e04a      	b.n	8006440 <_dtoa_r+0x6d8>
 80063aa:	bf00      	nop
 80063ac:	08008688 	.word	0x08008688
 80063b0:	08008660 	.word	0x08008660
 80063b4:	3ff00000 	.word	0x3ff00000
 80063b8:	40240000 	.word	0x40240000
 80063bc:	401c0000 	.word	0x401c0000
 80063c0:	40140000 	.word	0x40140000
 80063c4:	3fe00000 	.word	0x3fe00000
 80063c8:	4baf      	ldr	r3, [pc, #700]	; (8006688 <_dtoa_r+0x920>)
 80063ca:	f7fa f935 	bl	8000638 <__aeabi_dmul>
 80063ce:	4606      	mov	r6, r0
 80063d0:	460f      	mov	r7, r1
 80063d2:	e7ac      	b.n	800632e <_dtoa_r+0x5c6>
 80063d4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80063d8:	9d00      	ldr	r5, [sp, #0]
 80063da:	4642      	mov	r2, r8
 80063dc:	464b      	mov	r3, r9
 80063de:	4630      	mov	r0, r6
 80063e0:	4639      	mov	r1, r7
 80063e2:	f7fa fa53 	bl	800088c <__aeabi_ddiv>
 80063e6:	f7fa fbd7 	bl	8000b98 <__aeabi_d2iz>
 80063ea:	9002      	str	r0, [sp, #8]
 80063ec:	f7fa f8ba 	bl	8000564 <__aeabi_i2d>
 80063f0:	4642      	mov	r2, r8
 80063f2:	464b      	mov	r3, r9
 80063f4:	f7fa f920 	bl	8000638 <__aeabi_dmul>
 80063f8:	4602      	mov	r2, r0
 80063fa:	460b      	mov	r3, r1
 80063fc:	4630      	mov	r0, r6
 80063fe:	4639      	mov	r1, r7
 8006400:	f7f9 ff62 	bl	80002c8 <__aeabi_dsub>
 8006404:	9e02      	ldr	r6, [sp, #8]
 8006406:	9f01      	ldr	r7, [sp, #4]
 8006408:	3630      	adds	r6, #48	; 0x30
 800640a:	f805 6b01 	strb.w	r6, [r5], #1
 800640e:	9e00      	ldr	r6, [sp, #0]
 8006410:	1bae      	subs	r6, r5, r6
 8006412:	42b7      	cmp	r7, r6
 8006414:	4602      	mov	r2, r0
 8006416:	460b      	mov	r3, r1
 8006418:	d137      	bne.n	800648a <_dtoa_r+0x722>
 800641a:	f7f9 ff57 	bl	80002cc <__adddf3>
 800641e:	4642      	mov	r2, r8
 8006420:	464b      	mov	r3, r9
 8006422:	4606      	mov	r6, r0
 8006424:	460f      	mov	r7, r1
 8006426:	f7fa fb97 	bl	8000b58 <__aeabi_dcmpgt>
 800642a:	b9c8      	cbnz	r0, 8006460 <_dtoa_r+0x6f8>
 800642c:	4642      	mov	r2, r8
 800642e:	464b      	mov	r3, r9
 8006430:	4630      	mov	r0, r6
 8006432:	4639      	mov	r1, r7
 8006434:	f7fa fb68 	bl	8000b08 <__aeabi_dcmpeq>
 8006438:	b110      	cbz	r0, 8006440 <_dtoa_r+0x6d8>
 800643a:	9b02      	ldr	r3, [sp, #8]
 800643c:	07d9      	lsls	r1, r3, #31
 800643e:	d40f      	bmi.n	8006460 <_dtoa_r+0x6f8>
 8006440:	4620      	mov	r0, r4
 8006442:	4659      	mov	r1, fp
 8006444:	f000 fcf6 	bl	8006e34 <_Bfree>
 8006448:	2300      	movs	r3, #0
 800644a:	702b      	strb	r3, [r5, #0]
 800644c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800644e:	f10a 0001 	add.w	r0, sl, #1
 8006452:	6018      	str	r0, [r3, #0]
 8006454:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006456:	2b00      	cmp	r3, #0
 8006458:	f43f acd8 	beq.w	8005e0c <_dtoa_r+0xa4>
 800645c:	601d      	str	r5, [r3, #0]
 800645e:	e4d5      	b.n	8005e0c <_dtoa_r+0xa4>
 8006460:	f8cd a01c 	str.w	sl, [sp, #28]
 8006464:	462b      	mov	r3, r5
 8006466:	461d      	mov	r5, r3
 8006468:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800646c:	2a39      	cmp	r2, #57	; 0x39
 800646e:	d108      	bne.n	8006482 <_dtoa_r+0x71a>
 8006470:	9a00      	ldr	r2, [sp, #0]
 8006472:	429a      	cmp	r2, r3
 8006474:	d1f7      	bne.n	8006466 <_dtoa_r+0x6fe>
 8006476:	9a07      	ldr	r2, [sp, #28]
 8006478:	9900      	ldr	r1, [sp, #0]
 800647a:	3201      	adds	r2, #1
 800647c:	9207      	str	r2, [sp, #28]
 800647e:	2230      	movs	r2, #48	; 0x30
 8006480:	700a      	strb	r2, [r1, #0]
 8006482:	781a      	ldrb	r2, [r3, #0]
 8006484:	3201      	adds	r2, #1
 8006486:	701a      	strb	r2, [r3, #0]
 8006488:	e78c      	b.n	80063a4 <_dtoa_r+0x63c>
 800648a:	4b7f      	ldr	r3, [pc, #508]	; (8006688 <_dtoa_r+0x920>)
 800648c:	2200      	movs	r2, #0
 800648e:	f7fa f8d3 	bl	8000638 <__aeabi_dmul>
 8006492:	2200      	movs	r2, #0
 8006494:	2300      	movs	r3, #0
 8006496:	4606      	mov	r6, r0
 8006498:	460f      	mov	r7, r1
 800649a:	f7fa fb35 	bl	8000b08 <__aeabi_dcmpeq>
 800649e:	2800      	cmp	r0, #0
 80064a0:	d09b      	beq.n	80063da <_dtoa_r+0x672>
 80064a2:	e7cd      	b.n	8006440 <_dtoa_r+0x6d8>
 80064a4:	9a08      	ldr	r2, [sp, #32]
 80064a6:	2a00      	cmp	r2, #0
 80064a8:	f000 80c4 	beq.w	8006634 <_dtoa_r+0x8cc>
 80064ac:	9a05      	ldr	r2, [sp, #20]
 80064ae:	2a01      	cmp	r2, #1
 80064b0:	f300 80a8 	bgt.w	8006604 <_dtoa_r+0x89c>
 80064b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80064b6:	2a00      	cmp	r2, #0
 80064b8:	f000 80a0 	beq.w	80065fc <_dtoa_r+0x894>
 80064bc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80064c0:	9e06      	ldr	r6, [sp, #24]
 80064c2:	4645      	mov	r5, r8
 80064c4:	9a04      	ldr	r2, [sp, #16]
 80064c6:	2101      	movs	r1, #1
 80064c8:	441a      	add	r2, r3
 80064ca:	4620      	mov	r0, r4
 80064cc:	4498      	add	r8, r3
 80064ce:	9204      	str	r2, [sp, #16]
 80064d0:	f000 fd6c 	bl	8006fac <__i2b>
 80064d4:	4607      	mov	r7, r0
 80064d6:	2d00      	cmp	r5, #0
 80064d8:	dd0b      	ble.n	80064f2 <_dtoa_r+0x78a>
 80064da:	9b04      	ldr	r3, [sp, #16]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	dd08      	ble.n	80064f2 <_dtoa_r+0x78a>
 80064e0:	42ab      	cmp	r3, r5
 80064e2:	9a04      	ldr	r2, [sp, #16]
 80064e4:	bfa8      	it	ge
 80064e6:	462b      	movge	r3, r5
 80064e8:	eba8 0803 	sub.w	r8, r8, r3
 80064ec:	1aed      	subs	r5, r5, r3
 80064ee:	1ad3      	subs	r3, r2, r3
 80064f0:	9304      	str	r3, [sp, #16]
 80064f2:	9b06      	ldr	r3, [sp, #24]
 80064f4:	b1fb      	cbz	r3, 8006536 <_dtoa_r+0x7ce>
 80064f6:	9b08      	ldr	r3, [sp, #32]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	f000 809f 	beq.w	800663c <_dtoa_r+0x8d4>
 80064fe:	2e00      	cmp	r6, #0
 8006500:	dd11      	ble.n	8006526 <_dtoa_r+0x7be>
 8006502:	4639      	mov	r1, r7
 8006504:	4632      	mov	r2, r6
 8006506:	4620      	mov	r0, r4
 8006508:	f000 fe0c 	bl	8007124 <__pow5mult>
 800650c:	465a      	mov	r2, fp
 800650e:	4601      	mov	r1, r0
 8006510:	4607      	mov	r7, r0
 8006512:	4620      	mov	r0, r4
 8006514:	f000 fd60 	bl	8006fd8 <__multiply>
 8006518:	4659      	mov	r1, fp
 800651a:	9007      	str	r0, [sp, #28]
 800651c:	4620      	mov	r0, r4
 800651e:	f000 fc89 	bl	8006e34 <_Bfree>
 8006522:	9b07      	ldr	r3, [sp, #28]
 8006524:	469b      	mov	fp, r3
 8006526:	9b06      	ldr	r3, [sp, #24]
 8006528:	1b9a      	subs	r2, r3, r6
 800652a:	d004      	beq.n	8006536 <_dtoa_r+0x7ce>
 800652c:	4659      	mov	r1, fp
 800652e:	4620      	mov	r0, r4
 8006530:	f000 fdf8 	bl	8007124 <__pow5mult>
 8006534:	4683      	mov	fp, r0
 8006536:	2101      	movs	r1, #1
 8006538:	4620      	mov	r0, r4
 800653a:	f000 fd37 	bl	8006fac <__i2b>
 800653e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006540:	2b00      	cmp	r3, #0
 8006542:	4606      	mov	r6, r0
 8006544:	dd7c      	ble.n	8006640 <_dtoa_r+0x8d8>
 8006546:	461a      	mov	r2, r3
 8006548:	4601      	mov	r1, r0
 800654a:	4620      	mov	r0, r4
 800654c:	f000 fdea 	bl	8007124 <__pow5mult>
 8006550:	9b05      	ldr	r3, [sp, #20]
 8006552:	2b01      	cmp	r3, #1
 8006554:	4606      	mov	r6, r0
 8006556:	dd76      	ble.n	8006646 <_dtoa_r+0x8de>
 8006558:	2300      	movs	r3, #0
 800655a:	9306      	str	r3, [sp, #24]
 800655c:	6933      	ldr	r3, [r6, #16]
 800655e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006562:	6918      	ldr	r0, [r3, #16]
 8006564:	f000 fcd2 	bl	8006f0c <__hi0bits>
 8006568:	f1c0 0020 	rsb	r0, r0, #32
 800656c:	9b04      	ldr	r3, [sp, #16]
 800656e:	4418      	add	r0, r3
 8006570:	f010 001f 	ands.w	r0, r0, #31
 8006574:	f000 8086 	beq.w	8006684 <_dtoa_r+0x91c>
 8006578:	f1c0 0320 	rsb	r3, r0, #32
 800657c:	2b04      	cmp	r3, #4
 800657e:	dd7f      	ble.n	8006680 <_dtoa_r+0x918>
 8006580:	f1c0 001c 	rsb	r0, r0, #28
 8006584:	9b04      	ldr	r3, [sp, #16]
 8006586:	4403      	add	r3, r0
 8006588:	4480      	add	r8, r0
 800658a:	4405      	add	r5, r0
 800658c:	9304      	str	r3, [sp, #16]
 800658e:	f1b8 0f00 	cmp.w	r8, #0
 8006592:	dd05      	ble.n	80065a0 <_dtoa_r+0x838>
 8006594:	4659      	mov	r1, fp
 8006596:	4642      	mov	r2, r8
 8006598:	4620      	mov	r0, r4
 800659a:	f000 fe1d 	bl	80071d8 <__lshift>
 800659e:	4683      	mov	fp, r0
 80065a0:	9b04      	ldr	r3, [sp, #16]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	dd05      	ble.n	80065b2 <_dtoa_r+0x84a>
 80065a6:	4631      	mov	r1, r6
 80065a8:	461a      	mov	r2, r3
 80065aa:	4620      	mov	r0, r4
 80065ac:	f000 fe14 	bl	80071d8 <__lshift>
 80065b0:	4606      	mov	r6, r0
 80065b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d069      	beq.n	800668c <_dtoa_r+0x924>
 80065b8:	4631      	mov	r1, r6
 80065ba:	4658      	mov	r0, fp
 80065bc:	f000 fe78 	bl	80072b0 <__mcmp>
 80065c0:	2800      	cmp	r0, #0
 80065c2:	da63      	bge.n	800668c <_dtoa_r+0x924>
 80065c4:	2300      	movs	r3, #0
 80065c6:	4659      	mov	r1, fp
 80065c8:	220a      	movs	r2, #10
 80065ca:	4620      	mov	r0, r4
 80065cc:	f000 fc54 	bl	8006e78 <__multadd>
 80065d0:	9b08      	ldr	r3, [sp, #32]
 80065d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80065d6:	4683      	mov	fp, r0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	f000 818f 	beq.w	80068fc <_dtoa_r+0xb94>
 80065de:	4639      	mov	r1, r7
 80065e0:	2300      	movs	r3, #0
 80065e2:	220a      	movs	r2, #10
 80065e4:	4620      	mov	r0, r4
 80065e6:	f000 fc47 	bl	8006e78 <__multadd>
 80065ea:	f1b9 0f00 	cmp.w	r9, #0
 80065ee:	4607      	mov	r7, r0
 80065f0:	f300 808e 	bgt.w	8006710 <_dtoa_r+0x9a8>
 80065f4:	9b05      	ldr	r3, [sp, #20]
 80065f6:	2b02      	cmp	r3, #2
 80065f8:	dc50      	bgt.n	800669c <_dtoa_r+0x934>
 80065fa:	e089      	b.n	8006710 <_dtoa_r+0x9a8>
 80065fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006602:	e75d      	b.n	80064c0 <_dtoa_r+0x758>
 8006604:	9b01      	ldr	r3, [sp, #4]
 8006606:	1e5e      	subs	r6, r3, #1
 8006608:	9b06      	ldr	r3, [sp, #24]
 800660a:	42b3      	cmp	r3, r6
 800660c:	bfbf      	itttt	lt
 800660e:	9b06      	ldrlt	r3, [sp, #24]
 8006610:	9606      	strlt	r6, [sp, #24]
 8006612:	1af2      	sublt	r2, r6, r3
 8006614:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006616:	bfb6      	itet	lt
 8006618:	189b      	addlt	r3, r3, r2
 800661a:	1b9e      	subge	r6, r3, r6
 800661c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800661e:	9b01      	ldr	r3, [sp, #4]
 8006620:	bfb8      	it	lt
 8006622:	2600      	movlt	r6, #0
 8006624:	2b00      	cmp	r3, #0
 8006626:	bfb5      	itete	lt
 8006628:	eba8 0503 	sublt.w	r5, r8, r3
 800662c:	9b01      	ldrge	r3, [sp, #4]
 800662e:	2300      	movlt	r3, #0
 8006630:	4645      	movge	r5, r8
 8006632:	e747      	b.n	80064c4 <_dtoa_r+0x75c>
 8006634:	9e06      	ldr	r6, [sp, #24]
 8006636:	9f08      	ldr	r7, [sp, #32]
 8006638:	4645      	mov	r5, r8
 800663a:	e74c      	b.n	80064d6 <_dtoa_r+0x76e>
 800663c:	9a06      	ldr	r2, [sp, #24]
 800663e:	e775      	b.n	800652c <_dtoa_r+0x7c4>
 8006640:	9b05      	ldr	r3, [sp, #20]
 8006642:	2b01      	cmp	r3, #1
 8006644:	dc18      	bgt.n	8006678 <_dtoa_r+0x910>
 8006646:	9b02      	ldr	r3, [sp, #8]
 8006648:	b9b3      	cbnz	r3, 8006678 <_dtoa_r+0x910>
 800664a:	9b03      	ldr	r3, [sp, #12]
 800664c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006650:	b9a3      	cbnz	r3, 800667c <_dtoa_r+0x914>
 8006652:	9b03      	ldr	r3, [sp, #12]
 8006654:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006658:	0d1b      	lsrs	r3, r3, #20
 800665a:	051b      	lsls	r3, r3, #20
 800665c:	b12b      	cbz	r3, 800666a <_dtoa_r+0x902>
 800665e:	9b04      	ldr	r3, [sp, #16]
 8006660:	3301      	adds	r3, #1
 8006662:	9304      	str	r3, [sp, #16]
 8006664:	f108 0801 	add.w	r8, r8, #1
 8006668:	2301      	movs	r3, #1
 800666a:	9306      	str	r3, [sp, #24]
 800666c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800666e:	2b00      	cmp	r3, #0
 8006670:	f47f af74 	bne.w	800655c <_dtoa_r+0x7f4>
 8006674:	2001      	movs	r0, #1
 8006676:	e779      	b.n	800656c <_dtoa_r+0x804>
 8006678:	2300      	movs	r3, #0
 800667a:	e7f6      	b.n	800666a <_dtoa_r+0x902>
 800667c:	9b02      	ldr	r3, [sp, #8]
 800667e:	e7f4      	b.n	800666a <_dtoa_r+0x902>
 8006680:	d085      	beq.n	800658e <_dtoa_r+0x826>
 8006682:	4618      	mov	r0, r3
 8006684:	301c      	adds	r0, #28
 8006686:	e77d      	b.n	8006584 <_dtoa_r+0x81c>
 8006688:	40240000 	.word	0x40240000
 800668c:	9b01      	ldr	r3, [sp, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	dc38      	bgt.n	8006704 <_dtoa_r+0x99c>
 8006692:	9b05      	ldr	r3, [sp, #20]
 8006694:	2b02      	cmp	r3, #2
 8006696:	dd35      	ble.n	8006704 <_dtoa_r+0x99c>
 8006698:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800669c:	f1b9 0f00 	cmp.w	r9, #0
 80066a0:	d10d      	bne.n	80066be <_dtoa_r+0x956>
 80066a2:	4631      	mov	r1, r6
 80066a4:	464b      	mov	r3, r9
 80066a6:	2205      	movs	r2, #5
 80066a8:	4620      	mov	r0, r4
 80066aa:	f000 fbe5 	bl	8006e78 <__multadd>
 80066ae:	4601      	mov	r1, r0
 80066b0:	4606      	mov	r6, r0
 80066b2:	4658      	mov	r0, fp
 80066b4:	f000 fdfc 	bl	80072b0 <__mcmp>
 80066b8:	2800      	cmp	r0, #0
 80066ba:	f73f adbd 	bgt.w	8006238 <_dtoa_r+0x4d0>
 80066be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066c0:	9d00      	ldr	r5, [sp, #0]
 80066c2:	ea6f 0a03 	mvn.w	sl, r3
 80066c6:	f04f 0800 	mov.w	r8, #0
 80066ca:	4631      	mov	r1, r6
 80066cc:	4620      	mov	r0, r4
 80066ce:	f000 fbb1 	bl	8006e34 <_Bfree>
 80066d2:	2f00      	cmp	r7, #0
 80066d4:	f43f aeb4 	beq.w	8006440 <_dtoa_r+0x6d8>
 80066d8:	f1b8 0f00 	cmp.w	r8, #0
 80066dc:	d005      	beq.n	80066ea <_dtoa_r+0x982>
 80066de:	45b8      	cmp	r8, r7
 80066e0:	d003      	beq.n	80066ea <_dtoa_r+0x982>
 80066e2:	4641      	mov	r1, r8
 80066e4:	4620      	mov	r0, r4
 80066e6:	f000 fba5 	bl	8006e34 <_Bfree>
 80066ea:	4639      	mov	r1, r7
 80066ec:	4620      	mov	r0, r4
 80066ee:	f000 fba1 	bl	8006e34 <_Bfree>
 80066f2:	e6a5      	b.n	8006440 <_dtoa_r+0x6d8>
 80066f4:	2600      	movs	r6, #0
 80066f6:	4637      	mov	r7, r6
 80066f8:	e7e1      	b.n	80066be <_dtoa_r+0x956>
 80066fa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80066fc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006700:	4637      	mov	r7, r6
 8006702:	e599      	b.n	8006238 <_dtoa_r+0x4d0>
 8006704:	9b08      	ldr	r3, [sp, #32]
 8006706:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800670a:	2b00      	cmp	r3, #0
 800670c:	f000 80fd 	beq.w	800690a <_dtoa_r+0xba2>
 8006710:	2d00      	cmp	r5, #0
 8006712:	dd05      	ble.n	8006720 <_dtoa_r+0x9b8>
 8006714:	4639      	mov	r1, r7
 8006716:	462a      	mov	r2, r5
 8006718:	4620      	mov	r0, r4
 800671a:	f000 fd5d 	bl	80071d8 <__lshift>
 800671e:	4607      	mov	r7, r0
 8006720:	9b06      	ldr	r3, [sp, #24]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d05c      	beq.n	80067e0 <_dtoa_r+0xa78>
 8006726:	6879      	ldr	r1, [r7, #4]
 8006728:	4620      	mov	r0, r4
 800672a:	f000 fb43 	bl	8006db4 <_Balloc>
 800672e:	4605      	mov	r5, r0
 8006730:	b928      	cbnz	r0, 800673e <_dtoa_r+0x9d6>
 8006732:	4b80      	ldr	r3, [pc, #512]	; (8006934 <_dtoa_r+0xbcc>)
 8006734:	4602      	mov	r2, r0
 8006736:	f240 21ea 	movw	r1, #746	; 0x2ea
 800673a:	f7ff bb2e 	b.w	8005d9a <_dtoa_r+0x32>
 800673e:	693a      	ldr	r2, [r7, #16]
 8006740:	3202      	adds	r2, #2
 8006742:	0092      	lsls	r2, r2, #2
 8006744:	f107 010c 	add.w	r1, r7, #12
 8006748:	300c      	adds	r0, #12
 800674a:	f000 fb25 	bl	8006d98 <memcpy>
 800674e:	2201      	movs	r2, #1
 8006750:	4629      	mov	r1, r5
 8006752:	4620      	mov	r0, r4
 8006754:	f000 fd40 	bl	80071d8 <__lshift>
 8006758:	9b00      	ldr	r3, [sp, #0]
 800675a:	3301      	adds	r3, #1
 800675c:	9301      	str	r3, [sp, #4]
 800675e:	9b00      	ldr	r3, [sp, #0]
 8006760:	444b      	add	r3, r9
 8006762:	9307      	str	r3, [sp, #28]
 8006764:	9b02      	ldr	r3, [sp, #8]
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	46b8      	mov	r8, r7
 800676c:	9306      	str	r3, [sp, #24]
 800676e:	4607      	mov	r7, r0
 8006770:	9b01      	ldr	r3, [sp, #4]
 8006772:	4631      	mov	r1, r6
 8006774:	3b01      	subs	r3, #1
 8006776:	4658      	mov	r0, fp
 8006778:	9302      	str	r3, [sp, #8]
 800677a:	f7ff fa69 	bl	8005c50 <quorem>
 800677e:	4603      	mov	r3, r0
 8006780:	3330      	adds	r3, #48	; 0x30
 8006782:	9004      	str	r0, [sp, #16]
 8006784:	4641      	mov	r1, r8
 8006786:	4658      	mov	r0, fp
 8006788:	9308      	str	r3, [sp, #32]
 800678a:	f000 fd91 	bl	80072b0 <__mcmp>
 800678e:	463a      	mov	r2, r7
 8006790:	4681      	mov	r9, r0
 8006792:	4631      	mov	r1, r6
 8006794:	4620      	mov	r0, r4
 8006796:	f000 fda7 	bl	80072e8 <__mdiff>
 800679a:	68c2      	ldr	r2, [r0, #12]
 800679c:	9b08      	ldr	r3, [sp, #32]
 800679e:	4605      	mov	r5, r0
 80067a0:	bb02      	cbnz	r2, 80067e4 <_dtoa_r+0xa7c>
 80067a2:	4601      	mov	r1, r0
 80067a4:	4658      	mov	r0, fp
 80067a6:	f000 fd83 	bl	80072b0 <__mcmp>
 80067aa:	9b08      	ldr	r3, [sp, #32]
 80067ac:	4602      	mov	r2, r0
 80067ae:	4629      	mov	r1, r5
 80067b0:	4620      	mov	r0, r4
 80067b2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80067b6:	f000 fb3d 	bl	8006e34 <_Bfree>
 80067ba:	9b05      	ldr	r3, [sp, #20]
 80067bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067be:	9d01      	ldr	r5, [sp, #4]
 80067c0:	ea43 0102 	orr.w	r1, r3, r2
 80067c4:	9b06      	ldr	r3, [sp, #24]
 80067c6:	430b      	orrs	r3, r1
 80067c8:	9b08      	ldr	r3, [sp, #32]
 80067ca:	d10d      	bne.n	80067e8 <_dtoa_r+0xa80>
 80067cc:	2b39      	cmp	r3, #57	; 0x39
 80067ce:	d029      	beq.n	8006824 <_dtoa_r+0xabc>
 80067d0:	f1b9 0f00 	cmp.w	r9, #0
 80067d4:	dd01      	ble.n	80067da <_dtoa_r+0xa72>
 80067d6:	9b04      	ldr	r3, [sp, #16]
 80067d8:	3331      	adds	r3, #49	; 0x31
 80067da:	9a02      	ldr	r2, [sp, #8]
 80067dc:	7013      	strb	r3, [r2, #0]
 80067de:	e774      	b.n	80066ca <_dtoa_r+0x962>
 80067e0:	4638      	mov	r0, r7
 80067e2:	e7b9      	b.n	8006758 <_dtoa_r+0x9f0>
 80067e4:	2201      	movs	r2, #1
 80067e6:	e7e2      	b.n	80067ae <_dtoa_r+0xa46>
 80067e8:	f1b9 0f00 	cmp.w	r9, #0
 80067ec:	db06      	blt.n	80067fc <_dtoa_r+0xa94>
 80067ee:	9905      	ldr	r1, [sp, #20]
 80067f0:	ea41 0909 	orr.w	r9, r1, r9
 80067f4:	9906      	ldr	r1, [sp, #24]
 80067f6:	ea59 0101 	orrs.w	r1, r9, r1
 80067fa:	d120      	bne.n	800683e <_dtoa_r+0xad6>
 80067fc:	2a00      	cmp	r2, #0
 80067fe:	ddec      	ble.n	80067da <_dtoa_r+0xa72>
 8006800:	4659      	mov	r1, fp
 8006802:	2201      	movs	r2, #1
 8006804:	4620      	mov	r0, r4
 8006806:	9301      	str	r3, [sp, #4]
 8006808:	f000 fce6 	bl	80071d8 <__lshift>
 800680c:	4631      	mov	r1, r6
 800680e:	4683      	mov	fp, r0
 8006810:	f000 fd4e 	bl	80072b0 <__mcmp>
 8006814:	2800      	cmp	r0, #0
 8006816:	9b01      	ldr	r3, [sp, #4]
 8006818:	dc02      	bgt.n	8006820 <_dtoa_r+0xab8>
 800681a:	d1de      	bne.n	80067da <_dtoa_r+0xa72>
 800681c:	07da      	lsls	r2, r3, #31
 800681e:	d5dc      	bpl.n	80067da <_dtoa_r+0xa72>
 8006820:	2b39      	cmp	r3, #57	; 0x39
 8006822:	d1d8      	bne.n	80067d6 <_dtoa_r+0xa6e>
 8006824:	9a02      	ldr	r2, [sp, #8]
 8006826:	2339      	movs	r3, #57	; 0x39
 8006828:	7013      	strb	r3, [r2, #0]
 800682a:	462b      	mov	r3, r5
 800682c:	461d      	mov	r5, r3
 800682e:	3b01      	subs	r3, #1
 8006830:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006834:	2a39      	cmp	r2, #57	; 0x39
 8006836:	d050      	beq.n	80068da <_dtoa_r+0xb72>
 8006838:	3201      	adds	r2, #1
 800683a:	701a      	strb	r2, [r3, #0]
 800683c:	e745      	b.n	80066ca <_dtoa_r+0x962>
 800683e:	2a00      	cmp	r2, #0
 8006840:	dd03      	ble.n	800684a <_dtoa_r+0xae2>
 8006842:	2b39      	cmp	r3, #57	; 0x39
 8006844:	d0ee      	beq.n	8006824 <_dtoa_r+0xabc>
 8006846:	3301      	adds	r3, #1
 8006848:	e7c7      	b.n	80067da <_dtoa_r+0xa72>
 800684a:	9a01      	ldr	r2, [sp, #4]
 800684c:	9907      	ldr	r1, [sp, #28]
 800684e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006852:	428a      	cmp	r2, r1
 8006854:	d02a      	beq.n	80068ac <_dtoa_r+0xb44>
 8006856:	4659      	mov	r1, fp
 8006858:	2300      	movs	r3, #0
 800685a:	220a      	movs	r2, #10
 800685c:	4620      	mov	r0, r4
 800685e:	f000 fb0b 	bl	8006e78 <__multadd>
 8006862:	45b8      	cmp	r8, r7
 8006864:	4683      	mov	fp, r0
 8006866:	f04f 0300 	mov.w	r3, #0
 800686a:	f04f 020a 	mov.w	r2, #10
 800686e:	4641      	mov	r1, r8
 8006870:	4620      	mov	r0, r4
 8006872:	d107      	bne.n	8006884 <_dtoa_r+0xb1c>
 8006874:	f000 fb00 	bl	8006e78 <__multadd>
 8006878:	4680      	mov	r8, r0
 800687a:	4607      	mov	r7, r0
 800687c:	9b01      	ldr	r3, [sp, #4]
 800687e:	3301      	adds	r3, #1
 8006880:	9301      	str	r3, [sp, #4]
 8006882:	e775      	b.n	8006770 <_dtoa_r+0xa08>
 8006884:	f000 faf8 	bl	8006e78 <__multadd>
 8006888:	4639      	mov	r1, r7
 800688a:	4680      	mov	r8, r0
 800688c:	2300      	movs	r3, #0
 800688e:	220a      	movs	r2, #10
 8006890:	4620      	mov	r0, r4
 8006892:	f000 faf1 	bl	8006e78 <__multadd>
 8006896:	4607      	mov	r7, r0
 8006898:	e7f0      	b.n	800687c <_dtoa_r+0xb14>
 800689a:	f1b9 0f00 	cmp.w	r9, #0
 800689e:	9a00      	ldr	r2, [sp, #0]
 80068a0:	bfcc      	ite	gt
 80068a2:	464d      	movgt	r5, r9
 80068a4:	2501      	movle	r5, #1
 80068a6:	4415      	add	r5, r2
 80068a8:	f04f 0800 	mov.w	r8, #0
 80068ac:	4659      	mov	r1, fp
 80068ae:	2201      	movs	r2, #1
 80068b0:	4620      	mov	r0, r4
 80068b2:	9301      	str	r3, [sp, #4]
 80068b4:	f000 fc90 	bl	80071d8 <__lshift>
 80068b8:	4631      	mov	r1, r6
 80068ba:	4683      	mov	fp, r0
 80068bc:	f000 fcf8 	bl	80072b0 <__mcmp>
 80068c0:	2800      	cmp	r0, #0
 80068c2:	dcb2      	bgt.n	800682a <_dtoa_r+0xac2>
 80068c4:	d102      	bne.n	80068cc <_dtoa_r+0xb64>
 80068c6:	9b01      	ldr	r3, [sp, #4]
 80068c8:	07db      	lsls	r3, r3, #31
 80068ca:	d4ae      	bmi.n	800682a <_dtoa_r+0xac2>
 80068cc:	462b      	mov	r3, r5
 80068ce:	461d      	mov	r5, r3
 80068d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068d4:	2a30      	cmp	r2, #48	; 0x30
 80068d6:	d0fa      	beq.n	80068ce <_dtoa_r+0xb66>
 80068d8:	e6f7      	b.n	80066ca <_dtoa_r+0x962>
 80068da:	9a00      	ldr	r2, [sp, #0]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d1a5      	bne.n	800682c <_dtoa_r+0xac4>
 80068e0:	f10a 0a01 	add.w	sl, sl, #1
 80068e4:	2331      	movs	r3, #49	; 0x31
 80068e6:	e779      	b.n	80067dc <_dtoa_r+0xa74>
 80068e8:	4b13      	ldr	r3, [pc, #76]	; (8006938 <_dtoa_r+0xbd0>)
 80068ea:	f7ff baaf 	b.w	8005e4c <_dtoa_r+0xe4>
 80068ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	f47f aa86 	bne.w	8005e02 <_dtoa_r+0x9a>
 80068f6:	4b11      	ldr	r3, [pc, #68]	; (800693c <_dtoa_r+0xbd4>)
 80068f8:	f7ff baa8 	b.w	8005e4c <_dtoa_r+0xe4>
 80068fc:	f1b9 0f00 	cmp.w	r9, #0
 8006900:	dc03      	bgt.n	800690a <_dtoa_r+0xba2>
 8006902:	9b05      	ldr	r3, [sp, #20]
 8006904:	2b02      	cmp	r3, #2
 8006906:	f73f aec9 	bgt.w	800669c <_dtoa_r+0x934>
 800690a:	9d00      	ldr	r5, [sp, #0]
 800690c:	4631      	mov	r1, r6
 800690e:	4658      	mov	r0, fp
 8006910:	f7ff f99e 	bl	8005c50 <quorem>
 8006914:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006918:	f805 3b01 	strb.w	r3, [r5], #1
 800691c:	9a00      	ldr	r2, [sp, #0]
 800691e:	1aaa      	subs	r2, r5, r2
 8006920:	4591      	cmp	r9, r2
 8006922:	ddba      	ble.n	800689a <_dtoa_r+0xb32>
 8006924:	4659      	mov	r1, fp
 8006926:	2300      	movs	r3, #0
 8006928:	220a      	movs	r2, #10
 800692a:	4620      	mov	r0, r4
 800692c:	f000 faa4 	bl	8006e78 <__multadd>
 8006930:	4683      	mov	fp, r0
 8006932:	e7eb      	b.n	800690c <_dtoa_r+0xba4>
 8006934:	0800858b 	.word	0x0800858b
 8006938:	080084e4 	.word	0x080084e4
 800693c:	08008508 	.word	0x08008508

08006940 <__sflush_r>:
 8006940:	898a      	ldrh	r2, [r1, #12]
 8006942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006946:	4605      	mov	r5, r0
 8006948:	0710      	lsls	r0, r2, #28
 800694a:	460c      	mov	r4, r1
 800694c:	d458      	bmi.n	8006a00 <__sflush_r+0xc0>
 800694e:	684b      	ldr	r3, [r1, #4]
 8006950:	2b00      	cmp	r3, #0
 8006952:	dc05      	bgt.n	8006960 <__sflush_r+0x20>
 8006954:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006956:	2b00      	cmp	r3, #0
 8006958:	dc02      	bgt.n	8006960 <__sflush_r+0x20>
 800695a:	2000      	movs	r0, #0
 800695c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006960:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006962:	2e00      	cmp	r6, #0
 8006964:	d0f9      	beq.n	800695a <__sflush_r+0x1a>
 8006966:	2300      	movs	r3, #0
 8006968:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800696c:	682f      	ldr	r7, [r5, #0]
 800696e:	602b      	str	r3, [r5, #0]
 8006970:	d032      	beq.n	80069d8 <__sflush_r+0x98>
 8006972:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006974:	89a3      	ldrh	r3, [r4, #12]
 8006976:	075a      	lsls	r2, r3, #29
 8006978:	d505      	bpl.n	8006986 <__sflush_r+0x46>
 800697a:	6863      	ldr	r3, [r4, #4]
 800697c:	1ac0      	subs	r0, r0, r3
 800697e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006980:	b10b      	cbz	r3, 8006986 <__sflush_r+0x46>
 8006982:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006984:	1ac0      	subs	r0, r0, r3
 8006986:	2300      	movs	r3, #0
 8006988:	4602      	mov	r2, r0
 800698a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800698c:	6a21      	ldr	r1, [r4, #32]
 800698e:	4628      	mov	r0, r5
 8006990:	47b0      	blx	r6
 8006992:	1c43      	adds	r3, r0, #1
 8006994:	89a3      	ldrh	r3, [r4, #12]
 8006996:	d106      	bne.n	80069a6 <__sflush_r+0x66>
 8006998:	6829      	ldr	r1, [r5, #0]
 800699a:	291d      	cmp	r1, #29
 800699c:	d82c      	bhi.n	80069f8 <__sflush_r+0xb8>
 800699e:	4a2a      	ldr	r2, [pc, #168]	; (8006a48 <__sflush_r+0x108>)
 80069a0:	40ca      	lsrs	r2, r1
 80069a2:	07d6      	lsls	r6, r2, #31
 80069a4:	d528      	bpl.n	80069f8 <__sflush_r+0xb8>
 80069a6:	2200      	movs	r2, #0
 80069a8:	6062      	str	r2, [r4, #4]
 80069aa:	04d9      	lsls	r1, r3, #19
 80069ac:	6922      	ldr	r2, [r4, #16]
 80069ae:	6022      	str	r2, [r4, #0]
 80069b0:	d504      	bpl.n	80069bc <__sflush_r+0x7c>
 80069b2:	1c42      	adds	r2, r0, #1
 80069b4:	d101      	bne.n	80069ba <__sflush_r+0x7a>
 80069b6:	682b      	ldr	r3, [r5, #0]
 80069b8:	b903      	cbnz	r3, 80069bc <__sflush_r+0x7c>
 80069ba:	6560      	str	r0, [r4, #84]	; 0x54
 80069bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069be:	602f      	str	r7, [r5, #0]
 80069c0:	2900      	cmp	r1, #0
 80069c2:	d0ca      	beq.n	800695a <__sflush_r+0x1a>
 80069c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80069c8:	4299      	cmp	r1, r3
 80069ca:	d002      	beq.n	80069d2 <__sflush_r+0x92>
 80069cc:	4628      	mov	r0, r5
 80069ce:	f000 fd7f 	bl	80074d0 <_free_r>
 80069d2:	2000      	movs	r0, #0
 80069d4:	6360      	str	r0, [r4, #52]	; 0x34
 80069d6:	e7c1      	b.n	800695c <__sflush_r+0x1c>
 80069d8:	6a21      	ldr	r1, [r4, #32]
 80069da:	2301      	movs	r3, #1
 80069dc:	4628      	mov	r0, r5
 80069de:	47b0      	blx	r6
 80069e0:	1c41      	adds	r1, r0, #1
 80069e2:	d1c7      	bne.n	8006974 <__sflush_r+0x34>
 80069e4:	682b      	ldr	r3, [r5, #0]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d0c4      	beq.n	8006974 <__sflush_r+0x34>
 80069ea:	2b1d      	cmp	r3, #29
 80069ec:	d001      	beq.n	80069f2 <__sflush_r+0xb2>
 80069ee:	2b16      	cmp	r3, #22
 80069f0:	d101      	bne.n	80069f6 <__sflush_r+0xb6>
 80069f2:	602f      	str	r7, [r5, #0]
 80069f4:	e7b1      	b.n	800695a <__sflush_r+0x1a>
 80069f6:	89a3      	ldrh	r3, [r4, #12]
 80069f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069fc:	81a3      	strh	r3, [r4, #12]
 80069fe:	e7ad      	b.n	800695c <__sflush_r+0x1c>
 8006a00:	690f      	ldr	r7, [r1, #16]
 8006a02:	2f00      	cmp	r7, #0
 8006a04:	d0a9      	beq.n	800695a <__sflush_r+0x1a>
 8006a06:	0793      	lsls	r3, r2, #30
 8006a08:	680e      	ldr	r6, [r1, #0]
 8006a0a:	bf08      	it	eq
 8006a0c:	694b      	ldreq	r3, [r1, #20]
 8006a0e:	600f      	str	r7, [r1, #0]
 8006a10:	bf18      	it	ne
 8006a12:	2300      	movne	r3, #0
 8006a14:	eba6 0807 	sub.w	r8, r6, r7
 8006a18:	608b      	str	r3, [r1, #8]
 8006a1a:	f1b8 0f00 	cmp.w	r8, #0
 8006a1e:	dd9c      	ble.n	800695a <__sflush_r+0x1a>
 8006a20:	6a21      	ldr	r1, [r4, #32]
 8006a22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006a24:	4643      	mov	r3, r8
 8006a26:	463a      	mov	r2, r7
 8006a28:	4628      	mov	r0, r5
 8006a2a:	47b0      	blx	r6
 8006a2c:	2800      	cmp	r0, #0
 8006a2e:	dc06      	bgt.n	8006a3e <__sflush_r+0xfe>
 8006a30:	89a3      	ldrh	r3, [r4, #12]
 8006a32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a36:	81a3      	strh	r3, [r4, #12]
 8006a38:	f04f 30ff 	mov.w	r0, #4294967295
 8006a3c:	e78e      	b.n	800695c <__sflush_r+0x1c>
 8006a3e:	4407      	add	r7, r0
 8006a40:	eba8 0800 	sub.w	r8, r8, r0
 8006a44:	e7e9      	b.n	8006a1a <__sflush_r+0xda>
 8006a46:	bf00      	nop
 8006a48:	20400001 	.word	0x20400001

08006a4c <_fflush_r>:
 8006a4c:	b538      	push	{r3, r4, r5, lr}
 8006a4e:	690b      	ldr	r3, [r1, #16]
 8006a50:	4605      	mov	r5, r0
 8006a52:	460c      	mov	r4, r1
 8006a54:	b913      	cbnz	r3, 8006a5c <_fflush_r+0x10>
 8006a56:	2500      	movs	r5, #0
 8006a58:	4628      	mov	r0, r5
 8006a5a:	bd38      	pop	{r3, r4, r5, pc}
 8006a5c:	b118      	cbz	r0, 8006a66 <_fflush_r+0x1a>
 8006a5e:	6983      	ldr	r3, [r0, #24]
 8006a60:	b90b      	cbnz	r3, 8006a66 <_fflush_r+0x1a>
 8006a62:	f000 f887 	bl	8006b74 <__sinit>
 8006a66:	4b14      	ldr	r3, [pc, #80]	; (8006ab8 <_fflush_r+0x6c>)
 8006a68:	429c      	cmp	r4, r3
 8006a6a:	d11b      	bne.n	8006aa4 <_fflush_r+0x58>
 8006a6c:	686c      	ldr	r4, [r5, #4]
 8006a6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d0ef      	beq.n	8006a56 <_fflush_r+0xa>
 8006a76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006a78:	07d0      	lsls	r0, r2, #31
 8006a7a:	d404      	bmi.n	8006a86 <_fflush_r+0x3a>
 8006a7c:	0599      	lsls	r1, r3, #22
 8006a7e:	d402      	bmi.n	8006a86 <_fflush_r+0x3a>
 8006a80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a82:	f000 f91a 	bl	8006cba <__retarget_lock_acquire_recursive>
 8006a86:	4628      	mov	r0, r5
 8006a88:	4621      	mov	r1, r4
 8006a8a:	f7ff ff59 	bl	8006940 <__sflush_r>
 8006a8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a90:	07da      	lsls	r2, r3, #31
 8006a92:	4605      	mov	r5, r0
 8006a94:	d4e0      	bmi.n	8006a58 <_fflush_r+0xc>
 8006a96:	89a3      	ldrh	r3, [r4, #12]
 8006a98:	059b      	lsls	r3, r3, #22
 8006a9a:	d4dd      	bmi.n	8006a58 <_fflush_r+0xc>
 8006a9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a9e:	f000 f90d 	bl	8006cbc <__retarget_lock_release_recursive>
 8006aa2:	e7d9      	b.n	8006a58 <_fflush_r+0xc>
 8006aa4:	4b05      	ldr	r3, [pc, #20]	; (8006abc <_fflush_r+0x70>)
 8006aa6:	429c      	cmp	r4, r3
 8006aa8:	d101      	bne.n	8006aae <_fflush_r+0x62>
 8006aaa:	68ac      	ldr	r4, [r5, #8]
 8006aac:	e7df      	b.n	8006a6e <_fflush_r+0x22>
 8006aae:	4b04      	ldr	r3, [pc, #16]	; (8006ac0 <_fflush_r+0x74>)
 8006ab0:	429c      	cmp	r4, r3
 8006ab2:	bf08      	it	eq
 8006ab4:	68ec      	ldreq	r4, [r5, #12]
 8006ab6:	e7da      	b.n	8006a6e <_fflush_r+0x22>
 8006ab8:	080085bc 	.word	0x080085bc
 8006abc:	080085dc 	.word	0x080085dc
 8006ac0:	0800859c 	.word	0x0800859c

08006ac4 <std>:
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	b510      	push	{r4, lr}
 8006ac8:	4604      	mov	r4, r0
 8006aca:	e9c0 3300 	strd	r3, r3, [r0]
 8006ace:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ad2:	6083      	str	r3, [r0, #8]
 8006ad4:	8181      	strh	r1, [r0, #12]
 8006ad6:	6643      	str	r3, [r0, #100]	; 0x64
 8006ad8:	81c2      	strh	r2, [r0, #14]
 8006ada:	6183      	str	r3, [r0, #24]
 8006adc:	4619      	mov	r1, r3
 8006ade:	2208      	movs	r2, #8
 8006ae0:	305c      	adds	r0, #92	; 0x5c
 8006ae2:	f7fe fb63 	bl	80051ac <memset>
 8006ae6:	4b05      	ldr	r3, [pc, #20]	; (8006afc <std+0x38>)
 8006ae8:	6263      	str	r3, [r4, #36]	; 0x24
 8006aea:	4b05      	ldr	r3, [pc, #20]	; (8006b00 <std+0x3c>)
 8006aec:	62a3      	str	r3, [r4, #40]	; 0x28
 8006aee:	4b05      	ldr	r3, [pc, #20]	; (8006b04 <std+0x40>)
 8006af0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006af2:	4b05      	ldr	r3, [pc, #20]	; (8006b08 <std+0x44>)
 8006af4:	6224      	str	r4, [r4, #32]
 8006af6:	6323      	str	r3, [r4, #48]	; 0x30
 8006af8:	bd10      	pop	{r4, pc}
 8006afa:	bf00      	nop
 8006afc:	080078fd 	.word	0x080078fd
 8006b00:	0800791f 	.word	0x0800791f
 8006b04:	08007957 	.word	0x08007957
 8006b08:	0800797b 	.word	0x0800797b

08006b0c <_cleanup_r>:
 8006b0c:	4901      	ldr	r1, [pc, #4]	; (8006b14 <_cleanup_r+0x8>)
 8006b0e:	f000 b8af 	b.w	8006c70 <_fwalk_reent>
 8006b12:	bf00      	nop
 8006b14:	08006a4d 	.word	0x08006a4d

08006b18 <__sfmoreglue>:
 8006b18:	b570      	push	{r4, r5, r6, lr}
 8006b1a:	1e4a      	subs	r2, r1, #1
 8006b1c:	2568      	movs	r5, #104	; 0x68
 8006b1e:	4355      	muls	r5, r2
 8006b20:	460e      	mov	r6, r1
 8006b22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006b26:	f000 fd23 	bl	8007570 <_malloc_r>
 8006b2a:	4604      	mov	r4, r0
 8006b2c:	b140      	cbz	r0, 8006b40 <__sfmoreglue+0x28>
 8006b2e:	2100      	movs	r1, #0
 8006b30:	e9c0 1600 	strd	r1, r6, [r0]
 8006b34:	300c      	adds	r0, #12
 8006b36:	60a0      	str	r0, [r4, #8]
 8006b38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006b3c:	f7fe fb36 	bl	80051ac <memset>
 8006b40:	4620      	mov	r0, r4
 8006b42:	bd70      	pop	{r4, r5, r6, pc}

08006b44 <__sfp_lock_acquire>:
 8006b44:	4801      	ldr	r0, [pc, #4]	; (8006b4c <__sfp_lock_acquire+0x8>)
 8006b46:	f000 b8b8 	b.w	8006cba <__retarget_lock_acquire_recursive>
 8006b4a:	bf00      	nop
 8006b4c:	200005ae 	.word	0x200005ae

08006b50 <__sfp_lock_release>:
 8006b50:	4801      	ldr	r0, [pc, #4]	; (8006b58 <__sfp_lock_release+0x8>)
 8006b52:	f000 b8b3 	b.w	8006cbc <__retarget_lock_release_recursive>
 8006b56:	bf00      	nop
 8006b58:	200005ae 	.word	0x200005ae

08006b5c <__sinit_lock_acquire>:
 8006b5c:	4801      	ldr	r0, [pc, #4]	; (8006b64 <__sinit_lock_acquire+0x8>)
 8006b5e:	f000 b8ac 	b.w	8006cba <__retarget_lock_acquire_recursive>
 8006b62:	bf00      	nop
 8006b64:	200005a9 	.word	0x200005a9

08006b68 <__sinit_lock_release>:
 8006b68:	4801      	ldr	r0, [pc, #4]	; (8006b70 <__sinit_lock_release+0x8>)
 8006b6a:	f000 b8a7 	b.w	8006cbc <__retarget_lock_release_recursive>
 8006b6e:	bf00      	nop
 8006b70:	200005a9 	.word	0x200005a9

08006b74 <__sinit>:
 8006b74:	b510      	push	{r4, lr}
 8006b76:	4604      	mov	r4, r0
 8006b78:	f7ff fff0 	bl	8006b5c <__sinit_lock_acquire>
 8006b7c:	69a3      	ldr	r3, [r4, #24]
 8006b7e:	b11b      	cbz	r3, 8006b88 <__sinit+0x14>
 8006b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b84:	f7ff bff0 	b.w	8006b68 <__sinit_lock_release>
 8006b88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006b8c:	6523      	str	r3, [r4, #80]	; 0x50
 8006b8e:	4b13      	ldr	r3, [pc, #76]	; (8006bdc <__sinit+0x68>)
 8006b90:	4a13      	ldr	r2, [pc, #76]	; (8006be0 <__sinit+0x6c>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	62a2      	str	r2, [r4, #40]	; 0x28
 8006b96:	42a3      	cmp	r3, r4
 8006b98:	bf04      	itt	eq
 8006b9a:	2301      	moveq	r3, #1
 8006b9c:	61a3      	streq	r3, [r4, #24]
 8006b9e:	4620      	mov	r0, r4
 8006ba0:	f000 f820 	bl	8006be4 <__sfp>
 8006ba4:	6060      	str	r0, [r4, #4]
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	f000 f81c 	bl	8006be4 <__sfp>
 8006bac:	60a0      	str	r0, [r4, #8]
 8006bae:	4620      	mov	r0, r4
 8006bb0:	f000 f818 	bl	8006be4 <__sfp>
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	60e0      	str	r0, [r4, #12]
 8006bb8:	2104      	movs	r1, #4
 8006bba:	6860      	ldr	r0, [r4, #4]
 8006bbc:	f7ff ff82 	bl	8006ac4 <std>
 8006bc0:	68a0      	ldr	r0, [r4, #8]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	2109      	movs	r1, #9
 8006bc6:	f7ff ff7d 	bl	8006ac4 <std>
 8006bca:	68e0      	ldr	r0, [r4, #12]
 8006bcc:	2202      	movs	r2, #2
 8006bce:	2112      	movs	r1, #18
 8006bd0:	f7ff ff78 	bl	8006ac4 <std>
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	61a3      	str	r3, [r4, #24]
 8006bd8:	e7d2      	b.n	8006b80 <__sinit+0xc>
 8006bda:	bf00      	nop
 8006bdc:	080084d0 	.word	0x080084d0
 8006be0:	08006b0d 	.word	0x08006b0d

08006be4 <__sfp>:
 8006be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006be6:	4607      	mov	r7, r0
 8006be8:	f7ff ffac 	bl	8006b44 <__sfp_lock_acquire>
 8006bec:	4b1e      	ldr	r3, [pc, #120]	; (8006c68 <__sfp+0x84>)
 8006bee:	681e      	ldr	r6, [r3, #0]
 8006bf0:	69b3      	ldr	r3, [r6, #24]
 8006bf2:	b913      	cbnz	r3, 8006bfa <__sfp+0x16>
 8006bf4:	4630      	mov	r0, r6
 8006bf6:	f7ff ffbd 	bl	8006b74 <__sinit>
 8006bfa:	3648      	adds	r6, #72	; 0x48
 8006bfc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006c00:	3b01      	subs	r3, #1
 8006c02:	d503      	bpl.n	8006c0c <__sfp+0x28>
 8006c04:	6833      	ldr	r3, [r6, #0]
 8006c06:	b30b      	cbz	r3, 8006c4c <__sfp+0x68>
 8006c08:	6836      	ldr	r6, [r6, #0]
 8006c0a:	e7f7      	b.n	8006bfc <__sfp+0x18>
 8006c0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006c10:	b9d5      	cbnz	r5, 8006c48 <__sfp+0x64>
 8006c12:	4b16      	ldr	r3, [pc, #88]	; (8006c6c <__sfp+0x88>)
 8006c14:	60e3      	str	r3, [r4, #12]
 8006c16:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006c1a:	6665      	str	r5, [r4, #100]	; 0x64
 8006c1c:	f000 f84c 	bl	8006cb8 <__retarget_lock_init_recursive>
 8006c20:	f7ff ff96 	bl	8006b50 <__sfp_lock_release>
 8006c24:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006c28:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006c2c:	6025      	str	r5, [r4, #0]
 8006c2e:	61a5      	str	r5, [r4, #24]
 8006c30:	2208      	movs	r2, #8
 8006c32:	4629      	mov	r1, r5
 8006c34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006c38:	f7fe fab8 	bl	80051ac <memset>
 8006c3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006c40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006c44:	4620      	mov	r0, r4
 8006c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c48:	3468      	adds	r4, #104	; 0x68
 8006c4a:	e7d9      	b.n	8006c00 <__sfp+0x1c>
 8006c4c:	2104      	movs	r1, #4
 8006c4e:	4638      	mov	r0, r7
 8006c50:	f7ff ff62 	bl	8006b18 <__sfmoreglue>
 8006c54:	4604      	mov	r4, r0
 8006c56:	6030      	str	r0, [r6, #0]
 8006c58:	2800      	cmp	r0, #0
 8006c5a:	d1d5      	bne.n	8006c08 <__sfp+0x24>
 8006c5c:	f7ff ff78 	bl	8006b50 <__sfp_lock_release>
 8006c60:	230c      	movs	r3, #12
 8006c62:	603b      	str	r3, [r7, #0]
 8006c64:	e7ee      	b.n	8006c44 <__sfp+0x60>
 8006c66:	bf00      	nop
 8006c68:	080084d0 	.word	0x080084d0
 8006c6c:	ffff0001 	.word	0xffff0001

08006c70 <_fwalk_reent>:
 8006c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c74:	4606      	mov	r6, r0
 8006c76:	4688      	mov	r8, r1
 8006c78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006c7c:	2700      	movs	r7, #0
 8006c7e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c82:	f1b9 0901 	subs.w	r9, r9, #1
 8006c86:	d505      	bpl.n	8006c94 <_fwalk_reent+0x24>
 8006c88:	6824      	ldr	r4, [r4, #0]
 8006c8a:	2c00      	cmp	r4, #0
 8006c8c:	d1f7      	bne.n	8006c7e <_fwalk_reent+0xe>
 8006c8e:	4638      	mov	r0, r7
 8006c90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c94:	89ab      	ldrh	r3, [r5, #12]
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d907      	bls.n	8006caa <_fwalk_reent+0x3a>
 8006c9a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	d003      	beq.n	8006caa <_fwalk_reent+0x3a>
 8006ca2:	4629      	mov	r1, r5
 8006ca4:	4630      	mov	r0, r6
 8006ca6:	47c0      	blx	r8
 8006ca8:	4307      	orrs	r7, r0
 8006caa:	3568      	adds	r5, #104	; 0x68
 8006cac:	e7e9      	b.n	8006c82 <_fwalk_reent+0x12>
	...

08006cb0 <_localeconv_r>:
 8006cb0:	4800      	ldr	r0, [pc, #0]	; (8006cb4 <_localeconv_r+0x4>)
 8006cb2:	4770      	bx	lr
 8006cb4:	20000164 	.word	0x20000164

08006cb8 <__retarget_lock_init_recursive>:
 8006cb8:	4770      	bx	lr

08006cba <__retarget_lock_acquire_recursive>:
 8006cba:	4770      	bx	lr

08006cbc <__retarget_lock_release_recursive>:
 8006cbc:	4770      	bx	lr

08006cbe <__swhatbuf_r>:
 8006cbe:	b570      	push	{r4, r5, r6, lr}
 8006cc0:	460e      	mov	r6, r1
 8006cc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cc6:	2900      	cmp	r1, #0
 8006cc8:	b096      	sub	sp, #88	; 0x58
 8006cca:	4614      	mov	r4, r2
 8006ccc:	461d      	mov	r5, r3
 8006cce:	da07      	bge.n	8006ce0 <__swhatbuf_r+0x22>
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	602b      	str	r3, [r5, #0]
 8006cd4:	89b3      	ldrh	r3, [r6, #12]
 8006cd6:	061a      	lsls	r2, r3, #24
 8006cd8:	d410      	bmi.n	8006cfc <__swhatbuf_r+0x3e>
 8006cda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cde:	e00e      	b.n	8006cfe <__swhatbuf_r+0x40>
 8006ce0:	466a      	mov	r2, sp
 8006ce2:	f000 fea1 	bl	8007a28 <_fstat_r>
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	dbf2      	blt.n	8006cd0 <__swhatbuf_r+0x12>
 8006cea:	9a01      	ldr	r2, [sp, #4]
 8006cec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006cf0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006cf4:	425a      	negs	r2, r3
 8006cf6:	415a      	adcs	r2, r3
 8006cf8:	602a      	str	r2, [r5, #0]
 8006cfa:	e7ee      	b.n	8006cda <__swhatbuf_r+0x1c>
 8006cfc:	2340      	movs	r3, #64	; 0x40
 8006cfe:	2000      	movs	r0, #0
 8006d00:	6023      	str	r3, [r4, #0]
 8006d02:	b016      	add	sp, #88	; 0x58
 8006d04:	bd70      	pop	{r4, r5, r6, pc}
	...

08006d08 <__smakebuf_r>:
 8006d08:	898b      	ldrh	r3, [r1, #12]
 8006d0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006d0c:	079d      	lsls	r5, r3, #30
 8006d0e:	4606      	mov	r6, r0
 8006d10:	460c      	mov	r4, r1
 8006d12:	d507      	bpl.n	8006d24 <__smakebuf_r+0x1c>
 8006d14:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006d18:	6023      	str	r3, [r4, #0]
 8006d1a:	6123      	str	r3, [r4, #16]
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	6163      	str	r3, [r4, #20]
 8006d20:	b002      	add	sp, #8
 8006d22:	bd70      	pop	{r4, r5, r6, pc}
 8006d24:	ab01      	add	r3, sp, #4
 8006d26:	466a      	mov	r2, sp
 8006d28:	f7ff ffc9 	bl	8006cbe <__swhatbuf_r>
 8006d2c:	9900      	ldr	r1, [sp, #0]
 8006d2e:	4605      	mov	r5, r0
 8006d30:	4630      	mov	r0, r6
 8006d32:	f000 fc1d 	bl	8007570 <_malloc_r>
 8006d36:	b948      	cbnz	r0, 8006d4c <__smakebuf_r+0x44>
 8006d38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d3c:	059a      	lsls	r2, r3, #22
 8006d3e:	d4ef      	bmi.n	8006d20 <__smakebuf_r+0x18>
 8006d40:	f023 0303 	bic.w	r3, r3, #3
 8006d44:	f043 0302 	orr.w	r3, r3, #2
 8006d48:	81a3      	strh	r3, [r4, #12]
 8006d4a:	e7e3      	b.n	8006d14 <__smakebuf_r+0xc>
 8006d4c:	4b0d      	ldr	r3, [pc, #52]	; (8006d84 <__smakebuf_r+0x7c>)
 8006d4e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006d50:	89a3      	ldrh	r3, [r4, #12]
 8006d52:	6020      	str	r0, [r4, #0]
 8006d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d58:	81a3      	strh	r3, [r4, #12]
 8006d5a:	9b00      	ldr	r3, [sp, #0]
 8006d5c:	6163      	str	r3, [r4, #20]
 8006d5e:	9b01      	ldr	r3, [sp, #4]
 8006d60:	6120      	str	r0, [r4, #16]
 8006d62:	b15b      	cbz	r3, 8006d7c <__smakebuf_r+0x74>
 8006d64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d68:	4630      	mov	r0, r6
 8006d6a:	f000 fe6f 	bl	8007a4c <_isatty_r>
 8006d6e:	b128      	cbz	r0, 8006d7c <__smakebuf_r+0x74>
 8006d70:	89a3      	ldrh	r3, [r4, #12]
 8006d72:	f023 0303 	bic.w	r3, r3, #3
 8006d76:	f043 0301 	orr.w	r3, r3, #1
 8006d7a:	81a3      	strh	r3, [r4, #12]
 8006d7c:	89a0      	ldrh	r0, [r4, #12]
 8006d7e:	4305      	orrs	r5, r0
 8006d80:	81a5      	strh	r5, [r4, #12]
 8006d82:	e7cd      	b.n	8006d20 <__smakebuf_r+0x18>
 8006d84:	08006b0d 	.word	0x08006b0d

08006d88 <malloc>:
 8006d88:	4b02      	ldr	r3, [pc, #8]	; (8006d94 <malloc+0xc>)
 8006d8a:	4601      	mov	r1, r0
 8006d8c:	6818      	ldr	r0, [r3, #0]
 8006d8e:	f000 bbef 	b.w	8007570 <_malloc_r>
 8006d92:	bf00      	nop
 8006d94:	20000010 	.word	0x20000010

08006d98 <memcpy>:
 8006d98:	440a      	add	r2, r1
 8006d9a:	4291      	cmp	r1, r2
 8006d9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006da0:	d100      	bne.n	8006da4 <memcpy+0xc>
 8006da2:	4770      	bx	lr
 8006da4:	b510      	push	{r4, lr}
 8006da6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006daa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006dae:	4291      	cmp	r1, r2
 8006db0:	d1f9      	bne.n	8006da6 <memcpy+0xe>
 8006db2:	bd10      	pop	{r4, pc}

08006db4 <_Balloc>:
 8006db4:	b570      	push	{r4, r5, r6, lr}
 8006db6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006db8:	4604      	mov	r4, r0
 8006dba:	460d      	mov	r5, r1
 8006dbc:	b976      	cbnz	r6, 8006ddc <_Balloc+0x28>
 8006dbe:	2010      	movs	r0, #16
 8006dc0:	f7ff ffe2 	bl	8006d88 <malloc>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	6260      	str	r0, [r4, #36]	; 0x24
 8006dc8:	b920      	cbnz	r0, 8006dd4 <_Balloc+0x20>
 8006dca:	4b18      	ldr	r3, [pc, #96]	; (8006e2c <_Balloc+0x78>)
 8006dcc:	4818      	ldr	r0, [pc, #96]	; (8006e30 <_Balloc+0x7c>)
 8006dce:	2166      	movs	r1, #102	; 0x66
 8006dd0:	f000 fdea 	bl	80079a8 <__assert_func>
 8006dd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006dd8:	6006      	str	r6, [r0, #0]
 8006dda:	60c6      	str	r6, [r0, #12]
 8006ddc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006dde:	68f3      	ldr	r3, [r6, #12]
 8006de0:	b183      	cbz	r3, 8006e04 <_Balloc+0x50>
 8006de2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006dea:	b9b8      	cbnz	r0, 8006e1c <_Balloc+0x68>
 8006dec:	2101      	movs	r1, #1
 8006dee:	fa01 f605 	lsl.w	r6, r1, r5
 8006df2:	1d72      	adds	r2, r6, #5
 8006df4:	0092      	lsls	r2, r2, #2
 8006df6:	4620      	mov	r0, r4
 8006df8:	f000 fb5a 	bl	80074b0 <_calloc_r>
 8006dfc:	b160      	cbz	r0, 8006e18 <_Balloc+0x64>
 8006dfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e02:	e00e      	b.n	8006e22 <_Balloc+0x6e>
 8006e04:	2221      	movs	r2, #33	; 0x21
 8006e06:	2104      	movs	r1, #4
 8006e08:	4620      	mov	r0, r4
 8006e0a:	f000 fb51 	bl	80074b0 <_calloc_r>
 8006e0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e10:	60f0      	str	r0, [r6, #12]
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1e4      	bne.n	8006de2 <_Balloc+0x2e>
 8006e18:	2000      	movs	r0, #0
 8006e1a:	bd70      	pop	{r4, r5, r6, pc}
 8006e1c:	6802      	ldr	r2, [r0, #0]
 8006e1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e22:	2300      	movs	r3, #0
 8006e24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e28:	e7f7      	b.n	8006e1a <_Balloc+0x66>
 8006e2a:	bf00      	nop
 8006e2c:	08008515 	.word	0x08008515
 8006e30:	080085fc 	.word	0x080085fc

08006e34 <_Bfree>:
 8006e34:	b570      	push	{r4, r5, r6, lr}
 8006e36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006e38:	4605      	mov	r5, r0
 8006e3a:	460c      	mov	r4, r1
 8006e3c:	b976      	cbnz	r6, 8006e5c <_Bfree+0x28>
 8006e3e:	2010      	movs	r0, #16
 8006e40:	f7ff ffa2 	bl	8006d88 <malloc>
 8006e44:	4602      	mov	r2, r0
 8006e46:	6268      	str	r0, [r5, #36]	; 0x24
 8006e48:	b920      	cbnz	r0, 8006e54 <_Bfree+0x20>
 8006e4a:	4b09      	ldr	r3, [pc, #36]	; (8006e70 <_Bfree+0x3c>)
 8006e4c:	4809      	ldr	r0, [pc, #36]	; (8006e74 <_Bfree+0x40>)
 8006e4e:	218a      	movs	r1, #138	; 0x8a
 8006e50:	f000 fdaa 	bl	80079a8 <__assert_func>
 8006e54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e58:	6006      	str	r6, [r0, #0]
 8006e5a:	60c6      	str	r6, [r0, #12]
 8006e5c:	b13c      	cbz	r4, 8006e6e <_Bfree+0x3a>
 8006e5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006e60:	6862      	ldr	r2, [r4, #4]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e68:	6021      	str	r1, [r4, #0]
 8006e6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e6e:	bd70      	pop	{r4, r5, r6, pc}
 8006e70:	08008515 	.word	0x08008515
 8006e74:	080085fc 	.word	0x080085fc

08006e78 <__multadd>:
 8006e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e7c:	690e      	ldr	r6, [r1, #16]
 8006e7e:	4607      	mov	r7, r0
 8006e80:	4698      	mov	r8, r3
 8006e82:	460c      	mov	r4, r1
 8006e84:	f101 0014 	add.w	r0, r1, #20
 8006e88:	2300      	movs	r3, #0
 8006e8a:	6805      	ldr	r5, [r0, #0]
 8006e8c:	b2a9      	uxth	r1, r5
 8006e8e:	fb02 8101 	mla	r1, r2, r1, r8
 8006e92:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006e96:	0c2d      	lsrs	r5, r5, #16
 8006e98:	fb02 c505 	mla	r5, r2, r5, ip
 8006e9c:	b289      	uxth	r1, r1
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006ea4:	429e      	cmp	r6, r3
 8006ea6:	f840 1b04 	str.w	r1, [r0], #4
 8006eaa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006eae:	dcec      	bgt.n	8006e8a <__multadd+0x12>
 8006eb0:	f1b8 0f00 	cmp.w	r8, #0
 8006eb4:	d022      	beq.n	8006efc <__multadd+0x84>
 8006eb6:	68a3      	ldr	r3, [r4, #8]
 8006eb8:	42b3      	cmp	r3, r6
 8006eba:	dc19      	bgt.n	8006ef0 <__multadd+0x78>
 8006ebc:	6861      	ldr	r1, [r4, #4]
 8006ebe:	4638      	mov	r0, r7
 8006ec0:	3101      	adds	r1, #1
 8006ec2:	f7ff ff77 	bl	8006db4 <_Balloc>
 8006ec6:	4605      	mov	r5, r0
 8006ec8:	b928      	cbnz	r0, 8006ed6 <__multadd+0x5e>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	4b0d      	ldr	r3, [pc, #52]	; (8006f04 <__multadd+0x8c>)
 8006ece:	480e      	ldr	r0, [pc, #56]	; (8006f08 <__multadd+0x90>)
 8006ed0:	21b5      	movs	r1, #181	; 0xb5
 8006ed2:	f000 fd69 	bl	80079a8 <__assert_func>
 8006ed6:	6922      	ldr	r2, [r4, #16]
 8006ed8:	3202      	adds	r2, #2
 8006eda:	f104 010c 	add.w	r1, r4, #12
 8006ede:	0092      	lsls	r2, r2, #2
 8006ee0:	300c      	adds	r0, #12
 8006ee2:	f7ff ff59 	bl	8006d98 <memcpy>
 8006ee6:	4621      	mov	r1, r4
 8006ee8:	4638      	mov	r0, r7
 8006eea:	f7ff ffa3 	bl	8006e34 <_Bfree>
 8006eee:	462c      	mov	r4, r5
 8006ef0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006ef4:	3601      	adds	r6, #1
 8006ef6:	f8c3 8014 	str.w	r8, [r3, #20]
 8006efa:	6126      	str	r6, [r4, #16]
 8006efc:	4620      	mov	r0, r4
 8006efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f02:	bf00      	nop
 8006f04:	0800858b 	.word	0x0800858b
 8006f08:	080085fc 	.word	0x080085fc

08006f0c <__hi0bits>:
 8006f0c:	0c03      	lsrs	r3, r0, #16
 8006f0e:	041b      	lsls	r3, r3, #16
 8006f10:	b9d3      	cbnz	r3, 8006f48 <__hi0bits+0x3c>
 8006f12:	0400      	lsls	r0, r0, #16
 8006f14:	2310      	movs	r3, #16
 8006f16:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006f1a:	bf04      	itt	eq
 8006f1c:	0200      	lsleq	r0, r0, #8
 8006f1e:	3308      	addeq	r3, #8
 8006f20:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006f24:	bf04      	itt	eq
 8006f26:	0100      	lsleq	r0, r0, #4
 8006f28:	3304      	addeq	r3, #4
 8006f2a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006f2e:	bf04      	itt	eq
 8006f30:	0080      	lsleq	r0, r0, #2
 8006f32:	3302      	addeq	r3, #2
 8006f34:	2800      	cmp	r0, #0
 8006f36:	db05      	blt.n	8006f44 <__hi0bits+0x38>
 8006f38:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006f3c:	f103 0301 	add.w	r3, r3, #1
 8006f40:	bf08      	it	eq
 8006f42:	2320      	moveq	r3, #32
 8006f44:	4618      	mov	r0, r3
 8006f46:	4770      	bx	lr
 8006f48:	2300      	movs	r3, #0
 8006f4a:	e7e4      	b.n	8006f16 <__hi0bits+0xa>

08006f4c <__lo0bits>:
 8006f4c:	6803      	ldr	r3, [r0, #0]
 8006f4e:	f013 0207 	ands.w	r2, r3, #7
 8006f52:	4601      	mov	r1, r0
 8006f54:	d00b      	beq.n	8006f6e <__lo0bits+0x22>
 8006f56:	07da      	lsls	r2, r3, #31
 8006f58:	d424      	bmi.n	8006fa4 <__lo0bits+0x58>
 8006f5a:	0798      	lsls	r0, r3, #30
 8006f5c:	bf49      	itett	mi
 8006f5e:	085b      	lsrmi	r3, r3, #1
 8006f60:	089b      	lsrpl	r3, r3, #2
 8006f62:	2001      	movmi	r0, #1
 8006f64:	600b      	strmi	r3, [r1, #0]
 8006f66:	bf5c      	itt	pl
 8006f68:	600b      	strpl	r3, [r1, #0]
 8006f6a:	2002      	movpl	r0, #2
 8006f6c:	4770      	bx	lr
 8006f6e:	b298      	uxth	r0, r3
 8006f70:	b9b0      	cbnz	r0, 8006fa0 <__lo0bits+0x54>
 8006f72:	0c1b      	lsrs	r3, r3, #16
 8006f74:	2010      	movs	r0, #16
 8006f76:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006f7a:	bf04      	itt	eq
 8006f7c:	0a1b      	lsreq	r3, r3, #8
 8006f7e:	3008      	addeq	r0, #8
 8006f80:	071a      	lsls	r2, r3, #28
 8006f82:	bf04      	itt	eq
 8006f84:	091b      	lsreq	r3, r3, #4
 8006f86:	3004      	addeq	r0, #4
 8006f88:	079a      	lsls	r2, r3, #30
 8006f8a:	bf04      	itt	eq
 8006f8c:	089b      	lsreq	r3, r3, #2
 8006f8e:	3002      	addeq	r0, #2
 8006f90:	07da      	lsls	r2, r3, #31
 8006f92:	d403      	bmi.n	8006f9c <__lo0bits+0x50>
 8006f94:	085b      	lsrs	r3, r3, #1
 8006f96:	f100 0001 	add.w	r0, r0, #1
 8006f9a:	d005      	beq.n	8006fa8 <__lo0bits+0x5c>
 8006f9c:	600b      	str	r3, [r1, #0]
 8006f9e:	4770      	bx	lr
 8006fa0:	4610      	mov	r0, r2
 8006fa2:	e7e8      	b.n	8006f76 <__lo0bits+0x2a>
 8006fa4:	2000      	movs	r0, #0
 8006fa6:	4770      	bx	lr
 8006fa8:	2020      	movs	r0, #32
 8006faa:	4770      	bx	lr

08006fac <__i2b>:
 8006fac:	b510      	push	{r4, lr}
 8006fae:	460c      	mov	r4, r1
 8006fb0:	2101      	movs	r1, #1
 8006fb2:	f7ff feff 	bl	8006db4 <_Balloc>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	b928      	cbnz	r0, 8006fc6 <__i2b+0x1a>
 8006fba:	4b05      	ldr	r3, [pc, #20]	; (8006fd0 <__i2b+0x24>)
 8006fbc:	4805      	ldr	r0, [pc, #20]	; (8006fd4 <__i2b+0x28>)
 8006fbe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006fc2:	f000 fcf1 	bl	80079a8 <__assert_func>
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	6144      	str	r4, [r0, #20]
 8006fca:	6103      	str	r3, [r0, #16]
 8006fcc:	bd10      	pop	{r4, pc}
 8006fce:	bf00      	nop
 8006fd0:	0800858b 	.word	0x0800858b
 8006fd4:	080085fc 	.word	0x080085fc

08006fd8 <__multiply>:
 8006fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fdc:	4614      	mov	r4, r2
 8006fde:	690a      	ldr	r2, [r1, #16]
 8006fe0:	6923      	ldr	r3, [r4, #16]
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	bfb8      	it	lt
 8006fe6:	460b      	movlt	r3, r1
 8006fe8:	460d      	mov	r5, r1
 8006fea:	bfbc      	itt	lt
 8006fec:	4625      	movlt	r5, r4
 8006fee:	461c      	movlt	r4, r3
 8006ff0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006ff4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006ff8:	68ab      	ldr	r3, [r5, #8]
 8006ffa:	6869      	ldr	r1, [r5, #4]
 8006ffc:	eb0a 0709 	add.w	r7, sl, r9
 8007000:	42bb      	cmp	r3, r7
 8007002:	b085      	sub	sp, #20
 8007004:	bfb8      	it	lt
 8007006:	3101      	addlt	r1, #1
 8007008:	f7ff fed4 	bl	8006db4 <_Balloc>
 800700c:	b930      	cbnz	r0, 800701c <__multiply+0x44>
 800700e:	4602      	mov	r2, r0
 8007010:	4b42      	ldr	r3, [pc, #264]	; (800711c <__multiply+0x144>)
 8007012:	4843      	ldr	r0, [pc, #268]	; (8007120 <__multiply+0x148>)
 8007014:	f240 115d 	movw	r1, #349	; 0x15d
 8007018:	f000 fcc6 	bl	80079a8 <__assert_func>
 800701c:	f100 0614 	add.w	r6, r0, #20
 8007020:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007024:	4633      	mov	r3, r6
 8007026:	2200      	movs	r2, #0
 8007028:	4543      	cmp	r3, r8
 800702a:	d31e      	bcc.n	800706a <__multiply+0x92>
 800702c:	f105 0c14 	add.w	ip, r5, #20
 8007030:	f104 0314 	add.w	r3, r4, #20
 8007034:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007038:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800703c:	9202      	str	r2, [sp, #8]
 800703e:	ebac 0205 	sub.w	r2, ip, r5
 8007042:	3a15      	subs	r2, #21
 8007044:	f022 0203 	bic.w	r2, r2, #3
 8007048:	3204      	adds	r2, #4
 800704a:	f105 0115 	add.w	r1, r5, #21
 800704e:	458c      	cmp	ip, r1
 8007050:	bf38      	it	cc
 8007052:	2204      	movcc	r2, #4
 8007054:	9201      	str	r2, [sp, #4]
 8007056:	9a02      	ldr	r2, [sp, #8]
 8007058:	9303      	str	r3, [sp, #12]
 800705a:	429a      	cmp	r2, r3
 800705c:	d808      	bhi.n	8007070 <__multiply+0x98>
 800705e:	2f00      	cmp	r7, #0
 8007060:	dc55      	bgt.n	800710e <__multiply+0x136>
 8007062:	6107      	str	r7, [r0, #16]
 8007064:	b005      	add	sp, #20
 8007066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800706a:	f843 2b04 	str.w	r2, [r3], #4
 800706e:	e7db      	b.n	8007028 <__multiply+0x50>
 8007070:	f8b3 a000 	ldrh.w	sl, [r3]
 8007074:	f1ba 0f00 	cmp.w	sl, #0
 8007078:	d020      	beq.n	80070bc <__multiply+0xe4>
 800707a:	f105 0e14 	add.w	lr, r5, #20
 800707e:	46b1      	mov	r9, r6
 8007080:	2200      	movs	r2, #0
 8007082:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007086:	f8d9 b000 	ldr.w	fp, [r9]
 800708a:	b2a1      	uxth	r1, r4
 800708c:	fa1f fb8b 	uxth.w	fp, fp
 8007090:	fb0a b101 	mla	r1, sl, r1, fp
 8007094:	4411      	add	r1, r2
 8007096:	f8d9 2000 	ldr.w	r2, [r9]
 800709a:	0c24      	lsrs	r4, r4, #16
 800709c:	0c12      	lsrs	r2, r2, #16
 800709e:	fb0a 2404 	mla	r4, sl, r4, r2
 80070a2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80070a6:	b289      	uxth	r1, r1
 80070a8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80070ac:	45f4      	cmp	ip, lr
 80070ae:	f849 1b04 	str.w	r1, [r9], #4
 80070b2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80070b6:	d8e4      	bhi.n	8007082 <__multiply+0xaa>
 80070b8:	9901      	ldr	r1, [sp, #4]
 80070ba:	5072      	str	r2, [r6, r1]
 80070bc:	9a03      	ldr	r2, [sp, #12]
 80070be:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80070c2:	3304      	adds	r3, #4
 80070c4:	f1b9 0f00 	cmp.w	r9, #0
 80070c8:	d01f      	beq.n	800710a <__multiply+0x132>
 80070ca:	6834      	ldr	r4, [r6, #0]
 80070cc:	f105 0114 	add.w	r1, r5, #20
 80070d0:	46b6      	mov	lr, r6
 80070d2:	f04f 0a00 	mov.w	sl, #0
 80070d6:	880a      	ldrh	r2, [r1, #0]
 80070d8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80070dc:	fb09 b202 	mla	r2, r9, r2, fp
 80070e0:	4492      	add	sl, r2
 80070e2:	b2a4      	uxth	r4, r4
 80070e4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80070e8:	f84e 4b04 	str.w	r4, [lr], #4
 80070ec:	f851 4b04 	ldr.w	r4, [r1], #4
 80070f0:	f8be 2000 	ldrh.w	r2, [lr]
 80070f4:	0c24      	lsrs	r4, r4, #16
 80070f6:	fb09 2404 	mla	r4, r9, r4, r2
 80070fa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80070fe:	458c      	cmp	ip, r1
 8007100:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007104:	d8e7      	bhi.n	80070d6 <__multiply+0xfe>
 8007106:	9a01      	ldr	r2, [sp, #4]
 8007108:	50b4      	str	r4, [r6, r2]
 800710a:	3604      	adds	r6, #4
 800710c:	e7a3      	b.n	8007056 <__multiply+0x7e>
 800710e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1a5      	bne.n	8007062 <__multiply+0x8a>
 8007116:	3f01      	subs	r7, #1
 8007118:	e7a1      	b.n	800705e <__multiply+0x86>
 800711a:	bf00      	nop
 800711c:	0800858b 	.word	0x0800858b
 8007120:	080085fc 	.word	0x080085fc

08007124 <__pow5mult>:
 8007124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007128:	4615      	mov	r5, r2
 800712a:	f012 0203 	ands.w	r2, r2, #3
 800712e:	4606      	mov	r6, r0
 8007130:	460f      	mov	r7, r1
 8007132:	d007      	beq.n	8007144 <__pow5mult+0x20>
 8007134:	4c25      	ldr	r4, [pc, #148]	; (80071cc <__pow5mult+0xa8>)
 8007136:	3a01      	subs	r2, #1
 8007138:	2300      	movs	r3, #0
 800713a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800713e:	f7ff fe9b 	bl	8006e78 <__multadd>
 8007142:	4607      	mov	r7, r0
 8007144:	10ad      	asrs	r5, r5, #2
 8007146:	d03d      	beq.n	80071c4 <__pow5mult+0xa0>
 8007148:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800714a:	b97c      	cbnz	r4, 800716c <__pow5mult+0x48>
 800714c:	2010      	movs	r0, #16
 800714e:	f7ff fe1b 	bl	8006d88 <malloc>
 8007152:	4602      	mov	r2, r0
 8007154:	6270      	str	r0, [r6, #36]	; 0x24
 8007156:	b928      	cbnz	r0, 8007164 <__pow5mult+0x40>
 8007158:	4b1d      	ldr	r3, [pc, #116]	; (80071d0 <__pow5mult+0xac>)
 800715a:	481e      	ldr	r0, [pc, #120]	; (80071d4 <__pow5mult+0xb0>)
 800715c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007160:	f000 fc22 	bl	80079a8 <__assert_func>
 8007164:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007168:	6004      	str	r4, [r0, #0]
 800716a:	60c4      	str	r4, [r0, #12]
 800716c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007170:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007174:	b94c      	cbnz	r4, 800718a <__pow5mult+0x66>
 8007176:	f240 2171 	movw	r1, #625	; 0x271
 800717a:	4630      	mov	r0, r6
 800717c:	f7ff ff16 	bl	8006fac <__i2b>
 8007180:	2300      	movs	r3, #0
 8007182:	f8c8 0008 	str.w	r0, [r8, #8]
 8007186:	4604      	mov	r4, r0
 8007188:	6003      	str	r3, [r0, #0]
 800718a:	f04f 0900 	mov.w	r9, #0
 800718e:	07eb      	lsls	r3, r5, #31
 8007190:	d50a      	bpl.n	80071a8 <__pow5mult+0x84>
 8007192:	4639      	mov	r1, r7
 8007194:	4622      	mov	r2, r4
 8007196:	4630      	mov	r0, r6
 8007198:	f7ff ff1e 	bl	8006fd8 <__multiply>
 800719c:	4639      	mov	r1, r7
 800719e:	4680      	mov	r8, r0
 80071a0:	4630      	mov	r0, r6
 80071a2:	f7ff fe47 	bl	8006e34 <_Bfree>
 80071a6:	4647      	mov	r7, r8
 80071a8:	106d      	asrs	r5, r5, #1
 80071aa:	d00b      	beq.n	80071c4 <__pow5mult+0xa0>
 80071ac:	6820      	ldr	r0, [r4, #0]
 80071ae:	b938      	cbnz	r0, 80071c0 <__pow5mult+0x9c>
 80071b0:	4622      	mov	r2, r4
 80071b2:	4621      	mov	r1, r4
 80071b4:	4630      	mov	r0, r6
 80071b6:	f7ff ff0f 	bl	8006fd8 <__multiply>
 80071ba:	6020      	str	r0, [r4, #0]
 80071bc:	f8c0 9000 	str.w	r9, [r0]
 80071c0:	4604      	mov	r4, r0
 80071c2:	e7e4      	b.n	800718e <__pow5mult+0x6a>
 80071c4:	4638      	mov	r0, r7
 80071c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071ca:	bf00      	nop
 80071cc:	08008750 	.word	0x08008750
 80071d0:	08008515 	.word	0x08008515
 80071d4:	080085fc 	.word	0x080085fc

080071d8 <__lshift>:
 80071d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071dc:	460c      	mov	r4, r1
 80071de:	6849      	ldr	r1, [r1, #4]
 80071e0:	6923      	ldr	r3, [r4, #16]
 80071e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80071e6:	68a3      	ldr	r3, [r4, #8]
 80071e8:	4607      	mov	r7, r0
 80071ea:	4691      	mov	r9, r2
 80071ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071f0:	f108 0601 	add.w	r6, r8, #1
 80071f4:	42b3      	cmp	r3, r6
 80071f6:	db0b      	blt.n	8007210 <__lshift+0x38>
 80071f8:	4638      	mov	r0, r7
 80071fa:	f7ff fddb 	bl	8006db4 <_Balloc>
 80071fe:	4605      	mov	r5, r0
 8007200:	b948      	cbnz	r0, 8007216 <__lshift+0x3e>
 8007202:	4602      	mov	r2, r0
 8007204:	4b28      	ldr	r3, [pc, #160]	; (80072a8 <__lshift+0xd0>)
 8007206:	4829      	ldr	r0, [pc, #164]	; (80072ac <__lshift+0xd4>)
 8007208:	f240 11d9 	movw	r1, #473	; 0x1d9
 800720c:	f000 fbcc 	bl	80079a8 <__assert_func>
 8007210:	3101      	adds	r1, #1
 8007212:	005b      	lsls	r3, r3, #1
 8007214:	e7ee      	b.n	80071f4 <__lshift+0x1c>
 8007216:	2300      	movs	r3, #0
 8007218:	f100 0114 	add.w	r1, r0, #20
 800721c:	f100 0210 	add.w	r2, r0, #16
 8007220:	4618      	mov	r0, r3
 8007222:	4553      	cmp	r3, sl
 8007224:	db33      	blt.n	800728e <__lshift+0xb6>
 8007226:	6920      	ldr	r0, [r4, #16]
 8007228:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800722c:	f104 0314 	add.w	r3, r4, #20
 8007230:	f019 091f 	ands.w	r9, r9, #31
 8007234:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007238:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800723c:	d02b      	beq.n	8007296 <__lshift+0xbe>
 800723e:	f1c9 0e20 	rsb	lr, r9, #32
 8007242:	468a      	mov	sl, r1
 8007244:	2200      	movs	r2, #0
 8007246:	6818      	ldr	r0, [r3, #0]
 8007248:	fa00 f009 	lsl.w	r0, r0, r9
 800724c:	4302      	orrs	r2, r0
 800724e:	f84a 2b04 	str.w	r2, [sl], #4
 8007252:	f853 2b04 	ldr.w	r2, [r3], #4
 8007256:	459c      	cmp	ip, r3
 8007258:	fa22 f20e 	lsr.w	r2, r2, lr
 800725c:	d8f3      	bhi.n	8007246 <__lshift+0x6e>
 800725e:	ebac 0304 	sub.w	r3, ip, r4
 8007262:	3b15      	subs	r3, #21
 8007264:	f023 0303 	bic.w	r3, r3, #3
 8007268:	3304      	adds	r3, #4
 800726a:	f104 0015 	add.w	r0, r4, #21
 800726e:	4584      	cmp	ip, r0
 8007270:	bf38      	it	cc
 8007272:	2304      	movcc	r3, #4
 8007274:	50ca      	str	r2, [r1, r3]
 8007276:	b10a      	cbz	r2, 800727c <__lshift+0xa4>
 8007278:	f108 0602 	add.w	r6, r8, #2
 800727c:	3e01      	subs	r6, #1
 800727e:	4638      	mov	r0, r7
 8007280:	612e      	str	r6, [r5, #16]
 8007282:	4621      	mov	r1, r4
 8007284:	f7ff fdd6 	bl	8006e34 <_Bfree>
 8007288:	4628      	mov	r0, r5
 800728a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800728e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007292:	3301      	adds	r3, #1
 8007294:	e7c5      	b.n	8007222 <__lshift+0x4a>
 8007296:	3904      	subs	r1, #4
 8007298:	f853 2b04 	ldr.w	r2, [r3], #4
 800729c:	f841 2f04 	str.w	r2, [r1, #4]!
 80072a0:	459c      	cmp	ip, r3
 80072a2:	d8f9      	bhi.n	8007298 <__lshift+0xc0>
 80072a4:	e7ea      	b.n	800727c <__lshift+0xa4>
 80072a6:	bf00      	nop
 80072a8:	0800858b 	.word	0x0800858b
 80072ac:	080085fc 	.word	0x080085fc

080072b0 <__mcmp>:
 80072b0:	b530      	push	{r4, r5, lr}
 80072b2:	6902      	ldr	r2, [r0, #16]
 80072b4:	690c      	ldr	r4, [r1, #16]
 80072b6:	1b12      	subs	r2, r2, r4
 80072b8:	d10e      	bne.n	80072d8 <__mcmp+0x28>
 80072ba:	f100 0314 	add.w	r3, r0, #20
 80072be:	3114      	adds	r1, #20
 80072c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80072c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80072c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80072cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80072d0:	42a5      	cmp	r5, r4
 80072d2:	d003      	beq.n	80072dc <__mcmp+0x2c>
 80072d4:	d305      	bcc.n	80072e2 <__mcmp+0x32>
 80072d6:	2201      	movs	r2, #1
 80072d8:	4610      	mov	r0, r2
 80072da:	bd30      	pop	{r4, r5, pc}
 80072dc:	4283      	cmp	r3, r0
 80072de:	d3f3      	bcc.n	80072c8 <__mcmp+0x18>
 80072e0:	e7fa      	b.n	80072d8 <__mcmp+0x28>
 80072e2:	f04f 32ff 	mov.w	r2, #4294967295
 80072e6:	e7f7      	b.n	80072d8 <__mcmp+0x28>

080072e8 <__mdiff>:
 80072e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ec:	460c      	mov	r4, r1
 80072ee:	4606      	mov	r6, r0
 80072f0:	4611      	mov	r1, r2
 80072f2:	4620      	mov	r0, r4
 80072f4:	4617      	mov	r7, r2
 80072f6:	f7ff ffdb 	bl	80072b0 <__mcmp>
 80072fa:	1e05      	subs	r5, r0, #0
 80072fc:	d110      	bne.n	8007320 <__mdiff+0x38>
 80072fe:	4629      	mov	r1, r5
 8007300:	4630      	mov	r0, r6
 8007302:	f7ff fd57 	bl	8006db4 <_Balloc>
 8007306:	b930      	cbnz	r0, 8007316 <__mdiff+0x2e>
 8007308:	4b39      	ldr	r3, [pc, #228]	; (80073f0 <__mdiff+0x108>)
 800730a:	4602      	mov	r2, r0
 800730c:	f240 2132 	movw	r1, #562	; 0x232
 8007310:	4838      	ldr	r0, [pc, #224]	; (80073f4 <__mdiff+0x10c>)
 8007312:	f000 fb49 	bl	80079a8 <__assert_func>
 8007316:	2301      	movs	r3, #1
 8007318:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800731c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007320:	bfa4      	itt	ge
 8007322:	463b      	movge	r3, r7
 8007324:	4627      	movge	r7, r4
 8007326:	4630      	mov	r0, r6
 8007328:	6879      	ldr	r1, [r7, #4]
 800732a:	bfa6      	itte	ge
 800732c:	461c      	movge	r4, r3
 800732e:	2500      	movge	r5, #0
 8007330:	2501      	movlt	r5, #1
 8007332:	f7ff fd3f 	bl	8006db4 <_Balloc>
 8007336:	b920      	cbnz	r0, 8007342 <__mdiff+0x5a>
 8007338:	4b2d      	ldr	r3, [pc, #180]	; (80073f0 <__mdiff+0x108>)
 800733a:	4602      	mov	r2, r0
 800733c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007340:	e7e6      	b.n	8007310 <__mdiff+0x28>
 8007342:	693e      	ldr	r6, [r7, #16]
 8007344:	60c5      	str	r5, [r0, #12]
 8007346:	6925      	ldr	r5, [r4, #16]
 8007348:	f107 0114 	add.w	r1, r7, #20
 800734c:	f104 0914 	add.w	r9, r4, #20
 8007350:	f100 0e14 	add.w	lr, r0, #20
 8007354:	f107 0210 	add.w	r2, r7, #16
 8007358:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800735c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007360:	46f2      	mov	sl, lr
 8007362:	2700      	movs	r7, #0
 8007364:	f859 3b04 	ldr.w	r3, [r9], #4
 8007368:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800736c:	fa1f f883 	uxth.w	r8, r3
 8007370:	fa17 f78b 	uxtah	r7, r7, fp
 8007374:	0c1b      	lsrs	r3, r3, #16
 8007376:	eba7 0808 	sub.w	r8, r7, r8
 800737a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800737e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007382:	fa1f f888 	uxth.w	r8, r8
 8007386:	141f      	asrs	r7, r3, #16
 8007388:	454d      	cmp	r5, r9
 800738a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800738e:	f84a 3b04 	str.w	r3, [sl], #4
 8007392:	d8e7      	bhi.n	8007364 <__mdiff+0x7c>
 8007394:	1b2b      	subs	r3, r5, r4
 8007396:	3b15      	subs	r3, #21
 8007398:	f023 0303 	bic.w	r3, r3, #3
 800739c:	3304      	adds	r3, #4
 800739e:	3415      	adds	r4, #21
 80073a0:	42a5      	cmp	r5, r4
 80073a2:	bf38      	it	cc
 80073a4:	2304      	movcc	r3, #4
 80073a6:	4419      	add	r1, r3
 80073a8:	4473      	add	r3, lr
 80073aa:	469e      	mov	lr, r3
 80073ac:	460d      	mov	r5, r1
 80073ae:	4565      	cmp	r5, ip
 80073b0:	d30e      	bcc.n	80073d0 <__mdiff+0xe8>
 80073b2:	f10c 0203 	add.w	r2, ip, #3
 80073b6:	1a52      	subs	r2, r2, r1
 80073b8:	f022 0203 	bic.w	r2, r2, #3
 80073bc:	3903      	subs	r1, #3
 80073be:	458c      	cmp	ip, r1
 80073c0:	bf38      	it	cc
 80073c2:	2200      	movcc	r2, #0
 80073c4:	441a      	add	r2, r3
 80073c6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80073ca:	b17b      	cbz	r3, 80073ec <__mdiff+0x104>
 80073cc:	6106      	str	r6, [r0, #16]
 80073ce:	e7a5      	b.n	800731c <__mdiff+0x34>
 80073d0:	f855 8b04 	ldr.w	r8, [r5], #4
 80073d4:	fa17 f488 	uxtah	r4, r7, r8
 80073d8:	1422      	asrs	r2, r4, #16
 80073da:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80073de:	b2a4      	uxth	r4, r4
 80073e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80073e4:	f84e 4b04 	str.w	r4, [lr], #4
 80073e8:	1417      	asrs	r7, r2, #16
 80073ea:	e7e0      	b.n	80073ae <__mdiff+0xc6>
 80073ec:	3e01      	subs	r6, #1
 80073ee:	e7ea      	b.n	80073c6 <__mdiff+0xde>
 80073f0:	0800858b 	.word	0x0800858b
 80073f4:	080085fc 	.word	0x080085fc

080073f8 <__d2b>:
 80073f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80073fc:	4689      	mov	r9, r1
 80073fe:	2101      	movs	r1, #1
 8007400:	ec57 6b10 	vmov	r6, r7, d0
 8007404:	4690      	mov	r8, r2
 8007406:	f7ff fcd5 	bl	8006db4 <_Balloc>
 800740a:	4604      	mov	r4, r0
 800740c:	b930      	cbnz	r0, 800741c <__d2b+0x24>
 800740e:	4602      	mov	r2, r0
 8007410:	4b25      	ldr	r3, [pc, #148]	; (80074a8 <__d2b+0xb0>)
 8007412:	4826      	ldr	r0, [pc, #152]	; (80074ac <__d2b+0xb4>)
 8007414:	f240 310a 	movw	r1, #778	; 0x30a
 8007418:	f000 fac6 	bl	80079a8 <__assert_func>
 800741c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007420:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007424:	bb35      	cbnz	r5, 8007474 <__d2b+0x7c>
 8007426:	2e00      	cmp	r6, #0
 8007428:	9301      	str	r3, [sp, #4]
 800742a:	d028      	beq.n	800747e <__d2b+0x86>
 800742c:	4668      	mov	r0, sp
 800742e:	9600      	str	r6, [sp, #0]
 8007430:	f7ff fd8c 	bl	8006f4c <__lo0bits>
 8007434:	9900      	ldr	r1, [sp, #0]
 8007436:	b300      	cbz	r0, 800747a <__d2b+0x82>
 8007438:	9a01      	ldr	r2, [sp, #4]
 800743a:	f1c0 0320 	rsb	r3, r0, #32
 800743e:	fa02 f303 	lsl.w	r3, r2, r3
 8007442:	430b      	orrs	r3, r1
 8007444:	40c2      	lsrs	r2, r0
 8007446:	6163      	str	r3, [r4, #20]
 8007448:	9201      	str	r2, [sp, #4]
 800744a:	9b01      	ldr	r3, [sp, #4]
 800744c:	61a3      	str	r3, [r4, #24]
 800744e:	2b00      	cmp	r3, #0
 8007450:	bf14      	ite	ne
 8007452:	2202      	movne	r2, #2
 8007454:	2201      	moveq	r2, #1
 8007456:	6122      	str	r2, [r4, #16]
 8007458:	b1d5      	cbz	r5, 8007490 <__d2b+0x98>
 800745a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800745e:	4405      	add	r5, r0
 8007460:	f8c9 5000 	str.w	r5, [r9]
 8007464:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007468:	f8c8 0000 	str.w	r0, [r8]
 800746c:	4620      	mov	r0, r4
 800746e:	b003      	add	sp, #12
 8007470:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007474:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007478:	e7d5      	b.n	8007426 <__d2b+0x2e>
 800747a:	6161      	str	r1, [r4, #20]
 800747c:	e7e5      	b.n	800744a <__d2b+0x52>
 800747e:	a801      	add	r0, sp, #4
 8007480:	f7ff fd64 	bl	8006f4c <__lo0bits>
 8007484:	9b01      	ldr	r3, [sp, #4]
 8007486:	6163      	str	r3, [r4, #20]
 8007488:	2201      	movs	r2, #1
 800748a:	6122      	str	r2, [r4, #16]
 800748c:	3020      	adds	r0, #32
 800748e:	e7e3      	b.n	8007458 <__d2b+0x60>
 8007490:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007494:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007498:	f8c9 0000 	str.w	r0, [r9]
 800749c:	6918      	ldr	r0, [r3, #16]
 800749e:	f7ff fd35 	bl	8006f0c <__hi0bits>
 80074a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80074a6:	e7df      	b.n	8007468 <__d2b+0x70>
 80074a8:	0800858b 	.word	0x0800858b
 80074ac:	080085fc 	.word	0x080085fc

080074b0 <_calloc_r>:
 80074b0:	b513      	push	{r0, r1, r4, lr}
 80074b2:	434a      	muls	r2, r1
 80074b4:	4611      	mov	r1, r2
 80074b6:	9201      	str	r2, [sp, #4]
 80074b8:	f000 f85a 	bl	8007570 <_malloc_r>
 80074bc:	4604      	mov	r4, r0
 80074be:	b118      	cbz	r0, 80074c8 <_calloc_r+0x18>
 80074c0:	9a01      	ldr	r2, [sp, #4]
 80074c2:	2100      	movs	r1, #0
 80074c4:	f7fd fe72 	bl	80051ac <memset>
 80074c8:	4620      	mov	r0, r4
 80074ca:	b002      	add	sp, #8
 80074cc:	bd10      	pop	{r4, pc}
	...

080074d0 <_free_r>:
 80074d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074d2:	2900      	cmp	r1, #0
 80074d4:	d048      	beq.n	8007568 <_free_r+0x98>
 80074d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074da:	9001      	str	r0, [sp, #4]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	f1a1 0404 	sub.w	r4, r1, #4
 80074e2:	bfb8      	it	lt
 80074e4:	18e4      	addlt	r4, r4, r3
 80074e6:	f000 faff 	bl	8007ae8 <__malloc_lock>
 80074ea:	4a20      	ldr	r2, [pc, #128]	; (800756c <_free_r+0x9c>)
 80074ec:	9801      	ldr	r0, [sp, #4]
 80074ee:	6813      	ldr	r3, [r2, #0]
 80074f0:	4615      	mov	r5, r2
 80074f2:	b933      	cbnz	r3, 8007502 <_free_r+0x32>
 80074f4:	6063      	str	r3, [r4, #4]
 80074f6:	6014      	str	r4, [r2, #0]
 80074f8:	b003      	add	sp, #12
 80074fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074fe:	f000 baf9 	b.w	8007af4 <__malloc_unlock>
 8007502:	42a3      	cmp	r3, r4
 8007504:	d90b      	bls.n	800751e <_free_r+0x4e>
 8007506:	6821      	ldr	r1, [r4, #0]
 8007508:	1862      	adds	r2, r4, r1
 800750a:	4293      	cmp	r3, r2
 800750c:	bf04      	itt	eq
 800750e:	681a      	ldreq	r2, [r3, #0]
 8007510:	685b      	ldreq	r3, [r3, #4]
 8007512:	6063      	str	r3, [r4, #4]
 8007514:	bf04      	itt	eq
 8007516:	1852      	addeq	r2, r2, r1
 8007518:	6022      	streq	r2, [r4, #0]
 800751a:	602c      	str	r4, [r5, #0]
 800751c:	e7ec      	b.n	80074f8 <_free_r+0x28>
 800751e:	461a      	mov	r2, r3
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	b10b      	cbz	r3, 8007528 <_free_r+0x58>
 8007524:	42a3      	cmp	r3, r4
 8007526:	d9fa      	bls.n	800751e <_free_r+0x4e>
 8007528:	6811      	ldr	r1, [r2, #0]
 800752a:	1855      	adds	r5, r2, r1
 800752c:	42a5      	cmp	r5, r4
 800752e:	d10b      	bne.n	8007548 <_free_r+0x78>
 8007530:	6824      	ldr	r4, [r4, #0]
 8007532:	4421      	add	r1, r4
 8007534:	1854      	adds	r4, r2, r1
 8007536:	42a3      	cmp	r3, r4
 8007538:	6011      	str	r1, [r2, #0]
 800753a:	d1dd      	bne.n	80074f8 <_free_r+0x28>
 800753c:	681c      	ldr	r4, [r3, #0]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	6053      	str	r3, [r2, #4]
 8007542:	4421      	add	r1, r4
 8007544:	6011      	str	r1, [r2, #0]
 8007546:	e7d7      	b.n	80074f8 <_free_r+0x28>
 8007548:	d902      	bls.n	8007550 <_free_r+0x80>
 800754a:	230c      	movs	r3, #12
 800754c:	6003      	str	r3, [r0, #0]
 800754e:	e7d3      	b.n	80074f8 <_free_r+0x28>
 8007550:	6825      	ldr	r5, [r4, #0]
 8007552:	1961      	adds	r1, r4, r5
 8007554:	428b      	cmp	r3, r1
 8007556:	bf04      	itt	eq
 8007558:	6819      	ldreq	r1, [r3, #0]
 800755a:	685b      	ldreq	r3, [r3, #4]
 800755c:	6063      	str	r3, [r4, #4]
 800755e:	bf04      	itt	eq
 8007560:	1949      	addeq	r1, r1, r5
 8007562:	6021      	streq	r1, [r4, #0]
 8007564:	6054      	str	r4, [r2, #4]
 8007566:	e7c7      	b.n	80074f8 <_free_r+0x28>
 8007568:	b003      	add	sp, #12
 800756a:	bd30      	pop	{r4, r5, pc}
 800756c:	20000404 	.word	0x20000404

08007570 <_malloc_r>:
 8007570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007572:	1ccd      	adds	r5, r1, #3
 8007574:	f025 0503 	bic.w	r5, r5, #3
 8007578:	3508      	adds	r5, #8
 800757a:	2d0c      	cmp	r5, #12
 800757c:	bf38      	it	cc
 800757e:	250c      	movcc	r5, #12
 8007580:	2d00      	cmp	r5, #0
 8007582:	4606      	mov	r6, r0
 8007584:	db01      	blt.n	800758a <_malloc_r+0x1a>
 8007586:	42a9      	cmp	r1, r5
 8007588:	d903      	bls.n	8007592 <_malloc_r+0x22>
 800758a:	230c      	movs	r3, #12
 800758c:	6033      	str	r3, [r6, #0]
 800758e:	2000      	movs	r0, #0
 8007590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007592:	f000 faa9 	bl	8007ae8 <__malloc_lock>
 8007596:	4921      	ldr	r1, [pc, #132]	; (800761c <_malloc_r+0xac>)
 8007598:	680a      	ldr	r2, [r1, #0]
 800759a:	4614      	mov	r4, r2
 800759c:	b99c      	cbnz	r4, 80075c6 <_malloc_r+0x56>
 800759e:	4f20      	ldr	r7, [pc, #128]	; (8007620 <_malloc_r+0xb0>)
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	b923      	cbnz	r3, 80075ae <_malloc_r+0x3e>
 80075a4:	4621      	mov	r1, r4
 80075a6:	4630      	mov	r0, r6
 80075a8:	f000 f998 	bl	80078dc <_sbrk_r>
 80075ac:	6038      	str	r0, [r7, #0]
 80075ae:	4629      	mov	r1, r5
 80075b0:	4630      	mov	r0, r6
 80075b2:	f000 f993 	bl	80078dc <_sbrk_r>
 80075b6:	1c43      	adds	r3, r0, #1
 80075b8:	d123      	bne.n	8007602 <_malloc_r+0x92>
 80075ba:	230c      	movs	r3, #12
 80075bc:	6033      	str	r3, [r6, #0]
 80075be:	4630      	mov	r0, r6
 80075c0:	f000 fa98 	bl	8007af4 <__malloc_unlock>
 80075c4:	e7e3      	b.n	800758e <_malloc_r+0x1e>
 80075c6:	6823      	ldr	r3, [r4, #0]
 80075c8:	1b5b      	subs	r3, r3, r5
 80075ca:	d417      	bmi.n	80075fc <_malloc_r+0x8c>
 80075cc:	2b0b      	cmp	r3, #11
 80075ce:	d903      	bls.n	80075d8 <_malloc_r+0x68>
 80075d0:	6023      	str	r3, [r4, #0]
 80075d2:	441c      	add	r4, r3
 80075d4:	6025      	str	r5, [r4, #0]
 80075d6:	e004      	b.n	80075e2 <_malloc_r+0x72>
 80075d8:	6863      	ldr	r3, [r4, #4]
 80075da:	42a2      	cmp	r2, r4
 80075dc:	bf0c      	ite	eq
 80075de:	600b      	streq	r3, [r1, #0]
 80075e0:	6053      	strne	r3, [r2, #4]
 80075e2:	4630      	mov	r0, r6
 80075e4:	f000 fa86 	bl	8007af4 <__malloc_unlock>
 80075e8:	f104 000b 	add.w	r0, r4, #11
 80075ec:	1d23      	adds	r3, r4, #4
 80075ee:	f020 0007 	bic.w	r0, r0, #7
 80075f2:	1ac2      	subs	r2, r0, r3
 80075f4:	d0cc      	beq.n	8007590 <_malloc_r+0x20>
 80075f6:	1a1b      	subs	r3, r3, r0
 80075f8:	50a3      	str	r3, [r4, r2]
 80075fa:	e7c9      	b.n	8007590 <_malloc_r+0x20>
 80075fc:	4622      	mov	r2, r4
 80075fe:	6864      	ldr	r4, [r4, #4]
 8007600:	e7cc      	b.n	800759c <_malloc_r+0x2c>
 8007602:	1cc4      	adds	r4, r0, #3
 8007604:	f024 0403 	bic.w	r4, r4, #3
 8007608:	42a0      	cmp	r0, r4
 800760a:	d0e3      	beq.n	80075d4 <_malloc_r+0x64>
 800760c:	1a21      	subs	r1, r4, r0
 800760e:	4630      	mov	r0, r6
 8007610:	f000 f964 	bl	80078dc <_sbrk_r>
 8007614:	3001      	adds	r0, #1
 8007616:	d1dd      	bne.n	80075d4 <_malloc_r+0x64>
 8007618:	e7cf      	b.n	80075ba <_malloc_r+0x4a>
 800761a:	bf00      	nop
 800761c:	20000404 	.word	0x20000404
 8007620:	20000408 	.word	0x20000408

08007624 <__ssputs_r>:
 8007624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007628:	688e      	ldr	r6, [r1, #8]
 800762a:	429e      	cmp	r6, r3
 800762c:	4682      	mov	sl, r0
 800762e:	460c      	mov	r4, r1
 8007630:	4690      	mov	r8, r2
 8007632:	461f      	mov	r7, r3
 8007634:	d838      	bhi.n	80076a8 <__ssputs_r+0x84>
 8007636:	898a      	ldrh	r2, [r1, #12]
 8007638:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800763c:	d032      	beq.n	80076a4 <__ssputs_r+0x80>
 800763e:	6825      	ldr	r5, [r4, #0]
 8007640:	6909      	ldr	r1, [r1, #16]
 8007642:	eba5 0901 	sub.w	r9, r5, r1
 8007646:	6965      	ldr	r5, [r4, #20]
 8007648:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800764c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007650:	3301      	adds	r3, #1
 8007652:	444b      	add	r3, r9
 8007654:	106d      	asrs	r5, r5, #1
 8007656:	429d      	cmp	r5, r3
 8007658:	bf38      	it	cc
 800765a:	461d      	movcc	r5, r3
 800765c:	0553      	lsls	r3, r2, #21
 800765e:	d531      	bpl.n	80076c4 <__ssputs_r+0xa0>
 8007660:	4629      	mov	r1, r5
 8007662:	f7ff ff85 	bl	8007570 <_malloc_r>
 8007666:	4606      	mov	r6, r0
 8007668:	b950      	cbnz	r0, 8007680 <__ssputs_r+0x5c>
 800766a:	230c      	movs	r3, #12
 800766c:	f8ca 3000 	str.w	r3, [sl]
 8007670:	89a3      	ldrh	r3, [r4, #12]
 8007672:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007676:	81a3      	strh	r3, [r4, #12]
 8007678:	f04f 30ff 	mov.w	r0, #4294967295
 800767c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007680:	6921      	ldr	r1, [r4, #16]
 8007682:	464a      	mov	r2, r9
 8007684:	f7ff fb88 	bl	8006d98 <memcpy>
 8007688:	89a3      	ldrh	r3, [r4, #12]
 800768a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800768e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007692:	81a3      	strh	r3, [r4, #12]
 8007694:	6126      	str	r6, [r4, #16]
 8007696:	6165      	str	r5, [r4, #20]
 8007698:	444e      	add	r6, r9
 800769a:	eba5 0509 	sub.w	r5, r5, r9
 800769e:	6026      	str	r6, [r4, #0]
 80076a0:	60a5      	str	r5, [r4, #8]
 80076a2:	463e      	mov	r6, r7
 80076a4:	42be      	cmp	r6, r7
 80076a6:	d900      	bls.n	80076aa <__ssputs_r+0x86>
 80076a8:	463e      	mov	r6, r7
 80076aa:	4632      	mov	r2, r6
 80076ac:	6820      	ldr	r0, [r4, #0]
 80076ae:	4641      	mov	r1, r8
 80076b0:	f000 fa00 	bl	8007ab4 <memmove>
 80076b4:	68a3      	ldr	r3, [r4, #8]
 80076b6:	6822      	ldr	r2, [r4, #0]
 80076b8:	1b9b      	subs	r3, r3, r6
 80076ba:	4432      	add	r2, r6
 80076bc:	60a3      	str	r3, [r4, #8]
 80076be:	6022      	str	r2, [r4, #0]
 80076c0:	2000      	movs	r0, #0
 80076c2:	e7db      	b.n	800767c <__ssputs_r+0x58>
 80076c4:	462a      	mov	r2, r5
 80076c6:	f000 fa1b 	bl	8007b00 <_realloc_r>
 80076ca:	4606      	mov	r6, r0
 80076cc:	2800      	cmp	r0, #0
 80076ce:	d1e1      	bne.n	8007694 <__ssputs_r+0x70>
 80076d0:	6921      	ldr	r1, [r4, #16]
 80076d2:	4650      	mov	r0, sl
 80076d4:	f7ff fefc 	bl	80074d0 <_free_r>
 80076d8:	e7c7      	b.n	800766a <__ssputs_r+0x46>
	...

080076dc <_svfiprintf_r>:
 80076dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076e0:	4698      	mov	r8, r3
 80076e2:	898b      	ldrh	r3, [r1, #12]
 80076e4:	061b      	lsls	r3, r3, #24
 80076e6:	b09d      	sub	sp, #116	; 0x74
 80076e8:	4607      	mov	r7, r0
 80076ea:	460d      	mov	r5, r1
 80076ec:	4614      	mov	r4, r2
 80076ee:	d50e      	bpl.n	800770e <_svfiprintf_r+0x32>
 80076f0:	690b      	ldr	r3, [r1, #16]
 80076f2:	b963      	cbnz	r3, 800770e <_svfiprintf_r+0x32>
 80076f4:	2140      	movs	r1, #64	; 0x40
 80076f6:	f7ff ff3b 	bl	8007570 <_malloc_r>
 80076fa:	6028      	str	r0, [r5, #0]
 80076fc:	6128      	str	r0, [r5, #16]
 80076fe:	b920      	cbnz	r0, 800770a <_svfiprintf_r+0x2e>
 8007700:	230c      	movs	r3, #12
 8007702:	603b      	str	r3, [r7, #0]
 8007704:	f04f 30ff 	mov.w	r0, #4294967295
 8007708:	e0d1      	b.n	80078ae <_svfiprintf_r+0x1d2>
 800770a:	2340      	movs	r3, #64	; 0x40
 800770c:	616b      	str	r3, [r5, #20]
 800770e:	2300      	movs	r3, #0
 8007710:	9309      	str	r3, [sp, #36]	; 0x24
 8007712:	2320      	movs	r3, #32
 8007714:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007718:	f8cd 800c 	str.w	r8, [sp, #12]
 800771c:	2330      	movs	r3, #48	; 0x30
 800771e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80078c8 <_svfiprintf_r+0x1ec>
 8007722:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007726:	f04f 0901 	mov.w	r9, #1
 800772a:	4623      	mov	r3, r4
 800772c:	469a      	mov	sl, r3
 800772e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007732:	b10a      	cbz	r2, 8007738 <_svfiprintf_r+0x5c>
 8007734:	2a25      	cmp	r2, #37	; 0x25
 8007736:	d1f9      	bne.n	800772c <_svfiprintf_r+0x50>
 8007738:	ebba 0b04 	subs.w	fp, sl, r4
 800773c:	d00b      	beq.n	8007756 <_svfiprintf_r+0x7a>
 800773e:	465b      	mov	r3, fp
 8007740:	4622      	mov	r2, r4
 8007742:	4629      	mov	r1, r5
 8007744:	4638      	mov	r0, r7
 8007746:	f7ff ff6d 	bl	8007624 <__ssputs_r>
 800774a:	3001      	adds	r0, #1
 800774c:	f000 80aa 	beq.w	80078a4 <_svfiprintf_r+0x1c8>
 8007750:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007752:	445a      	add	r2, fp
 8007754:	9209      	str	r2, [sp, #36]	; 0x24
 8007756:	f89a 3000 	ldrb.w	r3, [sl]
 800775a:	2b00      	cmp	r3, #0
 800775c:	f000 80a2 	beq.w	80078a4 <_svfiprintf_r+0x1c8>
 8007760:	2300      	movs	r3, #0
 8007762:	f04f 32ff 	mov.w	r2, #4294967295
 8007766:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800776a:	f10a 0a01 	add.w	sl, sl, #1
 800776e:	9304      	str	r3, [sp, #16]
 8007770:	9307      	str	r3, [sp, #28]
 8007772:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007776:	931a      	str	r3, [sp, #104]	; 0x68
 8007778:	4654      	mov	r4, sl
 800777a:	2205      	movs	r2, #5
 800777c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007780:	4851      	ldr	r0, [pc, #324]	; (80078c8 <_svfiprintf_r+0x1ec>)
 8007782:	f7f8 fd4d 	bl	8000220 <memchr>
 8007786:	9a04      	ldr	r2, [sp, #16]
 8007788:	b9d8      	cbnz	r0, 80077c2 <_svfiprintf_r+0xe6>
 800778a:	06d0      	lsls	r0, r2, #27
 800778c:	bf44      	itt	mi
 800778e:	2320      	movmi	r3, #32
 8007790:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007794:	0711      	lsls	r1, r2, #28
 8007796:	bf44      	itt	mi
 8007798:	232b      	movmi	r3, #43	; 0x2b
 800779a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800779e:	f89a 3000 	ldrb.w	r3, [sl]
 80077a2:	2b2a      	cmp	r3, #42	; 0x2a
 80077a4:	d015      	beq.n	80077d2 <_svfiprintf_r+0xf6>
 80077a6:	9a07      	ldr	r2, [sp, #28]
 80077a8:	4654      	mov	r4, sl
 80077aa:	2000      	movs	r0, #0
 80077ac:	f04f 0c0a 	mov.w	ip, #10
 80077b0:	4621      	mov	r1, r4
 80077b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077b6:	3b30      	subs	r3, #48	; 0x30
 80077b8:	2b09      	cmp	r3, #9
 80077ba:	d94e      	bls.n	800785a <_svfiprintf_r+0x17e>
 80077bc:	b1b0      	cbz	r0, 80077ec <_svfiprintf_r+0x110>
 80077be:	9207      	str	r2, [sp, #28]
 80077c0:	e014      	b.n	80077ec <_svfiprintf_r+0x110>
 80077c2:	eba0 0308 	sub.w	r3, r0, r8
 80077c6:	fa09 f303 	lsl.w	r3, r9, r3
 80077ca:	4313      	orrs	r3, r2
 80077cc:	9304      	str	r3, [sp, #16]
 80077ce:	46a2      	mov	sl, r4
 80077d0:	e7d2      	b.n	8007778 <_svfiprintf_r+0x9c>
 80077d2:	9b03      	ldr	r3, [sp, #12]
 80077d4:	1d19      	adds	r1, r3, #4
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	9103      	str	r1, [sp, #12]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	bfbb      	ittet	lt
 80077de:	425b      	neglt	r3, r3
 80077e0:	f042 0202 	orrlt.w	r2, r2, #2
 80077e4:	9307      	strge	r3, [sp, #28]
 80077e6:	9307      	strlt	r3, [sp, #28]
 80077e8:	bfb8      	it	lt
 80077ea:	9204      	strlt	r2, [sp, #16]
 80077ec:	7823      	ldrb	r3, [r4, #0]
 80077ee:	2b2e      	cmp	r3, #46	; 0x2e
 80077f0:	d10c      	bne.n	800780c <_svfiprintf_r+0x130>
 80077f2:	7863      	ldrb	r3, [r4, #1]
 80077f4:	2b2a      	cmp	r3, #42	; 0x2a
 80077f6:	d135      	bne.n	8007864 <_svfiprintf_r+0x188>
 80077f8:	9b03      	ldr	r3, [sp, #12]
 80077fa:	1d1a      	adds	r2, r3, #4
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	9203      	str	r2, [sp, #12]
 8007800:	2b00      	cmp	r3, #0
 8007802:	bfb8      	it	lt
 8007804:	f04f 33ff 	movlt.w	r3, #4294967295
 8007808:	3402      	adds	r4, #2
 800780a:	9305      	str	r3, [sp, #20]
 800780c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80078d8 <_svfiprintf_r+0x1fc>
 8007810:	7821      	ldrb	r1, [r4, #0]
 8007812:	2203      	movs	r2, #3
 8007814:	4650      	mov	r0, sl
 8007816:	f7f8 fd03 	bl	8000220 <memchr>
 800781a:	b140      	cbz	r0, 800782e <_svfiprintf_r+0x152>
 800781c:	2340      	movs	r3, #64	; 0x40
 800781e:	eba0 000a 	sub.w	r0, r0, sl
 8007822:	fa03 f000 	lsl.w	r0, r3, r0
 8007826:	9b04      	ldr	r3, [sp, #16]
 8007828:	4303      	orrs	r3, r0
 800782a:	3401      	adds	r4, #1
 800782c:	9304      	str	r3, [sp, #16]
 800782e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007832:	4826      	ldr	r0, [pc, #152]	; (80078cc <_svfiprintf_r+0x1f0>)
 8007834:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007838:	2206      	movs	r2, #6
 800783a:	f7f8 fcf1 	bl	8000220 <memchr>
 800783e:	2800      	cmp	r0, #0
 8007840:	d038      	beq.n	80078b4 <_svfiprintf_r+0x1d8>
 8007842:	4b23      	ldr	r3, [pc, #140]	; (80078d0 <_svfiprintf_r+0x1f4>)
 8007844:	bb1b      	cbnz	r3, 800788e <_svfiprintf_r+0x1b2>
 8007846:	9b03      	ldr	r3, [sp, #12]
 8007848:	3307      	adds	r3, #7
 800784a:	f023 0307 	bic.w	r3, r3, #7
 800784e:	3308      	adds	r3, #8
 8007850:	9303      	str	r3, [sp, #12]
 8007852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007854:	4433      	add	r3, r6
 8007856:	9309      	str	r3, [sp, #36]	; 0x24
 8007858:	e767      	b.n	800772a <_svfiprintf_r+0x4e>
 800785a:	fb0c 3202 	mla	r2, ip, r2, r3
 800785e:	460c      	mov	r4, r1
 8007860:	2001      	movs	r0, #1
 8007862:	e7a5      	b.n	80077b0 <_svfiprintf_r+0xd4>
 8007864:	2300      	movs	r3, #0
 8007866:	3401      	adds	r4, #1
 8007868:	9305      	str	r3, [sp, #20]
 800786a:	4619      	mov	r1, r3
 800786c:	f04f 0c0a 	mov.w	ip, #10
 8007870:	4620      	mov	r0, r4
 8007872:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007876:	3a30      	subs	r2, #48	; 0x30
 8007878:	2a09      	cmp	r2, #9
 800787a:	d903      	bls.n	8007884 <_svfiprintf_r+0x1a8>
 800787c:	2b00      	cmp	r3, #0
 800787e:	d0c5      	beq.n	800780c <_svfiprintf_r+0x130>
 8007880:	9105      	str	r1, [sp, #20]
 8007882:	e7c3      	b.n	800780c <_svfiprintf_r+0x130>
 8007884:	fb0c 2101 	mla	r1, ip, r1, r2
 8007888:	4604      	mov	r4, r0
 800788a:	2301      	movs	r3, #1
 800788c:	e7f0      	b.n	8007870 <_svfiprintf_r+0x194>
 800788e:	ab03      	add	r3, sp, #12
 8007890:	9300      	str	r3, [sp, #0]
 8007892:	462a      	mov	r2, r5
 8007894:	4b0f      	ldr	r3, [pc, #60]	; (80078d4 <_svfiprintf_r+0x1f8>)
 8007896:	a904      	add	r1, sp, #16
 8007898:	4638      	mov	r0, r7
 800789a:	f7fd fd2f 	bl	80052fc <_printf_float>
 800789e:	1c42      	adds	r2, r0, #1
 80078a0:	4606      	mov	r6, r0
 80078a2:	d1d6      	bne.n	8007852 <_svfiprintf_r+0x176>
 80078a4:	89ab      	ldrh	r3, [r5, #12]
 80078a6:	065b      	lsls	r3, r3, #25
 80078a8:	f53f af2c 	bmi.w	8007704 <_svfiprintf_r+0x28>
 80078ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80078ae:	b01d      	add	sp, #116	; 0x74
 80078b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078b4:	ab03      	add	r3, sp, #12
 80078b6:	9300      	str	r3, [sp, #0]
 80078b8:	462a      	mov	r2, r5
 80078ba:	4b06      	ldr	r3, [pc, #24]	; (80078d4 <_svfiprintf_r+0x1f8>)
 80078bc:	a904      	add	r1, sp, #16
 80078be:	4638      	mov	r0, r7
 80078c0:	f7fd ffc0 	bl	8005844 <_printf_i>
 80078c4:	e7eb      	b.n	800789e <_svfiprintf_r+0x1c2>
 80078c6:	bf00      	nop
 80078c8:	0800875c 	.word	0x0800875c
 80078cc:	08008766 	.word	0x08008766
 80078d0:	080052fd 	.word	0x080052fd
 80078d4:	08007625 	.word	0x08007625
 80078d8:	08008762 	.word	0x08008762

080078dc <_sbrk_r>:
 80078dc:	b538      	push	{r3, r4, r5, lr}
 80078de:	4d06      	ldr	r5, [pc, #24]	; (80078f8 <_sbrk_r+0x1c>)
 80078e0:	2300      	movs	r3, #0
 80078e2:	4604      	mov	r4, r0
 80078e4:	4608      	mov	r0, r1
 80078e6:	602b      	str	r3, [r5, #0]
 80078e8:	f7f9 fe8a 	bl	8001600 <_sbrk>
 80078ec:	1c43      	adds	r3, r0, #1
 80078ee:	d102      	bne.n	80078f6 <_sbrk_r+0x1a>
 80078f0:	682b      	ldr	r3, [r5, #0]
 80078f2:	b103      	cbz	r3, 80078f6 <_sbrk_r+0x1a>
 80078f4:	6023      	str	r3, [r4, #0]
 80078f6:	bd38      	pop	{r3, r4, r5, pc}
 80078f8:	200005b0 	.word	0x200005b0

080078fc <__sread>:
 80078fc:	b510      	push	{r4, lr}
 80078fe:	460c      	mov	r4, r1
 8007900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007904:	f000 fa7c 	bl	8007e00 <_read_r>
 8007908:	2800      	cmp	r0, #0
 800790a:	bfab      	itete	ge
 800790c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800790e:	89a3      	ldrhlt	r3, [r4, #12]
 8007910:	181b      	addge	r3, r3, r0
 8007912:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007916:	bfac      	ite	ge
 8007918:	6563      	strge	r3, [r4, #84]	; 0x54
 800791a:	81a3      	strhlt	r3, [r4, #12]
 800791c:	bd10      	pop	{r4, pc}

0800791e <__swrite>:
 800791e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007922:	461f      	mov	r7, r3
 8007924:	898b      	ldrh	r3, [r1, #12]
 8007926:	05db      	lsls	r3, r3, #23
 8007928:	4605      	mov	r5, r0
 800792a:	460c      	mov	r4, r1
 800792c:	4616      	mov	r6, r2
 800792e:	d505      	bpl.n	800793c <__swrite+0x1e>
 8007930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007934:	2302      	movs	r3, #2
 8007936:	2200      	movs	r2, #0
 8007938:	f000 f898 	bl	8007a6c <_lseek_r>
 800793c:	89a3      	ldrh	r3, [r4, #12]
 800793e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007942:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007946:	81a3      	strh	r3, [r4, #12]
 8007948:	4632      	mov	r2, r6
 800794a:	463b      	mov	r3, r7
 800794c:	4628      	mov	r0, r5
 800794e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007952:	f000 b817 	b.w	8007984 <_write_r>

08007956 <__sseek>:
 8007956:	b510      	push	{r4, lr}
 8007958:	460c      	mov	r4, r1
 800795a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800795e:	f000 f885 	bl	8007a6c <_lseek_r>
 8007962:	1c43      	adds	r3, r0, #1
 8007964:	89a3      	ldrh	r3, [r4, #12]
 8007966:	bf15      	itete	ne
 8007968:	6560      	strne	r0, [r4, #84]	; 0x54
 800796a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800796e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007972:	81a3      	strheq	r3, [r4, #12]
 8007974:	bf18      	it	ne
 8007976:	81a3      	strhne	r3, [r4, #12]
 8007978:	bd10      	pop	{r4, pc}

0800797a <__sclose>:
 800797a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800797e:	f000 b831 	b.w	80079e4 <_close_r>
	...

08007984 <_write_r>:
 8007984:	b538      	push	{r3, r4, r5, lr}
 8007986:	4d07      	ldr	r5, [pc, #28]	; (80079a4 <_write_r+0x20>)
 8007988:	4604      	mov	r4, r0
 800798a:	4608      	mov	r0, r1
 800798c:	4611      	mov	r1, r2
 800798e:	2200      	movs	r2, #0
 8007990:	602a      	str	r2, [r5, #0]
 8007992:	461a      	mov	r2, r3
 8007994:	f7f9 fc9c 	bl	80012d0 <_write>
 8007998:	1c43      	adds	r3, r0, #1
 800799a:	d102      	bne.n	80079a2 <_write_r+0x1e>
 800799c:	682b      	ldr	r3, [r5, #0]
 800799e:	b103      	cbz	r3, 80079a2 <_write_r+0x1e>
 80079a0:	6023      	str	r3, [r4, #0]
 80079a2:	bd38      	pop	{r3, r4, r5, pc}
 80079a4:	200005b0 	.word	0x200005b0

080079a8 <__assert_func>:
 80079a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079aa:	4614      	mov	r4, r2
 80079ac:	461a      	mov	r2, r3
 80079ae:	4b09      	ldr	r3, [pc, #36]	; (80079d4 <__assert_func+0x2c>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4605      	mov	r5, r0
 80079b4:	68d8      	ldr	r0, [r3, #12]
 80079b6:	b14c      	cbz	r4, 80079cc <__assert_func+0x24>
 80079b8:	4b07      	ldr	r3, [pc, #28]	; (80079d8 <__assert_func+0x30>)
 80079ba:	9100      	str	r1, [sp, #0]
 80079bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80079c0:	4906      	ldr	r1, [pc, #24]	; (80079dc <__assert_func+0x34>)
 80079c2:	462b      	mov	r3, r5
 80079c4:	f000 f81e 	bl	8007a04 <fiprintf>
 80079c8:	f000 fa39 	bl	8007e3e <abort>
 80079cc:	4b04      	ldr	r3, [pc, #16]	; (80079e0 <__assert_func+0x38>)
 80079ce:	461c      	mov	r4, r3
 80079d0:	e7f3      	b.n	80079ba <__assert_func+0x12>
 80079d2:	bf00      	nop
 80079d4:	20000010 	.word	0x20000010
 80079d8:	0800876d 	.word	0x0800876d
 80079dc:	0800877a 	.word	0x0800877a
 80079e0:	080087a8 	.word	0x080087a8

080079e4 <_close_r>:
 80079e4:	b538      	push	{r3, r4, r5, lr}
 80079e6:	4d06      	ldr	r5, [pc, #24]	; (8007a00 <_close_r+0x1c>)
 80079e8:	2300      	movs	r3, #0
 80079ea:	4604      	mov	r4, r0
 80079ec:	4608      	mov	r0, r1
 80079ee:	602b      	str	r3, [r5, #0]
 80079f0:	f7f9 fdd1 	bl	8001596 <_close>
 80079f4:	1c43      	adds	r3, r0, #1
 80079f6:	d102      	bne.n	80079fe <_close_r+0x1a>
 80079f8:	682b      	ldr	r3, [r5, #0]
 80079fa:	b103      	cbz	r3, 80079fe <_close_r+0x1a>
 80079fc:	6023      	str	r3, [r4, #0]
 80079fe:	bd38      	pop	{r3, r4, r5, pc}
 8007a00:	200005b0 	.word	0x200005b0

08007a04 <fiprintf>:
 8007a04:	b40e      	push	{r1, r2, r3}
 8007a06:	b503      	push	{r0, r1, lr}
 8007a08:	4601      	mov	r1, r0
 8007a0a:	ab03      	add	r3, sp, #12
 8007a0c:	4805      	ldr	r0, [pc, #20]	; (8007a24 <fiprintf+0x20>)
 8007a0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a12:	6800      	ldr	r0, [r0, #0]
 8007a14:	9301      	str	r3, [sp, #4]
 8007a16:	f000 f8c3 	bl	8007ba0 <_vfiprintf_r>
 8007a1a:	b002      	add	sp, #8
 8007a1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a20:	b003      	add	sp, #12
 8007a22:	4770      	bx	lr
 8007a24:	20000010 	.word	0x20000010

08007a28 <_fstat_r>:
 8007a28:	b538      	push	{r3, r4, r5, lr}
 8007a2a:	4d07      	ldr	r5, [pc, #28]	; (8007a48 <_fstat_r+0x20>)
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	4604      	mov	r4, r0
 8007a30:	4608      	mov	r0, r1
 8007a32:	4611      	mov	r1, r2
 8007a34:	602b      	str	r3, [r5, #0]
 8007a36:	f7f9 fdba 	bl	80015ae <_fstat>
 8007a3a:	1c43      	adds	r3, r0, #1
 8007a3c:	d102      	bne.n	8007a44 <_fstat_r+0x1c>
 8007a3e:	682b      	ldr	r3, [r5, #0]
 8007a40:	b103      	cbz	r3, 8007a44 <_fstat_r+0x1c>
 8007a42:	6023      	str	r3, [r4, #0]
 8007a44:	bd38      	pop	{r3, r4, r5, pc}
 8007a46:	bf00      	nop
 8007a48:	200005b0 	.word	0x200005b0

08007a4c <_isatty_r>:
 8007a4c:	b538      	push	{r3, r4, r5, lr}
 8007a4e:	4d06      	ldr	r5, [pc, #24]	; (8007a68 <_isatty_r+0x1c>)
 8007a50:	2300      	movs	r3, #0
 8007a52:	4604      	mov	r4, r0
 8007a54:	4608      	mov	r0, r1
 8007a56:	602b      	str	r3, [r5, #0]
 8007a58:	f7f9 fdb9 	bl	80015ce <_isatty>
 8007a5c:	1c43      	adds	r3, r0, #1
 8007a5e:	d102      	bne.n	8007a66 <_isatty_r+0x1a>
 8007a60:	682b      	ldr	r3, [r5, #0]
 8007a62:	b103      	cbz	r3, 8007a66 <_isatty_r+0x1a>
 8007a64:	6023      	str	r3, [r4, #0]
 8007a66:	bd38      	pop	{r3, r4, r5, pc}
 8007a68:	200005b0 	.word	0x200005b0

08007a6c <_lseek_r>:
 8007a6c:	b538      	push	{r3, r4, r5, lr}
 8007a6e:	4d07      	ldr	r5, [pc, #28]	; (8007a8c <_lseek_r+0x20>)
 8007a70:	4604      	mov	r4, r0
 8007a72:	4608      	mov	r0, r1
 8007a74:	4611      	mov	r1, r2
 8007a76:	2200      	movs	r2, #0
 8007a78:	602a      	str	r2, [r5, #0]
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	f7f9 fdb2 	bl	80015e4 <_lseek>
 8007a80:	1c43      	adds	r3, r0, #1
 8007a82:	d102      	bne.n	8007a8a <_lseek_r+0x1e>
 8007a84:	682b      	ldr	r3, [r5, #0]
 8007a86:	b103      	cbz	r3, 8007a8a <_lseek_r+0x1e>
 8007a88:	6023      	str	r3, [r4, #0]
 8007a8a:	bd38      	pop	{r3, r4, r5, pc}
 8007a8c:	200005b0 	.word	0x200005b0

08007a90 <__ascii_mbtowc>:
 8007a90:	b082      	sub	sp, #8
 8007a92:	b901      	cbnz	r1, 8007a96 <__ascii_mbtowc+0x6>
 8007a94:	a901      	add	r1, sp, #4
 8007a96:	b142      	cbz	r2, 8007aaa <__ascii_mbtowc+0x1a>
 8007a98:	b14b      	cbz	r3, 8007aae <__ascii_mbtowc+0x1e>
 8007a9a:	7813      	ldrb	r3, [r2, #0]
 8007a9c:	600b      	str	r3, [r1, #0]
 8007a9e:	7812      	ldrb	r2, [r2, #0]
 8007aa0:	1e10      	subs	r0, r2, #0
 8007aa2:	bf18      	it	ne
 8007aa4:	2001      	movne	r0, #1
 8007aa6:	b002      	add	sp, #8
 8007aa8:	4770      	bx	lr
 8007aaa:	4610      	mov	r0, r2
 8007aac:	e7fb      	b.n	8007aa6 <__ascii_mbtowc+0x16>
 8007aae:	f06f 0001 	mvn.w	r0, #1
 8007ab2:	e7f8      	b.n	8007aa6 <__ascii_mbtowc+0x16>

08007ab4 <memmove>:
 8007ab4:	4288      	cmp	r0, r1
 8007ab6:	b510      	push	{r4, lr}
 8007ab8:	eb01 0402 	add.w	r4, r1, r2
 8007abc:	d902      	bls.n	8007ac4 <memmove+0x10>
 8007abe:	4284      	cmp	r4, r0
 8007ac0:	4623      	mov	r3, r4
 8007ac2:	d807      	bhi.n	8007ad4 <memmove+0x20>
 8007ac4:	1e43      	subs	r3, r0, #1
 8007ac6:	42a1      	cmp	r1, r4
 8007ac8:	d008      	beq.n	8007adc <memmove+0x28>
 8007aca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ace:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ad2:	e7f8      	b.n	8007ac6 <memmove+0x12>
 8007ad4:	4402      	add	r2, r0
 8007ad6:	4601      	mov	r1, r0
 8007ad8:	428a      	cmp	r2, r1
 8007ada:	d100      	bne.n	8007ade <memmove+0x2a>
 8007adc:	bd10      	pop	{r4, pc}
 8007ade:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ae2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ae6:	e7f7      	b.n	8007ad8 <memmove+0x24>

08007ae8 <__malloc_lock>:
 8007ae8:	4801      	ldr	r0, [pc, #4]	; (8007af0 <__malloc_lock+0x8>)
 8007aea:	f7ff b8e6 	b.w	8006cba <__retarget_lock_acquire_recursive>
 8007aee:	bf00      	nop
 8007af0:	200005aa 	.word	0x200005aa

08007af4 <__malloc_unlock>:
 8007af4:	4801      	ldr	r0, [pc, #4]	; (8007afc <__malloc_unlock+0x8>)
 8007af6:	f7ff b8e1 	b.w	8006cbc <__retarget_lock_release_recursive>
 8007afa:	bf00      	nop
 8007afc:	200005aa 	.word	0x200005aa

08007b00 <_realloc_r>:
 8007b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b02:	4607      	mov	r7, r0
 8007b04:	4614      	mov	r4, r2
 8007b06:	460e      	mov	r6, r1
 8007b08:	b921      	cbnz	r1, 8007b14 <_realloc_r+0x14>
 8007b0a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007b0e:	4611      	mov	r1, r2
 8007b10:	f7ff bd2e 	b.w	8007570 <_malloc_r>
 8007b14:	b922      	cbnz	r2, 8007b20 <_realloc_r+0x20>
 8007b16:	f7ff fcdb 	bl	80074d0 <_free_r>
 8007b1a:	4625      	mov	r5, r4
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b20:	f000 f994 	bl	8007e4c <_malloc_usable_size_r>
 8007b24:	42a0      	cmp	r0, r4
 8007b26:	d20f      	bcs.n	8007b48 <_realloc_r+0x48>
 8007b28:	4621      	mov	r1, r4
 8007b2a:	4638      	mov	r0, r7
 8007b2c:	f7ff fd20 	bl	8007570 <_malloc_r>
 8007b30:	4605      	mov	r5, r0
 8007b32:	2800      	cmp	r0, #0
 8007b34:	d0f2      	beq.n	8007b1c <_realloc_r+0x1c>
 8007b36:	4631      	mov	r1, r6
 8007b38:	4622      	mov	r2, r4
 8007b3a:	f7ff f92d 	bl	8006d98 <memcpy>
 8007b3e:	4631      	mov	r1, r6
 8007b40:	4638      	mov	r0, r7
 8007b42:	f7ff fcc5 	bl	80074d0 <_free_r>
 8007b46:	e7e9      	b.n	8007b1c <_realloc_r+0x1c>
 8007b48:	4635      	mov	r5, r6
 8007b4a:	e7e7      	b.n	8007b1c <_realloc_r+0x1c>

08007b4c <__sfputc_r>:
 8007b4c:	6893      	ldr	r3, [r2, #8]
 8007b4e:	3b01      	subs	r3, #1
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	b410      	push	{r4}
 8007b54:	6093      	str	r3, [r2, #8]
 8007b56:	da08      	bge.n	8007b6a <__sfputc_r+0x1e>
 8007b58:	6994      	ldr	r4, [r2, #24]
 8007b5a:	42a3      	cmp	r3, r4
 8007b5c:	db01      	blt.n	8007b62 <__sfputc_r+0x16>
 8007b5e:	290a      	cmp	r1, #10
 8007b60:	d103      	bne.n	8007b6a <__sfputc_r+0x1e>
 8007b62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b66:	f7fd bfb3 	b.w	8005ad0 <__swbuf_r>
 8007b6a:	6813      	ldr	r3, [r2, #0]
 8007b6c:	1c58      	adds	r0, r3, #1
 8007b6e:	6010      	str	r0, [r2, #0]
 8007b70:	7019      	strb	r1, [r3, #0]
 8007b72:	4608      	mov	r0, r1
 8007b74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b78:	4770      	bx	lr

08007b7a <__sfputs_r>:
 8007b7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b7c:	4606      	mov	r6, r0
 8007b7e:	460f      	mov	r7, r1
 8007b80:	4614      	mov	r4, r2
 8007b82:	18d5      	adds	r5, r2, r3
 8007b84:	42ac      	cmp	r4, r5
 8007b86:	d101      	bne.n	8007b8c <__sfputs_r+0x12>
 8007b88:	2000      	movs	r0, #0
 8007b8a:	e007      	b.n	8007b9c <__sfputs_r+0x22>
 8007b8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b90:	463a      	mov	r2, r7
 8007b92:	4630      	mov	r0, r6
 8007b94:	f7ff ffda 	bl	8007b4c <__sfputc_r>
 8007b98:	1c43      	adds	r3, r0, #1
 8007b9a:	d1f3      	bne.n	8007b84 <__sfputs_r+0xa>
 8007b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ba0 <_vfiprintf_r>:
 8007ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba4:	460d      	mov	r5, r1
 8007ba6:	b09d      	sub	sp, #116	; 0x74
 8007ba8:	4614      	mov	r4, r2
 8007baa:	4698      	mov	r8, r3
 8007bac:	4606      	mov	r6, r0
 8007bae:	b118      	cbz	r0, 8007bb8 <_vfiprintf_r+0x18>
 8007bb0:	6983      	ldr	r3, [r0, #24]
 8007bb2:	b90b      	cbnz	r3, 8007bb8 <_vfiprintf_r+0x18>
 8007bb4:	f7fe ffde 	bl	8006b74 <__sinit>
 8007bb8:	4b89      	ldr	r3, [pc, #548]	; (8007de0 <_vfiprintf_r+0x240>)
 8007bba:	429d      	cmp	r5, r3
 8007bbc:	d11b      	bne.n	8007bf6 <_vfiprintf_r+0x56>
 8007bbe:	6875      	ldr	r5, [r6, #4]
 8007bc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007bc2:	07d9      	lsls	r1, r3, #31
 8007bc4:	d405      	bmi.n	8007bd2 <_vfiprintf_r+0x32>
 8007bc6:	89ab      	ldrh	r3, [r5, #12]
 8007bc8:	059a      	lsls	r2, r3, #22
 8007bca:	d402      	bmi.n	8007bd2 <_vfiprintf_r+0x32>
 8007bcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007bce:	f7ff f874 	bl	8006cba <__retarget_lock_acquire_recursive>
 8007bd2:	89ab      	ldrh	r3, [r5, #12]
 8007bd4:	071b      	lsls	r3, r3, #28
 8007bd6:	d501      	bpl.n	8007bdc <_vfiprintf_r+0x3c>
 8007bd8:	692b      	ldr	r3, [r5, #16]
 8007bda:	b9eb      	cbnz	r3, 8007c18 <_vfiprintf_r+0x78>
 8007bdc:	4629      	mov	r1, r5
 8007bde:	4630      	mov	r0, r6
 8007be0:	f7fd ffc8 	bl	8005b74 <__swsetup_r>
 8007be4:	b1c0      	cbz	r0, 8007c18 <_vfiprintf_r+0x78>
 8007be6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007be8:	07dc      	lsls	r4, r3, #31
 8007bea:	d50e      	bpl.n	8007c0a <_vfiprintf_r+0x6a>
 8007bec:	f04f 30ff 	mov.w	r0, #4294967295
 8007bf0:	b01d      	add	sp, #116	; 0x74
 8007bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bf6:	4b7b      	ldr	r3, [pc, #492]	; (8007de4 <_vfiprintf_r+0x244>)
 8007bf8:	429d      	cmp	r5, r3
 8007bfa:	d101      	bne.n	8007c00 <_vfiprintf_r+0x60>
 8007bfc:	68b5      	ldr	r5, [r6, #8]
 8007bfe:	e7df      	b.n	8007bc0 <_vfiprintf_r+0x20>
 8007c00:	4b79      	ldr	r3, [pc, #484]	; (8007de8 <_vfiprintf_r+0x248>)
 8007c02:	429d      	cmp	r5, r3
 8007c04:	bf08      	it	eq
 8007c06:	68f5      	ldreq	r5, [r6, #12]
 8007c08:	e7da      	b.n	8007bc0 <_vfiprintf_r+0x20>
 8007c0a:	89ab      	ldrh	r3, [r5, #12]
 8007c0c:	0598      	lsls	r0, r3, #22
 8007c0e:	d4ed      	bmi.n	8007bec <_vfiprintf_r+0x4c>
 8007c10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c12:	f7ff f853 	bl	8006cbc <__retarget_lock_release_recursive>
 8007c16:	e7e9      	b.n	8007bec <_vfiprintf_r+0x4c>
 8007c18:	2300      	movs	r3, #0
 8007c1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007c1c:	2320      	movs	r3, #32
 8007c1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c22:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c26:	2330      	movs	r3, #48	; 0x30
 8007c28:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007dec <_vfiprintf_r+0x24c>
 8007c2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c30:	f04f 0901 	mov.w	r9, #1
 8007c34:	4623      	mov	r3, r4
 8007c36:	469a      	mov	sl, r3
 8007c38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c3c:	b10a      	cbz	r2, 8007c42 <_vfiprintf_r+0xa2>
 8007c3e:	2a25      	cmp	r2, #37	; 0x25
 8007c40:	d1f9      	bne.n	8007c36 <_vfiprintf_r+0x96>
 8007c42:	ebba 0b04 	subs.w	fp, sl, r4
 8007c46:	d00b      	beq.n	8007c60 <_vfiprintf_r+0xc0>
 8007c48:	465b      	mov	r3, fp
 8007c4a:	4622      	mov	r2, r4
 8007c4c:	4629      	mov	r1, r5
 8007c4e:	4630      	mov	r0, r6
 8007c50:	f7ff ff93 	bl	8007b7a <__sfputs_r>
 8007c54:	3001      	adds	r0, #1
 8007c56:	f000 80aa 	beq.w	8007dae <_vfiprintf_r+0x20e>
 8007c5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c5c:	445a      	add	r2, fp
 8007c5e:	9209      	str	r2, [sp, #36]	; 0x24
 8007c60:	f89a 3000 	ldrb.w	r3, [sl]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f000 80a2 	beq.w	8007dae <_vfiprintf_r+0x20e>
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8007c70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c74:	f10a 0a01 	add.w	sl, sl, #1
 8007c78:	9304      	str	r3, [sp, #16]
 8007c7a:	9307      	str	r3, [sp, #28]
 8007c7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c80:	931a      	str	r3, [sp, #104]	; 0x68
 8007c82:	4654      	mov	r4, sl
 8007c84:	2205      	movs	r2, #5
 8007c86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c8a:	4858      	ldr	r0, [pc, #352]	; (8007dec <_vfiprintf_r+0x24c>)
 8007c8c:	f7f8 fac8 	bl	8000220 <memchr>
 8007c90:	9a04      	ldr	r2, [sp, #16]
 8007c92:	b9d8      	cbnz	r0, 8007ccc <_vfiprintf_r+0x12c>
 8007c94:	06d1      	lsls	r1, r2, #27
 8007c96:	bf44      	itt	mi
 8007c98:	2320      	movmi	r3, #32
 8007c9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c9e:	0713      	lsls	r3, r2, #28
 8007ca0:	bf44      	itt	mi
 8007ca2:	232b      	movmi	r3, #43	; 0x2b
 8007ca4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ca8:	f89a 3000 	ldrb.w	r3, [sl]
 8007cac:	2b2a      	cmp	r3, #42	; 0x2a
 8007cae:	d015      	beq.n	8007cdc <_vfiprintf_r+0x13c>
 8007cb0:	9a07      	ldr	r2, [sp, #28]
 8007cb2:	4654      	mov	r4, sl
 8007cb4:	2000      	movs	r0, #0
 8007cb6:	f04f 0c0a 	mov.w	ip, #10
 8007cba:	4621      	mov	r1, r4
 8007cbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cc0:	3b30      	subs	r3, #48	; 0x30
 8007cc2:	2b09      	cmp	r3, #9
 8007cc4:	d94e      	bls.n	8007d64 <_vfiprintf_r+0x1c4>
 8007cc6:	b1b0      	cbz	r0, 8007cf6 <_vfiprintf_r+0x156>
 8007cc8:	9207      	str	r2, [sp, #28]
 8007cca:	e014      	b.n	8007cf6 <_vfiprintf_r+0x156>
 8007ccc:	eba0 0308 	sub.w	r3, r0, r8
 8007cd0:	fa09 f303 	lsl.w	r3, r9, r3
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	9304      	str	r3, [sp, #16]
 8007cd8:	46a2      	mov	sl, r4
 8007cda:	e7d2      	b.n	8007c82 <_vfiprintf_r+0xe2>
 8007cdc:	9b03      	ldr	r3, [sp, #12]
 8007cde:	1d19      	adds	r1, r3, #4
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	9103      	str	r1, [sp, #12]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	bfbb      	ittet	lt
 8007ce8:	425b      	neglt	r3, r3
 8007cea:	f042 0202 	orrlt.w	r2, r2, #2
 8007cee:	9307      	strge	r3, [sp, #28]
 8007cf0:	9307      	strlt	r3, [sp, #28]
 8007cf2:	bfb8      	it	lt
 8007cf4:	9204      	strlt	r2, [sp, #16]
 8007cf6:	7823      	ldrb	r3, [r4, #0]
 8007cf8:	2b2e      	cmp	r3, #46	; 0x2e
 8007cfa:	d10c      	bne.n	8007d16 <_vfiprintf_r+0x176>
 8007cfc:	7863      	ldrb	r3, [r4, #1]
 8007cfe:	2b2a      	cmp	r3, #42	; 0x2a
 8007d00:	d135      	bne.n	8007d6e <_vfiprintf_r+0x1ce>
 8007d02:	9b03      	ldr	r3, [sp, #12]
 8007d04:	1d1a      	adds	r2, r3, #4
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	9203      	str	r2, [sp, #12]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	bfb8      	it	lt
 8007d0e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d12:	3402      	adds	r4, #2
 8007d14:	9305      	str	r3, [sp, #20]
 8007d16:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007dfc <_vfiprintf_r+0x25c>
 8007d1a:	7821      	ldrb	r1, [r4, #0]
 8007d1c:	2203      	movs	r2, #3
 8007d1e:	4650      	mov	r0, sl
 8007d20:	f7f8 fa7e 	bl	8000220 <memchr>
 8007d24:	b140      	cbz	r0, 8007d38 <_vfiprintf_r+0x198>
 8007d26:	2340      	movs	r3, #64	; 0x40
 8007d28:	eba0 000a 	sub.w	r0, r0, sl
 8007d2c:	fa03 f000 	lsl.w	r0, r3, r0
 8007d30:	9b04      	ldr	r3, [sp, #16]
 8007d32:	4303      	orrs	r3, r0
 8007d34:	3401      	adds	r4, #1
 8007d36:	9304      	str	r3, [sp, #16]
 8007d38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d3c:	482c      	ldr	r0, [pc, #176]	; (8007df0 <_vfiprintf_r+0x250>)
 8007d3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d42:	2206      	movs	r2, #6
 8007d44:	f7f8 fa6c 	bl	8000220 <memchr>
 8007d48:	2800      	cmp	r0, #0
 8007d4a:	d03f      	beq.n	8007dcc <_vfiprintf_r+0x22c>
 8007d4c:	4b29      	ldr	r3, [pc, #164]	; (8007df4 <_vfiprintf_r+0x254>)
 8007d4e:	bb1b      	cbnz	r3, 8007d98 <_vfiprintf_r+0x1f8>
 8007d50:	9b03      	ldr	r3, [sp, #12]
 8007d52:	3307      	adds	r3, #7
 8007d54:	f023 0307 	bic.w	r3, r3, #7
 8007d58:	3308      	adds	r3, #8
 8007d5a:	9303      	str	r3, [sp, #12]
 8007d5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d5e:	443b      	add	r3, r7
 8007d60:	9309      	str	r3, [sp, #36]	; 0x24
 8007d62:	e767      	b.n	8007c34 <_vfiprintf_r+0x94>
 8007d64:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d68:	460c      	mov	r4, r1
 8007d6a:	2001      	movs	r0, #1
 8007d6c:	e7a5      	b.n	8007cba <_vfiprintf_r+0x11a>
 8007d6e:	2300      	movs	r3, #0
 8007d70:	3401      	adds	r4, #1
 8007d72:	9305      	str	r3, [sp, #20]
 8007d74:	4619      	mov	r1, r3
 8007d76:	f04f 0c0a 	mov.w	ip, #10
 8007d7a:	4620      	mov	r0, r4
 8007d7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d80:	3a30      	subs	r2, #48	; 0x30
 8007d82:	2a09      	cmp	r2, #9
 8007d84:	d903      	bls.n	8007d8e <_vfiprintf_r+0x1ee>
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d0c5      	beq.n	8007d16 <_vfiprintf_r+0x176>
 8007d8a:	9105      	str	r1, [sp, #20]
 8007d8c:	e7c3      	b.n	8007d16 <_vfiprintf_r+0x176>
 8007d8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d92:	4604      	mov	r4, r0
 8007d94:	2301      	movs	r3, #1
 8007d96:	e7f0      	b.n	8007d7a <_vfiprintf_r+0x1da>
 8007d98:	ab03      	add	r3, sp, #12
 8007d9a:	9300      	str	r3, [sp, #0]
 8007d9c:	462a      	mov	r2, r5
 8007d9e:	4b16      	ldr	r3, [pc, #88]	; (8007df8 <_vfiprintf_r+0x258>)
 8007da0:	a904      	add	r1, sp, #16
 8007da2:	4630      	mov	r0, r6
 8007da4:	f7fd faaa 	bl	80052fc <_printf_float>
 8007da8:	4607      	mov	r7, r0
 8007daa:	1c78      	adds	r0, r7, #1
 8007dac:	d1d6      	bne.n	8007d5c <_vfiprintf_r+0x1bc>
 8007dae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007db0:	07d9      	lsls	r1, r3, #31
 8007db2:	d405      	bmi.n	8007dc0 <_vfiprintf_r+0x220>
 8007db4:	89ab      	ldrh	r3, [r5, #12]
 8007db6:	059a      	lsls	r2, r3, #22
 8007db8:	d402      	bmi.n	8007dc0 <_vfiprintf_r+0x220>
 8007dba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007dbc:	f7fe ff7e 	bl	8006cbc <__retarget_lock_release_recursive>
 8007dc0:	89ab      	ldrh	r3, [r5, #12]
 8007dc2:	065b      	lsls	r3, r3, #25
 8007dc4:	f53f af12 	bmi.w	8007bec <_vfiprintf_r+0x4c>
 8007dc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007dca:	e711      	b.n	8007bf0 <_vfiprintf_r+0x50>
 8007dcc:	ab03      	add	r3, sp, #12
 8007dce:	9300      	str	r3, [sp, #0]
 8007dd0:	462a      	mov	r2, r5
 8007dd2:	4b09      	ldr	r3, [pc, #36]	; (8007df8 <_vfiprintf_r+0x258>)
 8007dd4:	a904      	add	r1, sp, #16
 8007dd6:	4630      	mov	r0, r6
 8007dd8:	f7fd fd34 	bl	8005844 <_printf_i>
 8007ddc:	e7e4      	b.n	8007da8 <_vfiprintf_r+0x208>
 8007dde:	bf00      	nop
 8007de0:	080085bc 	.word	0x080085bc
 8007de4:	080085dc 	.word	0x080085dc
 8007de8:	0800859c 	.word	0x0800859c
 8007dec:	0800875c 	.word	0x0800875c
 8007df0:	08008766 	.word	0x08008766
 8007df4:	080052fd 	.word	0x080052fd
 8007df8:	08007b7b 	.word	0x08007b7b
 8007dfc:	08008762 	.word	0x08008762

08007e00 <_read_r>:
 8007e00:	b538      	push	{r3, r4, r5, lr}
 8007e02:	4d07      	ldr	r5, [pc, #28]	; (8007e20 <_read_r+0x20>)
 8007e04:	4604      	mov	r4, r0
 8007e06:	4608      	mov	r0, r1
 8007e08:	4611      	mov	r1, r2
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	602a      	str	r2, [r5, #0]
 8007e0e:	461a      	mov	r2, r3
 8007e10:	f7f9 fba4 	bl	800155c <_read>
 8007e14:	1c43      	adds	r3, r0, #1
 8007e16:	d102      	bne.n	8007e1e <_read_r+0x1e>
 8007e18:	682b      	ldr	r3, [r5, #0]
 8007e1a:	b103      	cbz	r3, 8007e1e <_read_r+0x1e>
 8007e1c:	6023      	str	r3, [r4, #0]
 8007e1e:	bd38      	pop	{r3, r4, r5, pc}
 8007e20:	200005b0 	.word	0x200005b0

08007e24 <__ascii_wctomb>:
 8007e24:	b149      	cbz	r1, 8007e3a <__ascii_wctomb+0x16>
 8007e26:	2aff      	cmp	r2, #255	; 0xff
 8007e28:	bf85      	ittet	hi
 8007e2a:	238a      	movhi	r3, #138	; 0x8a
 8007e2c:	6003      	strhi	r3, [r0, #0]
 8007e2e:	700a      	strbls	r2, [r1, #0]
 8007e30:	f04f 30ff 	movhi.w	r0, #4294967295
 8007e34:	bf98      	it	ls
 8007e36:	2001      	movls	r0, #1
 8007e38:	4770      	bx	lr
 8007e3a:	4608      	mov	r0, r1
 8007e3c:	4770      	bx	lr

08007e3e <abort>:
 8007e3e:	b508      	push	{r3, lr}
 8007e40:	2006      	movs	r0, #6
 8007e42:	f000 f833 	bl	8007eac <raise>
 8007e46:	2001      	movs	r0, #1
 8007e48:	f7f9 fb7e 	bl	8001548 <_exit>

08007e4c <_malloc_usable_size_r>:
 8007e4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e50:	1f18      	subs	r0, r3, #4
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	bfbc      	itt	lt
 8007e56:	580b      	ldrlt	r3, [r1, r0]
 8007e58:	18c0      	addlt	r0, r0, r3
 8007e5a:	4770      	bx	lr

08007e5c <_raise_r>:
 8007e5c:	291f      	cmp	r1, #31
 8007e5e:	b538      	push	{r3, r4, r5, lr}
 8007e60:	4604      	mov	r4, r0
 8007e62:	460d      	mov	r5, r1
 8007e64:	d904      	bls.n	8007e70 <_raise_r+0x14>
 8007e66:	2316      	movs	r3, #22
 8007e68:	6003      	str	r3, [r0, #0]
 8007e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e6e:	bd38      	pop	{r3, r4, r5, pc}
 8007e70:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007e72:	b112      	cbz	r2, 8007e7a <_raise_r+0x1e>
 8007e74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007e78:	b94b      	cbnz	r3, 8007e8e <_raise_r+0x32>
 8007e7a:	4620      	mov	r0, r4
 8007e7c:	f000 f830 	bl	8007ee0 <_getpid_r>
 8007e80:	462a      	mov	r2, r5
 8007e82:	4601      	mov	r1, r0
 8007e84:	4620      	mov	r0, r4
 8007e86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e8a:	f000 b817 	b.w	8007ebc <_kill_r>
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d00a      	beq.n	8007ea8 <_raise_r+0x4c>
 8007e92:	1c59      	adds	r1, r3, #1
 8007e94:	d103      	bne.n	8007e9e <_raise_r+0x42>
 8007e96:	2316      	movs	r3, #22
 8007e98:	6003      	str	r3, [r0, #0]
 8007e9a:	2001      	movs	r0, #1
 8007e9c:	e7e7      	b.n	8007e6e <_raise_r+0x12>
 8007e9e:	2400      	movs	r4, #0
 8007ea0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007ea4:	4628      	mov	r0, r5
 8007ea6:	4798      	blx	r3
 8007ea8:	2000      	movs	r0, #0
 8007eaa:	e7e0      	b.n	8007e6e <_raise_r+0x12>

08007eac <raise>:
 8007eac:	4b02      	ldr	r3, [pc, #8]	; (8007eb8 <raise+0xc>)
 8007eae:	4601      	mov	r1, r0
 8007eb0:	6818      	ldr	r0, [r3, #0]
 8007eb2:	f7ff bfd3 	b.w	8007e5c <_raise_r>
 8007eb6:	bf00      	nop
 8007eb8:	20000010 	.word	0x20000010

08007ebc <_kill_r>:
 8007ebc:	b538      	push	{r3, r4, r5, lr}
 8007ebe:	4d07      	ldr	r5, [pc, #28]	; (8007edc <_kill_r+0x20>)
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	4604      	mov	r4, r0
 8007ec4:	4608      	mov	r0, r1
 8007ec6:	4611      	mov	r1, r2
 8007ec8:	602b      	str	r3, [r5, #0]
 8007eca:	f7f9 fb2d 	bl	8001528 <_kill>
 8007ece:	1c43      	adds	r3, r0, #1
 8007ed0:	d102      	bne.n	8007ed8 <_kill_r+0x1c>
 8007ed2:	682b      	ldr	r3, [r5, #0]
 8007ed4:	b103      	cbz	r3, 8007ed8 <_kill_r+0x1c>
 8007ed6:	6023      	str	r3, [r4, #0]
 8007ed8:	bd38      	pop	{r3, r4, r5, pc}
 8007eda:	bf00      	nop
 8007edc:	200005b0 	.word	0x200005b0

08007ee0 <_getpid_r>:
 8007ee0:	f7f9 bb1a 	b.w	8001518 <_getpid>

08007ee4 <_init>:
 8007ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ee6:	bf00      	nop
 8007ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eea:	bc08      	pop	{r3}
 8007eec:	469e      	mov	lr, r3
 8007eee:	4770      	bx	lr

08007ef0 <_fini>:
 8007ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ef2:	bf00      	nop
 8007ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ef6:	bc08      	pop	{r3}
 8007ef8:	469e      	mov	lr, r3
 8007efa:	4770      	bx	lr
