<profile>

<section name = "Vivado HLS Report for 'store'" level="0">
<item name = "Date">Tue Apr 14 07:35:09 2020
</item>
<item name = "Version">2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)</item>
<item name = "Project">dataflow_stalls_kernel</item>
<item name = "Solution">solution_OCL_REGION_0</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1157-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.65, 1.35</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- store_epoch">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 113</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 152</column>
<column name="Register">-, -, 205, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_167_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 8, 1, 1</column>
<column name="exitcond_i_i_fu_162_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_to_r_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_to_r_WREADY">9, 2, 1, 2</column>
<column name="data_count_blk_n">9, 2, 1, 2</column>
<column name="from_V_blk_n">9, 2, 1, 2</column>
<column name="i_i_i_reg_131">9, 2, 32, 64</column>
<column name="to_offset_blk_n">9, 2, 1, 2</column>
<column name="to_r_blk_n_AW">9, 2, 1, 2</column>
<column name="to_r_blk_n_B">9, 2, 1, 2</column>
<column name="to_r_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_to_r_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_to_r_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond_i_i_reg_190">1, 0, 1, 0</column>
<column name="data_count_read_reg_178">32, 0, 32, 0</column>
<column name="exitcond_i_i_reg_190">1, 0, 1, 0</column>
<column name="i_i_i_reg_131">32, 0, 32, 0</column>
<column name="tmp_reg_199">64, 0, 64, 0</column>
<column name="to_offset1_i_reg_173">61, 0, 61, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, store, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, store, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, store, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, store, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, store, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, store, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, store, return value</column>
<column name="m_axi_to_r_AWVALID">out, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_AWREADY">in, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_AWADDR">out, 64, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_AWID">out, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_AWLEN">out, 32, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_AWSIZE">out, 3, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_AWBURST">out, 2, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_AWLOCK">out, 2, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_AWCACHE">out, 4, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_AWPROT">out, 3, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_AWQOS">out, 4, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_AWREGION">out, 4, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_AWUSER">out, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_WVALID">out, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_WREADY">in, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_WDATA">out, 64, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_WSTRB">out, 8, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_WLAST">out, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_WID">out, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_WUSER">out, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARVALID">out, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARREADY">in, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARADDR">out, 64, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARID">out, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARLEN">out, 32, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARSIZE">out, 3, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARBURST">out, 2, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARLOCK">out, 2, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARCACHE">out, 4, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARPROT">out, 3, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARQOS">out, 4, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARREGION">out, 4, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_ARUSER">out, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_RVALID">in, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_RREADY">out, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_RDATA">in, 64, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_RLAST">in, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_RID">in, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_RUSER">in, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_RRESP">in, 2, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_BVALID">in, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_BREADY">out, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_BRESP">in, 2, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_BID">in, 1, m_axi, to_r, pointer</column>
<column name="m_axi_to_r_BUSER">in, 1, m_axi, to_r, pointer</column>
<column name="to_offset_dout">in, 64, ap_fifo, to_offset, pointer</column>
<column name="to_offset_empty_n">in, 1, ap_fifo, to_offset, pointer</column>
<column name="to_offset_read">out, 1, ap_fifo, to_offset, pointer</column>
<column name="from_V_dout">in, 64, ap_fifo, from_V, pointer</column>
<column name="from_V_empty_n">in, 1, ap_fifo, from_V, pointer</column>
<column name="from_V_read">out, 1, ap_fifo, from_V, pointer</column>
<column name="data_count_dout">in, 32, ap_fifo, data_count, pointer</column>
<column name="data_count_empty_n">in, 1, ap_fifo, data_count, pointer</column>
<column name="data_count_read">out, 1, ap_fifo, data_count, pointer</column>
</table>
</item>
</section>
</profile>
