// Seed: 1648728904
module module_0;
  assign id_1 = 1;
  module_3 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_2.id_2  = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input uwire id_1,
    output wand id_2,
    input tri id_3,
    output tri id_4,
    input wor id_5
);
  uwire id_7 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_3;
  wor id_1;
  assign id_1 = 1 * id_1 - id_1;
  wire id_2;
endmodule
module module_4 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    output wand id_4,
    input wor id_5
    , id_7
);
  assign id_4 = id_0;
  module_3 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
