#! /usr/bin/vvp
:ivl_version "0.9.6 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xd6da90 .scope module, "mips_decode" "mips_decode" 2 107;
 .timescale 0 0;
L_0xd915e0 .functor NOT 1, L_0xd91d20, C4<0>, C4<0>, C4<0>;
L_0xd91640 .functor NOT 1, L_0xd91860, C4<0>, C4<0>, C4<0>;
L_0xd916a0 .functor AND 1, L_0xd915e0, L_0xd91640, C4<1>, C4<1>;
L_0xd91700 .functor NOT 1, L_0xd92290, C4<0>, C4<0>, C4<0>;
L_0xd91760 .functor AND 1, L_0xd916a0, L_0xd91700, C4<1>, C4<1>;
L_0xd919e0 .functor OR 1, L_0xd91b10, L_0xd91d20, C4<0>, C4<0>;
L_0xd91e50 .functor BUFZ 1, L_0xd91b10, C4<0>, C4<0>, C4<0>;
L_0xd91eb0 .functor NOT 1, L_0xd91b10, C4<0>, C4<0>, C4<0>;
L_0xd92290/d .functor AND 1, L_0xd91fa0, L_0xd92140, C4<1>, C4<1>;
L_0xd92290 .delay (2,2,2) L_0xd92290/d;
L_0xd92620 .functor AND 1, L_0xd91fa0, L_0xd924a0, C4<1>, C4<1>;
L_0xd928a0 .functor AND 4, L_0xd92730, C4<0000>, C4<1111>, C4<1111>;
L_0xd92b20 .functor AND 1, L_0xd91fa0, L_0xd929e0, C4<1>, C4<1>;
L_0xd926d0 .functor AND 4, L_0xd92c10, C4<0001>, C4<1111>, C4<1111>;
L_0xd92de0 .functor OR 4, L_0xd928a0, L_0xd926d0, C4<0000>, C4<0000>;
L_0xd93150 .functor AND 1, L_0xd91fa0, L_0xd92fc0, C4<1>, C4<1>;
L_0xd93320 .functor AND 4, L_0xd931b0, C4<0010>, C4<1111>, C4<1111>;
L_0xd93460 .functor OR 4, L_0xd92de0, L_0xd93320, C4<0000>, C4<0000>;
L_0xd930f0 .functor AND 1, L_0xd91fa0, L_0xd935a0, C4<1>, C4<1>;
L_0xd92f60 .functor AND 4, L_0xd937f0, C4<0011>, C4<1111>, C4<1111>;
L_0xd93970 .functor OR 4, L_0xd93460, L_0xd92f60, C4<0000>, C4<0000>;
L_0xd93c40 .functor AND 1, L_0xd91fa0, L_0xd93b20, C4<1>, C4<1>;
L_0xd93eb0 .functor AND 4, L_0xd93cf0, C4<0100>, C4<1111>, C4<1111>;
L_0xd93a70 .functor OR 4, L_0xd93970, L_0xd93eb0, C4<0000>, C4<0000>;
L_0xd944b0 .functor AND 4, L_0xd942f0, C4<0000>, C4<1111>, C4<1111>;
L_0xd93f90 .functor OR 4, L_0xd93a70, L_0xd944b0, C4<0000>, C4<0000>;
L_0xd94a00 .functor AND 4, L_0xd948d0, C4<0000>, C4<1111>, C4<1111>;
L_0xd94590 .functor OR 4, L_0xd93f90, L_0xd94a00, C4<0000>, C4<0000>;
v0xd618c0_0 .net "ALUOp", 2 0, L_0xd94be0; 1 drivers
v0xd8a450_0 .net "ALUSrc", 0 0, L_0xd919e0; 1 drivers
v0xd8a4f0_0 .net "BEQ", 0 0, L_0xd91860; 1 drivers
v0xd8a590_0 .net "MemRead", 0 0, L_0xd91b10; 1 drivers
v0xd8a640_0 .net "MemToReg", 0 0, L_0xd91e50; 1 drivers
v0xd8a6e0_0 .net "MemWrite", 0 0, L_0xd91d20; 1 drivers
v0xd8a7c0_0 .net "RegDst", 0 0, L_0xd91eb0; 1 drivers
v0xd8a860_0 .net "RegWrite", 0 0, L_0xd91760; 1 drivers
v0xd8a950_0 .net *"_s0", 0 0, L_0xd915e0; 1 drivers
v0xd8a9f0_0 .net *"_s10", 5 0, C4<000100>; 1 drivers
v0xd8aaf0_0 .net *"_s100", 3 0, C4<0100>; 1 drivers
v0xd8ab90_0 .net *"_s102", 3 0, L_0xd93eb0; 1 drivers
v0xd8aca0_0 .net *"_s104", 3 0, L_0xd93a70; 1 drivers
v0xd8ad40_0 .net *"_s106", 5 0, C4<100011>; 1 drivers
v0xd8ae60_0 .net *"_s108", 0 0, L_0xd94170; 1 drivers
v0xd8af00_0 .net *"_s110", 3 0, L_0xd942f0; 1 drivers
v0xd8adc0_0 .net *"_s112", 3 0, C4<0000>; 1 drivers
v0xd8b050_0 .net *"_s114", 3 0, L_0xd944b0; 1 drivers
v0xd8b170_0 .net *"_s116", 3 0, L_0xd93f90; 1 drivers
v0xd8b1f0_0 .net *"_s118", 5 0, C4<101011>; 1 drivers
v0xd8b0d0_0 .net *"_s120", 0 0, L_0xd94790; 1 drivers
v0xd8b320_0 .net *"_s122", 3 0, L_0xd948d0; 1 drivers
v0xd8b270_0 .net *"_s124", 3 0, C4<0000>; 1 drivers
v0xd8b460_0 .net *"_s126", 3 0, L_0xd94a00; 1 drivers
v0xd8b3c0_0 .net *"_s128", 3 0, L_0xd94590; 1 drivers
v0xd8b5b0_0 .net *"_s16", 5 0, C4<100011>; 1 drivers
v0xd8b500_0 .net *"_s2", 0 0, L_0xd91640; 1 drivers
v0xd8b710_0 .net *"_s20", 5 0, C4<101011>; 1 drivers
v0xd8b650_0 .net *"_s28", 5 0, C4<000000>; 1 drivers
v0xd8b880_0 .net *"_s32", 5 0, C4<000000>; 1 drivers
v0xd8b790_0 .net *"_s34", 0 0, L_0xd92140; 1 drivers
v0xd8ba00_0 .net *"_s38", 5 0, C4<100000>; 1 drivers
v0xd8b900_0 .net *"_s4", 0 0, L_0xd916a0; 1 drivers
v0xd8bb90_0 .net *"_s40", 0 0, L_0xd924a0; 1 drivers
v0xd8ba80_0 .net *"_s42", 0 0, L_0xd92620; 1 drivers
v0xd8bd30_0 .net *"_s44", 3 0, L_0xd92730; 1 drivers
v0xd8bc10_0 .net *"_s46", 3 0, C4<0000>; 1 drivers
v0xd8bcb0_0 .net *"_s48", 3 0, L_0xd928a0; 1 drivers
v0xd8bef0_0 .net *"_s50", 5 0, C4<100010>; 1 drivers
v0xd8bf70_0 .net *"_s52", 0 0, L_0xd929e0; 1 drivers
v0xd8bdb0_0 .net *"_s54", 0 0, L_0xd92b20; 1 drivers
v0xd8be50_0 .net *"_s56", 3 0, L_0xd92c10; 1 drivers
v0xd8c150_0 .net *"_s58", 3 0, C4<0001>; 1 drivers
v0xd8c1d0_0 .net *"_s6", 0 0, L_0xd91700; 1 drivers
v0xd8bff0_0 .net *"_s60", 3 0, L_0xd926d0; 1 drivers
v0xd8c090_0 .net *"_s62", 3 0, L_0xd92de0; 1 drivers
v0xd8c3d0_0 .net *"_s64", 5 0, C4<100100>; 1 drivers
v0xd8c450_0 .net *"_s66", 0 0, L_0xd92fc0; 1 drivers
v0xd8c270_0 .net *"_s68", 0 0, L_0xd93150; 1 drivers
v0xd8c310_0 .net *"_s70", 3 0, L_0xd931b0; 1 drivers
v0xd8c670_0 .net *"_s72", 3 0, C4<0010>; 1 drivers
v0xd8c6f0_0 .net *"_s74", 3 0, L_0xd93320; 1 drivers
v0xd8c4f0_0 .net *"_s76", 3 0, L_0xd93460; 1 drivers
v0xd8c590_0 .net *"_s78", 5 0, C4<100101>; 1 drivers
v0xd8c930_0 .net *"_s80", 0 0, L_0xd935a0; 1 drivers
v0xd8c9b0_0 .net *"_s82", 0 0, L_0xd930f0; 1 drivers
v0xd8c770_0 .net *"_s84", 3 0, L_0xd937f0; 1 drivers
v0xd8c810_0 .net *"_s86", 3 0, C4<0011>; 1 drivers
v0xd8c8b0_0 .net *"_s88", 3 0, L_0xd92f60; 1 drivers
v0xd8cc30_0 .net *"_s90", 3 0, L_0xd93970; 1 drivers
v0xd8ca50_0 .net *"_s92", 5 0, C4<101010>; 1 drivers
v0xd8caf0_0 .net *"_s94", 0 0, L_0xd93b20; 1 drivers
v0xd8cb90_0 .net *"_s96", 0 0, L_0xd93c40; 1 drivers
v0xd8ced0_0 .net *"_s98", 3 0, L_0xd93cf0; 1 drivers
v0xd8ccd0_0 .net "funct", 5 0, C4<zzzzzz>; 0 drivers
v0xd8cd70_0 .net "nop", 0 0, L_0xd92290; 1 drivers
v0xd8ce10_0 .net "op0", 0 0, L_0xd91fa0; 1 drivers
v0xd8d170_0 .net "opcode", 5 0, C4<zzzzzz>; 0 drivers
L_0xd91860 .delay (2,2,2) L_0xd91860/d;
L_0xd91860/d .cmp/eq 6, C4<zzzzzz>, C4<000100>;
L_0xd91b10 .delay (2,2,2) L_0xd91b10/d;
L_0xd91b10/d .cmp/eq 6, C4<zzzzzz>, C4<100011>;
L_0xd91d20 .delay (2,2,2) L_0xd91d20/d;
L_0xd91d20/d .cmp/eq 6, C4<zzzzzz>, C4<101011>;
L_0xd91fa0 .cmp/eq 6, C4<zzzzzz>, C4<000000>;
L_0xd92140 .cmp/eq 6, C4<zzzzzz>, C4<000000>;
L_0xd924a0 .cmp/eq 6, C4<zzzzzz>, C4<100000>;
L_0xd92730 .concat [ 1 1 1 1], L_0xd92620, L_0xd92620, L_0xd92620, L_0xd92620;
L_0xd929e0 .cmp/eq 6, C4<zzzzzz>, C4<100010>;
L_0xd92c10 .concat [ 1 1 1 1], L_0xd92b20, L_0xd92b20, L_0xd92b20, L_0xd92b20;
L_0xd92fc0 .cmp/eq 6, C4<zzzzzz>, C4<100100>;
L_0xd931b0 .concat [ 1 1 1 1], L_0xd93150, L_0xd93150, L_0xd93150, L_0xd93150;
L_0xd935a0 .cmp/eq 6, C4<zzzzzz>, C4<100101>;
L_0xd937f0 .concat [ 1 1 1 1], L_0xd930f0, L_0xd930f0, L_0xd930f0, L_0xd930f0;
L_0xd93b20 .cmp/eq 6, C4<zzzzzz>, C4<101010>;
L_0xd93cf0 .concat [ 1 1 1 1], L_0xd93c40, L_0xd93c40, L_0xd93c40, L_0xd93c40;
L_0xd94170 .cmp/eq 6, C4<zzzzzz>, C4<100011>;
L_0xd942f0 .concat [ 1 1 1 1], L_0xd94170, L_0xd94170, L_0xd94170, L_0xd94170;
L_0xd94790 .cmp/eq 6, C4<zzzzzz>, C4<101011>;
L_0xd948d0 .concat [ 1 1 1 1], L_0xd94790, L_0xd94790, L_0xd94790, L_0xd94790;
L_0xd94be0 .delay (2,2,2) L_0xd94be0/d;
L_0xd94be0/d .part L_0xd94590, 0, 3;
S_0xd4ae00 .scope module, "regfile" "regfile" 2 39;
 .timescale 0 0;
L_0xd94d80/d .functor BUFZ 32, L_0xd94830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xd94d80 .delay (1,1,1) L_0xd94d80/d;
L_0xd94f10/d .functor BUFZ 32, L_0xd94e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xd94f10 .delay (1,1,1) L_0xd94f10/d;
L_0xd95000/d .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xd95000 .delay (1,1,1) L_0xd95000/d;
v0xd8d000_0 .net *"_s0", 31 0, L_0xd94830; 1 drivers
v0xd8d0c0_0 .net *"_s4", 31 0, L_0xd94e70; 1 drivers
v0xd8d420_0 .net "clock", 0 0, C4<z>; 0 drivers
v0xd8d4c0_0 .var/i "i", 31 0;
v0xd8d570_0 .net "internal_rdData", 31 0, L_0xd95000; 1 drivers
v0xd8d610 .array "r", 31 0, 31 0;
v0xd8d690_0 .net "rdData", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0xd8d730_0 .net "rdNum", 4 0, C4<zzzzz>; 0 drivers
v0xd8d7d0_0 .net "rdWriteEnable", 0 0, C4<z>; 0 drivers
v0xd8d870_0 .net "reset", 0 0, C4<z>; 0 drivers
v0xd8d910_0 .net "rsData", 31 0, L_0xd94d80; 1 drivers
v0xd8d9b0_0 .net "rsNum", 4 0, C4<zzzzz>; 0 drivers
v0xd8da50_0 .net "rtData", 31 0, L_0xd94f10; 1 drivers
v0xd8daf0_0 .net "rtNum", 4 0, C4<zzzzz>; 0 drivers
E_0xd8a610 .event posedge, v0xd8d420_0;
E_0xd8cfb0 .event edge, v0xd8d870_0;
L_0xd94830 .array/port v0xd8d610, C4<zzzzz>;
L_0xd94e70 .array/port v0xd8d610, C4<zzzzz>;
S_0xd3b140 .scope module, "test" "test" 3 1;
 .timescale 0 0;
v0xd912a0_0 .var "clk", 0 0;
v0xd913b0_0 .var "done", 0 0;
v0xd91450_0 .net "out", 31 0, v0xd8e0c0_0; 1 drivers
v0xd914d0_0 .var "reset", 0 0;
S_0xd8dc10 .scope module, "pam" "pipelined_adding_machine" 3 10, 4 1, S_0xd3b140;
 .timescale 0 0;
v0xd90c80_0 .net "clk", 0 0, v0xd912a0_0; 1 drivers
v0xd90d00_0 .net "data", 31 0, L_0xd95520; 1 drivers
v0xd90dd0_0 .net "data_2", 31 0, v0xd8e610_0; 1 drivers
v0xd90ea0_0 .net "index", 31 2, v0xd90ab0_0; 1 drivers
v0xd90f20_0 .net "next_data", 31 0, L_0xd982c0; 1 drivers
v0xd90ff0_0 .net "next_index", 31 2, L_0xd946f0; 1 drivers
v0xd91100_0 .alias "out", 31 0, v0xd91450_0;
v0xd911d0_0 .net "reset", 0 0, v0xd914d0_0; 1 drivers
S_0xd90750 .scope module, "Counter" "register" 4 9, 2 9, S_0xd8dc10;
 .timescale 0 0;
P_0xd8eed8 .param/l "reset_value" 2 13, C4<000000000000000000000000000000>;
P_0xd8ef00 .param/l "width" 2 12, +C4<011110>;
v0xd90880_0 .alias "clk", 0 0, v0xd90c80_0;
v0xd909b0_0 .alias "d", 29 0, v0xd90ff0_0;
v0xd90a30_0 .net "enable", 0 0, C4<1>; 1 drivers
v0xd90ab0_0 .var "q", 29 0;
v0xd90bb0_0 .alias "reset", 0 0, v0xd911d0_0;
S_0xd904c0 .scope module, "Adder" "adder30" 4 10, 2 99, S_0xd8dc10;
 .timescale 0 0;
v0xd905b0_0 .alias "in1", 29 0, v0xd90ea0_0;
v0xd90630_0 .net "in2", 29 0, C4<000000000000000000000000000001>; 1 drivers
v0xd906b0_0 .alias "out", 29 0, v0xd90ff0_0;
L_0xd946f0 .delay (2,2,2) L_0xd946f0/d;
L_0xd946f0/d .arith/sum 30, v0xd90ab0_0, C4<000000000000000000000000000001>;
S_0xd90120 .scope module, "rom" "adding_machine_memory" 4 12, 5 1, S_0xd8dc10;
 .timescale 0 0;
L_0xd95520/d .functor BUFZ 32, L_0xd95390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xd95520 .delay (2,2,2) L_0xd95520/d;
v0xd8fef0_0 .net *"_s0", 31 0, L_0xd95390; 1 drivers
v0xd90210_0 .net *"_s3", 7 0, L_0xd95430; 1 drivers
v0xd90290_0 .alias "addr", 29 0, v0xd90ea0_0;
v0xd90310_0 .alias "data", 31 0, v0xd90d00_0;
v0xd903c0_0 .var "i", 31 0;
v0xd90440 .array "memWords", 255 0, 31 0;
L_0xd95390 .array/port v0xd90440, L_0xd95430;
L_0xd95430 .part v0xd90ab0_0, 0, 8;
S_0xd8e770 .scope module, "alu" "alu32" 4 14, 2 85, S_0xd8dc10;
 .timescale 0 0;
L_0xd8b9a0 .functor AND 32, v0xd8e0c0_0, v0xd8e610_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0xd959d0 .functor AND 32, L_0xd95790, L_0xd8b9a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0xd8ac10 .functor OR 32, v0xd8e0c0_0, v0xd8e610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xd93690 .functor AND 32, L_0xd95bf0, L_0xd8ac10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0xd92ee0 .functor OR 32, L_0xd959d0, L_0xd93690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xd96d00 .functor AND 32, L_0xd95650, L_0xd96b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0xd97260 .functor OR 32, L_0xd92ee0, L_0xd96d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xd977a0 .functor AND 32, L_0xd97480, L_0xd97690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0xd97850 .functor OR 32, L_0xd97260, L_0xd977a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xd97630 .functor AND 32, L_0xd97e90, L_0xd8f390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0xd982c0/d .functor OR 32, L_0xd97850, L_0xd97630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xd982c0 .delay (2,2,2) L_0xd982c0/d;
v0xd8e860_0 .net *"_s0", 2 0, C4<010>; 1 drivers
v0xd8e900_0 .net *"_s10", 2 0, C4<011>; 1 drivers
v0xd8e9a0_0 .net *"_s12", 0 0, L_0xd95ab0; 1 drivers
v0xd8ea40_0 .net *"_s14", 31 0, L_0xd95bf0; 1 drivers
v0xd8eaf0_0 .net *"_s16", 31 0, L_0xd8ac10; 1 drivers
v0xd8eb90_0 .net *"_s18", 31 0, L_0xd93690; 1 drivers
v0xd8ec70_0 .net *"_s2", 0 0, L_0xd95140; 1 drivers
v0xd8ed10_0 .net *"_s20", 31 0, L_0xd92ee0; 1 drivers
v0xd8edb0_0 .net *"_s22", 2 0, C4<100>; 1 drivers
v0xd8ee50_0 .net *"_s24", 0 0, L_0xd963d0; 1 drivers
v0xd8ef50_0 .net *"_s26", 31 0, L_0xd95650; 1 drivers
v0xd8eff0_0 .net *"_s28", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0xd8f090_0 .net *"_s30", 0 0, L_0xd96aa0; 1 drivers
v0xd8f130_0 .net *"_s32", 31 0, L_0xd96b40; 1 drivers
v0xd8f250_0 .net *"_s34", 31 0, L_0xd96d00; 1 drivers
v0xd8f2f0_0 .net *"_s36", 31 0, L_0xd97260; 1 drivers
v0xd8f1b0_0 .net *"_s38", 2 0, C4<000>; 1 drivers
v0xd8f440_0 .net *"_s4", 31 0, L_0xd95790; 1 drivers
v0xd8f560_0 .net *"_s40", 0 0, L_0xd96300; 1 drivers
v0xd8f5e0_0 .net *"_s42", 31 0, L_0xd97480; 1 drivers
v0xd8f4c0_0 .net *"_s44", 31 0, L_0xd97690; 1 drivers
v0xd8f710_0 .net *"_s46", 31 0, L_0xd977a0; 1 drivers
v0xd8f660_0 .net *"_s48", 31 0, L_0xd97850; 1 drivers
v0xd8f850_0 .net *"_s50", 2 0, C4<001>; 1 drivers
v0xd8f7b0_0 .net *"_s52", 0 0, L_0xd97310; 1 drivers
v0xd8f9a0_0 .net *"_s54", 31 0, L_0xd97e90; 1 drivers
v0xd8f8f0_0 .net *"_s56", 31 0, L_0xd8f390; 1 drivers
v0xd8fb00_0 .net *"_s58", 31 0, L_0xd97630; 1 drivers
v0xd8fa40_0 .net *"_s6", 31 0, L_0xd8b9a0; 1 drivers
v0xd8fc70_0 .net *"_s8", 31 0, L_0xd959d0; 1 drivers
v0xd8fb80_0 .net "control", 2 0, C4<000>; 1 drivers
v0xd8fdf0_0 .alias/s "inA", 31 0, v0xd91450_0;
v0xd8fcf0_0 .alias/s "inB", 31 0, v0xd90dd0_0;
v0xd8ff80_0 .alias "out", 31 0, v0xd90f20_0;
v0xd8fe70_0 .net "zero", 0 0, L_0xd98370; 1 drivers
L_0xd95140 .cmp/eq 3, C4<000>, C4<010>;
LS_0xd95790_0_0 .concat [ 1 1 1 1], L_0xd95140, L_0xd95140, L_0xd95140, L_0xd95140;
LS_0xd95790_0_4 .concat [ 1 1 1 1], L_0xd95140, L_0xd95140, L_0xd95140, L_0xd95140;
LS_0xd95790_0_8 .concat [ 1 1 1 1], L_0xd95140, L_0xd95140, L_0xd95140, L_0xd95140;
LS_0xd95790_0_12 .concat [ 1 1 1 1], L_0xd95140, L_0xd95140, L_0xd95140, L_0xd95140;
LS_0xd95790_0_16 .concat [ 1 1 1 1], L_0xd95140, L_0xd95140, L_0xd95140, L_0xd95140;
LS_0xd95790_0_20 .concat [ 1 1 1 1], L_0xd95140, L_0xd95140, L_0xd95140, L_0xd95140;
LS_0xd95790_0_24 .concat [ 1 1 1 1], L_0xd95140, L_0xd95140, L_0xd95140, L_0xd95140;
LS_0xd95790_0_28 .concat [ 1 1 1 1], L_0xd95140, L_0xd95140, L_0xd95140, L_0xd95140;
LS_0xd95790_1_0 .concat [ 4 4 4 4], LS_0xd95790_0_0, LS_0xd95790_0_4, LS_0xd95790_0_8, LS_0xd95790_0_12;
LS_0xd95790_1_4 .concat [ 4 4 4 4], LS_0xd95790_0_16, LS_0xd95790_0_20, LS_0xd95790_0_24, LS_0xd95790_0_28;
L_0xd95790 .concat [ 16 16 0 0], LS_0xd95790_1_0, LS_0xd95790_1_4;
L_0xd95ab0 .cmp/eq 3, C4<000>, C4<011>;
LS_0xd95bf0_0_0 .concat [ 1 1 1 1], L_0xd95ab0, L_0xd95ab0, L_0xd95ab0, L_0xd95ab0;
LS_0xd95bf0_0_4 .concat [ 1 1 1 1], L_0xd95ab0, L_0xd95ab0, L_0xd95ab0, L_0xd95ab0;
LS_0xd95bf0_0_8 .concat [ 1 1 1 1], L_0xd95ab0, L_0xd95ab0, L_0xd95ab0, L_0xd95ab0;
LS_0xd95bf0_0_12 .concat [ 1 1 1 1], L_0xd95ab0, L_0xd95ab0, L_0xd95ab0, L_0xd95ab0;
LS_0xd95bf0_0_16 .concat [ 1 1 1 1], L_0xd95ab0, L_0xd95ab0, L_0xd95ab0, L_0xd95ab0;
LS_0xd95bf0_0_20 .concat [ 1 1 1 1], L_0xd95ab0, L_0xd95ab0, L_0xd95ab0, L_0xd95ab0;
LS_0xd95bf0_0_24 .concat [ 1 1 1 1], L_0xd95ab0, L_0xd95ab0, L_0xd95ab0, L_0xd95ab0;
LS_0xd95bf0_0_28 .concat [ 1 1 1 1], L_0xd95ab0, L_0xd95ab0, L_0xd95ab0, L_0xd95ab0;
LS_0xd95bf0_1_0 .concat [ 4 4 4 4], LS_0xd95bf0_0_0, LS_0xd95bf0_0_4, LS_0xd95bf0_0_8, LS_0xd95bf0_0_12;
LS_0xd95bf0_1_4 .concat [ 4 4 4 4], LS_0xd95bf0_0_16, LS_0xd95bf0_0_20, LS_0xd95bf0_0_24, LS_0xd95bf0_0_28;
L_0xd95bf0 .concat [ 16 16 0 0], LS_0xd95bf0_1_0, LS_0xd95bf0_1_4;
L_0xd963d0 .cmp/eq 3, C4<000>, C4<100>;
LS_0xd95650_0_0 .concat [ 1 1 1 1], L_0xd963d0, L_0xd963d0, L_0xd963d0, L_0xd963d0;
LS_0xd95650_0_4 .concat [ 1 1 1 1], L_0xd963d0, L_0xd963d0, L_0xd963d0, L_0xd963d0;
LS_0xd95650_0_8 .concat [ 1 1 1 1], L_0xd963d0, L_0xd963d0, L_0xd963d0, L_0xd963d0;
LS_0xd95650_0_12 .concat [ 1 1 1 1], L_0xd963d0, L_0xd963d0, L_0xd963d0, L_0xd963d0;
LS_0xd95650_0_16 .concat [ 1 1 1 1], L_0xd963d0, L_0xd963d0, L_0xd963d0, L_0xd963d0;
LS_0xd95650_0_20 .concat [ 1 1 1 1], L_0xd963d0, L_0xd963d0, L_0xd963d0, L_0xd963d0;
LS_0xd95650_0_24 .concat [ 1 1 1 1], L_0xd963d0, L_0xd963d0, L_0xd963d0, L_0xd963d0;
LS_0xd95650_0_28 .concat [ 1 1 1 1], L_0xd963d0, L_0xd963d0, L_0xd963d0, L_0xd963d0;
LS_0xd95650_1_0 .concat [ 4 4 4 4], LS_0xd95650_0_0, LS_0xd95650_0_4, LS_0xd95650_0_8, LS_0xd95650_0_12;
LS_0xd95650_1_4 .concat [ 4 4 4 4], LS_0xd95650_0_16, LS_0xd95650_0_20, LS_0xd95650_0_24, LS_0xd95650_0_28;
L_0xd95650 .concat [ 16 16 0 0], LS_0xd95650_1_0, LS_0xd95650_1_4;
L_0xd96aa0 .cmp/gt.s 32, v0xd8e610_0, v0xd8e0c0_0;
L_0xd96b40 .concat [ 1 31 0 0], L_0xd96aa0, C4<0000000000000000000000000000000>;
L_0xd96300 .cmp/eq 3, C4<000>, C4<000>;
LS_0xd97480_0_0 .concat [ 1 1 1 1], L_0xd96300, L_0xd96300, L_0xd96300, L_0xd96300;
LS_0xd97480_0_4 .concat [ 1 1 1 1], L_0xd96300, L_0xd96300, L_0xd96300, L_0xd96300;
LS_0xd97480_0_8 .concat [ 1 1 1 1], L_0xd96300, L_0xd96300, L_0xd96300, L_0xd96300;
LS_0xd97480_0_12 .concat [ 1 1 1 1], L_0xd96300, L_0xd96300, L_0xd96300, L_0xd96300;
LS_0xd97480_0_16 .concat [ 1 1 1 1], L_0xd96300, L_0xd96300, L_0xd96300, L_0xd96300;
LS_0xd97480_0_20 .concat [ 1 1 1 1], L_0xd96300, L_0xd96300, L_0xd96300, L_0xd96300;
LS_0xd97480_0_24 .concat [ 1 1 1 1], L_0xd96300, L_0xd96300, L_0xd96300, L_0xd96300;
LS_0xd97480_0_28 .concat [ 1 1 1 1], L_0xd96300, L_0xd96300, L_0xd96300, L_0xd96300;
LS_0xd97480_1_0 .concat [ 4 4 4 4], LS_0xd97480_0_0, LS_0xd97480_0_4, LS_0xd97480_0_8, LS_0xd97480_0_12;
LS_0xd97480_1_4 .concat [ 4 4 4 4], LS_0xd97480_0_16, LS_0xd97480_0_20, LS_0xd97480_0_24, LS_0xd97480_0_28;
L_0xd97480 .concat [ 16 16 0 0], LS_0xd97480_1_0, LS_0xd97480_1_4;
L_0xd97690 .arith/sum 32, v0xd8e0c0_0, v0xd8e610_0;
L_0xd97310 .cmp/eq 3, C4<000>, C4<001>;
LS_0xd97e90_0_0 .concat [ 1 1 1 1], L_0xd97310, L_0xd97310, L_0xd97310, L_0xd97310;
LS_0xd97e90_0_4 .concat [ 1 1 1 1], L_0xd97310, L_0xd97310, L_0xd97310, L_0xd97310;
LS_0xd97e90_0_8 .concat [ 1 1 1 1], L_0xd97310, L_0xd97310, L_0xd97310, L_0xd97310;
LS_0xd97e90_0_12 .concat [ 1 1 1 1], L_0xd97310, L_0xd97310, L_0xd97310, L_0xd97310;
LS_0xd97e90_0_16 .concat [ 1 1 1 1], L_0xd97310, L_0xd97310, L_0xd97310, L_0xd97310;
LS_0xd97e90_0_20 .concat [ 1 1 1 1], L_0xd97310, L_0xd97310, L_0xd97310, L_0xd97310;
LS_0xd97e90_0_24 .concat [ 1 1 1 1], L_0xd97310, L_0xd97310, L_0xd97310, L_0xd97310;
LS_0xd97e90_0_28 .concat [ 1 1 1 1], L_0xd97310, L_0xd97310, L_0xd97310, L_0xd97310;
LS_0xd97e90_1_0 .concat [ 4 4 4 4], LS_0xd97e90_0_0, LS_0xd97e90_0_4, LS_0xd97e90_0_8, LS_0xd97e90_0_12;
LS_0xd97e90_1_4 .concat [ 4 4 4 4], LS_0xd97e90_0_16, LS_0xd97e90_0_20, LS_0xd97e90_0_24, LS_0xd97e90_0_28;
L_0xd97e90 .concat [ 16 16 0 0], LS_0xd97e90_1_0, LS_0xd97e90_1_4;
L_0xd8f390 .arith/sub 32, v0xd8e0c0_0, v0xd8e610_0;
L_0xd98370 .delay (1,1,1) L_0xd98370/d;
L_0xd98370/d .cmp/eq 32, v0xd8e0c0_0, v0xd8e610_0;
S_0xd8e210 .scope module, "pipelineReg" "register" 4 16, 2 9, S_0xd8dc10;
 .timescale 0 0;
P_0xd8e308 .param/l "reset_value" 2 13, +C4<0>;
P_0xd8e330 .param/l "width" 2 12, +C4<0100000>;
v0xd8e450_0 .alias "clk", 0 0, v0xd90c80_0;
v0xd8e4f0_0 .alias "d", 31 0, v0xd90d00_0;
v0xd8e570_0 .net "enable", 0 0, C4<1>; 1 drivers
v0xd8e610_0 .var "q", 31 0;
v0xd8e6c0_0 .alias "reset", 0 0, v0xd911d0_0;
S_0xd8dd00 .scope module, "Register" "register" 4 18, 2 9, S_0xd8dc10;
 .timescale 0 0;
P_0xd8aa78 .param/l "reset_value" 2 13, C4<00000000000000000000000000000000>;
P_0xd8aaa0 .param/l "width" 2 12, +C4<0100000>;
v0xd8dec0_0 .alias "clk", 0 0, v0xd90c80_0;
v0xd8df80_0 .alias "d", 31 0, v0xd90f20_0;
v0xd8e020_0 .net "enable", 0 0, C4<1>; 1 drivers
v0xd8e0c0_0 .var "q", 31 0;
v0xd8e170_0 .alias "reset", 0 0, v0xd911d0_0;
E_0xd8de30 .event posedge, v0xd8dec0_0;
    .scope S_0xd4ae00;
T_0 ;
    %wait E_0xd8cfb0;
    %load/v 8, v0xd8d870_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xd8d610, 0, 0;
t_0 ;
    %movi 8, 1, 32;
    %set/v v0xd8d4c0_0, 8, 32;
T_0.2 ;
    %load/v 8, v0xd8d4c0_0, 32;
   %cmpi/s 8, 31, 32;
    %or 5, 4, 1;
    %jmp/0xz T_0.3, 5;
    %movi 8, 268500992, 32;
    %ix/getv/s 3, v0xd8d4c0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xd8d610, 0, 8;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xd8d4c0_0, 32;
    %set/v v0xd8d4c0_0, 8, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xd4ae00;
T_1 ;
    %wait E_0xd8a610;
    %load/v 8, v0xd8d870_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xd8d7d0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0xd8d730_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0xd8d570_0, 32;
    %ix/getv 3, v0xd8d730_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xd8d610, 0, 8;
t_2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xd90750;
T_2 ;
    %wait E_0xd8de30;
    %load/v 8, v0xd90bb0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 30, 0;
    %assign/v0 v0xd90ab0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0xd90a30_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0xd909b0_0, 30;
    %ix/load 0, 30, 0;
    %assign/v0 v0xd90ab0_0, 0, 8;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xd90120;
T_3 ;
    %set/v v0xd903c0_0, 0, 32;
T_3.0 ;
    %load/v 8, v0xd903c0_0, 32;
   %cmpi/u 8, 256, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv 3, v0xd903c0_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0xd90440, 0, 32;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0xd903c0_0, 32;
    %set/v v0xd903c0_0, 8, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 5 27 "$readmemh", "things_to_add.data.dat", v0xd90440;
    %end;
    .thread T_3;
    .scope S_0xd8e210;
T_4 ;
    %wait E_0xd8de30;
    %load/v 8, v0xd8e6c0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd8e610_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0xd8e570_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0xd8e4f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd8e610_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd8dd00;
T_5 ;
    %wait E_0xd8de30;
    %load/v 8, v0xd8e170_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd8e0c0_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0xd8e020_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0xd8df80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd8e0c0_0, 0, 8;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd3b140;
T_6 ;
    %set/v v0xd912a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0xd3b140;
T_7 ;
    %delay 1, 0;
    %load/v 8, v0xd912a0_0, 1;
    %inv 8, 1;
    %set/v v0xd912a0_0, 8, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0xd3b140;
T_8 ;
    %set/v v0xd914d0_0, 1, 1;
    %end;
    .thread T_8;
    .scope S_0xd3b140;
T_9 ;
    %set/v v0xd913b0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0xd3b140;
T_10 ;
    %vpi_call 3 13 "$dumpfile", "pam.vcd";
    %vpi_call 3 14 "$dumpvars", 1'sb0, S_0xd3b140;
    %delay 13, 0;
    %set/v v0xd914d0_0, 0, 1;
    %delay 50, 0;
    %set/v v0xd913b0_0, 1, 1;
    %vpi_call 3 17 "$finish";
    %end;
    .thread T_10;
    .scope S_0xd3b140;
T_11 ;
    %vpi_call 3 21 "$monitor", "At time %t, reset = %d index = %h, out = %h", $time, v0xd914d0_0, v0xd90ab0_0, v0xd91450_0;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "modules.v";
    "pipelined_adding_machine_tb.v";
    "pipelined_adding_machine.v";
    "am_rom.v";
