

================================================================
== Vitis HLS Report for 'solve_Pipeline_VITIS_LOOP_158_9'
================================================================
* Date:           Tue Apr  4 19:45:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  43.744 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        7|        7|  0.420 us|  0.420 us|    7|    7|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_158_9  |        5|        5|         3|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      33|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|      140|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|      140|     883|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U745  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U746   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |fpext_32ns_64_1_no_dsp_1_U744        |fpext_32ns_64_1_no_dsp_1        |        0|   0|  0|    0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U743      |fptrunc_64ns_32_1_no_dsp_1      |        0|   0|  0|    0|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|  11|  0|  814|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln158_fu_120_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln160_fu_147_p2   |         +|   0|  0|  12|           5|           5|
    |icmp_ln158_fu_114_p2  |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  33|          12|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    3|          6|
    |j_fu_42                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |conv1_reg_190                     |  64|   0|   64|          0|
    |j_fu_42                           |   3|   0|    3|          0|
    |mul6_reg_195                      |  64|   0|   64|          0|
    |x_addr_reg_179                    |   2|   0|    2|          0|
    |x_addr_reg_179_pp0_iter1_reg      |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 140|   0|  140|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_158_9|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_158_9|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_158_9|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_158_9|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_158_9|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_158_9|  return value|
|x_address0  |  out|    2|   ap_memory|                                x|         array|
|x_ce0       |  out|    1|   ap_memory|                                x|         array|
|x_we0       |  out|    1|   ap_memory|                                x|         array|
|x_d0        |  out|   32|   ap_memory|                                x|         array|
|x_address1  |  out|    2|   ap_memory|                                x|         array|
|x_ce1       |  out|    1|   ap_memory|                                x|         array|
|x_q1        |   in|   32|   ap_memory|                                x|         array|
|trunc_ln4   |   in|    5|     ap_none|                        trunc_ln4|        scalar|
|U_address0  |  out|    5|   ap_memory|                                U|         array|
|U_ce0       |  out|    1|   ap_memory|                                U|         array|
|U_q0        |   in|   64|   ap_memory|                                U|         array|
|s           |   in|   64|     ap_none|                                s|        scalar|
+------------+-----+-----+------------+---------------------------------+--------------+

