Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/arkady/Xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto 7ca1ca23962d498595c817b5be870ee7 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot VDL_tb_behav xil_defaultlib.VDL_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.tdc_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="00")(0,1)\]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture behavioral of entity xil_defaultlib.VDL [vdl_default]
Compiling architecture behavioral of entity xil_defaultlib.vdl_tb
Built simulation snapshot VDL_tb_behav
