\hypertarget{group___i2_s___interrupts___definition}{}\section{I2S Interrupts Definition}
\label{group___i2_s___interrupts___definition}\index{I2\+S Interrupts Definition@{I2\+S Interrupts Definition}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I2\+S\+\_\+\+I\+T\+\_\+\+T\+XE}~\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+E\+IE}\hypertarget{group___i2_s___interrupts___definition_ga84eabe0973f1fdceecbe9ff650a2bee4}{}\label{group___i2_s___interrupts___definition_ga84eabe0973f1fdceecbe9ff650a2bee4}

\item 
\#define {\bfseries I2\+S\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+N\+E\+IE}\hypertarget{group___i2_s___interrupts___definition_ga09b5f25a752905586daa4cb170043f71}{}\label{group___i2_s___interrupts___definition_ga09b5f25a752905586daa4cb170043f71}

\item 
\#define {\bfseries I2\+S\+\_\+\+I\+T\+\_\+\+E\+RR}~\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+E\+R\+R\+IE}\hypertarget{group___i2_s___interrupts___definition_ga7dc89e4d9188a5b7122f9f6948c28a00}{}\label{group___i2_s___interrupts___definition_ga7dc89e4d9188a5b7122f9f6948c28a00}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
