 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:22:53 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          1.39
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.14
  Total Hold Violation:        -39.58
  No. of Hold Violations:     1056.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               6361
  Buf/Inv Cell Count:            1118
  Buf Cell Count:                  82
  Inv Cell Count:                1036
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5169
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    28019.372259
  Noncombinational Area: 24104.353676
  Buf/Inv Area:           4321.644671
  Total Buffer Area:           417.90
  Total Inverter Area:        3903.74
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             52123.725935
  Design Area:           52123.725935


  Design Rules
  -----------------------------------
  Total Number of Nets:          6377
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 24.36
  Mapping Optimization:               25.64
  -----------------------------------------
  Overall Compile Time:               69.71
  Overall Compile Wall Clock Time:    71.16

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.14  TNS: 39.58  Number of Violating Paths: 1056

  --------------------------------------------------------------------


1
