|Audio_Scrambler
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => audio_interface:Audio_interface.clk
KEY[0] => audio_interface:Audio_interface.rst
KEY[0] => ScramblerAudio:Scrambler_interface.reset
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] << comb.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] << LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] << LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
AUD_ADCDAT => audio_interface:Audio_interface.AUD_ADCDAT
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_BCLK <> AUD_BCLK
AUD_DACDAT << audio_interface:Audio_interface.AUD_DACDAT
AUD_DACLRCK <> AUD_DACLRCK
AUD_XCK << audio_interface:Audio_interface.AUD_XCK
FPGA_I2C_SCLK << audio_interface:Audio_interface.I2C_SCLK
FPGA_I2C_SDAT <> audio_interface:Audio_interface.I2C_SDAT


|Audio_Scrambler|Audio_interface:Audio_interface
clk => i2c:I2C_controller.clk
clk => audiopll:Audio_PLL.refclk
rst => i2c:I2C_controller.rst
rst => Ldone~reg0.ACLR
rst => Rdone~reg0.ACLR
rst => \Aud_RCV_XMT:k[0].ACLR
rst => \Aud_RCV_XMT:k[1].ACLR
rst => \Aud_RCV_XMT:k[2].ACLR
rst => \Aud_RCV_XMT:k[3].ACLR
rst => LRCK.PRESET
rst => AUD_BCLK~reg0.ACLR
rst => \Aud_Bclock:wcount[0].ACLR
rst => \Aud_Bclock:wcount[1].ACLR
rst => \Aud_Bclock:wcount[2].ACLR
rst => \Aud_Bclock:wcount[3].ACLR
rst => \Aud_Bclock:wcount[4].ACLR
rst => \Aud_Bclock:wcount[5].ACLR
rst => \Aud_Bclock:wcount[6].ACLR
rst => \Aud_Bclock:wcount[7].ACLR
rst => \Aud_Bclock:wcount[8].ACLR
rst => \Aud_Bclock:wcount[9].ACLR
rst => \Aud_Bclock:bcount[0].ACLR
rst => \Aud_Bclock:bcount[1].ACLR
rst => \Aud_Bclock:bcount[2].ACLR
rst => \Aud_Bclock:bcount[3].ACLR
rst => \Aud_Bclock:bcount[4].ACLR
rst => RCV~15.DATAIN
rst => Rin[0]~reg0.ENA
rst => AUD_DACDAT~reg0.ENA
rst => Lin[15]~reg0.ENA
rst => Lin[14]~reg0.ENA
rst => Lin[13]~reg0.ENA
rst => Lin[12]~reg0.ENA
rst => Lin[11]~reg0.ENA
rst => Lin[10]~reg0.ENA
rst => Lin[9]~reg0.ENA
rst => Lin[8]~reg0.ENA
rst => Lin[7]~reg0.ENA
rst => Lin[6]~reg0.ENA
rst => Lin[5]~reg0.ENA
rst => Lin[4]~reg0.ENA
rst => Lin[3]~reg0.ENA
rst => Lin[2]~reg0.ENA
rst => Lin[1]~reg0.ENA
rst => Lin[0]~reg0.ENA
rst => Rin[15]~reg0.ENA
rst => Rin[14]~reg0.ENA
rst => Rin[13]~reg0.ENA
rst => Rin[12]~reg0.ENA
rst => Rin[11]~reg0.ENA
rst => Rin[10]~reg0.ENA
rst => Rin[9]~reg0.ENA
rst => Rin[8]~reg0.ENA
rst => Rin[7]~reg0.ENA
rst => Rin[6]~reg0.ENA
rst => Rin[5]~reg0.ENA
rst => Rin[4]~reg0.ENA
rst => Rin[3]~reg0.ENA
rst => Rin[2]~reg0.ENA
rst => Rin[1]~reg0.ENA
AUD_XCK <= audiopll:Audio_PLL.outclk_0
I2C_SCLK <= i2c:I2C_controller.I2C_SCLK
I2C_SDAT <> i2c:I2C_controller.I2C_SDAT
AUD_BCLK <= AUD_BCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACLRCK <= LRCK.DB_MAX_OUTPUT_PORT_TYPE
AUD_ADCLRCK <= LRCK.DB_MAX_OUTPUT_PORT_TYPE
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Lin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_ADCDAT => Rin.DATAB
AUD_DACDAT <= AUD_DACDAT~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[0] <= Rin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[1] <= Rin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[2] <= Rin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[3] <= Rin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[4] <= Rin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[5] <= Rin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[6] <= Rin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[7] <= Rin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[8] <= Rin[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[9] <= Rin[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[10] <= Rin[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[11] <= Rin[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[12] <= Rin[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[13] <= Rin[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[14] <= Rin[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[15] <= Rin[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[0] <= Lin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[1] <= Lin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[2] <= Lin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[3] <= Lin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[4] <= Lin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[5] <= Lin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[6] <= Lin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[7] <= Lin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[8] <= Lin[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[9] <= Lin[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[10] <= Lin[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[11] <= Lin[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[12] <= Lin[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[13] <= Lin[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[14] <= Lin[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lin[15] <= Lin[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[0] => Mux1.IN4
Rout[1] => Mux1.IN5
Rout[2] => Mux1.IN6
Rout[3] => Mux1.IN7
Rout[4] => Mux1.IN8
Rout[5] => Mux1.IN9
Rout[6] => Mux1.IN10
Rout[7] => Mux1.IN11
Rout[8] => Mux1.IN12
Rout[9] => Mux1.IN13
Rout[10] => Mux1.IN14
Rout[11] => Mux1.IN15
Rout[12] => Mux1.IN16
Rout[13] => Mux1.IN17
Rout[14] => Mux1.IN18
Rout[15] => Mux1.IN19
Lout[0] => Mux0.IN4
Lout[1] => Mux0.IN5
Lout[2] => Mux0.IN6
Lout[3] => Mux0.IN7
Lout[4] => Mux0.IN8
Lout[5] => Mux0.IN9
Lout[6] => Mux0.IN10
Lout[7] => Mux0.IN11
Lout[8] => Mux0.IN12
Lout[9] => Mux0.IN13
Lout[10] => Mux0.IN14
Lout[11] => Mux0.IN15
Lout[12] => Mux0.IN16
Lout[13] => Mux0.IN17
Lout[14] => Mux0.IN18
Lout[15] => Mux0.IN19
Rdone <= Rdone~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ldone <= Ldone~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|Audio_interface:Audio_interface|i2c:I2C_controller
clk => i2c_clk.CLK
clk => \I2C_Clock_Gen:count[0].CLK
clk => \I2C_Clock_Gen:count[1].CLK
clk => \I2C_Clock_Gen:count[2].CLK
clk => \I2C_Clock_Gen:count[3].CLK
clk => \I2C_Clock_Gen:count[4].CLK
clk => \I2C_Clock_Gen:count[5].CLK
clk => \I2C_Clock_Gen:count[6].CLK
clk => \I2C_Clock_Gen:count[7].CLK
clk => \I2C_Clock_Gen:count[8].CLK
clk => \I2C_Clock_Gen:count[9].CLK
clk => \I2C_Clock_Gen:count[10].CLK
rst => ack[3].ACLR
rst => ack[2].ACLR
rst => ack[1].ACLR
rst => i2c_end.ACLR
rst => sdo.PRESET
rst => \I2C_Port:index[0].ACLR
rst => \I2C_Port:index[1].ACLR
rst => \I2C_Port:index[2].ACLR
rst => \I2C_Port:index[3].ACLR
rst => \I2C_Port:index[4].ACLR
rst => \I2C_Port:index[5].ACLR
rst => done~reg0.PRESET
rst => num[0].ACLR
rst => num[1].ACLR
rst => num[2].ACLR
rst => num[3].ACLR
rst => go.ACLR
rst => i2c_clk.ACLR
rst => \I2C_Clock_Gen:count[0].ACLR
rst => \I2C_Clock_Gen:count[1].ACLR
rst => \I2C_Clock_Gen:count[2].ACLR
rst => \I2C_Clock_Gen:count[3].ACLR
rst => \I2C_Clock_Gen:count[4].ACLR
rst => \I2C_Clock_Gen:count[5].ACLR
rst => \I2C_Clock_Gen:count[6].ACLR
rst => \I2C_Clock_Gen:count[7].ACLR
rst => \I2C_Clock_Gen:count[8].ACLR
rst => \I2C_Clock_Gen:count[9].ACLR
rst => \I2C_Clock_Gen:count[10].ACLR
rst => AUDIO~8.DATAIN
rst => i2c_out[15].ENA
rst => i2c_out[14].ENA
rst => i2c_out[13].ENA
rst => i2c_out[12].ENA
rst => i2c_out[11].ENA
rst => i2c_out[10].ENA
rst => i2c_out[9].ENA
rst => i2c_out[8].ENA
rst => i2c_out[7].ENA
rst => i2c_out[6].ENA
rst => i2c_out[5].ENA
rst => i2c_out[4].ENA
rst => i2c_out[3].ENA
rst => i2c_out[2].ENA
rst => i2c_out[1].ENA
rst => i2c_out[0].ENA
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCLK <= I2C_SCLK.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
SAMPLE_CTRL[0] => i2c_out.DATAB
SAMPLE_CTRL[1] => i2c_out.DATAB
SAMPLE_CTRL[2] => i2c_out.DATAB
SAMPLE_CTRL[3] => i2c_out.DATAB
SAMPLE_CTRL[4] => i2c_out.DATAB
SAMPLE_CTRL[5] => i2c_out.DATAB
SAMPLE_CTRL[6] => i2c_out.DATAB
SAMPLE_CTRL[7] => i2c_out.DATAB
SAMPLE_CTRL[8] => i2c_out.DATAB
SAMPLE_CTRL[9] => i2c_out.DATAB
SAMPLE_CTRL[10] => i2c_out.DATAB
SAMPLE_CTRL[11] => i2c_out.DATAB
SAMPLE_CTRL[12] => i2c_out.DATAB
SAMPLE_CTRL[13] => i2c_out.DATAB
SAMPLE_CTRL[14] => i2c_out.DATAB
SAMPLE_CTRL[15] => i2c_out.DATAB


|Audio_Scrambler|Audio_interface:Audio_interface|AudioPLL:Audio_PLL
refclk => AudioPLL_0002:audiopll_inst.refclk
rst => AudioPLL_0002:audiopll_inst.rst
outclk_0 <= AudioPLL_0002:audiopll_inst.outclk_0


|Audio_Scrambler|Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|Audio_Scrambler|Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|Audio_Scrambler|ScramblerAudio:Scrambler_interface
clock => clock.IN5
reset => reset.IN2
di_en => di_en.IN1
shift_key[0] => shift_key[0].IN1
shift_key[1] => shift_key[1].IN1
shift_key[2] => shift_key[2].IN1
shift_key[3] => shift_key[3].IN1
shift_key[4] => shift_key[4].IN1
shift_key[5] => shift_key[5].IN1
shift_key[6] => shift_key[6].IN1
shift_key[7] => shift_key[7].IN1
shift_key[8] => shift_key[8].IN1
shift_key[9] => shift_key[9].IN1
shift_key[10] => shift_key[10].IN1
shift_key[11] => shift_key[11].IN1
shift_key[12] => shift_key[12].IN1
shift_key[13] => shift_key[13].IN1
shift_key[14] => shift_key[14].IN1
shift_key[15] => shift_key[15].IN1
shift_key[16] => shift_key[16].IN1
shift_key[17] => shift_key[17].IN1
shift_key[18] => shift_key[18].IN1
shift_key[19] => shift_key[19].IN1
shift_key[20] => shift_key[20].IN1
shift_key[21] => shift_key[21].IN1
shift_key[22] => shift_key[22].IN1
shift_key[23] => shift_key[23].IN1
in_real[0] => in_real[0].IN1
in_real[1] => in_real[1].IN1
in_real[2] => in_real[2].IN1
in_real[3] => in_real[3].IN1
in_real[4] => in_real[4].IN1
in_real[5] => in_real[5].IN1
in_real[6] => in_real[6].IN1
in_real[7] => in_real[7].IN1
in_real[8] => in_real[8].IN1
in_real[9] => in_real[9].IN1
in_real[10] => in_real[10].IN1
in_real[11] => in_real[11].IN1
in_real[12] => in_real[12].IN1
in_real[13] => in_real[13].IN1
in_real[14] => in_real[14].IN1
in_real[15] => in_real[15].IN1
do_en <= ReverseBitOrder:ReorderIFFT.do_en
out_real[0] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[1] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[2] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[3] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[4] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[5] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[6] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[7] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[8] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[9] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[10] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[11] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[12] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[13] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[14] <= ReverseBitOrder:ReorderIFFT.do_re
out_real[15] <= ReverseBitOrder:ReorderIFFT.do_re


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64
clock => clock.IN3
reset => reset.IN3
di_en => di_en.IN1
di_re[0] => di_re[0].IN1
di_re[1] => di_re[1].IN1
di_re[2] => di_re[2].IN1
di_re[3] => di_re[3].IN1
di_re[4] => di_re[4].IN1
di_re[5] => di_re[5].IN1
di_re[6] => di_re[6].IN1
di_re[7] => di_re[7].IN1
di_re[8] => di_re[8].IN1
di_re[9] => di_re[9].IN1
di_re[10] => di_re[10].IN1
di_re[11] => di_re[11].IN1
di_re[12] => di_re[12].IN1
di_re[13] => di_re[13].IN1
di_re[14] => di_re[14].IN1
di_re[15] => di_re[15].IN1
di_im[0] => di_im[0].IN1
di_im[1] => di_im[1].IN1
di_im[2] => di_im[2].IN1
di_im[3] => di_im[3].IN1
di_im[4] => di_im[4].IN1
di_im[5] => di_im[5].IN1
di_im[6] => di_im[6].IN1
di_im[7] => di_im[7].IN1
di_im[8] => di_im[8].IN1
di_im[9] => di_im[9].IN1
di_im[10] => di_im[10].IN1
di_im[11] => di_im[11].IN1
di_im[12] => di_im[12].IN1
di_im[13] => di_im[13].IN1
di_im[14] => di_im[14].IN1
di_im[15] => di_im[15].IN1
do_en <= SdfUnit:SU3.do_en
do_re[0] <= SdfUnit:SU3.do_re
do_re[1] <= SdfUnit:SU3.do_re
do_re[2] <= SdfUnit:SU3.do_re
do_re[3] <= SdfUnit:SU3.do_re
do_re[4] <= SdfUnit:SU3.do_re
do_re[5] <= SdfUnit:SU3.do_re
do_re[6] <= SdfUnit:SU3.do_re
do_re[7] <= SdfUnit:SU3.do_re
do_re[8] <= SdfUnit:SU3.do_re
do_re[9] <= SdfUnit:SU3.do_re
do_re[10] <= SdfUnit:SU3.do_re
do_re[11] <= SdfUnit:SU3.do_re
do_re[12] <= SdfUnit:SU3.do_re
do_re[13] <= SdfUnit:SU3.do_re
do_re[14] <= SdfUnit:SU3.do_re
do_re[15] <= SdfUnit:SU3.do_re
do_im[0] <= SdfUnit:SU3.do_im
do_im[1] <= SdfUnit:SU3.do_im
do_im[2] <= SdfUnit:SU3.do_im
do_im[3] <= SdfUnit:SU3.do_im
do_im[4] <= SdfUnit:SU3.do_im
do_im[5] <= SdfUnit:SU3.do_im
do_im[6] <= SdfUnit:SU3.do_im
do_im[7] <= SdfUnit:SU3.do_im
do_im[8] <= SdfUnit:SU3.do_im
do_im[9] <= SdfUnit:SU3.do_im
do_im[10] <= SdfUnit:SU3.do_im
do_im[11] <= SdfUnit:SU3.do_im
do_im[12] <= SdfUnit:SU3.do_im
do_im[13] <= SdfUnit:SU3.do_im
do_im[14] <= SdfUnit:SU3.do_im
do_im[15] <= SdfUnit:SU3.do_im
do_count[0] <= SdfUnit:SU3.do_count
do_count[1] <= SdfUnit:SU3.do_count
do_count[2] <= SdfUnit:SU3.do_count
do_count[3] <= SdfUnit:SU3.do_count
do_count[4] <= SdfUnit:SU3.do_count
do_count[5] <= SdfUnit:SU3.do_count
do_count[6] <= SdfUnit:SU3.do_count
do_count[7] <= SdfUnit:SU3.do_count


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1
clock => clock.IN3
reset => mu_do_en.ACLR
reset => bf2_do_en.ACLR
reset => bf2_count[0].ACLR
reset => bf2_count[1].ACLR
reset => bf2_count[2].ACLR
reset => bf2_count[3].ACLR
reset => bf2_count[4].ACLR
reset => bf2_count[5].ACLR
reset => bf2_sp_en.ACLR
reset => bf1_count[0].ACLR
reset => bf1_count[1].ACLR
reset => bf1_count[2].ACLR
reset => bf1_count[3].ACLR
reset => bf1_count[4].ACLR
reset => bf1_count[5].ACLR
reset => bf1_sp_en.ACLR
reset => di_count[0].ACLR
reset => di_count[1].ACLR
reset => di_count[2].ACLR
reset => di_count[3].ACLR
reset => di_count[4].ACLR
reset => di_count[5].ACLR
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_re[0] => bf1_x1_re[0].IN1
di_re[1] => bf1_x1_re[1].IN1
di_re[2] => bf1_x1_re[2].IN1
di_re[3] => bf1_x1_re[3].IN1
di_re[4] => bf1_x1_re[4].IN1
di_re[5] => bf1_x1_re[5].IN1
di_re[6] => bf1_x1_re[6].IN1
di_re[7] => bf1_x1_re[7].IN1
di_re[8] => bf1_x1_re[8].IN1
di_re[9] => bf1_x1_re[9].IN1
di_re[10] => bf1_x1_re[10].IN1
di_re[11] => bf1_x1_re[11].IN1
di_re[12] => bf1_x1_re[12].IN1
di_re[13] => bf1_x1_re[13].IN1
di_re[14] => bf1_x1_re[14].IN1
di_re[15] => bf1_x1_re[15].IN1
di_im[0] => bf1_x1_im[0].IN1
di_im[1] => bf1_x1_im[1].IN1
di_im[2] => bf1_x1_im[2].IN1
di_im[3] => bf1_x1_im[3].IN1
di_im[4] => bf1_x1_im[4].IN1
di_im[5] => bf1_x1_im[5].IN1
di_im[6] => bf1_x1_im[6].IN1
di_im[7] => bf1_x1_im[7].IN1
di_im[8] => bf1_x1_im[8].IN1
di_im[9] => bf1_x1_im[9].IN1
di_im[10] => bf1_x1_im[10].IN1
di_im[11] => bf1_x1_im[11].IN1
di_im[12] => bf1_x1_im[12].IN1
di_im[13] => bf1_x1_im[13].IN1
di_im[14] => bf1_x1_im[14].IN1
di_im[15] => bf1_x1_im[15].IN1
do_en <= mu_do_en.DB_MAX_OUTPUT_PORT_TYPE
do_re[0] <= mu_do_re[0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= mu_do_re[1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= mu_do_re[2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= mu_do_re[3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= mu_do_re[4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= mu_do_re[5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= mu_do_re[6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= mu_do_re[7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= mu_do_re[8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= mu_do_re[9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= mu_do_re[10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= mu_do_re[11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= mu_do_re[12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= mu_do_re[13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= mu_do_re[14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= mu_do_re[15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= mu_do_im[0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= mu_do_im[1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= mu_do_im[2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= mu_do_im[3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= mu_do_im[4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= mu_do_im[5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= mu_do_im[6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= mu_do_im[7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= mu_do_im[8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= mu_do_im[9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= mu_do_im[10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= mu_do_im[11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= mu_do_im[12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= mu_do_im[13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= mu_do_im[14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= mu_do_im[15].DB_MAX_OUTPUT_PORT_TYPE
do_count[0] <= do_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[1] <= do_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[2] <= do_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[3] <= do_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[4] <= do_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[5] <= do_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[6] <= do_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[7] <= do_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Butterfly:BF1
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|DelayBuffer:DB1
clock => buf_im[31][0].CLK
clock => buf_im[31][1].CLK
clock => buf_im[31][2].CLK
clock => buf_im[31][3].CLK
clock => buf_im[31][4].CLK
clock => buf_im[31][5].CLK
clock => buf_im[31][6].CLK
clock => buf_im[31][7].CLK
clock => buf_im[31][8].CLK
clock => buf_im[31][9].CLK
clock => buf_im[31][10].CLK
clock => buf_im[31][11].CLK
clock => buf_im[31][12].CLK
clock => buf_im[31][13].CLK
clock => buf_im[31][14].CLK
clock => buf_im[31][15].CLK
clock => buf_im[30][0].CLK
clock => buf_im[30][1].CLK
clock => buf_im[30][2].CLK
clock => buf_im[30][3].CLK
clock => buf_im[30][4].CLK
clock => buf_im[30][5].CLK
clock => buf_im[30][6].CLK
clock => buf_im[30][7].CLK
clock => buf_im[30][8].CLK
clock => buf_im[30][9].CLK
clock => buf_im[30][10].CLK
clock => buf_im[30][11].CLK
clock => buf_im[30][12].CLK
clock => buf_im[30][13].CLK
clock => buf_im[30][14].CLK
clock => buf_im[30][15].CLK
clock => buf_im[29][0].CLK
clock => buf_im[29][1].CLK
clock => buf_im[29][2].CLK
clock => buf_im[29][3].CLK
clock => buf_im[29][4].CLK
clock => buf_im[29][5].CLK
clock => buf_im[29][6].CLK
clock => buf_im[29][7].CLK
clock => buf_im[29][8].CLK
clock => buf_im[29][9].CLK
clock => buf_im[29][10].CLK
clock => buf_im[29][11].CLK
clock => buf_im[29][12].CLK
clock => buf_im[29][13].CLK
clock => buf_im[29][14].CLK
clock => buf_im[29][15].CLK
clock => buf_im[28][0].CLK
clock => buf_im[28][1].CLK
clock => buf_im[28][2].CLK
clock => buf_im[28][3].CLK
clock => buf_im[28][4].CLK
clock => buf_im[28][5].CLK
clock => buf_im[28][6].CLK
clock => buf_im[28][7].CLK
clock => buf_im[28][8].CLK
clock => buf_im[28][9].CLK
clock => buf_im[28][10].CLK
clock => buf_im[28][11].CLK
clock => buf_im[28][12].CLK
clock => buf_im[28][13].CLK
clock => buf_im[28][14].CLK
clock => buf_im[28][15].CLK
clock => buf_im[27][0].CLK
clock => buf_im[27][1].CLK
clock => buf_im[27][2].CLK
clock => buf_im[27][3].CLK
clock => buf_im[27][4].CLK
clock => buf_im[27][5].CLK
clock => buf_im[27][6].CLK
clock => buf_im[27][7].CLK
clock => buf_im[27][8].CLK
clock => buf_im[27][9].CLK
clock => buf_im[27][10].CLK
clock => buf_im[27][11].CLK
clock => buf_im[27][12].CLK
clock => buf_im[27][13].CLK
clock => buf_im[27][14].CLK
clock => buf_im[27][15].CLK
clock => buf_im[26][0].CLK
clock => buf_im[26][1].CLK
clock => buf_im[26][2].CLK
clock => buf_im[26][3].CLK
clock => buf_im[26][4].CLK
clock => buf_im[26][5].CLK
clock => buf_im[26][6].CLK
clock => buf_im[26][7].CLK
clock => buf_im[26][8].CLK
clock => buf_im[26][9].CLK
clock => buf_im[26][10].CLK
clock => buf_im[26][11].CLK
clock => buf_im[26][12].CLK
clock => buf_im[26][13].CLK
clock => buf_im[26][14].CLK
clock => buf_im[26][15].CLK
clock => buf_im[25][0].CLK
clock => buf_im[25][1].CLK
clock => buf_im[25][2].CLK
clock => buf_im[25][3].CLK
clock => buf_im[25][4].CLK
clock => buf_im[25][5].CLK
clock => buf_im[25][6].CLK
clock => buf_im[25][7].CLK
clock => buf_im[25][8].CLK
clock => buf_im[25][9].CLK
clock => buf_im[25][10].CLK
clock => buf_im[25][11].CLK
clock => buf_im[25][12].CLK
clock => buf_im[25][13].CLK
clock => buf_im[25][14].CLK
clock => buf_im[25][15].CLK
clock => buf_im[24][0].CLK
clock => buf_im[24][1].CLK
clock => buf_im[24][2].CLK
clock => buf_im[24][3].CLK
clock => buf_im[24][4].CLK
clock => buf_im[24][5].CLK
clock => buf_im[24][6].CLK
clock => buf_im[24][7].CLK
clock => buf_im[24][8].CLK
clock => buf_im[24][9].CLK
clock => buf_im[24][10].CLK
clock => buf_im[24][11].CLK
clock => buf_im[24][12].CLK
clock => buf_im[24][13].CLK
clock => buf_im[24][14].CLK
clock => buf_im[24][15].CLK
clock => buf_im[23][0].CLK
clock => buf_im[23][1].CLK
clock => buf_im[23][2].CLK
clock => buf_im[23][3].CLK
clock => buf_im[23][4].CLK
clock => buf_im[23][5].CLK
clock => buf_im[23][6].CLK
clock => buf_im[23][7].CLK
clock => buf_im[23][8].CLK
clock => buf_im[23][9].CLK
clock => buf_im[23][10].CLK
clock => buf_im[23][11].CLK
clock => buf_im[23][12].CLK
clock => buf_im[23][13].CLK
clock => buf_im[23][14].CLK
clock => buf_im[23][15].CLK
clock => buf_im[22][0].CLK
clock => buf_im[22][1].CLK
clock => buf_im[22][2].CLK
clock => buf_im[22][3].CLK
clock => buf_im[22][4].CLK
clock => buf_im[22][5].CLK
clock => buf_im[22][6].CLK
clock => buf_im[22][7].CLK
clock => buf_im[22][8].CLK
clock => buf_im[22][9].CLK
clock => buf_im[22][10].CLK
clock => buf_im[22][11].CLK
clock => buf_im[22][12].CLK
clock => buf_im[22][13].CLK
clock => buf_im[22][14].CLK
clock => buf_im[22][15].CLK
clock => buf_im[21][0].CLK
clock => buf_im[21][1].CLK
clock => buf_im[21][2].CLK
clock => buf_im[21][3].CLK
clock => buf_im[21][4].CLK
clock => buf_im[21][5].CLK
clock => buf_im[21][6].CLK
clock => buf_im[21][7].CLK
clock => buf_im[21][8].CLK
clock => buf_im[21][9].CLK
clock => buf_im[21][10].CLK
clock => buf_im[21][11].CLK
clock => buf_im[21][12].CLK
clock => buf_im[21][13].CLK
clock => buf_im[21][14].CLK
clock => buf_im[21][15].CLK
clock => buf_im[20][0].CLK
clock => buf_im[20][1].CLK
clock => buf_im[20][2].CLK
clock => buf_im[20][3].CLK
clock => buf_im[20][4].CLK
clock => buf_im[20][5].CLK
clock => buf_im[20][6].CLK
clock => buf_im[20][7].CLK
clock => buf_im[20][8].CLK
clock => buf_im[20][9].CLK
clock => buf_im[20][10].CLK
clock => buf_im[20][11].CLK
clock => buf_im[20][12].CLK
clock => buf_im[20][13].CLK
clock => buf_im[20][14].CLK
clock => buf_im[20][15].CLK
clock => buf_im[19][0].CLK
clock => buf_im[19][1].CLK
clock => buf_im[19][2].CLK
clock => buf_im[19][3].CLK
clock => buf_im[19][4].CLK
clock => buf_im[19][5].CLK
clock => buf_im[19][6].CLK
clock => buf_im[19][7].CLK
clock => buf_im[19][8].CLK
clock => buf_im[19][9].CLK
clock => buf_im[19][10].CLK
clock => buf_im[19][11].CLK
clock => buf_im[19][12].CLK
clock => buf_im[19][13].CLK
clock => buf_im[19][14].CLK
clock => buf_im[19][15].CLK
clock => buf_im[18][0].CLK
clock => buf_im[18][1].CLK
clock => buf_im[18][2].CLK
clock => buf_im[18][3].CLK
clock => buf_im[18][4].CLK
clock => buf_im[18][5].CLK
clock => buf_im[18][6].CLK
clock => buf_im[18][7].CLK
clock => buf_im[18][8].CLK
clock => buf_im[18][9].CLK
clock => buf_im[18][10].CLK
clock => buf_im[18][11].CLK
clock => buf_im[18][12].CLK
clock => buf_im[18][13].CLK
clock => buf_im[18][14].CLK
clock => buf_im[18][15].CLK
clock => buf_im[17][0].CLK
clock => buf_im[17][1].CLK
clock => buf_im[17][2].CLK
clock => buf_im[17][3].CLK
clock => buf_im[17][4].CLK
clock => buf_im[17][5].CLK
clock => buf_im[17][6].CLK
clock => buf_im[17][7].CLK
clock => buf_im[17][8].CLK
clock => buf_im[17][9].CLK
clock => buf_im[17][10].CLK
clock => buf_im[17][11].CLK
clock => buf_im[17][12].CLK
clock => buf_im[17][13].CLK
clock => buf_im[17][14].CLK
clock => buf_im[17][15].CLK
clock => buf_im[16][0].CLK
clock => buf_im[16][1].CLK
clock => buf_im[16][2].CLK
clock => buf_im[16][3].CLK
clock => buf_im[16][4].CLK
clock => buf_im[16][5].CLK
clock => buf_im[16][6].CLK
clock => buf_im[16][7].CLK
clock => buf_im[16][8].CLK
clock => buf_im[16][9].CLK
clock => buf_im[16][10].CLK
clock => buf_im[16][11].CLK
clock => buf_im[16][12].CLK
clock => buf_im[16][13].CLK
clock => buf_im[16][14].CLK
clock => buf_im[16][15].CLK
clock => buf_im[15][0].CLK
clock => buf_im[15][1].CLK
clock => buf_im[15][2].CLK
clock => buf_im[15][3].CLK
clock => buf_im[15][4].CLK
clock => buf_im[15][5].CLK
clock => buf_im[15][6].CLK
clock => buf_im[15][7].CLK
clock => buf_im[15][8].CLK
clock => buf_im[15][9].CLK
clock => buf_im[15][10].CLK
clock => buf_im[15][11].CLK
clock => buf_im[15][12].CLK
clock => buf_im[15][13].CLK
clock => buf_im[15][14].CLK
clock => buf_im[15][15].CLK
clock => buf_im[14][0].CLK
clock => buf_im[14][1].CLK
clock => buf_im[14][2].CLK
clock => buf_im[14][3].CLK
clock => buf_im[14][4].CLK
clock => buf_im[14][5].CLK
clock => buf_im[14][6].CLK
clock => buf_im[14][7].CLK
clock => buf_im[14][8].CLK
clock => buf_im[14][9].CLK
clock => buf_im[14][10].CLK
clock => buf_im[14][11].CLK
clock => buf_im[14][12].CLK
clock => buf_im[14][13].CLK
clock => buf_im[14][14].CLK
clock => buf_im[14][15].CLK
clock => buf_im[13][0].CLK
clock => buf_im[13][1].CLK
clock => buf_im[13][2].CLK
clock => buf_im[13][3].CLK
clock => buf_im[13][4].CLK
clock => buf_im[13][5].CLK
clock => buf_im[13][6].CLK
clock => buf_im[13][7].CLK
clock => buf_im[13][8].CLK
clock => buf_im[13][9].CLK
clock => buf_im[13][10].CLK
clock => buf_im[13][11].CLK
clock => buf_im[13][12].CLK
clock => buf_im[13][13].CLK
clock => buf_im[13][14].CLK
clock => buf_im[13][15].CLK
clock => buf_im[12][0].CLK
clock => buf_im[12][1].CLK
clock => buf_im[12][2].CLK
clock => buf_im[12][3].CLK
clock => buf_im[12][4].CLK
clock => buf_im[12][5].CLK
clock => buf_im[12][6].CLK
clock => buf_im[12][7].CLK
clock => buf_im[12][8].CLK
clock => buf_im[12][9].CLK
clock => buf_im[12][10].CLK
clock => buf_im[12][11].CLK
clock => buf_im[12][12].CLK
clock => buf_im[12][13].CLK
clock => buf_im[12][14].CLK
clock => buf_im[12][15].CLK
clock => buf_im[11][0].CLK
clock => buf_im[11][1].CLK
clock => buf_im[11][2].CLK
clock => buf_im[11][3].CLK
clock => buf_im[11][4].CLK
clock => buf_im[11][5].CLK
clock => buf_im[11][6].CLK
clock => buf_im[11][7].CLK
clock => buf_im[11][8].CLK
clock => buf_im[11][9].CLK
clock => buf_im[11][10].CLK
clock => buf_im[11][11].CLK
clock => buf_im[11][12].CLK
clock => buf_im[11][13].CLK
clock => buf_im[11][14].CLK
clock => buf_im[11][15].CLK
clock => buf_im[10][0].CLK
clock => buf_im[10][1].CLK
clock => buf_im[10][2].CLK
clock => buf_im[10][3].CLK
clock => buf_im[10][4].CLK
clock => buf_im[10][5].CLK
clock => buf_im[10][6].CLK
clock => buf_im[10][7].CLK
clock => buf_im[10][8].CLK
clock => buf_im[10][9].CLK
clock => buf_im[10][10].CLK
clock => buf_im[10][11].CLK
clock => buf_im[10][12].CLK
clock => buf_im[10][13].CLK
clock => buf_im[10][14].CLK
clock => buf_im[10][15].CLK
clock => buf_im[9][0].CLK
clock => buf_im[9][1].CLK
clock => buf_im[9][2].CLK
clock => buf_im[9][3].CLK
clock => buf_im[9][4].CLK
clock => buf_im[9][5].CLK
clock => buf_im[9][6].CLK
clock => buf_im[9][7].CLK
clock => buf_im[9][8].CLK
clock => buf_im[9][9].CLK
clock => buf_im[9][10].CLK
clock => buf_im[9][11].CLK
clock => buf_im[9][12].CLK
clock => buf_im[9][13].CLK
clock => buf_im[9][14].CLK
clock => buf_im[9][15].CLK
clock => buf_im[8][0].CLK
clock => buf_im[8][1].CLK
clock => buf_im[8][2].CLK
clock => buf_im[8][3].CLK
clock => buf_im[8][4].CLK
clock => buf_im[8][5].CLK
clock => buf_im[8][6].CLK
clock => buf_im[8][7].CLK
clock => buf_im[8][8].CLK
clock => buf_im[8][9].CLK
clock => buf_im[8][10].CLK
clock => buf_im[8][11].CLK
clock => buf_im[8][12].CLK
clock => buf_im[8][13].CLK
clock => buf_im[8][14].CLK
clock => buf_im[8][15].CLK
clock => buf_im[7][0].CLK
clock => buf_im[7][1].CLK
clock => buf_im[7][2].CLK
clock => buf_im[7][3].CLK
clock => buf_im[7][4].CLK
clock => buf_im[7][5].CLK
clock => buf_im[7][6].CLK
clock => buf_im[7][7].CLK
clock => buf_im[7][8].CLK
clock => buf_im[7][9].CLK
clock => buf_im[7][10].CLK
clock => buf_im[7][11].CLK
clock => buf_im[7][12].CLK
clock => buf_im[7][13].CLK
clock => buf_im[7][14].CLK
clock => buf_im[7][15].CLK
clock => buf_im[6][0].CLK
clock => buf_im[6][1].CLK
clock => buf_im[6][2].CLK
clock => buf_im[6][3].CLK
clock => buf_im[6][4].CLK
clock => buf_im[6][5].CLK
clock => buf_im[6][6].CLK
clock => buf_im[6][7].CLK
clock => buf_im[6][8].CLK
clock => buf_im[6][9].CLK
clock => buf_im[6][10].CLK
clock => buf_im[6][11].CLK
clock => buf_im[6][12].CLK
clock => buf_im[6][13].CLK
clock => buf_im[6][14].CLK
clock => buf_im[6][15].CLK
clock => buf_im[5][0].CLK
clock => buf_im[5][1].CLK
clock => buf_im[5][2].CLK
clock => buf_im[5][3].CLK
clock => buf_im[5][4].CLK
clock => buf_im[5][5].CLK
clock => buf_im[5][6].CLK
clock => buf_im[5][7].CLK
clock => buf_im[5][8].CLK
clock => buf_im[5][9].CLK
clock => buf_im[5][10].CLK
clock => buf_im[5][11].CLK
clock => buf_im[5][12].CLK
clock => buf_im[5][13].CLK
clock => buf_im[5][14].CLK
clock => buf_im[5][15].CLK
clock => buf_im[4][0].CLK
clock => buf_im[4][1].CLK
clock => buf_im[4][2].CLK
clock => buf_im[4][3].CLK
clock => buf_im[4][4].CLK
clock => buf_im[4][5].CLK
clock => buf_im[4][6].CLK
clock => buf_im[4][7].CLK
clock => buf_im[4][8].CLK
clock => buf_im[4][9].CLK
clock => buf_im[4][10].CLK
clock => buf_im[4][11].CLK
clock => buf_im[4][12].CLK
clock => buf_im[4][13].CLK
clock => buf_im[4][14].CLK
clock => buf_im[4][15].CLK
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[31][0].CLK
clock => buf_re[31][1].CLK
clock => buf_re[31][2].CLK
clock => buf_re[31][3].CLK
clock => buf_re[31][4].CLK
clock => buf_re[31][5].CLK
clock => buf_re[31][6].CLK
clock => buf_re[31][7].CLK
clock => buf_re[31][8].CLK
clock => buf_re[31][9].CLK
clock => buf_re[31][10].CLK
clock => buf_re[31][11].CLK
clock => buf_re[31][12].CLK
clock => buf_re[31][13].CLK
clock => buf_re[31][14].CLK
clock => buf_re[31][15].CLK
clock => buf_re[30][0].CLK
clock => buf_re[30][1].CLK
clock => buf_re[30][2].CLK
clock => buf_re[30][3].CLK
clock => buf_re[30][4].CLK
clock => buf_re[30][5].CLK
clock => buf_re[30][6].CLK
clock => buf_re[30][7].CLK
clock => buf_re[30][8].CLK
clock => buf_re[30][9].CLK
clock => buf_re[30][10].CLK
clock => buf_re[30][11].CLK
clock => buf_re[30][12].CLK
clock => buf_re[30][13].CLK
clock => buf_re[30][14].CLK
clock => buf_re[30][15].CLK
clock => buf_re[29][0].CLK
clock => buf_re[29][1].CLK
clock => buf_re[29][2].CLK
clock => buf_re[29][3].CLK
clock => buf_re[29][4].CLK
clock => buf_re[29][5].CLK
clock => buf_re[29][6].CLK
clock => buf_re[29][7].CLK
clock => buf_re[29][8].CLK
clock => buf_re[29][9].CLK
clock => buf_re[29][10].CLK
clock => buf_re[29][11].CLK
clock => buf_re[29][12].CLK
clock => buf_re[29][13].CLK
clock => buf_re[29][14].CLK
clock => buf_re[29][15].CLK
clock => buf_re[28][0].CLK
clock => buf_re[28][1].CLK
clock => buf_re[28][2].CLK
clock => buf_re[28][3].CLK
clock => buf_re[28][4].CLK
clock => buf_re[28][5].CLK
clock => buf_re[28][6].CLK
clock => buf_re[28][7].CLK
clock => buf_re[28][8].CLK
clock => buf_re[28][9].CLK
clock => buf_re[28][10].CLK
clock => buf_re[28][11].CLK
clock => buf_re[28][12].CLK
clock => buf_re[28][13].CLK
clock => buf_re[28][14].CLK
clock => buf_re[28][15].CLK
clock => buf_re[27][0].CLK
clock => buf_re[27][1].CLK
clock => buf_re[27][2].CLK
clock => buf_re[27][3].CLK
clock => buf_re[27][4].CLK
clock => buf_re[27][5].CLK
clock => buf_re[27][6].CLK
clock => buf_re[27][7].CLK
clock => buf_re[27][8].CLK
clock => buf_re[27][9].CLK
clock => buf_re[27][10].CLK
clock => buf_re[27][11].CLK
clock => buf_re[27][12].CLK
clock => buf_re[27][13].CLK
clock => buf_re[27][14].CLK
clock => buf_re[27][15].CLK
clock => buf_re[26][0].CLK
clock => buf_re[26][1].CLK
clock => buf_re[26][2].CLK
clock => buf_re[26][3].CLK
clock => buf_re[26][4].CLK
clock => buf_re[26][5].CLK
clock => buf_re[26][6].CLK
clock => buf_re[26][7].CLK
clock => buf_re[26][8].CLK
clock => buf_re[26][9].CLK
clock => buf_re[26][10].CLK
clock => buf_re[26][11].CLK
clock => buf_re[26][12].CLK
clock => buf_re[26][13].CLK
clock => buf_re[26][14].CLK
clock => buf_re[26][15].CLK
clock => buf_re[25][0].CLK
clock => buf_re[25][1].CLK
clock => buf_re[25][2].CLK
clock => buf_re[25][3].CLK
clock => buf_re[25][4].CLK
clock => buf_re[25][5].CLK
clock => buf_re[25][6].CLK
clock => buf_re[25][7].CLK
clock => buf_re[25][8].CLK
clock => buf_re[25][9].CLK
clock => buf_re[25][10].CLK
clock => buf_re[25][11].CLK
clock => buf_re[25][12].CLK
clock => buf_re[25][13].CLK
clock => buf_re[25][14].CLK
clock => buf_re[25][15].CLK
clock => buf_re[24][0].CLK
clock => buf_re[24][1].CLK
clock => buf_re[24][2].CLK
clock => buf_re[24][3].CLK
clock => buf_re[24][4].CLK
clock => buf_re[24][5].CLK
clock => buf_re[24][6].CLK
clock => buf_re[24][7].CLK
clock => buf_re[24][8].CLK
clock => buf_re[24][9].CLK
clock => buf_re[24][10].CLK
clock => buf_re[24][11].CLK
clock => buf_re[24][12].CLK
clock => buf_re[24][13].CLK
clock => buf_re[24][14].CLK
clock => buf_re[24][15].CLK
clock => buf_re[23][0].CLK
clock => buf_re[23][1].CLK
clock => buf_re[23][2].CLK
clock => buf_re[23][3].CLK
clock => buf_re[23][4].CLK
clock => buf_re[23][5].CLK
clock => buf_re[23][6].CLK
clock => buf_re[23][7].CLK
clock => buf_re[23][8].CLK
clock => buf_re[23][9].CLK
clock => buf_re[23][10].CLK
clock => buf_re[23][11].CLK
clock => buf_re[23][12].CLK
clock => buf_re[23][13].CLK
clock => buf_re[23][14].CLK
clock => buf_re[23][15].CLK
clock => buf_re[22][0].CLK
clock => buf_re[22][1].CLK
clock => buf_re[22][2].CLK
clock => buf_re[22][3].CLK
clock => buf_re[22][4].CLK
clock => buf_re[22][5].CLK
clock => buf_re[22][6].CLK
clock => buf_re[22][7].CLK
clock => buf_re[22][8].CLK
clock => buf_re[22][9].CLK
clock => buf_re[22][10].CLK
clock => buf_re[22][11].CLK
clock => buf_re[22][12].CLK
clock => buf_re[22][13].CLK
clock => buf_re[22][14].CLK
clock => buf_re[22][15].CLK
clock => buf_re[21][0].CLK
clock => buf_re[21][1].CLK
clock => buf_re[21][2].CLK
clock => buf_re[21][3].CLK
clock => buf_re[21][4].CLK
clock => buf_re[21][5].CLK
clock => buf_re[21][6].CLK
clock => buf_re[21][7].CLK
clock => buf_re[21][8].CLK
clock => buf_re[21][9].CLK
clock => buf_re[21][10].CLK
clock => buf_re[21][11].CLK
clock => buf_re[21][12].CLK
clock => buf_re[21][13].CLK
clock => buf_re[21][14].CLK
clock => buf_re[21][15].CLK
clock => buf_re[20][0].CLK
clock => buf_re[20][1].CLK
clock => buf_re[20][2].CLK
clock => buf_re[20][3].CLK
clock => buf_re[20][4].CLK
clock => buf_re[20][5].CLK
clock => buf_re[20][6].CLK
clock => buf_re[20][7].CLK
clock => buf_re[20][8].CLK
clock => buf_re[20][9].CLK
clock => buf_re[20][10].CLK
clock => buf_re[20][11].CLK
clock => buf_re[20][12].CLK
clock => buf_re[20][13].CLK
clock => buf_re[20][14].CLK
clock => buf_re[20][15].CLK
clock => buf_re[19][0].CLK
clock => buf_re[19][1].CLK
clock => buf_re[19][2].CLK
clock => buf_re[19][3].CLK
clock => buf_re[19][4].CLK
clock => buf_re[19][5].CLK
clock => buf_re[19][6].CLK
clock => buf_re[19][7].CLK
clock => buf_re[19][8].CLK
clock => buf_re[19][9].CLK
clock => buf_re[19][10].CLK
clock => buf_re[19][11].CLK
clock => buf_re[19][12].CLK
clock => buf_re[19][13].CLK
clock => buf_re[19][14].CLK
clock => buf_re[19][15].CLK
clock => buf_re[18][0].CLK
clock => buf_re[18][1].CLK
clock => buf_re[18][2].CLK
clock => buf_re[18][3].CLK
clock => buf_re[18][4].CLK
clock => buf_re[18][5].CLK
clock => buf_re[18][6].CLK
clock => buf_re[18][7].CLK
clock => buf_re[18][8].CLK
clock => buf_re[18][9].CLK
clock => buf_re[18][10].CLK
clock => buf_re[18][11].CLK
clock => buf_re[18][12].CLK
clock => buf_re[18][13].CLK
clock => buf_re[18][14].CLK
clock => buf_re[18][15].CLK
clock => buf_re[17][0].CLK
clock => buf_re[17][1].CLK
clock => buf_re[17][2].CLK
clock => buf_re[17][3].CLK
clock => buf_re[17][4].CLK
clock => buf_re[17][5].CLK
clock => buf_re[17][6].CLK
clock => buf_re[17][7].CLK
clock => buf_re[17][8].CLK
clock => buf_re[17][9].CLK
clock => buf_re[17][10].CLK
clock => buf_re[17][11].CLK
clock => buf_re[17][12].CLK
clock => buf_re[17][13].CLK
clock => buf_re[17][14].CLK
clock => buf_re[17][15].CLK
clock => buf_re[16][0].CLK
clock => buf_re[16][1].CLK
clock => buf_re[16][2].CLK
clock => buf_re[16][3].CLK
clock => buf_re[16][4].CLK
clock => buf_re[16][5].CLK
clock => buf_re[16][6].CLK
clock => buf_re[16][7].CLK
clock => buf_re[16][8].CLK
clock => buf_re[16][9].CLK
clock => buf_re[16][10].CLK
clock => buf_re[16][11].CLK
clock => buf_re[16][12].CLK
clock => buf_re[16][13].CLK
clock => buf_re[16][14].CLK
clock => buf_re[16][15].CLK
clock => buf_re[15][0].CLK
clock => buf_re[15][1].CLK
clock => buf_re[15][2].CLK
clock => buf_re[15][3].CLK
clock => buf_re[15][4].CLK
clock => buf_re[15][5].CLK
clock => buf_re[15][6].CLK
clock => buf_re[15][7].CLK
clock => buf_re[15][8].CLK
clock => buf_re[15][9].CLK
clock => buf_re[15][10].CLK
clock => buf_re[15][11].CLK
clock => buf_re[15][12].CLK
clock => buf_re[15][13].CLK
clock => buf_re[15][14].CLK
clock => buf_re[15][15].CLK
clock => buf_re[14][0].CLK
clock => buf_re[14][1].CLK
clock => buf_re[14][2].CLK
clock => buf_re[14][3].CLK
clock => buf_re[14][4].CLK
clock => buf_re[14][5].CLK
clock => buf_re[14][6].CLK
clock => buf_re[14][7].CLK
clock => buf_re[14][8].CLK
clock => buf_re[14][9].CLK
clock => buf_re[14][10].CLK
clock => buf_re[14][11].CLK
clock => buf_re[14][12].CLK
clock => buf_re[14][13].CLK
clock => buf_re[14][14].CLK
clock => buf_re[14][15].CLK
clock => buf_re[13][0].CLK
clock => buf_re[13][1].CLK
clock => buf_re[13][2].CLK
clock => buf_re[13][3].CLK
clock => buf_re[13][4].CLK
clock => buf_re[13][5].CLK
clock => buf_re[13][6].CLK
clock => buf_re[13][7].CLK
clock => buf_re[13][8].CLK
clock => buf_re[13][9].CLK
clock => buf_re[13][10].CLK
clock => buf_re[13][11].CLK
clock => buf_re[13][12].CLK
clock => buf_re[13][13].CLK
clock => buf_re[13][14].CLK
clock => buf_re[13][15].CLK
clock => buf_re[12][0].CLK
clock => buf_re[12][1].CLK
clock => buf_re[12][2].CLK
clock => buf_re[12][3].CLK
clock => buf_re[12][4].CLK
clock => buf_re[12][5].CLK
clock => buf_re[12][6].CLK
clock => buf_re[12][7].CLK
clock => buf_re[12][8].CLK
clock => buf_re[12][9].CLK
clock => buf_re[12][10].CLK
clock => buf_re[12][11].CLK
clock => buf_re[12][12].CLK
clock => buf_re[12][13].CLK
clock => buf_re[12][14].CLK
clock => buf_re[12][15].CLK
clock => buf_re[11][0].CLK
clock => buf_re[11][1].CLK
clock => buf_re[11][2].CLK
clock => buf_re[11][3].CLK
clock => buf_re[11][4].CLK
clock => buf_re[11][5].CLK
clock => buf_re[11][6].CLK
clock => buf_re[11][7].CLK
clock => buf_re[11][8].CLK
clock => buf_re[11][9].CLK
clock => buf_re[11][10].CLK
clock => buf_re[11][11].CLK
clock => buf_re[11][12].CLK
clock => buf_re[11][13].CLK
clock => buf_re[11][14].CLK
clock => buf_re[11][15].CLK
clock => buf_re[10][0].CLK
clock => buf_re[10][1].CLK
clock => buf_re[10][2].CLK
clock => buf_re[10][3].CLK
clock => buf_re[10][4].CLK
clock => buf_re[10][5].CLK
clock => buf_re[10][6].CLK
clock => buf_re[10][7].CLK
clock => buf_re[10][8].CLK
clock => buf_re[10][9].CLK
clock => buf_re[10][10].CLK
clock => buf_re[10][11].CLK
clock => buf_re[10][12].CLK
clock => buf_re[10][13].CLK
clock => buf_re[10][14].CLK
clock => buf_re[10][15].CLK
clock => buf_re[9][0].CLK
clock => buf_re[9][1].CLK
clock => buf_re[9][2].CLK
clock => buf_re[9][3].CLK
clock => buf_re[9][4].CLK
clock => buf_re[9][5].CLK
clock => buf_re[9][6].CLK
clock => buf_re[9][7].CLK
clock => buf_re[9][8].CLK
clock => buf_re[9][9].CLK
clock => buf_re[9][10].CLK
clock => buf_re[9][11].CLK
clock => buf_re[9][12].CLK
clock => buf_re[9][13].CLK
clock => buf_re[9][14].CLK
clock => buf_re[9][15].CLK
clock => buf_re[8][0].CLK
clock => buf_re[8][1].CLK
clock => buf_re[8][2].CLK
clock => buf_re[8][3].CLK
clock => buf_re[8][4].CLK
clock => buf_re[8][5].CLK
clock => buf_re[8][6].CLK
clock => buf_re[8][7].CLK
clock => buf_re[8][8].CLK
clock => buf_re[8][9].CLK
clock => buf_re[8][10].CLK
clock => buf_re[8][11].CLK
clock => buf_re[8][12].CLK
clock => buf_re[8][13].CLK
clock => buf_re[8][14].CLK
clock => buf_re[8][15].CLK
clock => buf_re[7][0].CLK
clock => buf_re[7][1].CLK
clock => buf_re[7][2].CLK
clock => buf_re[7][3].CLK
clock => buf_re[7][4].CLK
clock => buf_re[7][5].CLK
clock => buf_re[7][6].CLK
clock => buf_re[7][7].CLK
clock => buf_re[7][8].CLK
clock => buf_re[7][9].CLK
clock => buf_re[7][10].CLK
clock => buf_re[7][11].CLK
clock => buf_re[7][12].CLK
clock => buf_re[7][13].CLK
clock => buf_re[7][14].CLK
clock => buf_re[7][15].CLK
clock => buf_re[6][0].CLK
clock => buf_re[6][1].CLK
clock => buf_re[6][2].CLK
clock => buf_re[6][3].CLK
clock => buf_re[6][4].CLK
clock => buf_re[6][5].CLK
clock => buf_re[6][6].CLK
clock => buf_re[6][7].CLK
clock => buf_re[6][8].CLK
clock => buf_re[6][9].CLK
clock => buf_re[6][10].CLK
clock => buf_re[6][11].CLK
clock => buf_re[6][12].CLK
clock => buf_re[6][13].CLK
clock => buf_re[6][14].CLK
clock => buf_re[6][15].CLK
clock => buf_re[5][0].CLK
clock => buf_re[5][1].CLK
clock => buf_re[5][2].CLK
clock => buf_re[5][3].CLK
clock => buf_re[5][4].CLK
clock => buf_re[5][5].CLK
clock => buf_re[5][6].CLK
clock => buf_re[5][7].CLK
clock => buf_re[5][8].CLK
clock => buf_re[5][9].CLK
clock => buf_re[5][10].CLK
clock => buf_re[5][11].CLK
clock => buf_re[5][12].CLK
clock => buf_re[5][13].CLK
clock => buf_re[5][14].CLK
clock => buf_re[5][15].CLK
clock => buf_re[4][0].CLK
clock => buf_re[4][1].CLK
clock => buf_re[4][2].CLK
clock => buf_re[4][3].CLK
clock => buf_re[4][4].CLK
clock => buf_re[4][5].CLK
clock => buf_re[4][6].CLK
clock => buf_re[4][7].CLK
clock => buf_re[4][8].CLK
clock => buf_re[4][9].CLK
clock => buf_re[4][10].CLK
clock => buf_re[4][11].CLK
clock => buf_re[4][12].CLK
clock => buf_re[4][13].CLK
clock => buf_re[4][14].CLK
clock => buf_re[4][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[31][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[31][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[31][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[31][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[31][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[31][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[31][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[31][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[31][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[31][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[31][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[31][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[31][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[31][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[31][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[31][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[31][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[31][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[31][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[31][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[31][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[31][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[31][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[31][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[31][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[31][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[31][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[31][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[31][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[31][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[31][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[31][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Butterfly:BF2
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add7.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|DelayBuffer:DB2
clock => buf_im[15][0].CLK
clock => buf_im[15][1].CLK
clock => buf_im[15][2].CLK
clock => buf_im[15][3].CLK
clock => buf_im[15][4].CLK
clock => buf_im[15][5].CLK
clock => buf_im[15][6].CLK
clock => buf_im[15][7].CLK
clock => buf_im[15][8].CLK
clock => buf_im[15][9].CLK
clock => buf_im[15][10].CLK
clock => buf_im[15][11].CLK
clock => buf_im[15][12].CLK
clock => buf_im[15][13].CLK
clock => buf_im[15][14].CLK
clock => buf_im[15][15].CLK
clock => buf_im[14][0].CLK
clock => buf_im[14][1].CLK
clock => buf_im[14][2].CLK
clock => buf_im[14][3].CLK
clock => buf_im[14][4].CLK
clock => buf_im[14][5].CLK
clock => buf_im[14][6].CLK
clock => buf_im[14][7].CLK
clock => buf_im[14][8].CLK
clock => buf_im[14][9].CLK
clock => buf_im[14][10].CLK
clock => buf_im[14][11].CLK
clock => buf_im[14][12].CLK
clock => buf_im[14][13].CLK
clock => buf_im[14][14].CLK
clock => buf_im[14][15].CLK
clock => buf_im[13][0].CLK
clock => buf_im[13][1].CLK
clock => buf_im[13][2].CLK
clock => buf_im[13][3].CLK
clock => buf_im[13][4].CLK
clock => buf_im[13][5].CLK
clock => buf_im[13][6].CLK
clock => buf_im[13][7].CLK
clock => buf_im[13][8].CLK
clock => buf_im[13][9].CLK
clock => buf_im[13][10].CLK
clock => buf_im[13][11].CLK
clock => buf_im[13][12].CLK
clock => buf_im[13][13].CLK
clock => buf_im[13][14].CLK
clock => buf_im[13][15].CLK
clock => buf_im[12][0].CLK
clock => buf_im[12][1].CLK
clock => buf_im[12][2].CLK
clock => buf_im[12][3].CLK
clock => buf_im[12][4].CLK
clock => buf_im[12][5].CLK
clock => buf_im[12][6].CLK
clock => buf_im[12][7].CLK
clock => buf_im[12][8].CLK
clock => buf_im[12][9].CLK
clock => buf_im[12][10].CLK
clock => buf_im[12][11].CLK
clock => buf_im[12][12].CLK
clock => buf_im[12][13].CLK
clock => buf_im[12][14].CLK
clock => buf_im[12][15].CLK
clock => buf_im[11][0].CLK
clock => buf_im[11][1].CLK
clock => buf_im[11][2].CLK
clock => buf_im[11][3].CLK
clock => buf_im[11][4].CLK
clock => buf_im[11][5].CLK
clock => buf_im[11][6].CLK
clock => buf_im[11][7].CLK
clock => buf_im[11][8].CLK
clock => buf_im[11][9].CLK
clock => buf_im[11][10].CLK
clock => buf_im[11][11].CLK
clock => buf_im[11][12].CLK
clock => buf_im[11][13].CLK
clock => buf_im[11][14].CLK
clock => buf_im[11][15].CLK
clock => buf_im[10][0].CLK
clock => buf_im[10][1].CLK
clock => buf_im[10][2].CLK
clock => buf_im[10][3].CLK
clock => buf_im[10][4].CLK
clock => buf_im[10][5].CLK
clock => buf_im[10][6].CLK
clock => buf_im[10][7].CLK
clock => buf_im[10][8].CLK
clock => buf_im[10][9].CLK
clock => buf_im[10][10].CLK
clock => buf_im[10][11].CLK
clock => buf_im[10][12].CLK
clock => buf_im[10][13].CLK
clock => buf_im[10][14].CLK
clock => buf_im[10][15].CLK
clock => buf_im[9][0].CLK
clock => buf_im[9][1].CLK
clock => buf_im[9][2].CLK
clock => buf_im[9][3].CLK
clock => buf_im[9][4].CLK
clock => buf_im[9][5].CLK
clock => buf_im[9][6].CLK
clock => buf_im[9][7].CLK
clock => buf_im[9][8].CLK
clock => buf_im[9][9].CLK
clock => buf_im[9][10].CLK
clock => buf_im[9][11].CLK
clock => buf_im[9][12].CLK
clock => buf_im[9][13].CLK
clock => buf_im[9][14].CLK
clock => buf_im[9][15].CLK
clock => buf_im[8][0].CLK
clock => buf_im[8][1].CLK
clock => buf_im[8][2].CLK
clock => buf_im[8][3].CLK
clock => buf_im[8][4].CLK
clock => buf_im[8][5].CLK
clock => buf_im[8][6].CLK
clock => buf_im[8][7].CLK
clock => buf_im[8][8].CLK
clock => buf_im[8][9].CLK
clock => buf_im[8][10].CLK
clock => buf_im[8][11].CLK
clock => buf_im[8][12].CLK
clock => buf_im[8][13].CLK
clock => buf_im[8][14].CLK
clock => buf_im[8][15].CLK
clock => buf_im[7][0].CLK
clock => buf_im[7][1].CLK
clock => buf_im[7][2].CLK
clock => buf_im[7][3].CLK
clock => buf_im[7][4].CLK
clock => buf_im[7][5].CLK
clock => buf_im[7][6].CLK
clock => buf_im[7][7].CLK
clock => buf_im[7][8].CLK
clock => buf_im[7][9].CLK
clock => buf_im[7][10].CLK
clock => buf_im[7][11].CLK
clock => buf_im[7][12].CLK
clock => buf_im[7][13].CLK
clock => buf_im[7][14].CLK
clock => buf_im[7][15].CLK
clock => buf_im[6][0].CLK
clock => buf_im[6][1].CLK
clock => buf_im[6][2].CLK
clock => buf_im[6][3].CLK
clock => buf_im[6][4].CLK
clock => buf_im[6][5].CLK
clock => buf_im[6][6].CLK
clock => buf_im[6][7].CLK
clock => buf_im[6][8].CLK
clock => buf_im[6][9].CLK
clock => buf_im[6][10].CLK
clock => buf_im[6][11].CLK
clock => buf_im[6][12].CLK
clock => buf_im[6][13].CLK
clock => buf_im[6][14].CLK
clock => buf_im[6][15].CLK
clock => buf_im[5][0].CLK
clock => buf_im[5][1].CLK
clock => buf_im[5][2].CLK
clock => buf_im[5][3].CLK
clock => buf_im[5][4].CLK
clock => buf_im[5][5].CLK
clock => buf_im[5][6].CLK
clock => buf_im[5][7].CLK
clock => buf_im[5][8].CLK
clock => buf_im[5][9].CLK
clock => buf_im[5][10].CLK
clock => buf_im[5][11].CLK
clock => buf_im[5][12].CLK
clock => buf_im[5][13].CLK
clock => buf_im[5][14].CLK
clock => buf_im[5][15].CLK
clock => buf_im[4][0].CLK
clock => buf_im[4][1].CLK
clock => buf_im[4][2].CLK
clock => buf_im[4][3].CLK
clock => buf_im[4][4].CLK
clock => buf_im[4][5].CLK
clock => buf_im[4][6].CLK
clock => buf_im[4][7].CLK
clock => buf_im[4][8].CLK
clock => buf_im[4][9].CLK
clock => buf_im[4][10].CLK
clock => buf_im[4][11].CLK
clock => buf_im[4][12].CLK
clock => buf_im[4][13].CLK
clock => buf_im[4][14].CLK
clock => buf_im[4][15].CLK
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[15][0].CLK
clock => buf_re[15][1].CLK
clock => buf_re[15][2].CLK
clock => buf_re[15][3].CLK
clock => buf_re[15][4].CLK
clock => buf_re[15][5].CLK
clock => buf_re[15][6].CLK
clock => buf_re[15][7].CLK
clock => buf_re[15][8].CLK
clock => buf_re[15][9].CLK
clock => buf_re[15][10].CLK
clock => buf_re[15][11].CLK
clock => buf_re[15][12].CLK
clock => buf_re[15][13].CLK
clock => buf_re[15][14].CLK
clock => buf_re[15][15].CLK
clock => buf_re[14][0].CLK
clock => buf_re[14][1].CLK
clock => buf_re[14][2].CLK
clock => buf_re[14][3].CLK
clock => buf_re[14][4].CLK
clock => buf_re[14][5].CLK
clock => buf_re[14][6].CLK
clock => buf_re[14][7].CLK
clock => buf_re[14][8].CLK
clock => buf_re[14][9].CLK
clock => buf_re[14][10].CLK
clock => buf_re[14][11].CLK
clock => buf_re[14][12].CLK
clock => buf_re[14][13].CLK
clock => buf_re[14][14].CLK
clock => buf_re[14][15].CLK
clock => buf_re[13][0].CLK
clock => buf_re[13][1].CLK
clock => buf_re[13][2].CLK
clock => buf_re[13][3].CLK
clock => buf_re[13][4].CLK
clock => buf_re[13][5].CLK
clock => buf_re[13][6].CLK
clock => buf_re[13][7].CLK
clock => buf_re[13][8].CLK
clock => buf_re[13][9].CLK
clock => buf_re[13][10].CLK
clock => buf_re[13][11].CLK
clock => buf_re[13][12].CLK
clock => buf_re[13][13].CLK
clock => buf_re[13][14].CLK
clock => buf_re[13][15].CLK
clock => buf_re[12][0].CLK
clock => buf_re[12][1].CLK
clock => buf_re[12][2].CLK
clock => buf_re[12][3].CLK
clock => buf_re[12][4].CLK
clock => buf_re[12][5].CLK
clock => buf_re[12][6].CLK
clock => buf_re[12][7].CLK
clock => buf_re[12][8].CLK
clock => buf_re[12][9].CLK
clock => buf_re[12][10].CLK
clock => buf_re[12][11].CLK
clock => buf_re[12][12].CLK
clock => buf_re[12][13].CLK
clock => buf_re[12][14].CLK
clock => buf_re[12][15].CLK
clock => buf_re[11][0].CLK
clock => buf_re[11][1].CLK
clock => buf_re[11][2].CLK
clock => buf_re[11][3].CLK
clock => buf_re[11][4].CLK
clock => buf_re[11][5].CLK
clock => buf_re[11][6].CLK
clock => buf_re[11][7].CLK
clock => buf_re[11][8].CLK
clock => buf_re[11][9].CLK
clock => buf_re[11][10].CLK
clock => buf_re[11][11].CLK
clock => buf_re[11][12].CLK
clock => buf_re[11][13].CLK
clock => buf_re[11][14].CLK
clock => buf_re[11][15].CLK
clock => buf_re[10][0].CLK
clock => buf_re[10][1].CLK
clock => buf_re[10][2].CLK
clock => buf_re[10][3].CLK
clock => buf_re[10][4].CLK
clock => buf_re[10][5].CLK
clock => buf_re[10][6].CLK
clock => buf_re[10][7].CLK
clock => buf_re[10][8].CLK
clock => buf_re[10][9].CLK
clock => buf_re[10][10].CLK
clock => buf_re[10][11].CLK
clock => buf_re[10][12].CLK
clock => buf_re[10][13].CLK
clock => buf_re[10][14].CLK
clock => buf_re[10][15].CLK
clock => buf_re[9][0].CLK
clock => buf_re[9][1].CLK
clock => buf_re[9][2].CLK
clock => buf_re[9][3].CLK
clock => buf_re[9][4].CLK
clock => buf_re[9][5].CLK
clock => buf_re[9][6].CLK
clock => buf_re[9][7].CLK
clock => buf_re[9][8].CLK
clock => buf_re[9][9].CLK
clock => buf_re[9][10].CLK
clock => buf_re[9][11].CLK
clock => buf_re[9][12].CLK
clock => buf_re[9][13].CLK
clock => buf_re[9][14].CLK
clock => buf_re[9][15].CLK
clock => buf_re[8][0].CLK
clock => buf_re[8][1].CLK
clock => buf_re[8][2].CLK
clock => buf_re[8][3].CLK
clock => buf_re[8][4].CLK
clock => buf_re[8][5].CLK
clock => buf_re[8][6].CLK
clock => buf_re[8][7].CLK
clock => buf_re[8][8].CLK
clock => buf_re[8][9].CLK
clock => buf_re[8][10].CLK
clock => buf_re[8][11].CLK
clock => buf_re[8][12].CLK
clock => buf_re[8][13].CLK
clock => buf_re[8][14].CLK
clock => buf_re[8][15].CLK
clock => buf_re[7][0].CLK
clock => buf_re[7][1].CLK
clock => buf_re[7][2].CLK
clock => buf_re[7][3].CLK
clock => buf_re[7][4].CLK
clock => buf_re[7][5].CLK
clock => buf_re[7][6].CLK
clock => buf_re[7][7].CLK
clock => buf_re[7][8].CLK
clock => buf_re[7][9].CLK
clock => buf_re[7][10].CLK
clock => buf_re[7][11].CLK
clock => buf_re[7][12].CLK
clock => buf_re[7][13].CLK
clock => buf_re[7][14].CLK
clock => buf_re[7][15].CLK
clock => buf_re[6][0].CLK
clock => buf_re[6][1].CLK
clock => buf_re[6][2].CLK
clock => buf_re[6][3].CLK
clock => buf_re[6][4].CLK
clock => buf_re[6][5].CLK
clock => buf_re[6][6].CLK
clock => buf_re[6][7].CLK
clock => buf_re[6][8].CLK
clock => buf_re[6][9].CLK
clock => buf_re[6][10].CLK
clock => buf_re[6][11].CLK
clock => buf_re[6][12].CLK
clock => buf_re[6][13].CLK
clock => buf_re[6][14].CLK
clock => buf_re[6][15].CLK
clock => buf_re[5][0].CLK
clock => buf_re[5][1].CLK
clock => buf_re[5][2].CLK
clock => buf_re[5][3].CLK
clock => buf_re[5][4].CLK
clock => buf_re[5][5].CLK
clock => buf_re[5][6].CLK
clock => buf_re[5][7].CLK
clock => buf_re[5][8].CLK
clock => buf_re[5][9].CLK
clock => buf_re[5][10].CLK
clock => buf_re[5][11].CLK
clock => buf_re[5][12].CLK
clock => buf_re[5][13].CLK
clock => buf_re[5][14].CLK
clock => buf_re[5][15].CLK
clock => buf_re[4][0].CLK
clock => buf_re[4][1].CLK
clock => buf_re[4][2].CLK
clock => buf_re[4][3].CLK
clock => buf_re[4][4].CLK
clock => buf_re[4][5].CLK
clock => buf_re[4][6].CLK
clock => buf_re[4][7].CLK
clock => buf_re[4][8].CLK
clock => buf_re[4][9].CLK
clock => buf_re[4][10].CLK
clock => buf_re[4][11].CLK
clock => buf_re[4][12].CLK
clock => buf_re[4][13].CLK
clock => buf_re[4][14].CLK
clock => buf_re[4][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[15][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[15][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[15][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[15][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[15][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[15][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[15][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[15][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[15][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[15][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[15][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[15][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[15][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[15][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[15][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[15][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[15][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[15][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[15][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[15][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[15][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[15][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[15][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[15][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[15][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[15][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[15][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[15][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[15][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[15][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[15][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[15][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Twiddle:TW
clock => ff_im[0].CLK
clock => ff_im[1].CLK
clock => ff_im[2].CLK
clock => ff_im[3].CLK
clock => ff_im[4].CLK
clock => ff_im[5].CLK
clock => ff_im[6].CLK
clock => ff_im[7].CLK
clock => ff_im[8].CLK
clock => ff_im[9].CLK
clock => ff_im[10].CLK
clock => ff_im[11].CLK
clock => ff_im[12].CLK
clock => ff_im[13].CLK
clock => ff_im[14].CLK
clock => ff_im[15].CLK
clock => ff_re[0].CLK
clock => ff_re[1].CLK
clock => ff_re[2].CLK
clock => ff_re[3].CLK
clock => ff_re[4].CLK
clock => ff_re[5].CLK
clock => ff_re[6].CLK
clock => ff_re[7].CLK
clock => ff_re[8].CLK
clock => ff_re[9].CLK
clock => ff_re[10].CLK
clock => ff_re[11].CLK
clock => ff_re[12].CLK
clock => ff_re[13].CLK
clock => ff_re[14].CLK
clock => ff_re[15].CLK
addr[0] => Mux0.IN36
addr[0] => Mux1.IN36
addr[0] => Mux2.IN36
addr[0] => Mux3.IN36
addr[0] => Mux4.IN36
addr[0] => Mux5.IN36
addr[0] => Mux6.IN36
addr[0] => Mux7.IN36
addr[0] => Mux8.IN36
addr[0] => Mux9.IN36
addr[0] => Mux10.IN36
addr[0] => Mux11.IN36
addr[0] => Mux12.IN36
addr[0] => Mux13.IN36
addr[0] => Mux14.IN36
addr[0] => Mux15.IN36
addr[0] => Mux16.IN36
addr[0] => Mux17.IN36
addr[0] => Mux18.IN36
addr[0] => Mux19.IN36
addr[0] => Mux20.IN36
addr[0] => Mux21.IN36
addr[0] => Mux22.IN36
addr[0] => Mux23.IN36
addr[0] => Mux24.IN36
addr[0] => Mux25.IN36
addr[0] => Mux26.IN36
addr[0] => Mux27.IN36
addr[0] => Mux28.IN36
addr[0] => Mux29.IN36
addr[0] => Mux30.IN36
addr[0] => Mux31.IN36
addr[1] => Mux0.IN35
addr[1] => Mux1.IN35
addr[1] => Mux2.IN35
addr[1] => Mux3.IN35
addr[1] => Mux4.IN35
addr[1] => Mux5.IN35
addr[1] => Mux6.IN35
addr[1] => Mux7.IN35
addr[1] => Mux8.IN35
addr[1] => Mux9.IN35
addr[1] => Mux10.IN35
addr[1] => Mux11.IN35
addr[1] => Mux12.IN35
addr[1] => Mux13.IN35
addr[1] => Mux14.IN35
addr[1] => Mux15.IN35
addr[1] => Mux16.IN35
addr[1] => Mux17.IN35
addr[1] => Mux18.IN35
addr[1] => Mux19.IN35
addr[1] => Mux20.IN35
addr[1] => Mux21.IN35
addr[1] => Mux22.IN35
addr[1] => Mux23.IN35
addr[1] => Mux24.IN35
addr[1] => Mux25.IN35
addr[1] => Mux26.IN35
addr[1] => Mux27.IN35
addr[1] => Mux28.IN35
addr[1] => Mux29.IN35
addr[1] => Mux30.IN35
addr[1] => Mux31.IN35
addr[2] => Mux0.IN34
addr[2] => Mux1.IN34
addr[2] => Mux2.IN34
addr[2] => Mux3.IN34
addr[2] => Mux4.IN34
addr[2] => Mux5.IN34
addr[2] => Mux6.IN34
addr[2] => Mux7.IN34
addr[2] => Mux8.IN34
addr[2] => Mux9.IN34
addr[2] => Mux10.IN34
addr[2] => Mux11.IN34
addr[2] => Mux12.IN34
addr[2] => Mux13.IN34
addr[2] => Mux14.IN34
addr[2] => Mux15.IN34
addr[2] => Mux16.IN34
addr[2] => Mux17.IN34
addr[2] => Mux18.IN34
addr[2] => Mux19.IN34
addr[2] => Mux20.IN34
addr[2] => Mux21.IN34
addr[2] => Mux22.IN34
addr[2] => Mux23.IN34
addr[2] => Mux24.IN34
addr[2] => Mux25.IN34
addr[2] => Mux26.IN34
addr[2] => Mux27.IN34
addr[2] => Mux28.IN34
addr[2] => Mux29.IN34
addr[2] => Mux30.IN34
addr[2] => Mux31.IN34
addr[3] => Mux0.IN33
addr[3] => Mux1.IN33
addr[3] => Mux2.IN33
addr[3] => Mux3.IN33
addr[3] => Mux4.IN33
addr[3] => Mux5.IN33
addr[3] => Mux6.IN33
addr[3] => Mux7.IN33
addr[3] => Mux8.IN33
addr[3] => Mux9.IN33
addr[3] => Mux10.IN33
addr[3] => Mux11.IN33
addr[3] => Mux12.IN33
addr[3] => Mux13.IN33
addr[3] => Mux14.IN33
addr[3] => Mux15.IN33
addr[3] => Mux16.IN33
addr[3] => Mux17.IN33
addr[3] => Mux18.IN33
addr[3] => Mux19.IN33
addr[3] => Mux20.IN33
addr[3] => Mux21.IN33
addr[3] => Mux22.IN33
addr[3] => Mux23.IN33
addr[3] => Mux24.IN33
addr[3] => Mux25.IN33
addr[3] => Mux26.IN33
addr[3] => Mux27.IN33
addr[3] => Mux28.IN33
addr[3] => Mux29.IN33
addr[3] => Mux30.IN33
addr[3] => Mux31.IN33
addr[4] => Mux0.IN32
addr[4] => Mux1.IN32
addr[4] => Mux2.IN32
addr[4] => Mux3.IN32
addr[4] => Mux4.IN32
addr[4] => Mux5.IN32
addr[4] => Mux6.IN32
addr[4] => Mux7.IN32
addr[4] => Mux8.IN32
addr[4] => Mux9.IN32
addr[4] => Mux10.IN32
addr[4] => Mux11.IN32
addr[4] => Mux12.IN32
addr[4] => Mux13.IN32
addr[4] => Mux14.IN32
addr[4] => Mux15.IN32
addr[4] => Mux16.IN32
addr[4] => Mux17.IN32
addr[4] => Mux18.IN32
addr[4] => Mux19.IN32
addr[4] => Mux20.IN32
addr[4] => Mux21.IN32
addr[4] => Mux22.IN32
addr[4] => Mux23.IN32
addr[4] => Mux24.IN32
addr[4] => Mux25.IN32
addr[4] => Mux26.IN32
addr[4] => Mux27.IN32
addr[4] => Mux28.IN32
addr[4] => Mux29.IN32
addr[4] => Mux30.IN32
addr[4] => Mux31.IN32
addr[5] => Mux0.IN31
addr[5] => Mux1.IN31
addr[5] => Mux2.IN31
addr[5] => Mux3.IN31
addr[5] => Mux4.IN31
addr[5] => Mux5.IN31
addr[5] => Mux6.IN31
addr[5] => Mux7.IN31
addr[5] => Mux8.IN31
addr[5] => Mux9.IN31
addr[5] => Mux10.IN31
addr[5] => Mux11.IN31
addr[5] => Mux12.IN31
addr[5] => Mux13.IN31
addr[5] => Mux14.IN31
addr[5] => Mux15.IN31
addr[5] => Mux16.IN31
addr[5] => Mux17.IN31
addr[5] => Mux18.IN31
addr[5] => Mux19.IN31
addr[5] => Mux20.IN31
addr[5] => Mux21.IN31
addr[5] => Mux22.IN31
addr[5] => Mux23.IN31
addr[5] => Mux24.IN31
addr[5] => Mux25.IN31
addr[5] => Mux26.IN31
addr[5] => Mux27.IN31
addr[5] => Mux28.IN31
addr[5] => Mux29.IN31
addr[5] => Mux30.IN31
addr[5] => Mux31.IN31
tw_re[0] <= ff_re[0].DB_MAX_OUTPUT_PORT_TYPE
tw_re[1] <= ff_re[1].DB_MAX_OUTPUT_PORT_TYPE
tw_re[2] <= ff_re[2].DB_MAX_OUTPUT_PORT_TYPE
tw_re[3] <= ff_re[3].DB_MAX_OUTPUT_PORT_TYPE
tw_re[4] <= ff_re[4].DB_MAX_OUTPUT_PORT_TYPE
tw_re[5] <= ff_re[5].DB_MAX_OUTPUT_PORT_TYPE
tw_re[6] <= ff_re[6].DB_MAX_OUTPUT_PORT_TYPE
tw_re[7] <= ff_re[7].DB_MAX_OUTPUT_PORT_TYPE
tw_re[8] <= ff_re[8].DB_MAX_OUTPUT_PORT_TYPE
tw_re[9] <= ff_re[9].DB_MAX_OUTPUT_PORT_TYPE
tw_re[10] <= ff_re[10].DB_MAX_OUTPUT_PORT_TYPE
tw_re[11] <= ff_re[11].DB_MAX_OUTPUT_PORT_TYPE
tw_re[12] <= ff_re[12].DB_MAX_OUTPUT_PORT_TYPE
tw_re[13] <= ff_re[13].DB_MAX_OUTPUT_PORT_TYPE
tw_re[14] <= ff_re[14].DB_MAX_OUTPUT_PORT_TYPE
tw_re[15] <= ff_re[15].DB_MAX_OUTPUT_PORT_TYPE
tw_im[0] <= ff_im[0].DB_MAX_OUTPUT_PORT_TYPE
tw_im[1] <= ff_im[1].DB_MAX_OUTPUT_PORT_TYPE
tw_im[2] <= ff_im[2].DB_MAX_OUTPUT_PORT_TYPE
tw_im[3] <= ff_im[3].DB_MAX_OUTPUT_PORT_TYPE
tw_im[4] <= ff_im[4].DB_MAX_OUTPUT_PORT_TYPE
tw_im[5] <= ff_im[5].DB_MAX_OUTPUT_PORT_TYPE
tw_im[6] <= ff_im[6].DB_MAX_OUTPUT_PORT_TYPE
tw_im[7] <= ff_im[7].DB_MAX_OUTPUT_PORT_TYPE
tw_im[8] <= ff_im[8].DB_MAX_OUTPUT_PORT_TYPE
tw_im[9] <= ff_im[9].DB_MAX_OUTPUT_PORT_TYPE
tw_im[10] <= ff_im[10].DB_MAX_OUTPUT_PORT_TYPE
tw_im[11] <= ff_im[11].DB_MAX_OUTPUT_PORT_TYPE
tw_im[12] <= ff_im[12].DB_MAX_OUTPUT_PORT_TYPE
tw_im[13] <= ff_im[13].DB_MAX_OUTPUT_PORT_TYPE
tw_im[14] <= ff_im[14].DB_MAX_OUTPUT_PORT_TYPE
tw_im[15] <= ff_im[15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Multiply:MU
a_re[0] => Mult0.IN15
a_re[0] => Mult1.IN15
a_re[1] => Mult0.IN14
a_re[1] => Mult1.IN14
a_re[2] => Mult0.IN13
a_re[2] => Mult1.IN13
a_re[3] => Mult0.IN12
a_re[3] => Mult1.IN12
a_re[4] => Mult0.IN11
a_re[4] => Mult1.IN11
a_re[5] => Mult0.IN10
a_re[5] => Mult1.IN10
a_re[6] => Mult0.IN9
a_re[6] => Mult1.IN9
a_re[7] => Mult0.IN8
a_re[7] => Mult1.IN8
a_re[8] => Mult0.IN7
a_re[8] => Mult1.IN7
a_re[9] => Mult0.IN6
a_re[9] => Mult1.IN6
a_re[10] => Mult0.IN5
a_re[10] => Mult1.IN5
a_re[11] => Mult0.IN4
a_re[11] => Mult1.IN4
a_re[12] => Mult0.IN3
a_re[12] => Mult1.IN3
a_re[13] => Mult0.IN2
a_re[13] => Mult1.IN2
a_re[14] => Mult0.IN1
a_re[14] => Mult1.IN1
a_re[15] => Mult0.IN0
a_re[15] => Mult1.IN0
a_im[0] => Mult2.IN15
a_im[0] => Mult3.IN15
a_im[1] => Mult2.IN14
a_im[1] => Mult3.IN14
a_im[2] => Mult2.IN13
a_im[2] => Mult3.IN13
a_im[3] => Mult2.IN12
a_im[3] => Mult3.IN12
a_im[4] => Mult2.IN11
a_im[4] => Mult3.IN11
a_im[5] => Mult2.IN10
a_im[5] => Mult3.IN10
a_im[6] => Mult2.IN9
a_im[6] => Mult3.IN9
a_im[7] => Mult2.IN8
a_im[7] => Mult3.IN8
a_im[8] => Mult2.IN7
a_im[8] => Mult3.IN7
a_im[9] => Mult2.IN6
a_im[9] => Mult3.IN6
a_im[10] => Mult2.IN5
a_im[10] => Mult3.IN5
a_im[11] => Mult2.IN4
a_im[11] => Mult3.IN4
a_im[12] => Mult2.IN3
a_im[12] => Mult3.IN3
a_im[13] => Mult2.IN2
a_im[13] => Mult3.IN2
a_im[14] => Mult2.IN1
a_im[14] => Mult3.IN1
a_im[15] => Mult2.IN0
a_im[15] => Mult3.IN0
b_re[0] => Mult0.IN31
b_re[0] => Mult2.IN31
b_re[1] => Mult0.IN30
b_re[1] => Mult2.IN30
b_re[2] => Mult0.IN29
b_re[2] => Mult2.IN29
b_re[3] => Mult0.IN28
b_re[3] => Mult2.IN28
b_re[4] => Mult0.IN27
b_re[4] => Mult2.IN27
b_re[5] => Mult0.IN26
b_re[5] => Mult2.IN26
b_re[6] => Mult0.IN25
b_re[6] => Mult2.IN25
b_re[7] => Mult0.IN24
b_re[7] => Mult2.IN24
b_re[8] => Mult0.IN23
b_re[8] => Mult2.IN23
b_re[9] => Mult0.IN22
b_re[9] => Mult2.IN22
b_re[10] => Mult0.IN21
b_re[10] => Mult2.IN21
b_re[11] => Mult0.IN20
b_re[11] => Mult2.IN20
b_re[12] => Mult0.IN19
b_re[12] => Mult2.IN19
b_re[13] => Mult0.IN18
b_re[13] => Mult2.IN18
b_re[14] => Mult0.IN17
b_re[14] => Mult2.IN17
b_re[15] => Mult0.IN16
b_re[15] => Mult2.IN16
b_im[0] => Mult1.IN31
b_im[0] => Mult3.IN31
b_im[1] => Mult1.IN30
b_im[1] => Mult3.IN30
b_im[2] => Mult1.IN29
b_im[2] => Mult3.IN29
b_im[3] => Mult1.IN28
b_im[3] => Mult3.IN28
b_im[4] => Mult1.IN27
b_im[4] => Mult3.IN27
b_im[5] => Mult1.IN26
b_im[5] => Mult3.IN26
b_im[6] => Mult1.IN25
b_im[6] => Mult3.IN25
b_im[7] => Mult1.IN24
b_im[7] => Mult3.IN24
b_im[8] => Mult1.IN23
b_im[8] => Mult3.IN23
b_im[9] => Mult1.IN22
b_im[9] => Mult3.IN22
b_im[10] => Mult1.IN21
b_im[10] => Mult3.IN21
b_im[11] => Mult1.IN20
b_im[11] => Mult3.IN20
b_im[12] => Mult1.IN19
b_im[12] => Mult3.IN19
b_im[13] => Mult1.IN18
b_im[13] => Mult3.IN18
b_im[14] => Mult1.IN17
b_im[14] => Mult3.IN17
b_im[15] => Mult1.IN16
b_im[15] => Mult3.IN16
m_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU2
clock => clock.IN3
reset => mu_do_en.ACLR
reset => bf2_do_en.ACLR
reset => bf2_count[0].ACLR
reset => bf2_count[1].ACLR
reset => bf2_count[2].ACLR
reset => bf2_count[3].ACLR
reset => bf2_count[4].ACLR
reset => bf2_count[5].ACLR
reset => bf2_sp_en.ACLR
reset => bf1_count[0].ACLR
reset => bf1_count[1].ACLR
reset => bf1_count[2].ACLR
reset => bf1_count[3].ACLR
reset => bf1_count[4].ACLR
reset => bf1_count[5].ACLR
reset => bf1_sp_en.ACLR
reset => di_count[0].ACLR
reset => di_count[1].ACLR
reset => di_count[2].ACLR
reset => di_count[3].ACLR
reset => di_count[4].ACLR
reset => di_count[5].ACLR
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_re[0] => bf1_x1_re[0].IN1
di_re[1] => bf1_x1_re[1].IN1
di_re[2] => bf1_x1_re[2].IN1
di_re[3] => bf1_x1_re[3].IN1
di_re[4] => bf1_x1_re[4].IN1
di_re[5] => bf1_x1_re[5].IN1
di_re[6] => bf1_x1_re[6].IN1
di_re[7] => bf1_x1_re[7].IN1
di_re[8] => bf1_x1_re[8].IN1
di_re[9] => bf1_x1_re[9].IN1
di_re[10] => bf1_x1_re[10].IN1
di_re[11] => bf1_x1_re[11].IN1
di_re[12] => bf1_x1_re[12].IN1
di_re[13] => bf1_x1_re[13].IN1
di_re[14] => bf1_x1_re[14].IN1
di_re[15] => bf1_x1_re[15].IN1
di_im[0] => bf1_x1_im[0].IN1
di_im[1] => bf1_x1_im[1].IN1
di_im[2] => bf1_x1_im[2].IN1
di_im[3] => bf1_x1_im[3].IN1
di_im[4] => bf1_x1_im[4].IN1
di_im[5] => bf1_x1_im[5].IN1
di_im[6] => bf1_x1_im[6].IN1
di_im[7] => bf1_x1_im[7].IN1
di_im[8] => bf1_x1_im[8].IN1
di_im[9] => bf1_x1_im[9].IN1
di_im[10] => bf1_x1_im[10].IN1
di_im[11] => bf1_x1_im[11].IN1
di_im[12] => bf1_x1_im[12].IN1
di_im[13] => bf1_x1_im[13].IN1
di_im[14] => bf1_x1_im[14].IN1
di_im[15] => bf1_x1_im[15].IN1
do_en <= mu_do_en.DB_MAX_OUTPUT_PORT_TYPE
do_re[0] <= mu_do_re[0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= mu_do_re[1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= mu_do_re[2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= mu_do_re[3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= mu_do_re[4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= mu_do_re[5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= mu_do_re[6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= mu_do_re[7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= mu_do_re[8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= mu_do_re[9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= mu_do_re[10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= mu_do_re[11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= mu_do_re[12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= mu_do_re[13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= mu_do_re[14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= mu_do_re[15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= mu_do_im[0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= mu_do_im[1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= mu_do_im[2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= mu_do_im[3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= mu_do_im[4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= mu_do_im[5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= mu_do_im[6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= mu_do_im[7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= mu_do_im[8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= mu_do_im[9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= mu_do_im[10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= mu_do_im[11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= mu_do_im[12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= mu_do_im[13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= mu_do_im[14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= mu_do_im[15].DB_MAX_OUTPUT_PORT_TYPE
do_count[0] <= do_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[1] <= do_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[2] <= do_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[3] <= do_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[4] <= do_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[5] <= do_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[6] <= do_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[7] <= do_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU2|Butterfly:BF1
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU2|DelayBuffer:DB1
clock => buf_im[7][0].CLK
clock => buf_im[7][1].CLK
clock => buf_im[7][2].CLK
clock => buf_im[7][3].CLK
clock => buf_im[7][4].CLK
clock => buf_im[7][5].CLK
clock => buf_im[7][6].CLK
clock => buf_im[7][7].CLK
clock => buf_im[7][8].CLK
clock => buf_im[7][9].CLK
clock => buf_im[7][10].CLK
clock => buf_im[7][11].CLK
clock => buf_im[7][12].CLK
clock => buf_im[7][13].CLK
clock => buf_im[7][14].CLK
clock => buf_im[7][15].CLK
clock => buf_im[6][0].CLK
clock => buf_im[6][1].CLK
clock => buf_im[6][2].CLK
clock => buf_im[6][3].CLK
clock => buf_im[6][4].CLK
clock => buf_im[6][5].CLK
clock => buf_im[6][6].CLK
clock => buf_im[6][7].CLK
clock => buf_im[6][8].CLK
clock => buf_im[6][9].CLK
clock => buf_im[6][10].CLK
clock => buf_im[6][11].CLK
clock => buf_im[6][12].CLK
clock => buf_im[6][13].CLK
clock => buf_im[6][14].CLK
clock => buf_im[6][15].CLK
clock => buf_im[5][0].CLK
clock => buf_im[5][1].CLK
clock => buf_im[5][2].CLK
clock => buf_im[5][3].CLK
clock => buf_im[5][4].CLK
clock => buf_im[5][5].CLK
clock => buf_im[5][6].CLK
clock => buf_im[5][7].CLK
clock => buf_im[5][8].CLK
clock => buf_im[5][9].CLK
clock => buf_im[5][10].CLK
clock => buf_im[5][11].CLK
clock => buf_im[5][12].CLK
clock => buf_im[5][13].CLK
clock => buf_im[5][14].CLK
clock => buf_im[5][15].CLK
clock => buf_im[4][0].CLK
clock => buf_im[4][1].CLK
clock => buf_im[4][2].CLK
clock => buf_im[4][3].CLK
clock => buf_im[4][4].CLK
clock => buf_im[4][5].CLK
clock => buf_im[4][6].CLK
clock => buf_im[4][7].CLK
clock => buf_im[4][8].CLK
clock => buf_im[4][9].CLK
clock => buf_im[4][10].CLK
clock => buf_im[4][11].CLK
clock => buf_im[4][12].CLK
clock => buf_im[4][13].CLK
clock => buf_im[4][14].CLK
clock => buf_im[4][15].CLK
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[7][0].CLK
clock => buf_re[7][1].CLK
clock => buf_re[7][2].CLK
clock => buf_re[7][3].CLK
clock => buf_re[7][4].CLK
clock => buf_re[7][5].CLK
clock => buf_re[7][6].CLK
clock => buf_re[7][7].CLK
clock => buf_re[7][8].CLK
clock => buf_re[7][9].CLK
clock => buf_re[7][10].CLK
clock => buf_re[7][11].CLK
clock => buf_re[7][12].CLK
clock => buf_re[7][13].CLK
clock => buf_re[7][14].CLK
clock => buf_re[7][15].CLK
clock => buf_re[6][0].CLK
clock => buf_re[6][1].CLK
clock => buf_re[6][2].CLK
clock => buf_re[6][3].CLK
clock => buf_re[6][4].CLK
clock => buf_re[6][5].CLK
clock => buf_re[6][6].CLK
clock => buf_re[6][7].CLK
clock => buf_re[6][8].CLK
clock => buf_re[6][9].CLK
clock => buf_re[6][10].CLK
clock => buf_re[6][11].CLK
clock => buf_re[6][12].CLK
clock => buf_re[6][13].CLK
clock => buf_re[6][14].CLK
clock => buf_re[6][15].CLK
clock => buf_re[5][0].CLK
clock => buf_re[5][1].CLK
clock => buf_re[5][2].CLK
clock => buf_re[5][3].CLK
clock => buf_re[5][4].CLK
clock => buf_re[5][5].CLK
clock => buf_re[5][6].CLK
clock => buf_re[5][7].CLK
clock => buf_re[5][8].CLK
clock => buf_re[5][9].CLK
clock => buf_re[5][10].CLK
clock => buf_re[5][11].CLK
clock => buf_re[5][12].CLK
clock => buf_re[5][13].CLK
clock => buf_re[5][14].CLK
clock => buf_re[5][15].CLK
clock => buf_re[4][0].CLK
clock => buf_re[4][1].CLK
clock => buf_re[4][2].CLK
clock => buf_re[4][3].CLK
clock => buf_re[4][4].CLK
clock => buf_re[4][5].CLK
clock => buf_re[4][6].CLK
clock => buf_re[4][7].CLK
clock => buf_re[4][8].CLK
clock => buf_re[4][9].CLK
clock => buf_re[4][10].CLK
clock => buf_re[4][11].CLK
clock => buf_re[4][12].CLK
clock => buf_re[4][13].CLK
clock => buf_re[4][14].CLK
clock => buf_re[4][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[7][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[7][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[7][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[7][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[7][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[7][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[7][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[7][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[7][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[7][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[7][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[7][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[7][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[7][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[7][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[7][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[7][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[7][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[7][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[7][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[7][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[7][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[7][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[7][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[7][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[7][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[7][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[7][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[7][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[7][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[7][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[7][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU2|Butterfly:BF2
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add7.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU2|DelayBuffer:DB2
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[3][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[3][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[3][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[3][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[3][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[3][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[3][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[3][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[3][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[3][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[3][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[3][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[3][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[3][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[3][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[3][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[3][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[3][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[3][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[3][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[3][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[3][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[3][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[3][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[3][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[3][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[3][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[3][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[3][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[3][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[3][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[3][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU2|Twiddle:TW
clock => ff_im[0].CLK
clock => ff_im[1].CLK
clock => ff_im[2].CLK
clock => ff_im[3].CLK
clock => ff_im[4].CLK
clock => ff_im[5].CLK
clock => ff_im[6].CLK
clock => ff_im[7].CLK
clock => ff_im[8].CLK
clock => ff_im[9].CLK
clock => ff_im[10].CLK
clock => ff_im[11].CLK
clock => ff_im[12].CLK
clock => ff_im[13].CLK
clock => ff_im[14].CLK
clock => ff_im[15].CLK
clock => ff_re[0].CLK
clock => ff_re[1].CLK
clock => ff_re[2].CLK
clock => ff_re[3].CLK
clock => ff_re[4].CLK
clock => ff_re[5].CLK
clock => ff_re[6].CLK
clock => ff_re[7].CLK
clock => ff_re[8].CLK
clock => ff_re[9].CLK
clock => ff_re[10].CLK
clock => ff_re[11].CLK
clock => ff_re[12].CLK
clock => ff_re[13].CLK
clock => ff_re[14].CLK
clock => ff_re[15].CLK
addr[0] => Mux0.IN36
addr[0] => Mux1.IN36
addr[0] => Mux2.IN36
addr[0] => Mux3.IN36
addr[0] => Mux4.IN36
addr[0] => Mux5.IN36
addr[0] => Mux6.IN36
addr[0] => Mux7.IN36
addr[0] => Mux8.IN36
addr[0] => Mux9.IN36
addr[0] => Mux10.IN36
addr[0] => Mux11.IN36
addr[0] => Mux12.IN36
addr[0] => Mux13.IN36
addr[0] => Mux14.IN36
addr[0] => Mux15.IN36
addr[0] => Mux16.IN36
addr[0] => Mux17.IN36
addr[0] => Mux18.IN36
addr[0] => Mux19.IN36
addr[0] => Mux20.IN36
addr[0] => Mux21.IN36
addr[0] => Mux22.IN36
addr[0] => Mux23.IN36
addr[0] => Mux24.IN36
addr[0] => Mux25.IN36
addr[0] => Mux26.IN36
addr[0] => Mux27.IN36
addr[0] => Mux28.IN36
addr[0] => Mux29.IN36
addr[0] => Mux30.IN36
addr[0] => Mux31.IN36
addr[1] => Mux0.IN35
addr[1] => Mux1.IN35
addr[1] => Mux2.IN35
addr[1] => Mux3.IN35
addr[1] => Mux4.IN35
addr[1] => Mux5.IN35
addr[1] => Mux6.IN35
addr[1] => Mux7.IN35
addr[1] => Mux8.IN35
addr[1] => Mux9.IN35
addr[1] => Mux10.IN35
addr[1] => Mux11.IN35
addr[1] => Mux12.IN35
addr[1] => Mux13.IN35
addr[1] => Mux14.IN35
addr[1] => Mux15.IN35
addr[1] => Mux16.IN35
addr[1] => Mux17.IN35
addr[1] => Mux18.IN35
addr[1] => Mux19.IN35
addr[1] => Mux20.IN35
addr[1] => Mux21.IN35
addr[1] => Mux22.IN35
addr[1] => Mux23.IN35
addr[1] => Mux24.IN35
addr[1] => Mux25.IN35
addr[1] => Mux26.IN35
addr[1] => Mux27.IN35
addr[1] => Mux28.IN35
addr[1] => Mux29.IN35
addr[1] => Mux30.IN35
addr[1] => Mux31.IN35
addr[2] => Mux0.IN34
addr[2] => Mux1.IN34
addr[2] => Mux2.IN34
addr[2] => Mux3.IN34
addr[2] => Mux4.IN34
addr[2] => Mux5.IN34
addr[2] => Mux6.IN34
addr[2] => Mux7.IN34
addr[2] => Mux8.IN34
addr[2] => Mux9.IN34
addr[2] => Mux10.IN34
addr[2] => Mux11.IN34
addr[2] => Mux12.IN34
addr[2] => Mux13.IN34
addr[2] => Mux14.IN34
addr[2] => Mux15.IN34
addr[2] => Mux16.IN34
addr[2] => Mux17.IN34
addr[2] => Mux18.IN34
addr[2] => Mux19.IN34
addr[2] => Mux20.IN34
addr[2] => Mux21.IN34
addr[2] => Mux22.IN34
addr[2] => Mux23.IN34
addr[2] => Mux24.IN34
addr[2] => Mux25.IN34
addr[2] => Mux26.IN34
addr[2] => Mux27.IN34
addr[2] => Mux28.IN34
addr[2] => Mux29.IN34
addr[2] => Mux30.IN34
addr[2] => Mux31.IN34
addr[3] => Mux0.IN33
addr[3] => Mux1.IN33
addr[3] => Mux2.IN33
addr[3] => Mux3.IN33
addr[3] => Mux4.IN33
addr[3] => Mux5.IN33
addr[3] => Mux6.IN33
addr[3] => Mux7.IN33
addr[3] => Mux8.IN33
addr[3] => Mux9.IN33
addr[3] => Mux10.IN33
addr[3] => Mux11.IN33
addr[3] => Mux12.IN33
addr[3] => Mux13.IN33
addr[3] => Mux14.IN33
addr[3] => Mux15.IN33
addr[3] => Mux16.IN33
addr[3] => Mux17.IN33
addr[3] => Mux18.IN33
addr[3] => Mux19.IN33
addr[3] => Mux20.IN33
addr[3] => Mux21.IN33
addr[3] => Mux22.IN33
addr[3] => Mux23.IN33
addr[3] => Mux24.IN33
addr[3] => Mux25.IN33
addr[3] => Mux26.IN33
addr[3] => Mux27.IN33
addr[3] => Mux28.IN33
addr[3] => Mux29.IN33
addr[3] => Mux30.IN33
addr[3] => Mux31.IN33
addr[4] => Mux0.IN32
addr[4] => Mux1.IN32
addr[4] => Mux2.IN32
addr[4] => Mux3.IN32
addr[4] => Mux4.IN32
addr[4] => Mux5.IN32
addr[4] => Mux6.IN32
addr[4] => Mux7.IN32
addr[4] => Mux8.IN32
addr[4] => Mux9.IN32
addr[4] => Mux10.IN32
addr[4] => Mux11.IN32
addr[4] => Mux12.IN32
addr[4] => Mux13.IN32
addr[4] => Mux14.IN32
addr[4] => Mux15.IN32
addr[4] => Mux16.IN32
addr[4] => Mux17.IN32
addr[4] => Mux18.IN32
addr[4] => Mux19.IN32
addr[4] => Mux20.IN32
addr[4] => Mux21.IN32
addr[4] => Mux22.IN32
addr[4] => Mux23.IN32
addr[4] => Mux24.IN32
addr[4] => Mux25.IN32
addr[4] => Mux26.IN32
addr[4] => Mux27.IN32
addr[4] => Mux28.IN32
addr[4] => Mux29.IN32
addr[4] => Mux30.IN32
addr[4] => Mux31.IN32
addr[5] => Mux0.IN31
addr[5] => Mux1.IN31
addr[5] => Mux2.IN31
addr[5] => Mux3.IN31
addr[5] => Mux4.IN31
addr[5] => Mux5.IN31
addr[5] => Mux6.IN31
addr[5] => Mux7.IN31
addr[5] => Mux8.IN31
addr[5] => Mux9.IN31
addr[5] => Mux10.IN31
addr[5] => Mux11.IN31
addr[5] => Mux12.IN31
addr[5] => Mux13.IN31
addr[5] => Mux14.IN31
addr[5] => Mux15.IN31
addr[5] => Mux16.IN31
addr[5] => Mux17.IN31
addr[5] => Mux18.IN31
addr[5] => Mux19.IN31
addr[5] => Mux20.IN31
addr[5] => Mux21.IN31
addr[5] => Mux22.IN31
addr[5] => Mux23.IN31
addr[5] => Mux24.IN31
addr[5] => Mux25.IN31
addr[5] => Mux26.IN31
addr[5] => Mux27.IN31
addr[5] => Mux28.IN31
addr[5] => Mux29.IN31
addr[5] => Mux30.IN31
addr[5] => Mux31.IN31
tw_re[0] <= ff_re[0].DB_MAX_OUTPUT_PORT_TYPE
tw_re[1] <= ff_re[1].DB_MAX_OUTPUT_PORT_TYPE
tw_re[2] <= ff_re[2].DB_MAX_OUTPUT_PORT_TYPE
tw_re[3] <= ff_re[3].DB_MAX_OUTPUT_PORT_TYPE
tw_re[4] <= ff_re[4].DB_MAX_OUTPUT_PORT_TYPE
tw_re[5] <= ff_re[5].DB_MAX_OUTPUT_PORT_TYPE
tw_re[6] <= ff_re[6].DB_MAX_OUTPUT_PORT_TYPE
tw_re[7] <= ff_re[7].DB_MAX_OUTPUT_PORT_TYPE
tw_re[8] <= ff_re[8].DB_MAX_OUTPUT_PORT_TYPE
tw_re[9] <= ff_re[9].DB_MAX_OUTPUT_PORT_TYPE
tw_re[10] <= ff_re[10].DB_MAX_OUTPUT_PORT_TYPE
tw_re[11] <= ff_re[11].DB_MAX_OUTPUT_PORT_TYPE
tw_re[12] <= ff_re[12].DB_MAX_OUTPUT_PORT_TYPE
tw_re[13] <= ff_re[13].DB_MAX_OUTPUT_PORT_TYPE
tw_re[14] <= ff_re[14].DB_MAX_OUTPUT_PORT_TYPE
tw_re[15] <= ff_re[15].DB_MAX_OUTPUT_PORT_TYPE
tw_im[0] <= ff_im[0].DB_MAX_OUTPUT_PORT_TYPE
tw_im[1] <= ff_im[1].DB_MAX_OUTPUT_PORT_TYPE
tw_im[2] <= ff_im[2].DB_MAX_OUTPUT_PORT_TYPE
tw_im[3] <= ff_im[3].DB_MAX_OUTPUT_PORT_TYPE
tw_im[4] <= ff_im[4].DB_MAX_OUTPUT_PORT_TYPE
tw_im[5] <= ff_im[5].DB_MAX_OUTPUT_PORT_TYPE
tw_im[6] <= ff_im[6].DB_MAX_OUTPUT_PORT_TYPE
tw_im[7] <= ff_im[7].DB_MAX_OUTPUT_PORT_TYPE
tw_im[8] <= ff_im[8].DB_MAX_OUTPUT_PORT_TYPE
tw_im[9] <= ff_im[9].DB_MAX_OUTPUT_PORT_TYPE
tw_im[10] <= ff_im[10].DB_MAX_OUTPUT_PORT_TYPE
tw_im[11] <= ff_im[11].DB_MAX_OUTPUT_PORT_TYPE
tw_im[12] <= ff_im[12].DB_MAX_OUTPUT_PORT_TYPE
tw_im[13] <= ff_im[13].DB_MAX_OUTPUT_PORT_TYPE
tw_im[14] <= ff_im[14].DB_MAX_OUTPUT_PORT_TYPE
tw_im[15] <= ff_im[15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU2|Multiply:MU
a_re[0] => Mult0.IN15
a_re[0] => Mult1.IN15
a_re[1] => Mult0.IN14
a_re[1] => Mult1.IN14
a_re[2] => Mult0.IN13
a_re[2] => Mult1.IN13
a_re[3] => Mult0.IN12
a_re[3] => Mult1.IN12
a_re[4] => Mult0.IN11
a_re[4] => Mult1.IN11
a_re[5] => Mult0.IN10
a_re[5] => Mult1.IN10
a_re[6] => Mult0.IN9
a_re[6] => Mult1.IN9
a_re[7] => Mult0.IN8
a_re[7] => Mult1.IN8
a_re[8] => Mult0.IN7
a_re[8] => Mult1.IN7
a_re[9] => Mult0.IN6
a_re[9] => Mult1.IN6
a_re[10] => Mult0.IN5
a_re[10] => Mult1.IN5
a_re[11] => Mult0.IN4
a_re[11] => Mult1.IN4
a_re[12] => Mult0.IN3
a_re[12] => Mult1.IN3
a_re[13] => Mult0.IN2
a_re[13] => Mult1.IN2
a_re[14] => Mult0.IN1
a_re[14] => Mult1.IN1
a_re[15] => Mult0.IN0
a_re[15] => Mult1.IN0
a_im[0] => Mult2.IN15
a_im[0] => Mult3.IN15
a_im[1] => Mult2.IN14
a_im[1] => Mult3.IN14
a_im[2] => Mult2.IN13
a_im[2] => Mult3.IN13
a_im[3] => Mult2.IN12
a_im[3] => Mult3.IN12
a_im[4] => Mult2.IN11
a_im[4] => Mult3.IN11
a_im[5] => Mult2.IN10
a_im[5] => Mult3.IN10
a_im[6] => Mult2.IN9
a_im[6] => Mult3.IN9
a_im[7] => Mult2.IN8
a_im[7] => Mult3.IN8
a_im[8] => Mult2.IN7
a_im[8] => Mult3.IN7
a_im[9] => Mult2.IN6
a_im[9] => Mult3.IN6
a_im[10] => Mult2.IN5
a_im[10] => Mult3.IN5
a_im[11] => Mult2.IN4
a_im[11] => Mult3.IN4
a_im[12] => Mult2.IN3
a_im[12] => Mult3.IN3
a_im[13] => Mult2.IN2
a_im[13] => Mult3.IN2
a_im[14] => Mult2.IN1
a_im[14] => Mult3.IN1
a_im[15] => Mult2.IN0
a_im[15] => Mult3.IN0
b_re[0] => Mult0.IN31
b_re[0] => Mult2.IN31
b_re[1] => Mult0.IN30
b_re[1] => Mult2.IN30
b_re[2] => Mult0.IN29
b_re[2] => Mult2.IN29
b_re[3] => Mult0.IN28
b_re[3] => Mult2.IN28
b_re[4] => Mult0.IN27
b_re[4] => Mult2.IN27
b_re[5] => Mult0.IN26
b_re[5] => Mult2.IN26
b_re[6] => Mult0.IN25
b_re[6] => Mult2.IN25
b_re[7] => Mult0.IN24
b_re[7] => Mult2.IN24
b_re[8] => Mult0.IN23
b_re[8] => Mult2.IN23
b_re[9] => Mult0.IN22
b_re[9] => Mult2.IN22
b_re[10] => Mult0.IN21
b_re[10] => Mult2.IN21
b_re[11] => Mult0.IN20
b_re[11] => Mult2.IN20
b_re[12] => Mult0.IN19
b_re[12] => Mult2.IN19
b_re[13] => Mult0.IN18
b_re[13] => Mult2.IN18
b_re[14] => Mult0.IN17
b_re[14] => Mult2.IN17
b_re[15] => Mult0.IN16
b_re[15] => Mult2.IN16
b_im[0] => Mult1.IN31
b_im[0] => Mult3.IN31
b_im[1] => Mult1.IN30
b_im[1] => Mult3.IN30
b_im[2] => Mult1.IN29
b_im[2] => Mult3.IN29
b_im[3] => Mult1.IN28
b_im[3] => Mult3.IN28
b_im[4] => Mult1.IN27
b_im[4] => Mult3.IN27
b_im[5] => Mult1.IN26
b_im[5] => Mult3.IN26
b_im[6] => Mult1.IN25
b_im[6] => Mult3.IN25
b_im[7] => Mult1.IN24
b_im[7] => Mult3.IN24
b_im[8] => Mult1.IN23
b_im[8] => Mult3.IN23
b_im[9] => Mult1.IN22
b_im[9] => Mult3.IN22
b_im[10] => Mult1.IN21
b_im[10] => Mult3.IN21
b_im[11] => Mult1.IN20
b_im[11] => Mult3.IN20
b_im[12] => Mult1.IN19
b_im[12] => Mult3.IN19
b_im[13] => Mult1.IN18
b_im[13] => Mult3.IN18
b_im[14] => Mult1.IN17
b_im[14] => Mult3.IN17
b_im[15] => Mult1.IN16
b_im[15] => Mult3.IN16
m_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU3
clock => clock.IN3
reset => mu_do_en.ACLR
reset => bf2_do_en.ACLR
reset => bf2_count[0].ACLR
reset => bf2_count[1].ACLR
reset => bf2_count[2].ACLR
reset => bf2_count[3].ACLR
reset => bf2_count[4].ACLR
reset => bf2_count[5].ACLR
reset => bf2_sp_en.ACLR
reset => bf1_count[0].ACLR
reset => bf1_count[1].ACLR
reset => bf1_count[2].ACLR
reset => bf1_count[3].ACLR
reset => bf1_count[4].ACLR
reset => bf1_count[5].ACLR
reset => bf1_sp_en.ACLR
reset => di_count[0].ACLR
reset => di_count[1].ACLR
reset => di_count[2].ACLR
reset => di_count[3].ACLR
reset => di_count[4].ACLR
reset => di_count[5].ACLR
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_re[0] => bf1_x1_re[0].IN1
di_re[1] => bf1_x1_re[1].IN1
di_re[2] => bf1_x1_re[2].IN1
di_re[3] => bf1_x1_re[3].IN1
di_re[4] => bf1_x1_re[4].IN1
di_re[5] => bf1_x1_re[5].IN1
di_re[6] => bf1_x1_re[6].IN1
di_re[7] => bf1_x1_re[7].IN1
di_re[8] => bf1_x1_re[8].IN1
di_re[9] => bf1_x1_re[9].IN1
di_re[10] => bf1_x1_re[10].IN1
di_re[11] => bf1_x1_re[11].IN1
di_re[12] => bf1_x1_re[12].IN1
di_re[13] => bf1_x1_re[13].IN1
di_re[14] => bf1_x1_re[14].IN1
di_re[15] => bf1_x1_re[15].IN1
di_im[0] => bf1_x1_im[0].IN1
di_im[1] => bf1_x1_im[1].IN1
di_im[2] => bf1_x1_im[2].IN1
di_im[3] => bf1_x1_im[3].IN1
di_im[4] => bf1_x1_im[4].IN1
di_im[5] => bf1_x1_im[5].IN1
di_im[6] => bf1_x1_im[6].IN1
di_im[7] => bf1_x1_im[7].IN1
di_im[8] => bf1_x1_im[8].IN1
di_im[9] => bf1_x1_im[9].IN1
di_im[10] => bf1_x1_im[10].IN1
di_im[11] => bf1_x1_im[11].IN1
di_im[12] => bf1_x1_im[12].IN1
di_im[13] => bf1_x1_im[13].IN1
di_im[14] => bf1_x1_im[14].IN1
di_im[15] => bf1_x1_im[15].IN1
do_en <= bf2_do_en.DB_MAX_OUTPUT_PORT_TYPE
do_re[0] <= do_re[0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= do_re[1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= do_re[2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= do_re[3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= do_re[4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= do_re[5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= do_re[6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= do_re[7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= do_re[8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= do_re[9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= do_re[10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= do_re[11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= do_re[12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= do_re[13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= do_re[14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= do_re[15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= do_im[0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= do_im[1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= do_im[2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= do_im[3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= do_im[4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= do_im[5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= do_im[6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= do_im[7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= do_im[8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= do_im[9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= do_im[10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= do_im[11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= do_im[12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= do_im[13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= do_im[14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= do_im[15].DB_MAX_OUTPUT_PORT_TYPE
do_count[0] <= do_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[1] <= do_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[2] <= do_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[3] <= do_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[4] <= do_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[5] <= do_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[6] <= do_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[7] <= do_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU3|Butterfly:BF1
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU3|DelayBuffer:DB1
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[1][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[1][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[1][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[1][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[1][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[1][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[1][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[1][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[1][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[1][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[1][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[1][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[1][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[1][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[1][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[1][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[1][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[1][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[1][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[1][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[1][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[1][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[1][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[1][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[1][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[1][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[1][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[1][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[1][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[1][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[1][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[1][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU3|Butterfly:BF2
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add7.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU3|DelayBuffer:DB2
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[0][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[0][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[0][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[0][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[0][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[0][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[0][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[0][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[0][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[0][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[0][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[0][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[0][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[0][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[0][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[0][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[0][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[0][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[0][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[0][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[0][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[0][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[0][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[0][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[0][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[0][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[0][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[0][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[0][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[0][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[0][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[0][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU3|Twiddle:TW
clock => ff_im[0].CLK
clock => ff_im[1].CLK
clock => ff_im[2].CLK
clock => ff_im[3].CLK
clock => ff_im[4].CLK
clock => ff_im[5].CLK
clock => ff_im[6].CLK
clock => ff_im[7].CLK
clock => ff_im[8].CLK
clock => ff_im[9].CLK
clock => ff_im[10].CLK
clock => ff_im[11].CLK
clock => ff_im[12].CLK
clock => ff_im[13].CLK
clock => ff_im[14].CLK
clock => ff_im[15].CLK
clock => ff_re[0].CLK
clock => ff_re[1].CLK
clock => ff_re[2].CLK
clock => ff_re[3].CLK
clock => ff_re[4].CLK
clock => ff_re[5].CLK
clock => ff_re[6].CLK
clock => ff_re[7].CLK
clock => ff_re[8].CLK
clock => ff_re[9].CLK
clock => ff_re[10].CLK
clock => ff_re[11].CLK
clock => ff_re[12].CLK
clock => ff_re[13].CLK
clock => ff_re[14].CLK
clock => ff_re[15].CLK
addr[0] => Mux0.IN36
addr[0] => Mux1.IN36
addr[0] => Mux2.IN36
addr[0] => Mux3.IN36
addr[0] => Mux4.IN36
addr[0] => Mux5.IN36
addr[0] => Mux6.IN36
addr[0] => Mux7.IN36
addr[0] => Mux8.IN36
addr[0] => Mux9.IN36
addr[0] => Mux10.IN36
addr[0] => Mux11.IN36
addr[0] => Mux12.IN36
addr[0] => Mux13.IN36
addr[0] => Mux14.IN36
addr[0] => Mux15.IN36
addr[0] => Mux16.IN36
addr[0] => Mux17.IN36
addr[0] => Mux18.IN36
addr[0] => Mux19.IN36
addr[0] => Mux20.IN36
addr[0] => Mux21.IN36
addr[0] => Mux22.IN36
addr[0] => Mux23.IN36
addr[0] => Mux24.IN36
addr[0] => Mux25.IN36
addr[0] => Mux26.IN36
addr[0] => Mux27.IN36
addr[0] => Mux28.IN36
addr[0] => Mux29.IN36
addr[0] => Mux30.IN36
addr[0] => Mux31.IN36
addr[1] => Mux0.IN35
addr[1] => Mux1.IN35
addr[1] => Mux2.IN35
addr[1] => Mux3.IN35
addr[1] => Mux4.IN35
addr[1] => Mux5.IN35
addr[1] => Mux6.IN35
addr[1] => Mux7.IN35
addr[1] => Mux8.IN35
addr[1] => Mux9.IN35
addr[1] => Mux10.IN35
addr[1] => Mux11.IN35
addr[1] => Mux12.IN35
addr[1] => Mux13.IN35
addr[1] => Mux14.IN35
addr[1] => Mux15.IN35
addr[1] => Mux16.IN35
addr[1] => Mux17.IN35
addr[1] => Mux18.IN35
addr[1] => Mux19.IN35
addr[1] => Mux20.IN35
addr[1] => Mux21.IN35
addr[1] => Mux22.IN35
addr[1] => Mux23.IN35
addr[1] => Mux24.IN35
addr[1] => Mux25.IN35
addr[1] => Mux26.IN35
addr[1] => Mux27.IN35
addr[1] => Mux28.IN35
addr[1] => Mux29.IN35
addr[1] => Mux30.IN35
addr[1] => Mux31.IN35
addr[2] => Mux0.IN34
addr[2] => Mux1.IN34
addr[2] => Mux2.IN34
addr[2] => Mux3.IN34
addr[2] => Mux4.IN34
addr[2] => Mux5.IN34
addr[2] => Mux6.IN34
addr[2] => Mux7.IN34
addr[2] => Mux8.IN34
addr[2] => Mux9.IN34
addr[2] => Mux10.IN34
addr[2] => Mux11.IN34
addr[2] => Mux12.IN34
addr[2] => Mux13.IN34
addr[2] => Mux14.IN34
addr[2] => Mux15.IN34
addr[2] => Mux16.IN34
addr[2] => Mux17.IN34
addr[2] => Mux18.IN34
addr[2] => Mux19.IN34
addr[2] => Mux20.IN34
addr[2] => Mux21.IN34
addr[2] => Mux22.IN34
addr[2] => Mux23.IN34
addr[2] => Mux24.IN34
addr[2] => Mux25.IN34
addr[2] => Mux26.IN34
addr[2] => Mux27.IN34
addr[2] => Mux28.IN34
addr[2] => Mux29.IN34
addr[2] => Mux30.IN34
addr[2] => Mux31.IN34
addr[3] => Mux0.IN33
addr[3] => Mux1.IN33
addr[3] => Mux2.IN33
addr[3] => Mux3.IN33
addr[3] => Mux4.IN33
addr[3] => Mux5.IN33
addr[3] => Mux6.IN33
addr[3] => Mux7.IN33
addr[3] => Mux8.IN33
addr[3] => Mux9.IN33
addr[3] => Mux10.IN33
addr[3] => Mux11.IN33
addr[3] => Mux12.IN33
addr[3] => Mux13.IN33
addr[3] => Mux14.IN33
addr[3] => Mux15.IN33
addr[3] => Mux16.IN33
addr[3] => Mux17.IN33
addr[3] => Mux18.IN33
addr[3] => Mux19.IN33
addr[3] => Mux20.IN33
addr[3] => Mux21.IN33
addr[3] => Mux22.IN33
addr[3] => Mux23.IN33
addr[3] => Mux24.IN33
addr[3] => Mux25.IN33
addr[3] => Mux26.IN33
addr[3] => Mux27.IN33
addr[3] => Mux28.IN33
addr[3] => Mux29.IN33
addr[3] => Mux30.IN33
addr[3] => Mux31.IN33
addr[4] => Mux0.IN32
addr[4] => Mux1.IN32
addr[4] => Mux2.IN32
addr[4] => Mux3.IN32
addr[4] => Mux4.IN32
addr[4] => Mux5.IN32
addr[4] => Mux6.IN32
addr[4] => Mux7.IN32
addr[4] => Mux8.IN32
addr[4] => Mux9.IN32
addr[4] => Mux10.IN32
addr[4] => Mux11.IN32
addr[4] => Mux12.IN32
addr[4] => Mux13.IN32
addr[4] => Mux14.IN32
addr[4] => Mux15.IN32
addr[4] => Mux16.IN32
addr[4] => Mux17.IN32
addr[4] => Mux18.IN32
addr[4] => Mux19.IN32
addr[4] => Mux20.IN32
addr[4] => Mux21.IN32
addr[4] => Mux22.IN32
addr[4] => Mux23.IN32
addr[4] => Mux24.IN32
addr[4] => Mux25.IN32
addr[4] => Mux26.IN32
addr[4] => Mux27.IN32
addr[4] => Mux28.IN32
addr[4] => Mux29.IN32
addr[4] => Mux30.IN32
addr[4] => Mux31.IN32
addr[5] => Mux0.IN31
addr[5] => Mux1.IN31
addr[5] => Mux2.IN31
addr[5] => Mux3.IN31
addr[5] => Mux4.IN31
addr[5] => Mux5.IN31
addr[5] => Mux6.IN31
addr[5] => Mux7.IN31
addr[5] => Mux8.IN31
addr[5] => Mux9.IN31
addr[5] => Mux10.IN31
addr[5] => Mux11.IN31
addr[5] => Mux12.IN31
addr[5] => Mux13.IN31
addr[5] => Mux14.IN31
addr[5] => Mux15.IN31
addr[5] => Mux16.IN31
addr[5] => Mux17.IN31
addr[5] => Mux18.IN31
addr[5] => Mux19.IN31
addr[5] => Mux20.IN31
addr[5] => Mux21.IN31
addr[5] => Mux22.IN31
addr[5] => Mux23.IN31
addr[5] => Mux24.IN31
addr[5] => Mux25.IN31
addr[5] => Mux26.IN31
addr[5] => Mux27.IN31
addr[5] => Mux28.IN31
addr[5] => Mux29.IN31
addr[5] => Mux30.IN31
addr[5] => Mux31.IN31
tw_re[0] <= ff_re[0].DB_MAX_OUTPUT_PORT_TYPE
tw_re[1] <= ff_re[1].DB_MAX_OUTPUT_PORT_TYPE
tw_re[2] <= ff_re[2].DB_MAX_OUTPUT_PORT_TYPE
tw_re[3] <= ff_re[3].DB_MAX_OUTPUT_PORT_TYPE
tw_re[4] <= ff_re[4].DB_MAX_OUTPUT_PORT_TYPE
tw_re[5] <= ff_re[5].DB_MAX_OUTPUT_PORT_TYPE
tw_re[6] <= ff_re[6].DB_MAX_OUTPUT_PORT_TYPE
tw_re[7] <= ff_re[7].DB_MAX_OUTPUT_PORT_TYPE
tw_re[8] <= ff_re[8].DB_MAX_OUTPUT_PORT_TYPE
tw_re[9] <= ff_re[9].DB_MAX_OUTPUT_PORT_TYPE
tw_re[10] <= ff_re[10].DB_MAX_OUTPUT_PORT_TYPE
tw_re[11] <= ff_re[11].DB_MAX_OUTPUT_PORT_TYPE
tw_re[12] <= ff_re[12].DB_MAX_OUTPUT_PORT_TYPE
tw_re[13] <= ff_re[13].DB_MAX_OUTPUT_PORT_TYPE
tw_re[14] <= ff_re[14].DB_MAX_OUTPUT_PORT_TYPE
tw_re[15] <= ff_re[15].DB_MAX_OUTPUT_PORT_TYPE
tw_im[0] <= ff_im[0].DB_MAX_OUTPUT_PORT_TYPE
tw_im[1] <= ff_im[1].DB_MAX_OUTPUT_PORT_TYPE
tw_im[2] <= ff_im[2].DB_MAX_OUTPUT_PORT_TYPE
tw_im[3] <= ff_im[3].DB_MAX_OUTPUT_PORT_TYPE
tw_im[4] <= ff_im[4].DB_MAX_OUTPUT_PORT_TYPE
tw_im[5] <= ff_im[5].DB_MAX_OUTPUT_PORT_TYPE
tw_im[6] <= ff_im[6].DB_MAX_OUTPUT_PORT_TYPE
tw_im[7] <= ff_im[7].DB_MAX_OUTPUT_PORT_TYPE
tw_im[8] <= ff_im[8].DB_MAX_OUTPUT_PORT_TYPE
tw_im[9] <= ff_im[9].DB_MAX_OUTPUT_PORT_TYPE
tw_im[10] <= ff_im[10].DB_MAX_OUTPUT_PORT_TYPE
tw_im[11] <= ff_im[11].DB_MAX_OUTPUT_PORT_TYPE
tw_im[12] <= ff_im[12].DB_MAX_OUTPUT_PORT_TYPE
tw_im[13] <= ff_im[13].DB_MAX_OUTPUT_PORT_TYPE
tw_im[14] <= ff_im[14].DB_MAX_OUTPUT_PORT_TYPE
tw_im[15] <= ff_im[15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU3|Multiply:MU
a_re[0] => Mult0.IN15
a_re[0] => Mult1.IN15
a_re[1] => Mult0.IN14
a_re[1] => Mult1.IN14
a_re[2] => Mult0.IN13
a_re[2] => Mult1.IN13
a_re[3] => Mult0.IN12
a_re[3] => Mult1.IN12
a_re[4] => Mult0.IN11
a_re[4] => Mult1.IN11
a_re[5] => Mult0.IN10
a_re[5] => Mult1.IN10
a_re[6] => Mult0.IN9
a_re[6] => Mult1.IN9
a_re[7] => Mult0.IN8
a_re[7] => Mult1.IN8
a_re[8] => Mult0.IN7
a_re[8] => Mult1.IN7
a_re[9] => Mult0.IN6
a_re[9] => Mult1.IN6
a_re[10] => Mult0.IN5
a_re[10] => Mult1.IN5
a_re[11] => Mult0.IN4
a_re[11] => Mult1.IN4
a_re[12] => Mult0.IN3
a_re[12] => Mult1.IN3
a_re[13] => Mult0.IN2
a_re[13] => Mult1.IN2
a_re[14] => Mult0.IN1
a_re[14] => Mult1.IN1
a_re[15] => Mult0.IN0
a_re[15] => Mult1.IN0
a_im[0] => Mult2.IN15
a_im[0] => Mult3.IN15
a_im[1] => Mult2.IN14
a_im[1] => Mult3.IN14
a_im[2] => Mult2.IN13
a_im[2] => Mult3.IN13
a_im[3] => Mult2.IN12
a_im[3] => Mult3.IN12
a_im[4] => Mult2.IN11
a_im[4] => Mult3.IN11
a_im[5] => Mult2.IN10
a_im[5] => Mult3.IN10
a_im[6] => Mult2.IN9
a_im[6] => Mult3.IN9
a_im[7] => Mult2.IN8
a_im[7] => Mult3.IN8
a_im[8] => Mult2.IN7
a_im[8] => Mult3.IN7
a_im[9] => Mult2.IN6
a_im[9] => Mult3.IN6
a_im[10] => Mult2.IN5
a_im[10] => Mult3.IN5
a_im[11] => Mult2.IN4
a_im[11] => Mult3.IN4
a_im[12] => Mult2.IN3
a_im[12] => Mult3.IN3
a_im[13] => Mult2.IN2
a_im[13] => Mult3.IN2
a_im[14] => Mult2.IN1
a_im[14] => Mult3.IN1
a_im[15] => Mult2.IN0
a_im[15] => Mult3.IN0
b_re[0] => Mult0.IN31
b_re[0] => Mult2.IN31
b_re[1] => Mult0.IN30
b_re[1] => Mult2.IN30
b_re[2] => Mult0.IN29
b_re[2] => Mult2.IN29
b_re[3] => Mult0.IN28
b_re[3] => Mult2.IN28
b_re[4] => Mult0.IN27
b_re[4] => Mult2.IN27
b_re[5] => Mult0.IN26
b_re[5] => Mult2.IN26
b_re[6] => Mult0.IN25
b_re[6] => Mult2.IN25
b_re[7] => Mult0.IN24
b_re[7] => Mult2.IN24
b_re[8] => Mult0.IN23
b_re[8] => Mult2.IN23
b_re[9] => Mult0.IN22
b_re[9] => Mult2.IN22
b_re[10] => Mult0.IN21
b_re[10] => Mult2.IN21
b_re[11] => Mult0.IN20
b_re[11] => Mult2.IN20
b_re[12] => Mult0.IN19
b_re[12] => Mult2.IN19
b_re[13] => Mult0.IN18
b_re[13] => Mult2.IN18
b_re[14] => Mult0.IN17
b_re[14] => Mult2.IN17
b_re[15] => Mult0.IN16
b_re[15] => Mult2.IN16
b_im[0] => Mult1.IN31
b_im[0] => Mult3.IN31
b_im[1] => Mult1.IN30
b_im[1] => Mult3.IN30
b_im[2] => Mult1.IN29
b_im[2] => Mult3.IN29
b_im[3] => Mult1.IN28
b_im[3] => Mult3.IN28
b_im[4] => Mult1.IN27
b_im[4] => Mult3.IN27
b_im[5] => Mult1.IN26
b_im[5] => Mult3.IN26
b_im[6] => Mult1.IN25
b_im[6] => Mult3.IN25
b_im[7] => Mult1.IN24
b_im[7] => Mult3.IN24
b_im[8] => Mult1.IN23
b_im[8] => Mult3.IN23
b_im[9] => Mult1.IN22
b_im[9] => Mult3.IN22
b_im[10] => Mult1.IN21
b_im[10] => Mult3.IN21
b_im[11] => Mult1.IN20
b_im[11] => Mult3.IN20
b_im[12] => Mult1.IN19
b_im[12] => Mult3.IN19
b_im[13] => Mult1.IN18
b_im[13] => Mult3.IN18
b_im[14] => Mult1.IN17
b_im[14] => Mult3.IN17
b_im[15] => Mult1.IN16
b_im[15] => Mult3.IN16
m_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|ReverseBitOrder:ReorderFFT
clock => do_en~reg0.CLK
clock => do_count[0]~reg0.CLK
clock => do_count[1]~reg0.CLK
clock => do_count[2]~reg0.CLK
clock => do_count[3]~reg0.CLK
clock => do_count[4]~reg0.CLK
clock => do_count[5]~reg0.CLK
clock => do_count[6]~reg0.CLK
clock => do_count[7]~reg0.CLK
clock => buf_im[63][0].CLK
clock => buf_im[63][1].CLK
clock => buf_im[63][2].CLK
clock => buf_im[63][3].CLK
clock => buf_im[63][4].CLK
clock => buf_im[63][5].CLK
clock => buf_im[63][6].CLK
clock => buf_im[63][7].CLK
clock => buf_im[63][8].CLK
clock => buf_im[63][9].CLK
clock => buf_im[63][10].CLK
clock => buf_im[63][11].CLK
clock => buf_im[63][12].CLK
clock => buf_im[63][13].CLK
clock => buf_im[63][14].CLK
clock => buf_im[63][15].CLK
clock => buf_im[62][0].CLK
clock => buf_im[62][1].CLK
clock => buf_im[62][2].CLK
clock => buf_im[62][3].CLK
clock => buf_im[62][4].CLK
clock => buf_im[62][5].CLK
clock => buf_im[62][6].CLK
clock => buf_im[62][7].CLK
clock => buf_im[62][8].CLK
clock => buf_im[62][9].CLK
clock => buf_im[62][10].CLK
clock => buf_im[62][11].CLK
clock => buf_im[62][12].CLK
clock => buf_im[62][13].CLK
clock => buf_im[62][14].CLK
clock => buf_im[62][15].CLK
clock => buf_im[61][0].CLK
clock => buf_im[61][1].CLK
clock => buf_im[61][2].CLK
clock => buf_im[61][3].CLK
clock => buf_im[61][4].CLK
clock => buf_im[61][5].CLK
clock => buf_im[61][6].CLK
clock => buf_im[61][7].CLK
clock => buf_im[61][8].CLK
clock => buf_im[61][9].CLK
clock => buf_im[61][10].CLK
clock => buf_im[61][11].CLK
clock => buf_im[61][12].CLK
clock => buf_im[61][13].CLK
clock => buf_im[61][14].CLK
clock => buf_im[61][15].CLK
clock => buf_im[60][0].CLK
clock => buf_im[60][1].CLK
clock => buf_im[60][2].CLK
clock => buf_im[60][3].CLK
clock => buf_im[60][4].CLK
clock => buf_im[60][5].CLK
clock => buf_im[60][6].CLK
clock => buf_im[60][7].CLK
clock => buf_im[60][8].CLK
clock => buf_im[60][9].CLK
clock => buf_im[60][10].CLK
clock => buf_im[60][11].CLK
clock => buf_im[60][12].CLK
clock => buf_im[60][13].CLK
clock => buf_im[60][14].CLK
clock => buf_im[60][15].CLK
clock => buf_im[59][0].CLK
clock => buf_im[59][1].CLK
clock => buf_im[59][2].CLK
clock => buf_im[59][3].CLK
clock => buf_im[59][4].CLK
clock => buf_im[59][5].CLK
clock => buf_im[59][6].CLK
clock => buf_im[59][7].CLK
clock => buf_im[59][8].CLK
clock => buf_im[59][9].CLK
clock => buf_im[59][10].CLK
clock => buf_im[59][11].CLK
clock => buf_im[59][12].CLK
clock => buf_im[59][13].CLK
clock => buf_im[59][14].CLK
clock => buf_im[59][15].CLK
clock => buf_im[58][0].CLK
clock => buf_im[58][1].CLK
clock => buf_im[58][2].CLK
clock => buf_im[58][3].CLK
clock => buf_im[58][4].CLK
clock => buf_im[58][5].CLK
clock => buf_im[58][6].CLK
clock => buf_im[58][7].CLK
clock => buf_im[58][8].CLK
clock => buf_im[58][9].CLK
clock => buf_im[58][10].CLK
clock => buf_im[58][11].CLK
clock => buf_im[58][12].CLK
clock => buf_im[58][13].CLK
clock => buf_im[58][14].CLK
clock => buf_im[58][15].CLK
clock => buf_im[57][0].CLK
clock => buf_im[57][1].CLK
clock => buf_im[57][2].CLK
clock => buf_im[57][3].CLK
clock => buf_im[57][4].CLK
clock => buf_im[57][5].CLK
clock => buf_im[57][6].CLK
clock => buf_im[57][7].CLK
clock => buf_im[57][8].CLK
clock => buf_im[57][9].CLK
clock => buf_im[57][10].CLK
clock => buf_im[57][11].CLK
clock => buf_im[57][12].CLK
clock => buf_im[57][13].CLK
clock => buf_im[57][14].CLK
clock => buf_im[57][15].CLK
clock => buf_im[56][0].CLK
clock => buf_im[56][1].CLK
clock => buf_im[56][2].CLK
clock => buf_im[56][3].CLK
clock => buf_im[56][4].CLK
clock => buf_im[56][5].CLK
clock => buf_im[56][6].CLK
clock => buf_im[56][7].CLK
clock => buf_im[56][8].CLK
clock => buf_im[56][9].CLK
clock => buf_im[56][10].CLK
clock => buf_im[56][11].CLK
clock => buf_im[56][12].CLK
clock => buf_im[56][13].CLK
clock => buf_im[56][14].CLK
clock => buf_im[56][15].CLK
clock => buf_im[55][0].CLK
clock => buf_im[55][1].CLK
clock => buf_im[55][2].CLK
clock => buf_im[55][3].CLK
clock => buf_im[55][4].CLK
clock => buf_im[55][5].CLK
clock => buf_im[55][6].CLK
clock => buf_im[55][7].CLK
clock => buf_im[55][8].CLK
clock => buf_im[55][9].CLK
clock => buf_im[55][10].CLK
clock => buf_im[55][11].CLK
clock => buf_im[55][12].CLK
clock => buf_im[55][13].CLK
clock => buf_im[55][14].CLK
clock => buf_im[55][15].CLK
clock => buf_im[54][0].CLK
clock => buf_im[54][1].CLK
clock => buf_im[54][2].CLK
clock => buf_im[54][3].CLK
clock => buf_im[54][4].CLK
clock => buf_im[54][5].CLK
clock => buf_im[54][6].CLK
clock => buf_im[54][7].CLK
clock => buf_im[54][8].CLK
clock => buf_im[54][9].CLK
clock => buf_im[54][10].CLK
clock => buf_im[54][11].CLK
clock => buf_im[54][12].CLK
clock => buf_im[54][13].CLK
clock => buf_im[54][14].CLK
clock => buf_im[54][15].CLK
clock => buf_im[53][0].CLK
clock => buf_im[53][1].CLK
clock => buf_im[53][2].CLK
clock => buf_im[53][3].CLK
clock => buf_im[53][4].CLK
clock => buf_im[53][5].CLK
clock => buf_im[53][6].CLK
clock => buf_im[53][7].CLK
clock => buf_im[53][8].CLK
clock => buf_im[53][9].CLK
clock => buf_im[53][10].CLK
clock => buf_im[53][11].CLK
clock => buf_im[53][12].CLK
clock => buf_im[53][13].CLK
clock => buf_im[53][14].CLK
clock => buf_im[53][15].CLK
clock => buf_im[52][0].CLK
clock => buf_im[52][1].CLK
clock => buf_im[52][2].CLK
clock => buf_im[52][3].CLK
clock => buf_im[52][4].CLK
clock => buf_im[52][5].CLK
clock => buf_im[52][6].CLK
clock => buf_im[52][7].CLK
clock => buf_im[52][8].CLK
clock => buf_im[52][9].CLK
clock => buf_im[52][10].CLK
clock => buf_im[52][11].CLK
clock => buf_im[52][12].CLK
clock => buf_im[52][13].CLK
clock => buf_im[52][14].CLK
clock => buf_im[52][15].CLK
clock => buf_im[51][0].CLK
clock => buf_im[51][1].CLK
clock => buf_im[51][2].CLK
clock => buf_im[51][3].CLK
clock => buf_im[51][4].CLK
clock => buf_im[51][5].CLK
clock => buf_im[51][6].CLK
clock => buf_im[51][7].CLK
clock => buf_im[51][8].CLK
clock => buf_im[51][9].CLK
clock => buf_im[51][10].CLK
clock => buf_im[51][11].CLK
clock => buf_im[51][12].CLK
clock => buf_im[51][13].CLK
clock => buf_im[51][14].CLK
clock => buf_im[51][15].CLK
clock => buf_im[50][0].CLK
clock => buf_im[50][1].CLK
clock => buf_im[50][2].CLK
clock => buf_im[50][3].CLK
clock => buf_im[50][4].CLK
clock => buf_im[50][5].CLK
clock => buf_im[50][6].CLK
clock => buf_im[50][7].CLK
clock => buf_im[50][8].CLK
clock => buf_im[50][9].CLK
clock => buf_im[50][10].CLK
clock => buf_im[50][11].CLK
clock => buf_im[50][12].CLK
clock => buf_im[50][13].CLK
clock => buf_im[50][14].CLK
clock => buf_im[50][15].CLK
clock => buf_im[49][0].CLK
clock => buf_im[49][1].CLK
clock => buf_im[49][2].CLK
clock => buf_im[49][3].CLK
clock => buf_im[49][4].CLK
clock => buf_im[49][5].CLK
clock => buf_im[49][6].CLK
clock => buf_im[49][7].CLK
clock => buf_im[49][8].CLK
clock => buf_im[49][9].CLK
clock => buf_im[49][10].CLK
clock => buf_im[49][11].CLK
clock => buf_im[49][12].CLK
clock => buf_im[49][13].CLK
clock => buf_im[49][14].CLK
clock => buf_im[49][15].CLK
clock => buf_im[48][0].CLK
clock => buf_im[48][1].CLK
clock => buf_im[48][2].CLK
clock => buf_im[48][3].CLK
clock => buf_im[48][4].CLK
clock => buf_im[48][5].CLK
clock => buf_im[48][6].CLK
clock => buf_im[48][7].CLK
clock => buf_im[48][8].CLK
clock => buf_im[48][9].CLK
clock => buf_im[48][10].CLK
clock => buf_im[48][11].CLK
clock => buf_im[48][12].CLK
clock => buf_im[48][13].CLK
clock => buf_im[48][14].CLK
clock => buf_im[48][15].CLK
clock => buf_im[47][0].CLK
clock => buf_im[47][1].CLK
clock => buf_im[47][2].CLK
clock => buf_im[47][3].CLK
clock => buf_im[47][4].CLK
clock => buf_im[47][5].CLK
clock => buf_im[47][6].CLK
clock => buf_im[47][7].CLK
clock => buf_im[47][8].CLK
clock => buf_im[47][9].CLK
clock => buf_im[47][10].CLK
clock => buf_im[47][11].CLK
clock => buf_im[47][12].CLK
clock => buf_im[47][13].CLK
clock => buf_im[47][14].CLK
clock => buf_im[47][15].CLK
clock => buf_im[46][0].CLK
clock => buf_im[46][1].CLK
clock => buf_im[46][2].CLK
clock => buf_im[46][3].CLK
clock => buf_im[46][4].CLK
clock => buf_im[46][5].CLK
clock => buf_im[46][6].CLK
clock => buf_im[46][7].CLK
clock => buf_im[46][8].CLK
clock => buf_im[46][9].CLK
clock => buf_im[46][10].CLK
clock => buf_im[46][11].CLK
clock => buf_im[46][12].CLK
clock => buf_im[46][13].CLK
clock => buf_im[46][14].CLK
clock => buf_im[46][15].CLK
clock => buf_im[45][0].CLK
clock => buf_im[45][1].CLK
clock => buf_im[45][2].CLK
clock => buf_im[45][3].CLK
clock => buf_im[45][4].CLK
clock => buf_im[45][5].CLK
clock => buf_im[45][6].CLK
clock => buf_im[45][7].CLK
clock => buf_im[45][8].CLK
clock => buf_im[45][9].CLK
clock => buf_im[45][10].CLK
clock => buf_im[45][11].CLK
clock => buf_im[45][12].CLK
clock => buf_im[45][13].CLK
clock => buf_im[45][14].CLK
clock => buf_im[45][15].CLK
clock => buf_im[44][0].CLK
clock => buf_im[44][1].CLK
clock => buf_im[44][2].CLK
clock => buf_im[44][3].CLK
clock => buf_im[44][4].CLK
clock => buf_im[44][5].CLK
clock => buf_im[44][6].CLK
clock => buf_im[44][7].CLK
clock => buf_im[44][8].CLK
clock => buf_im[44][9].CLK
clock => buf_im[44][10].CLK
clock => buf_im[44][11].CLK
clock => buf_im[44][12].CLK
clock => buf_im[44][13].CLK
clock => buf_im[44][14].CLK
clock => buf_im[44][15].CLK
clock => buf_im[43][0].CLK
clock => buf_im[43][1].CLK
clock => buf_im[43][2].CLK
clock => buf_im[43][3].CLK
clock => buf_im[43][4].CLK
clock => buf_im[43][5].CLK
clock => buf_im[43][6].CLK
clock => buf_im[43][7].CLK
clock => buf_im[43][8].CLK
clock => buf_im[43][9].CLK
clock => buf_im[43][10].CLK
clock => buf_im[43][11].CLK
clock => buf_im[43][12].CLK
clock => buf_im[43][13].CLK
clock => buf_im[43][14].CLK
clock => buf_im[43][15].CLK
clock => buf_im[42][0].CLK
clock => buf_im[42][1].CLK
clock => buf_im[42][2].CLK
clock => buf_im[42][3].CLK
clock => buf_im[42][4].CLK
clock => buf_im[42][5].CLK
clock => buf_im[42][6].CLK
clock => buf_im[42][7].CLK
clock => buf_im[42][8].CLK
clock => buf_im[42][9].CLK
clock => buf_im[42][10].CLK
clock => buf_im[42][11].CLK
clock => buf_im[42][12].CLK
clock => buf_im[42][13].CLK
clock => buf_im[42][14].CLK
clock => buf_im[42][15].CLK
clock => buf_im[41][0].CLK
clock => buf_im[41][1].CLK
clock => buf_im[41][2].CLK
clock => buf_im[41][3].CLK
clock => buf_im[41][4].CLK
clock => buf_im[41][5].CLK
clock => buf_im[41][6].CLK
clock => buf_im[41][7].CLK
clock => buf_im[41][8].CLK
clock => buf_im[41][9].CLK
clock => buf_im[41][10].CLK
clock => buf_im[41][11].CLK
clock => buf_im[41][12].CLK
clock => buf_im[41][13].CLK
clock => buf_im[41][14].CLK
clock => buf_im[41][15].CLK
clock => buf_im[40][0].CLK
clock => buf_im[40][1].CLK
clock => buf_im[40][2].CLK
clock => buf_im[40][3].CLK
clock => buf_im[40][4].CLK
clock => buf_im[40][5].CLK
clock => buf_im[40][6].CLK
clock => buf_im[40][7].CLK
clock => buf_im[40][8].CLK
clock => buf_im[40][9].CLK
clock => buf_im[40][10].CLK
clock => buf_im[40][11].CLK
clock => buf_im[40][12].CLK
clock => buf_im[40][13].CLK
clock => buf_im[40][14].CLK
clock => buf_im[40][15].CLK
clock => buf_im[39][0].CLK
clock => buf_im[39][1].CLK
clock => buf_im[39][2].CLK
clock => buf_im[39][3].CLK
clock => buf_im[39][4].CLK
clock => buf_im[39][5].CLK
clock => buf_im[39][6].CLK
clock => buf_im[39][7].CLK
clock => buf_im[39][8].CLK
clock => buf_im[39][9].CLK
clock => buf_im[39][10].CLK
clock => buf_im[39][11].CLK
clock => buf_im[39][12].CLK
clock => buf_im[39][13].CLK
clock => buf_im[39][14].CLK
clock => buf_im[39][15].CLK
clock => buf_im[38][0].CLK
clock => buf_im[38][1].CLK
clock => buf_im[38][2].CLK
clock => buf_im[38][3].CLK
clock => buf_im[38][4].CLK
clock => buf_im[38][5].CLK
clock => buf_im[38][6].CLK
clock => buf_im[38][7].CLK
clock => buf_im[38][8].CLK
clock => buf_im[38][9].CLK
clock => buf_im[38][10].CLK
clock => buf_im[38][11].CLK
clock => buf_im[38][12].CLK
clock => buf_im[38][13].CLK
clock => buf_im[38][14].CLK
clock => buf_im[38][15].CLK
clock => buf_im[37][0].CLK
clock => buf_im[37][1].CLK
clock => buf_im[37][2].CLK
clock => buf_im[37][3].CLK
clock => buf_im[37][4].CLK
clock => buf_im[37][5].CLK
clock => buf_im[37][6].CLK
clock => buf_im[37][7].CLK
clock => buf_im[37][8].CLK
clock => buf_im[37][9].CLK
clock => buf_im[37][10].CLK
clock => buf_im[37][11].CLK
clock => buf_im[37][12].CLK
clock => buf_im[37][13].CLK
clock => buf_im[37][14].CLK
clock => buf_im[37][15].CLK
clock => buf_im[36][0].CLK
clock => buf_im[36][1].CLK
clock => buf_im[36][2].CLK
clock => buf_im[36][3].CLK
clock => buf_im[36][4].CLK
clock => buf_im[36][5].CLK
clock => buf_im[36][6].CLK
clock => buf_im[36][7].CLK
clock => buf_im[36][8].CLK
clock => buf_im[36][9].CLK
clock => buf_im[36][10].CLK
clock => buf_im[36][11].CLK
clock => buf_im[36][12].CLK
clock => buf_im[36][13].CLK
clock => buf_im[36][14].CLK
clock => buf_im[36][15].CLK
clock => buf_im[35][0].CLK
clock => buf_im[35][1].CLK
clock => buf_im[35][2].CLK
clock => buf_im[35][3].CLK
clock => buf_im[35][4].CLK
clock => buf_im[35][5].CLK
clock => buf_im[35][6].CLK
clock => buf_im[35][7].CLK
clock => buf_im[35][8].CLK
clock => buf_im[35][9].CLK
clock => buf_im[35][10].CLK
clock => buf_im[35][11].CLK
clock => buf_im[35][12].CLK
clock => buf_im[35][13].CLK
clock => buf_im[35][14].CLK
clock => buf_im[35][15].CLK
clock => buf_im[34][0].CLK
clock => buf_im[34][1].CLK
clock => buf_im[34][2].CLK
clock => buf_im[34][3].CLK
clock => buf_im[34][4].CLK
clock => buf_im[34][5].CLK
clock => buf_im[34][6].CLK
clock => buf_im[34][7].CLK
clock => buf_im[34][8].CLK
clock => buf_im[34][9].CLK
clock => buf_im[34][10].CLK
clock => buf_im[34][11].CLK
clock => buf_im[34][12].CLK
clock => buf_im[34][13].CLK
clock => buf_im[34][14].CLK
clock => buf_im[34][15].CLK
clock => buf_im[33][0].CLK
clock => buf_im[33][1].CLK
clock => buf_im[33][2].CLK
clock => buf_im[33][3].CLK
clock => buf_im[33][4].CLK
clock => buf_im[33][5].CLK
clock => buf_im[33][6].CLK
clock => buf_im[33][7].CLK
clock => buf_im[33][8].CLK
clock => buf_im[33][9].CLK
clock => buf_im[33][10].CLK
clock => buf_im[33][11].CLK
clock => buf_im[33][12].CLK
clock => buf_im[33][13].CLK
clock => buf_im[33][14].CLK
clock => buf_im[33][15].CLK
clock => buf_im[32][0].CLK
clock => buf_im[32][1].CLK
clock => buf_im[32][2].CLK
clock => buf_im[32][3].CLK
clock => buf_im[32][4].CLK
clock => buf_im[32][5].CLK
clock => buf_im[32][6].CLK
clock => buf_im[32][7].CLK
clock => buf_im[32][8].CLK
clock => buf_im[32][9].CLK
clock => buf_im[32][10].CLK
clock => buf_im[32][11].CLK
clock => buf_im[32][12].CLK
clock => buf_im[32][13].CLK
clock => buf_im[32][14].CLK
clock => buf_im[32][15].CLK
clock => buf_im[31][0].CLK
clock => buf_im[31][1].CLK
clock => buf_im[31][2].CLK
clock => buf_im[31][3].CLK
clock => buf_im[31][4].CLK
clock => buf_im[31][5].CLK
clock => buf_im[31][6].CLK
clock => buf_im[31][7].CLK
clock => buf_im[31][8].CLK
clock => buf_im[31][9].CLK
clock => buf_im[31][10].CLK
clock => buf_im[31][11].CLK
clock => buf_im[31][12].CLK
clock => buf_im[31][13].CLK
clock => buf_im[31][14].CLK
clock => buf_im[31][15].CLK
clock => buf_im[30][0].CLK
clock => buf_im[30][1].CLK
clock => buf_im[30][2].CLK
clock => buf_im[30][3].CLK
clock => buf_im[30][4].CLK
clock => buf_im[30][5].CLK
clock => buf_im[30][6].CLK
clock => buf_im[30][7].CLK
clock => buf_im[30][8].CLK
clock => buf_im[30][9].CLK
clock => buf_im[30][10].CLK
clock => buf_im[30][11].CLK
clock => buf_im[30][12].CLK
clock => buf_im[30][13].CLK
clock => buf_im[30][14].CLK
clock => buf_im[30][15].CLK
clock => buf_im[29][0].CLK
clock => buf_im[29][1].CLK
clock => buf_im[29][2].CLK
clock => buf_im[29][3].CLK
clock => buf_im[29][4].CLK
clock => buf_im[29][5].CLK
clock => buf_im[29][6].CLK
clock => buf_im[29][7].CLK
clock => buf_im[29][8].CLK
clock => buf_im[29][9].CLK
clock => buf_im[29][10].CLK
clock => buf_im[29][11].CLK
clock => buf_im[29][12].CLK
clock => buf_im[29][13].CLK
clock => buf_im[29][14].CLK
clock => buf_im[29][15].CLK
clock => buf_im[28][0].CLK
clock => buf_im[28][1].CLK
clock => buf_im[28][2].CLK
clock => buf_im[28][3].CLK
clock => buf_im[28][4].CLK
clock => buf_im[28][5].CLK
clock => buf_im[28][6].CLK
clock => buf_im[28][7].CLK
clock => buf_im[28][8].CLK
clock => buf_im[28][9].CLK
clock => buf_im[28][10].CLK
clock => buf_im[28][11].CLK
clock => buf_im[28][12].CLK
clock => buf_im[28][13].CLK
clock => buf_im[28][14].CLK
clock => buf_im[28][15].CLK
clock => buf_im[27][0].CLK
clock => buf_im[27][1].CLK
clock => buf_im[27][2].CLK
clock => buf_im[27][3].CLK
clock => buf_im[27][4].CLK
clock => buf_im[27][5].CLK
clock => buf_im[27][6].CLK
clock => buf_im[27][7].CLK
clock => buf_im[27][8].CLK
clock => buf_im[27][9].CLK
clock => buf_im[27][10].CLK
clock => buf_im[27][11].CLK
clock => buf_im[27][12].CLK
clock => buf_im[27][13].CLK
clock => buf_im[27][14].CLK
clock => buf_im[27][15].CLK
clock => buf_im[26][0].CLK
clock => buf_im[26][1].CLK
clock => buf_im[26][2].CLK
clock => buf_im[26][3].CLK
clock => buf_im[26][4].CLK
clock => buf_im[26][5].CLK
clock => buf_im[26][6].CLK
clock => buf_im[26][7].CLK
clock => buf_im[26][8].CLK
clock => buf_im[26][9].CLK
clock => buf_im[26][10].CLK
clock => buf_im[26][11].CLK
clock => buf_im[26][12].CLK
clock => buf_im[26][13].CLK
clock => buf_im[26][14].CLK
clock => buf_im[26][15].CLK
clock => buf_im[25][0].CLK
clock => buf_im[25][1].CLK
clock => buf_im[25][2].CLK
clock => buf_im[25][3].CLK
clock => buf_im[25][4].CLK
clock => buf_im[25][5].CLK
clock => buf_im[25][6].CLK
clock => buf_im[25][7].CLK
clock => buf_im[25][8].CLK
clock => buf_im[25][9].CLK
clock => buf_im[25][10].CLK
clock => buf_im[25][11].CLK
clock => buf_im[25][12].CLK
clock => buf_im[25][13].CLK
clock => buf_im[25][14].CLK
clock => buf_im[25][15].CLK
clock => buf_im[24][0].CLK
clock => buf_im[24][1].CLK
clock => buf_im[24][2].CLK
clock => buf_im[24][3].CLK
clock => buf_im[24][4].CLK
clock => buf_im[24][5].CLK
clock => buf_im[24][6].CLK
clock => buf_im[24][7].CLK
clock => buf_im[24][8].CLK
clock => buf_im[24][9].CLK
clock => buf_im[24][10].CLK
clock => buf_im[24][11].CLK
clock => buf_im[24][12].CLK
clock => buf_im[24][13].CLK
clock => buf_im[24][14].CLK
clock => buf_im[24][15].CLK
clock => buf_im[23][0].CLK
clock => buf_im[23][1].CLK
clock => buf_im[23][2].CLK
clock => buf_im[23][3].CLK
clock => buf_im[23][4].CLK
clock => buf_im[23][5].CLK
clock => buf_im[23][6].CLK
clock => buf_im[23][7].CLK
clock => buf_im[23][8].CLK
clock => buf_im[23][9].CLK
clock => buf_im[23][10].CLK
clock => buf_im[23][11].CLK
clock => buf_im[23][12].CLK
clock => buf_im[23][13].CLK
clock => buf_im[23][14].CLK
clock => buf_im[23][15].CLK
clock => buf_im[22][0].CLK
clock => buf_im[22][1].CLK
clock => buf_im[22][2].CLK
clock => buf_im[22][3].CLK
clock => buf_im[22][4].CLK
clock => buf_im[22][5].CLK
clock => buf_im[22][6].CLK
clock => buf_im[22][7].CLK
clock => buf_im[22][8].CLK
clock => buf_im[22][9].CLK
clock => buf_im[22][10].CLK
clock => buf_im[22][11].CLK
clock => buf_im[22][12].CLK
clock => buf_im[22][13].CLK
clock => buf_im[22][14].CLK
clock => buf_im[22][15].CLK
clock => buf_im[21][0].CLK
clock => buf_im[21][1].CLK
clock => buf_im[21][2].CLK
clock => buf_im[21][3].CLK
clock => buf_im[21][4].CLK
clock => buf_im[21][5].CLK
clock => buf_im[21][6].CLK
clock => buf_im[21][7].CLK
clock => buf_im[21][8].CLK
clock => buf_im[21][9].CLK
clock => buf_im[21][10].CLK
clock => buf_im[21][11].CLK
clock => buf_im[21][12].CLK
clock => buf_im[21][13].CLK
clock => buf_im[21][14].CLK
clock => buf_im[21][15].CLK
clock => buf_im[20][0].CLK
clock => buf_im[20][1].CLK
clock => buf_im[20][2].CLK
clock => buf_im[20][3].CLK
clock => buf_im[20][4].CLK
clock => buf_im[20][5].CLK
clock => buf_im[20][6].CLK
clock => buf_im[20][7].CLK
clock => buf_im[20][8].CLK
clock => buf_im[20][9].CLK
clock => buf_im[20][10].CLK
clock => buf_im[20][11].CLK
clock => buf_im[20][12].CLK
clock => buf_im[20][13].CLK
clock => buf_im[20][14].CLK
clock => buf_im[20][15].CLK
clock => buf_im[19][0].CLK
clock => buf_im[19][1].CLK
clock => buf_im[19][2].CLK
clock => buf_im[19][3].CLK
clock => buf_im[19][4].CLK
clock => buf_im[19][5].CLK
clock => buf_im[19][6].CLK
clock => buf_im[19][7].CLK
clock => buf_im[19][8].CLK
clock => buf_im[19][9].CLK
clock => buf_im[19][10].CLK
clock => buf_im[19][11].CLK
clock => buf_im[19][12].CLK
clock => buf_im[19][13].CLK
clock => buf_im[19][14].CLK
clock => buf_im[19][15].CLK
clock => buf_im[18][0].CLK
clock => buf_im[18][1].CLK
clock => buf_im[18][2].CLK
clock => buf_im[18][3].CLK
clock => buf_im[18][4].CLK
clock => buf_im[18][5].CLK
clock => buf_im[18][6].CLK
clock => buf_im[18][7].CLK
clock => buf_im[18][8].CLK
clock => buf_im[18][9].CLK
clock => buf_im[18][10].CLK
clock => buf_im[18][11].CLK
clock => buf_im[18][12].CLK
clock => buf_im[18][13].CLK
clock => buf_im[18][14].CLK
clock => buf_im[18][15].CLK
clock => buf_im[17][0].CLK
clock => buf_im[17][1].CLK
clock => buf_im[17][2].CLK
clock => buf_im[17][3].CLK
clock => buf_im[17][4].CLK
clock => buf_im[17][5].CLK
clock => buf_im[17][6].CLK
clock => buf_im[17][7].CLK
clock => buf_im[17][8].CLK
clock => buf_im[17][9].CLK
clock => buf_im[17][10].CLK
clock => buf_im[17][11].CLK
clock => buf_im[17][12].CLK
clock => buf_im[17][13].CLK
clock => buf_im[17][14].CLK
clock => buf_im[17][15].CLK
clock => buf_im[16][0].CLK
clock => buf_im[16][1].CLK
clock => buf_im[16][2].CLK
clock => buf_im[16][3].CLK
clock => buf_im[16][4].CLK
clock => buf_im[16][5].CLK
clock => buf_im[16][6].CLK
clock => buf_im[16][7].CLK
clock => buf_im[16][8].CLK
clock => buf_im[16][9].CLK
clock => buf_im[16][10].CLK
clock => buf_im[16][11].CLK
clock => buf_im[16][12].CLK
clock => buf_im[16][13].CLK
clock => buf_im[16][14].CLK
clock => buf_im[16][15].CLK
clock => buf_im[15][0].CLK
clock => buf_im[15][1].CLK
clock => buf_im[15][2].CLK
clock => buf_im[15][3].CLK
clock => buf_im[15][4].CLK
clock => buf_im[15][5].CLK
clock => buf_im[15][6].CLK
clock => buf_im[15][7].CLK
clock => buf_im[15][8].CLK
clock => buf_im[15][9].CLK
clock => buf_im[15][10].CLK
clock => buf_im[15][11].CLK
clock => buf_im[15][12].CLK
clock => buf_im[15][13].CLK
clock => buf_im[15][14].CLK
clock => buf_im[15][15].CLK
clock => buf_im[14][0].CLK
clock => buf_im[14][1].CLK
clock => buf_im[14][2].CLK
clock => buf_im[14][3].CLK
clock => buf_im[14][4].CLK
clock => buf_im[14][5].CLK
clock => buf_im[14][6].CLK
clock => buf_im[14][7].CLK
clock => buf_im[14][8].CLK
clock => buf_im[14][9].CLK
clock => buf_im[14][10].CLK
clock => buf_im[14][11].CLK
clock => buf_im[14][12].CLK
clock => buf_im[14][13].CLK
clock => buf_im[14][14].CLK
clock => buf_im[14][15].CLK
clock => buf_im[13][0].CLK
clock => buf_im[13][1].CLK
clock => buf_im[13][2].CLK
clock => buf_im[13][3].CLK
clock => buf_im[13][4].CLK
clock => buf_im[13][5].CLK
clock => buf_im[13][6].CLK
clock => buf_im[13][7].CLK
clock => buf_im[13][8].CLK
clock => buf_im[13][9].CLK
clock => buf_im[13][10].CLK
clock => buf_im[13][11].CLK
clock => buf_im[13][12].CLK
clock => buf_im[13][13].CLK
clock => buf_im[13][14].CLK
clock => buf_im[13][15].CLK
clock => buf_im[12][0].CLK
clock => buf_im[12][1].CLK
clock => buf_im[12][2].CLK
clock => buf_im[12][3].CLK
clock => buf_im[12][4].CLK
clock => buf_im[12][5].CLK
clock => buf_im[12][6].CLK
clock => buf_im[12][7].CLK
clock => buf_im[12][8].CLK
clock => buf_im[12][9].CLK
clock => buf_im[12][10].CLK
clock => buf_im[12][11].CLK
clock => buf_im[12][12].CLK
clock => buf_im[12][13].CLK
clock => buf_im[12][14].CLK
clock => buf_im[12][15].CLK
clock => buf_im[11][0].CLK
clock => buf_im[11][1].CLK
clock => buf_im[11][2].CLK
clock => buf_im[11][3].CLK
clock => buf_im[11][4].CLK
clock => buf_im[11][5].CLK
clock => buf_im[11][6].CLK
clock => buf_im[11][7].CLK
clock => buf_im[11][8].CLK
clock => buf_im[11][9].CLK
clock => buf_im[11][10].CLK
clock => buf_im[11][11].CLK
clock => buf_im[11][12].CLK
clock => buf_im[11][13].CLK
clock => buf_im[11][14].CLK
clock => buf_im[11][15].CLK
clock => buf_im[10][0].CLK
clock => buf_im[10][1].CLK
clock => buf_im[10][2].CLK
clock => buf_im[10][3].CLK
clock => buf_im[10][4].CLK
clock => buf_im[10][5].CLK
clock => buf_im[10][6].CLK
clock => buf_im[10][7].CLK
clock => buf_im[10][8].CLK
clock => buf_im[10][9].CLK
clock => buf_im[10][10].CLK
clock => buf_im[10][11].CLK
clock => buf_im[10][12].CLK
clock => buf_im[10][13].CLK
clock => buf_im[10][14].CLK
clock => buf_im[10][15].CLK
clock => buf_im[9][0].CLK
clock => buf_im[9][1].CLK
clock => buf_im[9][2].CLK
clock => buf_im[9][3].CLK
clock => buf_im[9][4].CLK
clock => buf_im[9][5].CLK
clock => buf_im[9][6].CLK
clock => buf_im[9][7].CLK
clock => buf_im[9][8].CLK
clock => buf_im[9][9].CLK
clock => buf_im[9][10].CLK
clock => buf_im[9][11].CLK
clock => buf_im[9][12].CLK
clock => buf_im[9][13].CLK
clock => buf_im[9][14].CLK
clock => buf_im[9][15].CLK
clock => buf_im[8][0].CLK
clock => buf_im[8][1].CLK
clock => buf_im[8][2].CLK
clock => buf_im[8][3].CLK
clock => buf_im[8][4].CLK
clock => buf_im[8][5].CLK
clock => buf_im[8][6].CLK
clock => buf_im[8][7].CLK
clock => buf_im[8][8].CLK
clock => buf_im[8][9].CLK
clock => buf_im[8][10].CLK
clock => buf_im[8][11].CLK
clock => buf_im[8][12].CLK
clock => buf_im[8][13].CLK
clock => buf_im[8][14].CLK
clock => buf_im[8][15].CLK
clock => buf_im[7][0].CLK
clock => buf_im[7][1].CLK
clock => buf_im[7][2].CLK
clock => buf_im[7][3].CLK
clock => buf_im[7][4].CLK
clock => buf_im[7][5].CLK
clock => buf_im[7][6].CLK
clock => buf_im[7][7].CLK
clock => buf_im[7][8].CLK
clock => buf_im[7][9].CLK
clock => buf_im[7][10].CLK
clock => buf_im[7][11].CLK
clock => buf_im[7][12].CLK
clock => buf_im[7][13].CLK
clock => buf_im[7][14].CLK
clock => buf_im[7][15].CLK
clock => buf_im[6][0].CLK
clock => buf_im[6][1].CLK
clock => buf_im[6][2].CLK
clock => buf_im[6][3].CLK
clock => buf_im[6][4].CLK
clock => buf_im[6][5].CLK
clock => buf_im[6][6].CLK
clock => buf_im[6][7].CLK
clock => buf_im[6][8].CLK
clock => buf_im[6][9].CLK
clock => buf_im[6][10].CLK
clock => buf_im[6][11].CLK
clock => buf_im[6][12].CLK
clock => buf_im[6][13].CLK
clock => buf_im[6][14].CLK
clock => buf_im[6][15].CLK
clock => buf_im[5][0].CLK
clock => buf_im[5][1].CLK
clock => buf_im[5][2].CLK
clock => buf_im[5][3].CLK
clock => buf_im[5][4].CLK
clock => buf_im[5][5].CLK
clock => buf_im[5][6].CLK
clock => buf_im[5][7].CLK
clock => buf_im[5][8].CLK
clock => buf_im[5][9].CLK
clock => buf_im[5][10].CLK
clock => buf_im[5][11].CLK
clock => buf_im[5][12].CLK
clock => buf_im[5][13].CLK
clock => buf_im[5][14].CLK
clock => buf_im[5][15].CLK
clock => buf_im[4][0].CLK
clock => buf_im[4][1].CLK
clock => buf_im[4][2].CLK
clock => buf_im[4][3].CLK
clock => buf_im[4][4].CLK
clock => buf_im[4][5].CLK
clock => buf_im[4][6].CLK
clock => buf_im[4][7].CLK
clock => buf_im[4][8].CLK
clock => buf_im[4][9].CLK
clock => buf_im[4][10].CLK
clock => buf_im[4][11].CLK
clock => buf_im[4][12].CLK
clock => buf_im[4][13].CLK
clock => buf_im[4][14].CLK
clock => buf_im[4][15].CLK
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[63][0].CLK
clock => buf_re[63][1].CLK
clock => buf_re[63][2].CLK
clock => buf_re[63][3].CLK
clock => buf_re[63][4].CLK
clock => buf_re[63][5].CLK
clock => buf_re[63][6].CLK
clock => buf_re[63][7].CLK
clock => buf_re[63][8].CLK
clock => buf_re[63][9].CLK
clock => buf_re[63][10].CLK
clock => buf_re[63][11].CLK
clock => buf_re[63][12].CLK
clock => buf_re[63][13].CLK
clock => buf_re[63][14].CLK
clock => buf_re[63][15].CLK
clock => buf_re[62][0].CLK
clock => buf_re[62][1].CLK
clock => buf_re[62][2].CLK
clock => buf_re[62][3].CLK
clock => buf_re[62][4].CLK
clock => buf_re[62][5].CLK
clock => buf_re[62][6].CLK
clock => buf_re[62][7].CLK
clock => buf_re[62][8].CLK
clock => buf_re[62][9].CLK
clock => buf_re[62][10].CLK
clock => buf_re[62][11].CLK
clock => buf_re[62][12].CLK
clock => buf_re[62][13].CLK
clock => buf_re[62][14].CLK
clock => buf_re[62][15].CLK
clock => buf_re[61][0].CLK
clock => buf_re[61][1].CLK
clock => buf_re[61][2].CLK
clock => buf_re[61][3].CLK
clock => buf_re[61][4].CLK
clock => buf_re[61][5].CLK
clock => buf_re[61][6].CLK
clock => buf_re[61][7].CLK
clock => buf_re[61][8].CLK
clock => buf_re[61][9].CLK
clock => buf_re[61][10].CLK
clock => buf_re[61][11].CLK
clock => buf_re[61][12].CLK
clock => buf_re[61][13].CLK
clock => buf_re[61][14].CLK
clock => buf_re[61][15].CLK
clock => buf_re[60][0].CLK
clock => buf_re[60][1].CLK
clock => buf_re[60][2].CLK
clock => buf_re[60][3].CLK
clock => buf_re[60][4].CLK
clock => buf_re[60][5].CLK
clock => buf_re[60][6].CLK
clock => buf_re[60][7].CLK
clock => buf_re[60][8].CLK
clock => buf_re[60][9].CLK
clock => buf_re[60][10].CLK
clock => buf_re[60][11].CLK
clock => buf_re[60][12].CLK
clock => buf_re[60][13].CLK
clock => buf_re[60][14].CLK
clock => buf_re[60][15].CLK
clock => buf_re[59][0].CLK
clock => buf_re[59][1].CLK
clock => buf_re[59][2].CLK
clock => buf_re[59][3].CLK
clock => buf_re[59][4].CLK
clock => buf_re[59][5].CLK
clock => buf_re[59][6].CLK
clock => buf_re[59][7].CLK
clock => buf_re[59][8].CLK
clock => buf_re[59][9].CLK
clock => buf_re[59][10].CLK
clock => buf_re[59][11].CLK
clock => buf_re[59][12].CLK
clock => buf_re[59][13].CLK
clock => buf_re[59][14].CLK
clock => buf_re[59][15].CLK
clock => buf_re[58][0].CLK
clock => buf_re[58][1].CLK
clock => buf_re[58][2].CLK
clock => buf_re[58][3].CLK
clock => buf_re[58][4].CLK
clock => buf_re[58][5].CLK
clock => buf_re[58][6].CLK
clock => buf_re[58][7].CLK
clock => buf_re[58][8].CLK
clock => buf_re[58][9].CLK
clock => buf_re[58][10].CLK
clock => buf_re[58][11].CLK
clock => buf_re[58][12].CLK
clock => buf_re[58][13].CLK
clock => buf_re[58][14].CLK
clock => buf_re[58][15].CLK
clock => buf_re[57][0].CLK
clock => buf_re[57][1].CLK
clock => buf_re[57][2].CLK
clock => buf_re[57][3].CLK
clock => buf_re[57][4].CLK
clock => buf_re[57][5].CLK
clock => buf_re[57][6].CLK
clock => buf_re[57][7].CLK
clock => buf_re[57][8].CLK
clock => buf_re[57][9].CLK
clock => buf_re[57][10].CLK
clock => buf_re[57][11].CLK
clock => buf_re[57][12].CLK
clock => buf_re[57][13].CLK
clock => buf_re[57][14].CLK
clock => buf_re[57][15].CLK
clock => buf_re[56][0].CLK
clock => buf_re[56][1].CLK
clock => buf_re[56][2].CLK
clock => buf_re[56][3].CLK
clock => buf_re[56][4].CLK
clock => buf_re[56][5].CLK
clock => buf_re[56][6].CLK
clock => buf_re[56][7].CLK
clock => buf_re[56][8].CLK
clock => buf_re[56][9].CLK
clock => buf_re[56][10].CLK
clock => buf_re[56][11].CLK
clock => buf_re[56][12].CLK
clock => buf_re[56][13].CLK
clock => buf_re[56][14].CLK
clock => buf_re[56][15].CLK
clock => buf_re[55][0].CLK
clock => buf_re[55][1].CLK
clock => buf_re[55][2].CLK
clock => buf_re[55][3].CLK
clock => buf_re[55][4].CLK
clock => buf_re[55][5].CLK
clock => buf_re[55][6].CLK
clock => buf_re[55][7].CLK
clock => buf_re[55][8].CLK
clock => buf_re[55][9].CLK
clock => buf_re[55][10].CLK
clock => buf_re[55][11].CLK
clock => buf_re[55][12].CLK
clock => buf_re[55][13].CLK
clock => buf_re[55][14].CLK
clock => buf_re[55][15].CLK
clock => buf_re[54][0].CLK
clock => buf_re[54][1].CLK
clock => buf_re[54][2].CLK
clock => buf_re[54][3].CLK
clock => buf_re[54][4].CLK
clock => buf_re[54][5].CLK
clock => buf_re[54][6].CLK
clock => buf_re[54][7].CLK
clock => buf_re[54][8].CLK
clock => buf_re[54][9].CLK
clock => buf_re[54][10].CLK
clock => buf_re[54][11].CLK
clock => buf_re[54][12].CLK
clock => buf_re[54][13].CLK
clock => buf_re[54][14].CLK
clock => buf_re[54][15].CLK
clock => buf_re[53][0].CLK
clock => buf_re[53][1].CLK
clock => buf_re[53][2].CLK
clock => buf_re[53][3].CLK
clock => buf_re[53][4].CLK
clock => buf_re[53][5].CLK
clock => buf_re[53][6].CLK
clock => buf_re[53][7].CLK
clock => buf_re[53][8].CLK
clock => buf_re[53][9].CLK
clock => buf_re[53][10].CLK
clock => buf_re[53][11].CLK
clock => buf_re[53][12].CLK
clock => buf_re[53][13].CLK
clock => buf_re[53][14].CLK
clock => buf_re[53][15].CLK
clock => buf_re[52][0].CLK
clock => buf_re[52][1].CLK
clock => buf_re[52][2].CLK
clock => buf_re[52][3].CLK
clock => buf_re[52][4].CLK
clock => buf_re[52][5].CLK
clock => buf_re[52][6].CLK
clock => buf_re[52][7].CLK
clock => buf_re[52][8].CLK
clock => buf_re[52][9].CLK
clock => buf_re[52][10].CLK
clock => buf_re[52][11].CLK
clock => buf_re[52][12].CLK
clock => buf_re[52][13].CLK
clock => buf_re[52][14].CLK
clock => buf_re[52][15].CLK
clock => buf_re[51][0].CLK
clock => buf_re[51][1].CLK
clock => buf_re[51][2].CLK
clock => buf_re[51][3].CLK
clock => buf_re[51][4].CLK
clock => buf_re[51][5].CLK
clock => buf_re[51][6].CLK
clock => buf_re[51][7].CLK
clock => buf_re[51][8].CLK
clock => buf_re[51][9].CLK
clock => buf_re[51][10].CLK
clock => buf_re[51][11].CLK
clock => buf_re[51][12].CLK
clock => buf_re[51][13].CLK
clock => buf_re[51][14].CLK
clock => buf_re[51][15].CLK
clock => buf_re[50][0].CLK
clock => buf_re[50][1].CLK
clock => buf_re[50][2].CLK
clock => buf_re[50][3].CLK
clock => buf_re[50][4].CLK
clock => buf_re[50][5].CLK
clock => buf_re[50][6].CLK
clock => buf_re[50][7].CLK
clock => buf_re[50][8].CLK
clock => buf_re[50][9].CLK
clock => buf_re[50][10].CLK
clock => buf_re[50][11].CLK
clock => buf_re[50][12].CLK
clock => buf_re[50][13].CLK
clock => buf_re[50][14].CLK
clock => buf_re[50][15].CLK
clock => buf_re[49][0].CLK
clock => buf_re[49][1].CLK
clock => buf_re[49][2].CLK
clock => buf_re[49][3].CLK
clock => buf_re[49][4].CLK
clock => buf_re[49][5].CLK
clock => buf_re[49][6].CLK
clock => buf_re[49][7].CLK
clock => buf_re[49][8].CLK
clock => buf_re[49][9].CLK
clock => buf_re[49][10].CLK
clock => buf_re[49][11].CLK
clock => buf_re[49][12].CLK
clock => buf_re[49][13].CLK
clock => buf_re[49][14].CLK
clock => buf_re[49][15].CLK
clock => buf_re[48][0].CLK
clock => buf_re[48][1].CLK
clock => buf_re[48][2].CLK
clock => buf_re[48][3].CLK
clock => buf_re[48][4].CLK
clock => buf_re[48][5].CLK
clock => buf_re[48][6].CLK
clock => buf_re[48][7].CLK
clock => buf_re[48][8].CLK
clock => buf_re[48][9].CLK
clock => buf_re[48][10].CLK
clock => buf_re[48][11].CLK
clock => buf_re[48][12].CLK
clock => buf_re[48][13].CLK
clock => buf_re[48][14].CLK
clock => buf_re[48][15].CLK
clock => buf_re[47][0].CLK
clock => buf_re[47][1].CLK
clock => buf_re[47][2].CLK
clock => buf_re[47][3].CLK
clock => buf_re[47][4].CLK
clock => buf_re[47][5].CLK
clock => buf_re[47][6].CLK
clock => buf_re[47][7].CLK
clock => buf_re[47][8].CLK
clock => buf_re[47][9].CLK
clock => buf_re[47][10].CLK
clock => buf_re[47][11].CLK
clock => buf_re[47][12].CLK
clock => buf_re[47][13].CLK
clock => buf_re[47][14].CLK
clock => buf_re[47][15].CLK
clock => buf_re[46][0].CLK
clock => buf_re[46][1].CLK
clock => buf_re[46][2].CLK
clock => buf_re[46][3].CLK
clock => buf_re[46][4].CLK
clock => buf_re[46][5].CLK
clock => buf_re[46][6].CLK
clock => buf_re[46][7].CLK
clock => buf_re[46][8].CLK
clock => buf_re[46][9].CLK
clock => buf_re[46][10].CLK
clock => buf_re[46][11].CLK
clock => buf_re[46][12].CLK
clock => buf_re[46][13].CLK
clock => buf_re[46][14].CLK
clock => buf_re[46][15].CLK
clock => buf_re[45][0].CLK
clock => buf_re[45][1].CLK
clock => buf_re[45][2].CLK
clock => buf_re[45][3].CLK
clock => buf_re[45][4].CLK
clock => buf_re[45][5].CLK
clock => buf_re[45][6].CLK
clock => buf_re[45][7].CLK
clock => buf_re[45][8].CLK
clock => buf_re[45][9].CLK
clock => buf_re[45][10].CLK
clock => buf_re[45][11].CLK
clock => buf_re[45][12].CLK
clock => buf_re[45][13].CLK
clock => buf_re[45][14].CLK
clock => buf_re[45][15].CLK
clock => buf_re[44][0].CLK
clock => buf_re[44][1].CLK
clock => buf_re[44][2].CLK
clock => buf_re[44][3].CLK
clock => buf_re[44][4].CLK
clock => buf_re[44][5].CLK
clock => buf_re[44][6].CLK
clock => buf_re[44][7].CLK
clock => buf_re[44][8].CLK
clock => buf_re[44][9].CLK
clock => buf_re[44][10].CLK
clock => buf_re[44][11].CLK
clock => buf_re[44][12].CLK
clock => buf_re[44][13].CLK
clock => buf_re[44][14].CLK
clock => buf_re[44][15].CLK
clock => buf_re[43][0].CLK
clock => buf_re[43][1].CLK
clock => buf_re[43][2].CLK
clock => buf_re[43][3].CLK
clock => buf_re[43][4].CLK
clock => buf_re[43][5].CLK
clock => buf_re[43][6].CLK
clock => buf_re[43][7].CLK
clock => buf_re[43][8].CLK
clock => buf_re[43][9].CLK
clock => buf_re[43][10].CLK
clock => buf_re[43][11].CLK
clock => buf_re[43][12].CLK
clock => buf_re[43][13].CLK
clock => buf_re[43][14].CLK
clock => buf_re[43][15].CLK
clock => buf_re[42][0].CLK
clock => buf_re[42][1].CLK
clock => buf_re[42][2].CLK
clock => buf_re[42][3].CLK
clock => buf_re[42][4].CLK
clock => buf_re[42][5].CLK
clock => buf_re[42][6].CLK
clock => buf_re[42][7].CLK
clock => buf_re[42][8].CLK
clock => buf_re[42][9].CLK
clock => buf_re[42][10].CLK
clock => buf_re[42][11].CLK
clock => buf_re[42][12].CLK
clock => buf_re[42][13].CLK
clock => buf_re[42][14].CLK
clock => buf_re[42][15].CLK
clock => buf_re[41][0].CLK
clock => buf_re[41][1].CLK
clock => buf_re[41][2].CLK
clock => buf_re[41][3].CLK
clock => buf_re[41][4].CLK
clock => buf_re[41][5].CLK
clock => buf_re[41][6].CLK
clock => buf_re[41][7].CLK
clock => buf_re[41][8].CLK
clock => buf_re[41][9].CLK
clock => buf_re[41][10].CLK
clock => buf_re[41][11].CLK
clock => buf_re[41][12].CLK
clock => buf_re[41][13].CLK
clock => buf_re[41][14].CLK
clock => buf_re[41][15].CLK
clock => buf_re[40][0].CLK
clock => buf_re[40][1].CLK
clock => buf_re[40][2].CLK
clock => buf_re[40][3].CLK
clock => buf_re[40][4].CLK
clock => buf_re[40][5].CLK
clock => buf_re[40][6].CLK
clock => buf_re[40][7].CLK
clock => buf_re[40][8].CLK
clock => buf_re[40][9].CLK
clock => buf_re[40][10].CLK
clock => buf_re[40][11].CLK
clock => buf_re[40][12].CLK
clock => buf_re[40][13].CLK
clock => buf_re[40][14].CLK
clock => buf_re[40][15].CLK
clock => buf_re[39][0].CLK
clock => buf_re[39][1].CLK
clock => buf_re[39][2].CLK
clock => buf_re[39][3].CLK
clock => buf_re[39][4].CLK
clock => buf_re[39][5].CLK
clock => buf_re[39][6].CLK
clock => buf_re[39][7].CLK
clock => buf_re[39][8].CLK
clock => buf_re[39][9].CLK
clock => buf_re[39][10].CLK
clock => buf_re[39][11].CLK
clock => buf_re[39][12].CLK
clock => buf_re[39][13].CLK
clock => buf_re[39][14].CLK
clock => buf_re[39][15].CLK
clock => buf_re[38][0].CLK
clock => buf_re[38][1].CLK
clock => buf_re[38][2].CLK
clock => buf_re[38][3].CLK
clock => buf_re[38][4].CLK
clock => buf_re[38][5].CLK
clock => buf_re[38][6].CLK
clock => buf_re[38][7].CLK
clock => buf_re[38][8].CLK
clock => buf_re[38][9].CLK
clock => buf_re[38][10].CLK
clock => buf_re[38][11].CLK
clock => buf_re[38][12].CLK
clock => buf_re[38][13].CLK
clock => buf_re[38][14].CLK
clock => buf_re[38][15].CLK
clock => buf_re[37][0].CLK
clock => buf_re[37][1].CLK
clock => buf_re[37][2].CLK
clock => buf_re[37][3].CLK
clock => buf_re[37][4].CLK
clock => buf_re[37][5].CLK
clock => buf_re[37][6].CLK
clock => buf_re[37][7].CLK
clock => buf_re[37][8].CLK
clock => buf_re[37][9].CLK
clock => buf_re[37][10].CLK
clock => buf_re[37][11].CLK
clock => buf_re[37][12].CLK
clock => buf_re[37][13].CLK
clock => buf_re[37][14].CLK
clock => buf_re[37][15].CLK
clock => buf_re[36][0].CLK
clock => buf_re[36][1].CLK
clock => buf_re[36][2].CLK
clock => buf_re[36][3].CLK
clock => buf_re[36][4].CLK
clock => buf_re[36][5].CLK
clock => buf_re[36][6].CLK
clock => buf_re[36][7].CLK
clock => buf_re[36][8].CLK
clock => buf_re[36][9].CLK
clock => buf_re[36][10].CLK
clock => buf_re[36][11].CLK
clock => buf_re[36][12].CLK
clock => buf_re[36][13].CLK
clock => buf_re[36][14].CLK
clock => buf_re[36][15].CLK
clock => buf_re[35][0].CLK
clock => buf_re[35][1].CLK
clock => buf_re[35][2].CLK
clock => buf_re[35][3].CLK
clock => buf_re[35][4].CLK
clock => buf_re[35][5].CLK
clock => buf_re[35][6].CLK
clock => buf_re[35][7].CLK
clock => buf_re[35][8].CLK
clock => buf_re[35][9].CLK
clock => buf_re[35][10].CLK
clock => buf_re[35][11].CLK
clock => buf_re[35][12].CLK
clock => buf_re[35][13].CLK
clock => buf_re[35][14].CLK
clock => buf_re[35][15].CLK
clock => buf_re[34][0].CLK
clock => buf_re[34][1].CLK
clock => buf_re[34][2].CLK
clock => buf_re[34][3].CLK
clock => buf_re[34][4].CLK
clock => buf_re[34][5].CLK
clock => buf_re[34][6].CLK
clock => buf_re[34][7].CLK
clock => buf_re[34][8].CLK
clock => buf_re[34][9].CLK
clock => buf_re[34][10].CLK
clock => buf_re[34][11].CLK
clock => buf_re[34][12].CLK
clock => buf_re[34][13].CLK
clock => buf_re[34][14].CLK
clock => buf_re[34][15].CLK
clock => buf_re[33][0].CLK
clock => buf_re[33][1].CLK
clock => buf_re[33][2].CLK
clock => buf_re[33][3].CLK
clock => buf_re[33][4].CLK
clock => buf_re[33][5].CLK
clock => buf_re[33][6].CLK
clock => buf_re[33][7].CLK
clock => buf_re[33][8].CLK
clock => buf_re[33][9].CLK
clock => buf_re[33][10].CLK
clock => buf_re[33][11].CLK
clock => buf_re[33][12].CLK
clock => buf_re[33][13].CLK
clock => buf_re[33][14].CLK
clock => buf_re[33][15].CLK
clock => buf_re[32][0].CLK
clock => buf_re[32][1].CLK
clock => buf_re[32][2].CLK
clock => buf_re[32][3].CLK
clock => buf_re[32][4].CLK
clock => buf_re[32][5].CLK
clock => buf_re[32][6].CLK
clock => buf_re[32][7].CLK
clock => buf_re[32][8].CLK
clock => buf_re[32][9].CLK
clock => buf_re[32][10].CLK
clock => buf_re[32][11].CLK
clock => buf_re[32][12].CLK
clock => buf_re[32][13].CLK
clock => buf_re[32][14].CLK
clock => buf_re[32][15].CLK
clock => buf_re[31][0].CLK
clock => buf_re[31][1].CLK
clock => buf_re[31][2].CLK
clock => buf_re[31][3].CLK
clock => buf_re[31][4].CLK
clock => buf_re[31][5].CLK
clock => buf_re[31][6].CLK
clock => buf_re[31][7].CLK
clock => buf_re[31][8].CLK
clock => buf_re[31][9].CLK
clock => buf_re[31][10].CLK
clock => buf_re[31][11].CLK
clock => buf_re[31][12].CLK
clock => buf_re[31][13].CLK
clock => buf_re[31][14].CLK
clock => buf_re[31][15].CLK
clock => buf_re[30][0].CLK
clock => buf_re[30][1].CLK
clock => buf_re[30][2].CLK
clock => buf_re[30][3].CLK
clock => buf_re[30][4].CLK
clock => buf_re[30][5].CLK
clock => buf_re[30][6].CLK
clock => buf_re[30][7].CLK
clock => buf_re[30][8].CLK
clock => buf_re[30][9].CLK
clock => buf_re[30][10].CLK
clock => buf_re[30][11].CLK
clock => buf_re[30][12].CLK
clock => buf_re[30][13].CLK
clock => buf_re[30][14].CLK
clock => buf_re[30][15].CLK
clock => buf_re[29][0].CLK
clock => buf_re[29][1].CLK
clock => buf_re[29][2].CLK
clock => buf_re[29][3].CLK
clock => buf_re[29][4].CLK
clock => buf_re[29][5].CLK
clock => buf_re[29][6].CLK
clock => buf_re[29][7].CLK
clock => buf_re[29][8].CLK
clock => buf_re[29][9].CLK
clock => buf_re[29][10].CLK
clock => buf_re[29][11].CLK
clock => buf_re[29][12].CLK
clock => buf_re[29][13].CLK
clock => buf_re[29][14].CLK
clock => buf_re[29][15].CLK
clock => buf_re[28][0].CLK
clock => buf_re[28][1].CLK
clock => buf_re[28][2].CLK
clock => buf_re[28][3].CLK
clock => buf_re[28][4].CLK
clock => buf_re[28][5].CLK
clock => buf_re[28][6].CLK
clock => buf_re[28][7].CLK
clock => buf_re[28][8].CLK
clock => buf_re[28][9].CLK
clock => buf_re[28][10].CLK
clock => buf_re[28][11].CLK
clock => buf_re[28][12].CLK
clock => buf_re[28][13].CLK
clock => buf_re[28][14].CLK
clock => buf_re[28][15].CLK
clock => buf_re[27][0].CLK
clock => buf_re[27][1].CLK
clock => buf_re[27][2].CLK
clock => buf_re[27][3].CLK
clock => buf_re[27][4].CLK
clock => buf_re[27][5].CLK
clock => buf_re[27][6].CLK
clock => buf_re[27][7].CLK
clock => buf_re[27][8].CLK
clock => buf_re[27][9].CLK
clock => buf_re[27][10].CLK
clock => buf_re[27][11].CLK
clock => buf_re[27][12].CLK
clock => buf_re[27][13].CLK
clock => buf_re[27][14].CLK
clock => buf_re[27][15].CLK
clock => buf_re[26][0].CLK
clock => buf_re[26][1].CLK
clock => buf_re[26][2].CLK
clock => buf_re[26][3].CLK
clock => buf_re[26][4].CLK
clock => buf_re[26][5].CLK
clock => buf_re[26][6].CLK
clock => buf_re[26][7].CLK
clock => buf_re[26][8].CLK
clock => buf_re[26][9].CLK
clock => buf_re[26][10].CLK
clock => buf_re[26][11].CLK
clock => buf_re[26][12].CLK
clock => buf_re[26][13].CLK
clock => buf_re[26][14].CLK
clock => buf_re[26][15].CLK
clock => buf_re[25][0].CLK
clock => buf_re[25][1].CLK
clock => buf_re[25][2].CLK
clock => buf_re[25][3].CLK
clock => buf_re[25][4].CLK
clock => buf_re[25][5].CLK
clock => buf_re[25][6].CLK
clock => buf_re[25][7].CLK
clock => buf_re[25][8].CLK
clock => buf_re[25][9].CLK
clock => buf_re[25][10].CLK
clock => buf_re[25][11].CLK
clock => buf_re[25][12].CLK
clock => buf_re[25][13].CLK
clock => buf_re[25][14].CLK
clock => buf_re[25][15].CLK
clock => buf_re[24][0].CLK
clock => buf_re[24][1].CLK
clock => buf_re[24][2].CLK
clock => buf_re[24][3].CLK
clock => buf_re[24][4].CLK
clock => buf_re[24][5].CLK
clock => buf_re[24][6].CLK
clock => buf_re[24][7].CLK
clock => buf_re[24][8].CLK
clock => buf_re[24][9].CLK
clock => buf_re[24][10].CLK
clock => buf_re[24][11].CLK
clock => buf_re[24][12].CLK
clock => buf_re[24][13].CLK
clock => buf_re[24][14].CLK
clock => buf_re[24][15].CLK
clock => buf_re[23][0].CLK
clock => buf_re[23][1].CLK
clock => buf_re[23][2].CLK
clock => buf_re[23][3].CLK
clock => buf_re[23][4].CLK
clock => buf_re[23][5].CLK
clock => buf_re[23][6].CLK
clock => buf_re[23][7].CLK
clock => buf_re[23][8].CLK
clock => buf_re[23][9].CLK
clock => buf_re[23][10].CLK
clock => buf_re[23][11].CLK
clock => buf_re[23][12].CLK
clock => buf_re[23][13].CLK
clock => buf_re[23][14].CLK
clock => buf_re[23][15].CLK
clock => buf_re[22][0].CLK
clock => buf_re[22][1].CLK
clock => buf_re[22][2].CLK
clock => buf_re[22][3].CLK
clock => buf_re[22][4].CLK
clock => buf_re[22][5].CLK
clock => buf_re[22][6].CLK
clock => buf_re[22][7].CLK
clock => buf_re[22][8].CLK
clock => buf_re[22][9].CLK
clock => buf_re[22][10].CLK
clock => buf_re[22][11].CLK
clock => buf_re[22][12].CLK
clock => buf_re[22][13].CLK
clock => buf_re[22][14].CLK
clock => buf_re[22][15].CLK
clock => buf_re[21][0].CLK
clock => buf_re[21][1].CLK
clock => buf_re[21][2].CLK
clock => buf_re[21][3].CLK
clock => buf_re[21][4].CLK
clock => buf_re[21][5].CLK
clock => buf_re[21][6].CLK
clock => buf_re[21][7].CLK
clock => buf_re[21][8].CLK
clock => buf_re[21][9].CLK
clock => buf_re[21][10].CLK
clock => buf_re[21][11].CLK
clock => buf_re[21][12].CLK
clock => buf_re[21][13].CLK
clock => buf_re[21][14].CLK
clock => buf_re[21][15].CLK
clock => buf_re[20][0].CLK
clock => buf_re[20][1].CLK
clock => buf_re[20][2].CLK
clock => buf_re[20][3].CLK
clock => buf_re[20][4].CLK
clock => buf_re[20][5].CLK
clock => buf_re[20][6].CLK
clock => buf_re[20][7].CLK
clock => buf_re[20][8].CLK
clock => buf_re[20][9].CLK
clock => buf_re[20][10].CLK
clock => buf_re[20][11].CLK
clock => buf_re[20][12].CLK
clock => buf_re[20][13].CLK
clock => buf_re[20][14].CLK
clock => buf_re[20][15].CLK
clock => buf_re[19][0].CLK
clock => buf_re[19][1].CLK
clock => buf_re[19][2].CLK
clock => buf_re[19][3].CLK
clock => buf_re[19][4].CLK
clock => buf_re[19][5].CLK
clock => buf_re[19][6].CLK
clock => buf_re[19][7].CLK
clock => buf_re[19][8].CLK
clock => buf_re[19][9].CLK
clock => buf_re[19][10].CLK
clock => buf_re[19][11].CLK
clock => buf_re[19][12].CLK
clock => buf_re[19][13].CLK
clock => buf_re[19][14].CLK
clock => buf_re[19][15].CLK
clock => buf_re[18][0].CLK
clock => buf_re[18][1].CLK
clock => buf_re[18][2].CLK
clock => buf_re[18][3].CLK
clock => buf_re[18][4].CLK
clock => buf_re[18][5].CLK
clock => buf_re[18][6].CLK
clock => buf_re[18][7].CLK
clock => buf_re[18][8].CLK
clock => buf_re[18][9].CLK
clock => buf_re[18][10].CLK
clock => buf_re[18][11].CLK
clock => buf_re[18][12].CLK
clock => buf_re[18][13].CLK
clock => buf_re[18][14].CLK
clock => buf_re[18][15].CLK
clock => buf_re[17][0].CLK
clock => buf_re[17][1].CLK
clock => buf_re[17][2].CLK
clock => buf_re[17][3].CLK
clock => buf_re[17][4].CLK
clock => buf_re[17][5].CLK
clock => buf_re[17][6].CLK
clock => buf_re[17][7].CLK
clock => buf_re[17][8].CLK
clock => buf_re[17][9].CLK
clock => buf_re[17][10].CLK
clock => buf_re[17][11].CLK
clock => buf_re[17][12].CLK
clock => buf_re[17][13].CLK
clock => buf_re[17][14].CLK
clock => buf_re[17][15].CLK
clock => buf_re[16][0].CLK
clock => buf_re[16][1].CLK
clock => buf_re[16][2].CLK
clock => buf_re[16][3].CLK
clock => buf_re[16][4].CLK
clock => buf_re[16][5].CLK
clock => buf_re[16][6].CLK
clock => buf_re[16][7].CLK
clock => buf_re[16][8].CLK
clock => buf_re[16][9].CLK
clock => buf_re[16][10].CLK
clock => buf_re[16][11].CLK
clock => buf_re[16][12].CLK
clock => buf_re[16][13].CLK
clock => buf_re[16][14].CLK
clock => buf_re[16][15].CLK
clock => buf_re[15][0].CLK
clock => buf_re[15][1].CLK
clock => buf_re[15][2].CLK
clock => buf_re[15][3].CLK
clock => buf_re[15][4].CLK
clock => buf_re[15][5].CLK
clock => buf_re[15][6].CLK
clock => buf_re[15][7].CLK
clock => buf_re[15][8].CLK
clock => buf_re[15][9].CLK
clock => buf_re[15][10].CLK
clock => buf_re[15][11].CLK
clock => buf_re[15][12].CLK
clock => buf_re[15][13].CLK
clock => buf_re[15][14].CLK
clock => buf_re[15][15].CLK
clock => buf_re[14][0].CLK
clock => buf_re[14][1].CLK
clock => buf_re[14][2].CLK
clock => buf_re[14][3].CLK
clock => buf_re[14][4].CLK
clock => buf_re[14][5].CLK
clock => buf_re[14][6].CLK
clock => buf_re[14][7].CLK
clock => buf_re[14][8].CLK
clock => buf_re[14][9].CLK
clock => buf_re[14][10].CLK
clock => buf_re[14][11].CLK
clock => buf_re[14][12].CLK
clock => buf_re[14][13].CLK
clock => buf_re[14][14].CLK
clock => buf_re[14][15].CLK
clock => buf_re[13][0].CLK
clock => buf_re[13][1].CLK
clock => buf_re[13][2].CLK
clock => buf_re[13][3].CLK
clock => buf_re[13][4].CLK
clock => buf_re[13][5].CLK
clock => buf_re[13][6].CLK
clock => buf_re[13][7].CLK
clock => buf_re[13][8].CLK
clock => buf_re[13][9].CLK
clock => buf_re[13][10].CLK
clock => buf_re[13][11].CLK
clock => buf_re[13][12].CLK
clock => buf_re[13][13].CLK
clock => buf_re[13][14].CLK
clock => buf_re[13][15].CLK
clock => buf_re[12][0].CLK
clock => buf_re[12][1].CLK
clock => buf_re[12][2].CLK
clock => buf_re[12][3].CLK
clock => buf_re[12][4].CLK
clock => buf_re[12][5].CLK
clock => buf_re[12][6].CLK
clock => buf_re[12][7].CLK
clock => buf_re[12][8].CLK
clock => buf_re[12][9].CLK
clock => buf_re[12][10].CLK
clock => buf_re[12][11].CLK
clock => buf_re[12][12].CLK
clock => buf_re[12][13].CLK
clock => buf_re[12][14].CLK
clock => buf_re[12][15].CLK
clock => buf_re[11][0].CLK
clock => buf_re[11][1].CLK
clock => buf_re[11][2].CLK
clock => buf_re[11][3].CLK
clock => buf_re[11][4].CLK
clock => buf_re[11][5].CLK
clock => buf_re[11][6].CLK
clock => buf_re[11][7].CLK
clock => buf_re[11][8].CLK
clock => buf_re[11][9].CLK
clock => buf_re[11][10].CLK
clock => buf_re[11][11].CLK
clock => buf_re[11][12].CLK
clock => buf_re[11][13].CLK
clock => buf_re[11][14].CLK
clock => buf_re[11][15].CLK
clock => buf_re[10][0].CLK
clock => buf_re[10][1].CLK
clock => buf_re[10][2].CLK
clock => buf_re[10][3].CLK
clock => buf_re[10][4].CLK
clock => buf_re[10][5].CLK
clock => buf_re[10][6].CLK
clock => buf_re[10][7].CLK
clock => buf_re[10][8].CLK
clock => buf_re[10][9].CLK
clock => buf_re[10][10].CLK
clock => buf_re[10][11].CLK
clock => buf_re[10][12].CLK
clock => buf_re[10][13].CLK
clock => buf_re[10][14].CLK
clock => buf_re[10][15].CLK
clock => buf_re[9][0].CLK
clock => buf_re[9][1].CLK
clock => buf_re[9][2].CLK
clock => buf_re[9][3].CLK
clock => buf_re[9][4].CLK
clock => buf_re[9][5].CLK
clock => buf_re[9][6].CLK
clock => buf_re[9][7].CLK
clock => buf_re[9][8].CLK
clock => buf_re[9][9].CLK
clock => buf_re[9][10].CLK
clock => buf_re[9][11].CLK
clock => buf_re[9][12].CLK
clock => buf_re[9][13].CLK
clock => buf_re[9][14].CLK
clock => buf_re[9][15].CLK
clock => buf_re[8][0].CLK
clock => buf_re[8][1].CLK
clock => buf_re[8][2].CLK
clock => buf_re[8][3].CLK
clock => buf_re[8][4].CLK
clock => buf_re[8][5].CLK
clock => buf_re[8][6].CLK
clock => buf_re[8][7].CLK
clock => buf_re[8][8].CLK
clock => buf_re[8][9].CLK
clock => buf_re[8][10].CLK
clock => buf_re[8][11].CLK
clock => buf_re[8][12].CLK
clock => buf_re[8][13].CLK
clock => buf_re[8][14].CLK
clock => buf_re[8][15].CLK
clock => buf_re[7][0].CLK
clock => buf_re[7][1].CLK
clock => buf_re[7][2].CLK
clock => buf_re[7][3].CLK
clock => buf_re[7][4].CLK
clock => buf_re[7][5].CLK
clock => buf_re[7][6].CLK
clock => buf_re[7][7].CLK
clock => buf_re[7][8].CLK
clock => buf_re[7][9].CLK
clock => buf_re[7][10].CLK
clock => buf_re[7][11].CLK
clock => buf_re[7][12].CLK
clock => buf_re[7][13].CLK
clock => buf_re[7][14].CLK
clock => buf_re[7][15].CLK
clock => buf_re[6][0].CLK
clock => buf_re[6][1].CLK
clock => buf_re[6][2].CLK
clock => buf_re[6][3].CLK
clock => buf_re[6][4].CLK
clock => buf_re[6][5].CLK
clock => buf_re[6][6].CLK
clock => buf_re[6][7].CLK
clock => buf_re[6][8].CLK
clock => buf_re[6][9].CLK
clock => buf_re[6][10].CLK
clock => buf_re[6][11].CLK
clock => buf_re[6][12].CLK
clock => buf_re[6][13].CLK
clock => buf_re[6][14].CLK
clock => buf_re[6][15].CLK
clock => buf_re[5][0].CLK
clock => buf_re[5][1].CLK
clock => buf_re[5][2].CLK
clock => buf_re[5][3].CLK
clock => buf_re[5][4].CLK
clock => buf_re[5][5].CLK
clock => buf_re[5][6].CLK
clock => buf_re[5][7].CLK
clock => buf_re[5][8].CLK
clock => buf_re[5][9].CLK
clock => buf_re[5][10].CLK
clock => buf_re[5][11].CLK
clock => buf_re[5][12].CLK
clock => buf_re[5][13].CLK
clock => buf_re[5][14].CLK
clock => buf_re[5][15].CLK
clock => buf_re[4][0].CLK
clock => buf_re[4][1].CLK
clock => buf_re[4][2].CLK
clock => buf_re[4][3].CLK
clock => buf_re[4][4].CLK
clock => buf_re[4][5].CLK
clock => buf_re[4][6].CLK
clock => buf_re[4][7].CLK
clock => buf_re[4][8].CLK
clock => buf_re[4][9].CLK
clock => buf_re[4][10].CLK
clock => buf_re[4][11].CLK
clock => buf_re[4][12].CLK
clock => buf_re[4][13].CLK
clock => buf_re[4][14].CLK
clock => buf_re[4][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re.DATAA
di_re[1] => buf_re.DATAA
di_re[2] => buf_re.DATAA
di_re[3] => buf_re.DATAA
di_re[4] => buf_re.DATAA
di_re[5] => buf_re.DATAA
di_re[6] => buf_re.DATAA
di_re[7] => buf_re.DATAA
di_re[8] => buf_re.DATAA
di_re[9] => buf_re.DATAA
di_re[10] => buf_re.DATAA
di_re[11] => buf_re.DATAA
di_re[12] => buf_re.DATAA
di_re[13] => buf_re.DATAA
di_re[14] => buf_re.DATAA
di_re[15] => buf_re.DATAA
di_im[0] => buf_im.DATAA
di_im[1] => buf_im.DATAA
di_im[2] => buf_im.DATAA
di_im[3] => buf_im.DATAA
di_im[4] => buf_im.DATAA
di_im[5] => buf_im.DATAA
di_im[6] => buf_im.DATAA
di_im[7] => buf_im.DATAA
di_im[8] => buf_im.DATAA
di_im[9] => buf_im.DATAA
di_im[10] => buf_im.DATAA
di_im[11] => buf_im.DATAA
di_im[12] => buf_im.DATAA
di_im[13] => buf_im.DATAA
di_im[14] => buf_im.DATAA
di_im[15] => buf_im.DATAA
di_count[0] => Equal0.IN5
di_count[1] => Equal0.IN4
di_count[2] => Equal0.IN3
di_count[3] => Equal0.IN2
di_count[4] => Equal0.IN1
di_count[5] => Equal0.IN0
do_en <= do_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[0] <= do_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[1] <= do_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[2] <= do_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[3] <= do_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[4] <= do_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[5] <= do_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[6] <= do_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[7] <= do_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_re[0] <= buf_re[63][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[63][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[63][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[63][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[63][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[63][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[63][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[63][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[63][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[63][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[63][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[63][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[63][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[63][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[63][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[63][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[63][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[63][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[63][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[63][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[63][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[63][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[63][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[63][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[63][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[63][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[63][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[63][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[63][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[63][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[63][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[63][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|GenPermutateKey:GenKeyInst
shift_key[0] => Equal49.IN31
shift_key[0] => Equal50.IN0
shift_key[0] => Equal51.IN31
shift_key[0] => Equal52.IN1
shift_key[0] => Equal53.IN31
shift_key[0] => Equal54.IN1
shift_key[0] => Equal55.IN31
shift_key[1] => Equal49.IN30
shift_key[1] => Equal50.IN31
shift_key[1] => Equal51.IN0
shift_key[1] => Equal52.IN0
shift_key[1] => Equal53.IN30
shift_key[1] => Equal54.IN31
shift_key[1] => Equal55.IN1
shift_key[2] => Equal49.IN29
shift_key[2] => Equal50.IN30
shift_key[2] => Equal51.IN30
shift_key[2] => Equal52.IN31
shift_key[2] => Equal53.IN0
shift_key[2] => Equal54.IN0
shift_key[2] => Equal55.IN0
shift_key[3] => Equal42.IN31
shift_key[3] => Equal43.IN0
shift_key[3] => Equal44.IN31
shift_key[3] => Equal45.IN1
shift_key[3] => Equal46.IN31
shift_key[3] => Equal47.IN1
shift_key[3] => Equal48.IN31
shift_key[4] => Equal42.IN30
shift_key[4] => Equal43.IN31
shift_key[4] => Equal44.IN0
shift_key[4] => Equal45.IN0
shift_key[4] => Equal46.IN30
shift_key[4] => Equal47.IN31
shift_key[4] => Equal48.IN1
shift_key[5] => Equal42.IN29
shift_key[5] => Equal43.IN30
shift_key[5] => Equal44.IN30
shift_key[5] => Equal45.IN31
shift_key[5] => Equal46.IN0
shift_key[5] => Equal47.IN0
shift_key[5] => Equal48.IN0
shift_key[6] => Equal35.IN31
shift_key[6] => Equal36.IN0
shift_key[6] => Equal37.IN31
shift_key[6] => Equal38.IN1
shift_key[6] => Equal39.IN31
shift_key[6] => Equal40.IN1
shift_key[6] => Equal41.IN31
shift_key[7] => Equal35.IN30
shift_key[7] => Equal36.IN31
shift_key[7] => Equal37.IN0
shift_key[7] => Equal38.IN0
shift_key[7] => Equal39.IN30
shift_key[7] => Equal40.IN31
shift_key[7] => Equal41.IN1
shift_key[8] => Equal35.IN29
shift_key[8] => Equal36.IN30
shift_key[8] => Equal37.IN30
shift_key[8] => Equal38.IN31
shift_key[8] => Equal39.IN0
shift_key[8] => Equal40.IN0
shift_key[8] => Equal41.IN0
shift_key[9] => Equal28.IN31
shift_key[9] => Equal29.IN0
shift_key[9] => Equal30.IN31
shift_key[9] => Equal31.IN1
shift_key[9] => Equal32.IN31
shift_key[9] => Equal33.IN1
shift_key[9] => Equal34.IN31
shift_key[10] => Equal28.IN30
shift_key[10] => Equal29.IN31
shift_key[10] => Equal30.IN0
shift_key[10] => Equal31.IN0
shift_key[10] => Equal32.IN30
shift_key[10] => Equal33.IN31
shift_key[10] => Equal34.IN1
shift_key[11] => Equal28.IN29
shift_key[11] => Equal29.IN30
shift_key[11] => Equal30.IN30
shift_key[11] => Equal31.IN31
shift_key[11] => Equal32.IN0
shift_key[11] => Equal33.IN0
shift_key[11] => Equal34.IN0
shift_key[12] => Equal21.IN31
shift_key[12] => Equal22.IN0
shift_key[12] => Equal23.IN31
shift_key[12] => Equal24.IN1
shift_key[12] => Equal25.IN31
shift_key[12] => Equal26.IN1
shift_key[12] => Equal27.IN31
shift_key[13] => Equal21.IN30
shift_key[13] => Equal22.IN31
shift_key[13] => Equal23.IN0
shift_key[13] => Equal24.IN0
shift_key[13] => Equal25.IN30
shift_key[13] => Equal26.IN31
shift_key[13] => Equal27.IN1
shift_key[14] => Equal21.IN29
shift_key[14] => Equal22.IN30
shift_key[14] => Equal23.IN30
shift_key[14] => Equal24.IN31
shift_key[14] => Equal25.IN0
shift_key[14] => Equal26.IN0
shift_key[14] => Equal27.IN0
shift_key[15] => Equal14.IN31
shift_key[15] => Equal15.IN0
shift_key[15] => Equal16.IN31
shift_key[15] => Equal17.IN1
shift_key[15] => Equal18.IN31
shift_key[15] => Equal19.IN1
shift_key[15] => Equal20.IN31
shift_key[16] => Equal14.IN30
shift_key[16] => Equal15.IN31
shift_key[16] => Equal16.IN0
shift_key[16] => Equal17.IN0
shift_key[16] => Equal18.IN30
shift_key[16] => Equal19.IN31
shift_key[16] => Equal20.IN1
shift_key[17] => Equal14.IN29
shift_key[17] => Equal15.IN30
shift_key[17] => Equal16.IN30
shift_key[17] => Equal17.IN31
shift_key[17] => Equal18.IN0
shift_key[17] => Equal19.IN0
shift_key[17] => Equal20.IN0
shift_key[18] => Equal7.IN31
shift_key[18] => Equal8.IN0
shift_key[18] => Equal9.IN31
shift_key[18] => Equal10.IN1
shift_key[18] => Equal11.IN31
shift_key[18] => Equal12.IN1
shift_key[18] => Equal13.IN31
shift_key[19] => Equal7.IN30
shift_key[19] => Equal8.IN31
shift_key[19] => Equal9.IN0
shift_key[19] => Equal10.IN0
shift_key[19] => Equal11.IN30
shift_key[19] => Equal12.IN31
shift_key[19] => Equal13.IN1
shift_key[20] => Equal7.IN29
shift_key[20] => Equal8.IN30
shift_key[20] => Equal9.IN30
shift_key[20] => Equal10.IN31
shift_key[20] => Equal11.IN0
shift_key[20] => Equal12.IN0
shift_key[20] => Equal13.IN0
shift_key[21] => Equal0.IN31
shift_key[21] => Equal1.IN0
shift_key[21] => Equal2.IN31
shift_key[21] => Equal3.IN1
shift_key[21] => Equal4.IN31
shift_key[21] => Equal5.IN1
shift_key[21] => Equal6.IN31
shift_key[22] => Equal0.IN30
shift_key[22] => Equal1.IN31
shift_key[22] => Equal2.IN0
shift_key[22] => Equal3.IN0
shift_key[22] => Equal4.IN30
shift_key[22] => Equal5.IN31
shift_key[22] => Equal6.IN1
shift_key[23] => Equal0.IN29
shift_key[23] => Equal1.IN30
shift_key[23] => Equal2.IN30
shift_key[23] => Equal3.IN31
shift_key[23] => Equal4.IN0
shift_key[23] => Equal5.IN0
shift_key[23] => Equal6.IN0
permute_key1[0] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[1] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[2] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[3] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[4] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[5] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[6] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[7] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[8] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[9] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[10] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[11] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[12] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[13] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[14] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[15] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[16] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[17] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[18] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[19] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[20] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[21] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[22] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key1[23] <= tmp7.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[0] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[1] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[2] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[3] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[4] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[5] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[6] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[7] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[8] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[9] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[10] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[11] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[12] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[13] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[14] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[15] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[16] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[17] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[18] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[19] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[20] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[21] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[22] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE
permute_key2[23] <= tmp6.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|Scrambler8:ScramblerInst
clock => out_imag[0]~reg0.CLK
clock => out_imag[1]~reg0.CLK
clock => out_imag[2]~reg0.CLK
clock => out_imag[3]~reg0.CLK
clock => out_imag[4]~reg0.CLK
clock => out_imag[5]~reg0.CLK
clock => out_imag[6]~reg0.CLK
clock => out_imag[7]~reg0.CLK
clock => out_imag[8]~reg0.CLK
clock => out_imag[9]~reg0.CLK
clock => out_imag[10]~reg0.CLK
clock => out_imag[11]~reg0.CLK
clock => out_imag[12]~reg0.CLK
clock => out_imag[13]~reg0.CLK
clock => out_imag[14]~reg0.CLK
clock => out_imag[15]~reg0.CLK
clock => out_real[0]~reg0.CLK
clock => out_real[1]~reg0.CLK
clock => out_real[2]~reg0.CLK
clock => out_real[3]~reg0.CLK
clock => out_real[4]~reg0.CLK
clock => out_real[5]~reg0.CLK
clock => out_real[6]~reg0.CLK
clock => out_real[7]~reg0.CLK
clock => out_real[8]~reg0.CLK
clock => out_real[9]~reg0.CLK
clock => out_real[10]~reg0.CLK
clock => out_real[11]~reg0.CLK
clock => out_real[12]~reg0.CLK
clock => out_real[13]~reg0.CLK
clock => out_real[14]~reg0.CLK
clock => out_real[15]~reg0.CLK
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
clock => temp[12].CLK
clock => temp[13].CLK
clock => temp[14].CLK
clock => temp[15].CLK
clock => temp[16].CLK
clock => temp[17].CLK
clock => temp[18].CLK
clock => temp[19].CLK
clock => temp[20].CLK
clock => temp[21].CLK
clock => temp[22].CLK
clock => temp[23].CLK
clock => temp[24].CLK
clock => temp[25].CLK
clock => temp[26].CLK
clock => temp[27].CLK
clock => temp[28].CLK
clock => temp[29].CLK
clock => temp[30].CLK
clock => temp[31].CLK
clock => temp[32].CLK
clock => temp[33].CLK
clock => temp[34].CLK
clock => temp[35].CLK
clock => temp[36].CLK
clock => temp[37].CLK
clock => temp[38].CLK
clock => temp[39].CLK
clock => temp[40].CLK
clock => temp[41].CLK
clock => temp[42].CLK
clock => temp[43].CLK
clock => temp[44].CLK
clock => temp[45].CLK
clock => temp[46].CLK
clock => temp[47].CLK
clock => temp[48].CLK
clock => temp[49].CLK
clock => temp[50].CLK
clock => temp[51].CLK
clock => temp[52].CLK
clock => temp[53].CLK
clock => temp[54].CLK
clock => temp[55].CLK
clock => temp[56].CLK
clock => temp[57].CLK
clock => temp[58].CLK
clock => temp[59].CLK
clock => temp[60].CLK
clock => temp[61].CLK
clock => temp[62].CLK
clock => temp[63].CLK
clock => temp[64].CLK
clock => temp[65].CLK
clock => temp[66].CLK
clock => temp[67].CLK
clock => temp[68].CLK
clock => temp[69].CLK
clock => temp[70].CLK
clock => temp[71].CLK
clock => temp[72].CLK
clock => temp[73].CLK
clock => temp[74].CLK
clock => temp[75].CLK
clock => temp[76].CLK
clock => temp[77].CLK
clock => temp[78].CLK
clock => temp[79].CLK
clock => temp[80].CLK
clock => temp[81].CLK
clock => temp[82].CLK
clock => temp[83].CLK
clock => temp[84].CLK
clock => temp[85].CLK
clock => temp[86].CLK
clock => temp[87].CLK
clock => temp[88].CLK
clock => temp[89].CLK
clock => temp[90].CLK
clock => temp[91].CLK
clock => temp[92].CLK
clock => temp[93].CLK
clock => temp[94].CLK
clock => temp[95].CLK
clock => temp[96].CLK
clock => temp[97].CLK
clock => temp[98].CLK
clock => temp[99].CLK
clock => temp[100].CLK
clock => temp[101].CLK
clock => temp[102].CLK
clock => temp[103].CLK
clock => temp[104].CLK
clock => temp[105].CLK
clock => temp[106].CLK
clock => temp[107].CLK
clock => temp[108].CLK
clock => temp[109].CLK
clock => temp[110].CLK
clock => temp[111].CLK
clock => temp[112].CLK
clock => temp[113].CLK
clock => temp[114].CLK
clock => temp[115].CLK
clock => temp[116].CLK
clock => temp[117].CLK
clock => temp[118].CLK
clock => temp[119].CLK
clock => temp[120].CLK
clock => temp[121].CLK
clock => temp[122].CLK
clock => temp[123].CLK
clock => temp[124].CLK
clock => temp[125].CLK
clock => temp[126].CLK
clock => temp[127].CLK
clock => temp[128].CLK
clock => temp[129].CLK
clock => temp[130].CLK
clock => temp[131].CLK
clock => temp[132].CLK
clock => temp[133].CLK
clock => temp[134].CLK
clock => temp[135].CLK
clock => temp[136].CLK
clock => temp[137].CLK
clock => temp[138].CLK
clock => temp[139].CLK
clock => temp[140].CLK
clock => temp[141].CLK
clock => temp[142].CLK
clock => temp[143].CLK
clock => temp[144].CLK
clock => temp[145].CLK
clock => temp[146].CLK
clock => temp[147].CLK
clock => temp[148].CLK
clock => temp[149].CLK
clock => temp[150].CLK
clock => temp[151].CLK
clock => temp[152].CLK
clock => temp[153].CLK
clock => temp[154].CLK
clock => temp[155].CLK
clock => temp[156].CLK
clock => temp[157].CLK
clock => temp[158].CLK
clock => temp[159].CLK
clock => temp[160].CLK
clock => temp[161].CLK
clock => temp[162].CLK
clock => temp[163].CLK
clock => temp[164].CLK
clock => temp[165].CLK
clock => temp[166].CLK
clock => temp[167].CLK
clock => temp[168].CLK
clock => temp[169].CLK
clock => temp[170].CLK
clock => temp[171].CLK
clock => temp[172].CLK
clock => temp[173].CLK
clock => temp[174].CLK
clock => temp[175].CLK
clock => temp[176].CLK
clock => temp[177].CLK
clock => temp[178].CLK
clock => temp[179].CLK
clock => temp[180].CLK
clock => temp[181].CLK
clock => temp[182].CLK
clock => temp[183].CLK
clock => temp[184].CLK
clock => temp[185].CLK
clock => temp[186].CLK
clock => temp[187].CLK
clock => temp[188].CLK
clock => temp[189].CLK
clock => temp[190].CLK
clock => temp[191].CLK
clock => temp[192].CLK
clock => temp[193].CLK
clock => temp[194].CLK
clock => temp[195].CLK
clock => temp[196].CLK
clock => temp[197].CLK
clock => temp[198].CLK
clock => temp[199].CLK
clock => temp[200].CLK
clock => temp[201].CLK
clock => temp[202].CLK
clock => temp[203].CLK
clock => temp[204].CLK
clock => temp[205].CLK
clock => temp[206].CLK
clock => temp[207].CLK
clock => temp[208].CLK
clock => temp[209].CLK
clock => temp[210].CLK
clock => temp[211].CLK
clock => temp[212].CLK
clock => temp[213].CLK
clock => temp[214].CLK
clock => temp[215].CLK
clock => temp[216].CLK
clock => temp[217].CLK
clock => temp[218].CLK
clock => temp[219].CLK
clock => temp[220].CLK
clock => temp[221].CLK
clock => temp[222].CLK
clock => temp[223].CLK
clock => temp[224].CLK
clock => temp[225].CLK
clock => temp[226].CLK
clock => temp[227].CLK
clock => temp[228].CLK
clock => temp[229].CLK
clock => temp[230].CLK
clock => temp[231].CLK
clock => temp[232].CLK
clock => temp[233].CLK
clock => temp[234].CLK
clock => temp[235].CLK
clock => temp[236].CLK
clock => temp[237].CLK
clock => temp[238].CLK
clock => temp[239].CLK
clock => temp[240].CLK
clock => temp[241].CLK
clock => temp[242].CLK
clock => temp[243].CLK
clock => temp[244].CLK
clock => temp[245].CLK
clock => temp[246].CLK
clock => temp[247].CLK
clock => temp[248].CLK
clock => temp[249].CLK
clock => temp[250].CLK
clock => temp[251].CLK
clock => temp[252].CLK
clock => temp[253].CLK
clock => temp[254].CLK
clock => temp[255].CLK
clock => buf8[0].CLK
clock => buf8[1].CLK
clock => buf8[2].CLK
clock => buf8[3].CLK
clock => buf8[4].CLK
clock => buf8[5].CLK
clock => buf8[6].CLK
clock => buf8[7].CLK
clock => buf8[8].CLK
clock => buf8[9].CLK
clock => buf8[10].CLK
clock => buf8[11].CLK
clock => buf8[12].CLK
clock => buf8[13].CLK
clock => buf8[14].CLK
clock => buf8[15].CLK
clock => buf8[16].CLK
clock => buf8[17].CLK
clock => buf8[18].CLK
clock => buf8[19].CLK
clock => buf8[20].CLK
clock => buf8[21].CLK
clock => buf8[22].CLK
clock => buf8[23].CLK
clock => buf8[24].CLK
clock => buf8[25].CLK
clock => buf8[26].CLK
clock => buf8[27].CLK
clock => buf8[28].CLK
clock => buf8[29].CLK
clock => buf8[30].CLK
clock => buf8[31].CLK
clock => buf7[0].CLK
clock => buf7[1].CLK
clock => buf7[2].CLK
clock => buf7[3].CLK
clock => buf7[4].CLK
clock => buf7[5].CLK
clock => buf7[6].CLK
clock => buf7[7].CLK
clock => buf7[8].CLK
clock => buf7[9].CLK
clock => buf7[10].CLK
clock => buf7[11].CLK
clock => buf7[12].CLK
clock => buf7[13].CLK
clock => buf7[14].CLK
clock => buf7[15].CLK
clock => buf7[16].CLK
clock => buf7[17].CLK
clock => buf7[18].CLK
clock => buf7[19].CLK
clock => buf7[20].CLK
clock => buf7[21].CLK
clock => buf7[22].CLK
clock => buf7[23].CLK
clock => buf7[24].CLK
clock => buf7[25].CLK
clock => buf7[26].CLK
clock => buf7[27].CLK
clock => buf7[28].CLK
clock => buf7[29].CLK
clock => buf7[30].CLK
clock => buf7[31].CLK
clock => buf6[0].CLK
clock => buf6[1].CLK
clock => buf6[2].CLK
clock => buf6[3].CLK
clock => buf6[4].CLK
clock => buf6[5].CLK
clock => buf6[6].CLK
clock => buf6[7].CLK
clock => buf6[8].CLK
clock => buf6[9].CLK
clock => buf6[10].CLK
clock => buf6[11].CLK
clock => buf6[12].CLK
clock => buf6[13].CLK
clock => buf6[14].CLK
clock => buf6[15].CLK
clock => buf6[16].CLK
clock => buf6[17].CLK
clock => buf6[18].CLK
clock => buf6[19].CLK
clock => buf6[20].CLK
clock => buf6[21].CLK
clock => buf6[22].CLK
clock => buf6[23].CLK
clock => buf6[24].CLK
clock => buf6[25].CLK
clock => buf6[26].CLK
clock => buf6[27].CLK
clock => buf6[28].CLK
clock => buf6[29].CLK
clock => buf6[30].CLK
clock => buf6[31].CLK
clock => buf5[0].CLK
clock => buf5[1].CLK
clock => buf5[2].CLK
clock => buf5[3].CLK
clock => buf5[4].CLK
clock => buf5[5].CLK
clock => buf5[6].CLK
clock => buf5[7].CLK
clock => buf5[8].CLK
clock => buf5[9].CLK
clock => buf5[10].CLK
clock => buf5[11].CLK
clock => buf5[12].CLK
clock => buf5[13].CLK
clock => buf5[14].CLK
clock => buf5[15].CLK
clock => buf5[16].CLK
clock => buf5[17].CLK
clock => buf5[18].CLK
clock => buf5[19].CLK
clock => buf5[20].CLK
clock => buf5[21].CLK
clock => buf5[22].CLK
clock => buf5[23].CLK
clock => buf5[24].CLK
clock => buf5[25].CLK
clock => buf5[26].CLK
clock => buf5[27].CLK
clock => buf5[28].CLK
clock => buf5[29].CLK
clock => buf5[30].CLK
clock => buf5[31].CLK
clock => buf4[0].CLK
clock => buf4[1].CLK
clock => buf4[2].CLK
clock => buf4[3].CLK
clock => buf4[4].CLK
clock => buf4[5].CLK
clock => buf4[6].CLK
clock => buf4[7].CLK
clock => buf4[8].CLK
clock => buf4[9].CLK
clock => buf4[10].CLK
clock => buf4[11].CLK
clock => buf4[12].CLK
clock => buf4[13].CLK
clock => buf4[14].CLK
clock => buf4[15].CLK
clock => buf4[16].CLK
clock => buf4[17].CLK
clock => buf4[18].CLK
clock => buf4[19].CLK
clock => buf4[20].CLK
clock => buf4[21].CLK
clock => buf4[22].CLK
clock => buf4[23].CLK
clock => buf4[24].CLK
clock => buf4[25].CLK
clock => buf4[26].CLK
clock => buf4[27].CLK
clock => buf4[28].CLK
clock => buf4[29].CLK
clock => buf4[30].CLK
clock => buf4[31].CLK
clock => buf3[0].CLK
clock => buf3[1].CLK
clock => buf3[2].CLK
clock => buf3[3].CLK
clock => buf3[4].CLK
clock => buf3[5].CLK
clock => buf3[6].CLK
clock => buf3[7].CLK
clock => buf3[8].CLK
clock => buf3[9].CLK
clock => buf3[10].CLK
clock => buf3[11].CLK
clock => buf3[12].CLK
clock => buf3[13].CLK
clock => buf3[14].CLK
clock => buf3[15].CLK
clock => buf3[16].CLK
clock => buf3[17].CLK
clock => buf3[18].CLK
clock => buf3[19].CLK
clock => buf3[20].CLK
clock => buf3[21].CLK
clock => buf3[22].CLK
clock => buf3[23].CLK
clock => buf3[24].CLK
clock => buf3[25].CLK
clock => buf3[26].CLK
clock => buf3[27].CLK
clock => buf3[28].CLK
clock => buf3[29].CLK
clock => buf3[30].CLK
clock => buf3[31].CLK
clock => buf2[0].CLK
clock => buf2[1].CLK
clock => buf2[2].CLK
clock => buf2[3].CLK
clock => buf2[4].CLK
clock => buf2[5].CLK
clock => buf2[6].CLK
clock => buf2[7].CLK
clock => buf2[8].CLK
clock => buf2[9].CLK
clock => buf2[10].CLK
clock => buf2[11].CLK
clock => buf2[12].CLK
clock => buf2[13].CLK
clock => buf2[14].CLK
clock => buf2[15].CLK
clock => buf2[16].CLK
clock => buf2[17].CLK
clock => buf2[18].CLK
clock => buf2[19].CLK
clock => buf2[20].CLK
clock => buf2[21].CLK
clock => buf2[22].CLK
clock => buf2[23].CLK
clock => buf2[24].CLK
clock => buf2[25].CLK
clock => buf2[26].CLK
clock => buf2[27].CLK
clock => buf2[28].CLK
clock => buf2[29].CLK
clock => buf2[30].CLK
clock => buf2[31].CLK
clock => buf1[0].CLK
clock => buf1[1].CLK
clock => buf1[2].CLK
clock => buf1[3].CLK
clock => buf1[4].CLK
clock => buf1[5].CLK
clock => buf1[6].CLK
clock => buf1[7].CLK
clock => buf1[8].CLK
clock => buf1[9].CLK
clock => buf1[10].CLK
clock => buf1[11].CLK
clock => buf1[12].CLK
clock => buf1[13].CLK
clock => buf1[14].CLK
clock => buf1[15].CLK
clock => buf1[16].CLK
clock => buf1[17].CLK
clock => buf1[18].CLK
clock => buf1[19].CLK
clock => buf1[20].CLK
clock => buf1[21].CLK
clock => buf1[22].CLK
clock => buf1[23].CLK
clock => buf1[24].CLK
clock => buf1[25].CLK
clock => buf1[26].CLK
clock => buf1[27].CLK
clock => buf1[28].CLK
clock => buf1[29].CLK
clock => buf1[30].CLK
clock => buf1[31].CLK
clock => do_count[0]~reg0.CLK
clock => do_count[1]~reg0.CLK
clock => do_count[2]~reg0.CLK
clock => do_count[3]~reg0.CLK
clock => do_count[4]~reg0.CLK
clock => do_count[5]~reg0.CLK
clock => do_count[6]~reg0.CLK
clock => do_count[7]~reg0.CLK
reset => do_count.OUTPUTSELECT
reset => do_count.OUTPUTSELECT
reset => do_count.OUTPUTSELECT
reset => do_count.OUTPUTSELECT
reset => do_count.OUTPUTSELECT
reset => do_count.OUTPUTSELECT
reset => do_count.OUTPUTSELECT
reset => do_count.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf1.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf2.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf3.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf4.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf5.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf6.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf7.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => buf8.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
current_key[0] => Add15.IN6
current_key[0] => Equal1.IN31
current_key[1] => Add15.IN5
current_key[1] => Equal1.IN30
current_key[2] => Add15.IN4
current_key[2] => Equal1.IN29
current_key[3] => Add13.IN6
current_key[3] => Equal1.IN28
current_key[4] => Add13.IN5
current_key[4] => Equal1.IN27
current_key[5] => Add13.IN4
current_key[5] => Equal1.IN26
current_key[6] => Add11.IN6
current_key[6] => Equal1.IN25
current_key[7] => Add11.IN5
current_key[7] => Equal1.IN24
current_key[8] => Add11.IN4
current_key[8] => Equal1.IN23
current_key[9] => Add9.IN6
current_key[9] => Equal1.IN22
current_key[10] => Add9.IN5
current_key[10] => Equal1.IN21
current_key[11] => Add9.IN4
current_key[11] => Equal1.IN20
current_key[12] => Add7.IN6
current_key[12] => Equal1.IN19
current_key[13] => Add7.IN5
current_key[13] => Equal1.IN18
current_key[14] => Add7.IN4
current_key[14] => Equal1.IN17
current_key[15] => Add5.IN6
current_key[15] => Equal1.IN16
current_key[16] => Add5.IN5
current_key[16] => Equal1.IN15
current_key[17] => Add5.IN4
current_key[17] => Equal1.IN14
current_key[18] => Add3.IN6
current_key[18] => Equal1.IN13
current_key[19] => Add3.IN5
current_key[19] => Equal1.IN12
current_key[20] => Add3.IN4
current_key[20] => Equal1.IN11
current_key[21] => Add1.IN6
current_key[21] => Equal1.IN10
current_key[22] => Add1.IN5
current_key[22] => Equal1.IN9
current_key[23] => Add1.IN4
current_key[23] => Equal1.IN8
in_real[0] => buf1.DATAB
in_real[0] => temp.DATAA
in_real[1] => buf1.DATAB
in_real[1] => temp.DATAA
in_real[2] => buf1.DATAB
in_real[2] => temp.DATAA
in_real[3] => buf1.DATAB
in_real[3] => temp.DATAA
in_real[4] => buf1.DATAB
in_real[4] => temp.DATAA
in_real[5] => buf1.DATAB
in_real[5] => temp.DATAA
in_real[6] => buf1.DATAB
in_real[6] => temp.DATAA
in_real[7] => buf1.DATAB
in_real[7] => temp.DATAA
in_real[8] => buf1.DATAB
in_real[8] => temp.DATAA
in_real[9] => buf1.DATAB
in_real[9] => temp.DATAA
in_real[10] => buf1.DATAB
in_real[10] => temp.DATAA
in_real[11] => buf1.DATAB
in_real[11] => temp.DATAA
in_real[12] => buf1.DATAB
in_real[12] => temp.DATAA
in_real[13] => buf1.DATAB
in_real[13] => temp.DATAA
in_real[14] => buf1.DATAB
in_real[14] => temp.DATAA
in_real[15] => buf1.DATAB
in_real[15] => temp.DATAA
in_imag[0] => buf1.DATAB
in_imag[0] => temp.DATAA
in_imag[1] => buf1.DATAB
in_imag[1] => temp.DATAA
in_imag[2] => buf1.DATAB
in_imag[2] => temp.DATAA
in_imag[3] => buf1.DATAB
in_imag[3] => temp.DATAA
in_imag[4] => buf1.DATAB
in_imag[4] => temp.DATAA
in_imag[5] => buf1.DATAB
in_imag[5] => temp.DATAA
in_imag[6] => buf1.DATAB
in_imag[6] => temp.DATAA
in_imag[7] => buf1.DATAB
in_imag[7] => temp.DATAA
in_imag[8] => buf1.DATAB
in_imag[8] => temp.DATAA
in_imag[9] => buf1.DATAB
in_imag[9] => temp.DATAA
in_imag[10] => buf1.DATAB
in_imag[10] => temp.DATAA
in_imag[11] => buf1.DATAB
in_imag[11] => temp.DATAA
in_imag[12] => buf1.DATAB
in_imag[12] => temp.DATAA
in_imag[13] => buf1.DATAB
in_imag[13] => temp.DATAA
in_imag[14] => buf1.DATAB
in_imag[14] => temp.DATAA
in_imag[15] => buf1.DATAB
in_imag[15] => temp.DATAA
do_in[0] => Equal0.IN2
do_in[1] => Equal0.IN1
do_in[2] => Equal0.IN0
do_in[3] => Equal0.IN31
do_in[4] => Equal0.IN30
do_in[5] => Equal0.IN29
do_in[6] => Equal0.IN28
do_count[0] <= do_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[1] <= do_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[2] <= do_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[3] <= do_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[4] <= do_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[5] <= do_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[6] <= do_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[7] <= do_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64
clock => clock.IN3
reset => reset.IN3
di_en => di_en.IN1
di_re[0] => di_re[0].IN1
di_re[1] => di_re[1].IN1
di_re[2] => di_re[2].IN1
di_re[3] => di_re[3].IN1
di_re[4] => di_re[4].IN1
di_re[5] => di_re[5].IN1
di_re[6] => di_re[6].IN1
di_re[7] => di_re[7].IN1
di_re[8] => di_re[8].IN1
di_re[9] => di_re[9].IN1
di_re[10] => di_re[10].IN1
di_re[11] => di_re[11].IN1
di_re[12] => di_re[12].IN1
di_re[13] => di_re[13].IN1
di_re[14] => di_re[14].IN1
di_re[15] => di_re[15].IN1
di_im[0] => di_im[0].IN1
di_im[1] => di_im[1].IN1
di_im[2] => di_im[2].IN1
di_im[3] => di_im[3].IN1
di_im[4] => di_im[4].IN1
di_im[5] => di_im[5].IN1
di_im[6] => di_im[6].IN1
di_im[7] => di_im[7].IN1
di_im[8] => di_im[8].IN1
di_im[9] => di_im[9].IN1
di_im[10] => di_im[10].IN1
di_im[11] => di_im[11].IN1
di_im[12] => di_im[12].IN1
di_im[13] => di_im[13].IN1
di_im[14] => di_im[14].IN1
di_im[15] => di_im[15].IN1
do_en <= SdfUnit:SU3.do_en
do_re[0] <= SdfUnit:SU3.do_re
do_re[1] <= SdfUnit:SU3.do_re
do_re[2] <= SdfUnit:SU3.do_re
do_re[3] <= SdfUnit:SU3.do_re
do_re[4] <= SdfUnit:SU3.do_re
do_re[5] <= SdfUnit:SU3.do_re
do_re[6] <= SdfUnit:SU3.do_re
do_re[7] <= SdfUnit:SU3.do_re
do_re[8] <= SdfUnit:SU3.do_re
do_re[9] <= SdfUnit:SU3.do_re
do_re[10] <= SdfUnit:SU3.do_re
do_re[11] <= SdfUnit:SU3.do_re
do_re[12] <= SdfUnit:SU3.do_re
do_re[13] <= SdfUnit:SU3.do_re
do_re[14] <= SdfUnit:SU3.do_re
do_re[15] <= SdfUnit:SU3.do_re
do_im[0] <= SdfUnit:SU3.do_im
do_im[1] <= SdfUnit:SU3.do_im
do_im[2] <= SdfUnit:SU3.do_im
do_im[3] <= SdfUnit:SU3.do_im
do_im[4] <= SdfUnit:SU3.do_im
do_im[5] <= SdfUnit:SU3.do_im
do_im[6] <= SdfUnit:SU3.do_im
do_im[7] <= SdfUnit:SU3.do_im
do_im[8] <= SdfUnit:SU3.do_im
do_im[9] <= SdfUnit:SU3.do_im
do_im[10] <= SdfUnit:SU3.do_im
do_im[11] <= SdfUnit:SU3.do_im
do_im[12] <= SdfUnit:SU3.do_im
do_im[13] <= SdfUnit:SU3.do_im
do_im[14] <= SdfUnit:SU3.do_im
do_im[15] <= SdfUnit:SU3.do_im
do_count[0] <= SdfUnit:SU3.do_count
do_count[1] <= SdfUnit:SU3.do_count
do_count[2] <= SdfUnit:SU3.do_count
do_count[3] <= SdfUnit:SU3.do_count
do_count[4] <= SdfUnit:SU3.do_count
do_count[5] <= SdfUnit:SU3.do_count
do_count[6] <= SdfUnit:SU3.do_count
do_count[7] <= SdfUnit:SU3.do_count


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU1
clock => clock.IN3
reset => mu_do_en.ACLR
reset => bf2_do_en.ACLR
reset => bf2_count[0].ACLR
reset => bf2_count[1].ACLR
reset => bf2_count[2].ACLR
reset => bf2_count[3].ACLR
reset => bf2_count[4].ACLR
reset => bf2_count[5].ACLR
reset => bf2_sp_en.ACLR
reset => bf1_count[0].ACLR
reset => bf1_count[1].ACLR
reset => bf1_count[2].ACLR
reset => bf1_count[3].ACLR
reset => bf1_count[4].ACLR
reset => bf1_count[5].ACLR
reset => bf1_sp_en.ACLR
reset => di_count[0].ACLR
reset => di_count[1].ACLR
reset => di_count[2].ACLR
reset => di_count[3].ACLR
reset => di_count[4].ACLR
reset => di_count[5].ACLR
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_re[0] => bf1_x1_re[0].IN1
di_re[1] => bf1_x1_re[1].IN1
di_re[2] => bf1_x1_re[2].IN1
di_re[3] => bf1_x1_re[3].IN1
di_re[4] => bf1_x1_re[4].IN1
di_re[5] => bf1_x1_re[5].IN1
di_re[6] => bf1_x1_re[6].IN1
di_re[7] => bf1_x1_re[7].IN1
di_re[8] => bf1_x1_re[8].IN1
di_re[9] => bf1_x1_re[9].IN1
di_re[10] => bf1_x1_re[10].IN1
di_re[11] => bf1_x1_re[11].IN1
di_re[12] => bf1_x1_re[12].IN1
di_re[13] => bf1_x1_re[13].IN1
di_re[14] => bf1_x1_re[14].IN1
di_re[15] => bf1_x1_re[15].IN1
di_im[0] => bf1_x1_im[0].IN1
di_im[1] => bf1_x1_im[1].IN1
di_im[2] => bf1_x1_im[2].IN1
di_im[3] => bf1_x1_im[3].IN1
di_im[4] => bf1_x1_im[4].IN1
di_im[5] => bf1_x1_im[5].IN1
di_im[6] => bf1_x1_im[6].IN1
di_im[7] => bf1_x1_im[7].IN1
di_im[8] => bf1_x1_im[8].IN1
di_im[9] => bf1_x1_im[9].IN1
di_im[10] => bf1_x1_im[10].IN1
di_im[11] => bf1_x1_im[11].IN1
di_im[12] => bf1_x1_im[12].IN1
di_im[13] => bf1_x1_im[13].IN1
di_im[14] => bf1_x1_im[14].IN1
di_im[15] => bf1_x1_im[15].IN1
do_en <= mu_do_en.DB_MAX_OUTPUT_PORT_TYPE
do_re[0] <= mu_do_re[0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= mu_do_re[1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= mu_do_re[2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= mu_do_re[3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= mu_do_re[4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= mu_do_re[5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= mu_do_re[6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= mu_do_re[7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= mu_do_re[8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= mu_do_re[9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= mu_do_re[10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= mu_do_re[11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= mu_do_re[12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= mu_do_re[13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= mu_do_re[14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= mu_do_re[15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= mu_do_im[0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= mu_do_im[1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= mu_do_im[2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= mu_do_im[3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= mu_do_im[4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= mu_do_im[5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= mu_do_im[6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= mu_do_im[7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= mu_do_im[8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= mu_do_im[9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= mu_do_im[10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= mu_do_im[11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= mu_do_im[12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= mu_do_im[13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= mu_do_im[14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= mu_do_im[15].DB_MAX_OUTPUT_PORT_TYPE
do_count[0] <= do_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[1] <= do_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[2] <= do_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[3] <= do_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[4] <= do_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[5] <= do_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[6] <= do_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[7] <= do_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU1|Butterfly:BF1
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU1|DelayBuffer:DB1
clock => buf_im[31][0].CLK
clock => buf_im[31][1].CLK
clock => buf_im[31][2].CLK
clock => buf_im[31][3].CLK
clock => buf_im[31][4].CLK
clock => buf_im[31][5].CLK
clock => buf_im[31][6].CLK
clock => buf_im[31][7].CLK
clock => buf_im[31][8].CLK
clock => buf_im[31][9].CLK
clock => buf_im[31][10].CLK
clock => buf_im[31][11].CLK
clock => buf_im[31][12].CLK
clock => buf_im[31][13].CLK
clock => buf_im[31][14].CLK
clock => buf_im[31][15].CLK
clock => buf_im[30][0].CLK
clock => buf_im[30][1].CLK
clock => buf_im[30][2].CLK
clock => buf_im[30][3].CLK
clock => buf_im[30][4].CLK
clock => buf_im[30][5].CLK
clock => buf_im[30][6].CLK
clock => buf_im[30][7].CLK
clock => buf_im[30][8].CLK
clock => buf_im[30][9].CLK
clock => buf_im[30][10].CLK
clock => buf_im[30][11].CLK
clock => buf_im[30][12].CLK
clock => buf_im[30][13].CLK
clock => buf_im[30][14].CLK
clock => buf_im[30][15].CLK
clock => buf_im[29][0].CLK
clock => buf_im[29][1].CLK
clock => buf_im[29][2].CLK
clock => buf_im[29][3].CLK
clock => buf_im[29][4].CLK
clock => buf_im[29][5].CLK
clock => buf_im[29][6].CLK
clock => buf_im[29][7].CLK
clock => buf_im[29][8].CLK
clock => buf_im[29][9].CLK
clock => buf_im[29][10].CLK
clock => buf_im[29][11].CLK
clock => buf_im[29][12].CLK
clock => buf_im[29][13].CLK
clock => buf_im[29][14].CLK
clock => buf_im[29][15].CLK
clock => buf_im[28][0].CLK
clock => buf_im[28][1].CLK
clock => buf_im[28][2].CLK
clock => buf_im[28][3].CLK
clock => buf_im[28][4].CLK
clock => buf_im[28][5].CLK
clock => buf_im[28][6].CLK
clock => buf_im[28][7].CLK
clock => buf_im[28][8].CLK
clock => buf_im[28][9].CLK
clock => buf_im[28][10].CLK
clock => buf_im[28][11].CLK
clock => buf_im[28][12].CLK
clock => buf_im[28][13].CLK
clock => buf_im[28][14].CLK
clock => buf_im[28][15].CLK
clock => buf_im[27][0].CLK
clock => buf_im[27][1].CLK
clock => buf_im[27][2].CLK
clock => buf_im[27][3].CLK
clock => buf_im[27][4].CLK
clock => buf_im[27][5].CLK
clock => buf_im[27][6].CLK
clock => buf_im[27][7].CLK
clock => buf_im[27][8].CLK
clock => buf_im[27][9].CLK
clock => buf_im[27][10].CLK
clock => buf_im[27][11].CLK
clock => buf_im[27][12].CLK
clock => buf_im[27][13].CLK
clock => buf_im[27][14].CLK
clock => buf_im[27][15].CLK
clock => buf_im[26][0].CLK
clock => buf_im[26][1].CLK
clock => buf_im[26][2].CLK
clock => buf_im[26][3].CLK
clock => buf_im[26][4].CLK
clock => buf_im[26][5].CLK
clock => buf_im[26][6].CLK
clock => buf_im[26][7].CLK
clock => buf_im[26][8].CLK
clock => buf_im[26][9].CLK
clock => buf_im[26][10].CLK
clock => buf_im[26][11].CLK
clock => buf_im[26][12].CLK
clock => buf_im[26][13].CLK
clock => buf_im[26][14].CLK
clock => buf_im[26][15].CLK
clock => buf_im[25][0].CLK
clock => buf_im[25][1].CLK
clock => buf_im[25][2].CLK
clock => buf_im[25][3].CLK
clock => buf_im[25][4].CLK
clock => buf_im[25][5].CLK
clock => buf_im[25][6].CLK
clock => buf_im[25][7].CLK
clock => buf_im[25][8].CLK
clock => buf_im[25][9].CLK
clock => buf_im[25][10].CLK
clock => buf_im[25][11].CLK
clock => buf_im[25][12].CLK
clock => buf_im[25][13].CLK
clock => buf_im[25][14].CLK
clock => buf_im[25][15].CLK
clock => buf_im[24][0].CLK
clock => buf_im[24][1].CLK
clock => buf_im[24][2].CLK
clock => buf_im[24][3].CLK
clock => buf_im[24][4].CLK
clock => buf_im[24][5].CLK
clock => buf_im[24][6].CLK
clock => buf_im[24][7].CLK
clock => buf_im[24][8].CLK
clock => buf_im[24][9].CLK
clock => buf_im[24][10].CLK
clock => buf_im[24][11].CLK
clock => buf_im[24][12].CLK
clock => buf_im[24][13].CLK
clock => buf_im[24][14].CLK
clock => buf_im[24][15].CLK
clock => buf_im[23][0].CLK
clock => buf_im[23][1].CLK
clock => buf_im[23][2].CLK
clock => buf_im[23][3].CLK
clock => buf_im[23][4].CLK
clock => buf_im[23][5].CLK
clock => buf_im[23][6].CLK
clock => buf_im[23][7].CLK
clock => buf_im[23][8].CLK
clock => buf_im[23][9].CLK
clock => buf_im[23][10].CLK
clock => buf_im[23][11].CLK
clock => buf_im[23][12].CLK
clock => buf_im[23][13].CLK
clock => buf_im[23][14].CLK
clock => buf_im[23][15].CLK
clock => buf_im[22][0].CLK
clock => buf_im[22][1].CLK
clock => buf_im[22][2].CLK
clock => buf_im[22][3].CLK
clock => buf_im[22][4].CLK
clock => buf_im[22][5].CLK
clock => buf_im[22][6].CLK
clock => buf_im[22][7].CLK
clock => buf_im[22][8].CLK
clock => buf_im[22][9].CLK
clock => buf_im[22][10].CLK
clock => buf_im[22][11].CLK
clock => buf_im[22][12].CLK
clock => buf_im[22][13].CLK
clock => buf_im[22][14].CLK
clock => buf_im[22][15].CLK
clock => buf_im[21][0].CLK
clock => buf_im[21][1].CLK
clock => buf_im[21][2].CLK
clock => buf_im[21][3].CLK
clock => buf_im[21][4].CLK
clock => buf_im[21][5].CLK
clock => buf_im[21][6].CLK
clock => buf_im[21][7].CLK
clock => buf_im[21][8].CLK
clock => buf_im[21][9].CLK
clock => buf_im[21][10].CLK
clock => buf_im[21][11].CLK
clock => buf_im[21][12].CLK
clock => buf_im[21][13].CLK
clock => buf_im[21][14].CLK
clock => buf_im[21][15].CLK
clock => buf_im[20][0].CLK
clock => buf_im[20][1].CLK
clock => buf_im[20][2].CLK
clock => buf_im[20][3].CLK
clock => buf_im[20][4].CLK
clock => buf_im[20][5].CLK
clock => buf_im[20][6].CLK
clock => buf_im[20][7].CLK
clock => buf_im[20][8].CLK
clock => buf_im[20][9].CLK
clock => buf_im[20][10].CLK
clock => buf_im[20][11].CLK
clock => buf_im[20][12].CLK
clock => buf_im[20][13].CLK
clock => buf_im[20][14].CLK
clock => buf_im[20][15].CLK
clock => buf_im[19][0].CLK
clock => buf_im[19][1].CLK
clock => buf_im[19][2].CLK
clock => buf_im[19][3].CLK
clock => buf_im[19][4].CLK
clock => buf_im[19][5].CLK
clock => buf_im[19][6].CLK
clock => buf_im[19][7].CLK
clock => buf_im[19][8].CLK
clock => buf_im[19][9].CLK
clock => buf_im[19][10].CLK
clock => buf_im[19][11].CLK
clock => buf_im[19][12].CLK
clock => buf_im[19][13].CLK
clock => buf_im[19][14].CLK
clock => buf_im[19][15].CLK
clock => buf_im[18][0].CLK
clock => buf_im[18][1].CLK
clock => buf_im[18][2].CLK
clock => buf_im[18][3].CLK
clock => buf_im[18][4].CLK
clock => buf_im[18][5].CLK
clock => buf_im[18][6].CLK
clock => buf_im[18][7].CLK
clock => buf_im[18][8].CLK
clock => buf_im[18][9].CLK
clock => buf_im[18][10].CLK
clock => buf_im[18][11].CLK
clock => buf_im[18][12].CLK
clock => buf_im[18][13].CLK
clock => buf_im[18][14].CLK
clock => buf_im[18][15].CLK
clock => buf_im[17][0].CLK
clock => buf_im[17][1].CLK
clock => buf_im[17][2].CLK
clock => buf_im[17][3].CLK
clock => buf_im[17][4].CLK
clock => buf_im[17][5].CLK
clock => buf_im[17][6].CLK
clock => buf_im[17][7].CLK
clock => buf_im[17][8].CLK
clock => buf_im[17][9].CLK
clock => buf_im[17][10].CLK
clock => buf_im[17][11].CLK
clock => buf_im[17][12].CLK
clock => buf_im[17][13].CLK
clock => buf_im[17][14].CLK
clock => buf_im[17][15].CLK
clock => buf_im[16][0].CLK
clock => buf_im[16][1].CLK
clock => buf_im[16][2].CLK
clock => buf_im[16][3].CLK
clock => buf_im[16][4].CLK
clock => buf_im[16][5].CLK
clock => buf_im[16][6].CLK
clock => buf_im[16][7].CLK
clock => buf_im[16][8].CLK
clock => buf_im[16][9].CLK
clock => buf_im[16][10].CLK
clock => buf_im[16][11].CLK
clock => buf_im[16][12].CLK
clock => buf_im[16][13].CLK
clock => buf_im[16][14].CLK
clock => buf_im[16][15].CLK
clock => buf_im[15][0].CLK
clock => buf_im[15][1].CLK
clock => buf_im[15][2].CLK
clock => buf_im[15][3].CLK
clock => buf_im[15][4].CLK
clock => buf_im[15][5].CLK
clock => buf_im[15][6].CLK
clock => buf_im[15][7].CLK
clock => buf_im[15][8].CLK
clock => buf_im[15][9].CLK
clock => buf_im[15][10].CLK
clock => buf_im[15][11].CLK
clock => buf_im[15][12].CLK
clock => buf_im[15][13].CLK
clock => buf_im[15][14].CLK
clock => buf_im[15][15].CLK
clock => buf_im[14][0].CLK
clock => buf_im[14][1].CLK
clock => buf_im[14][2].CLK
clock => buf_im[14][3].CLK
clock => buf_im[14][4].CLK
clock => buf_im[14][5].CLK
clock => buf_im[14][6].CLK
clock => buf_im[14][7].CLK
clock => buf_im[14][8].CLK
clock => buf_im[14][9].CLK
clock => buf_im[14][10].CLK
clock => buf_im[14][11].CLK
clock => buf_im[14][12].CLK
clock => buf_im[14][13].CLK
clock => buf_im[14][14].CLK
clock => buf_im[14][15].CLK
clock => buf_im[13][0].CLK
clock => buf_im[13][1].CLK
clock => buf_im[13][2].CLK
clock => buf_im[13][3].CLK
clock => buf_im[13][4].CLK
clock => buf_im[13][5].CLK
clock => buf_im[13][6].CLK
clock => buf_im[13][7].CLK
clock => buf_im[13][8].CLK
clock => buf_im[13][9].CLK
clock => buf_im[13][10].CLK
clock => buf_im[13][11].CLK
clock => buf_im[13][12].CLK
clock => buf_im[13][13].CLK
clock => buf_im[13][14].CLK
clock => buf_im[13][15].CLK
clock => buf_im[12][0].CLK
clock => buf_im[12][1].CLK
clock => buf_im[12][2].CLK
clock => buf_im[12][3].CLK
clock => buf_im[12][4].CLK
clock => buf_im[12][5].CLK
clock => buf_im[12][6].CLK
clock => buf_im[12][7].CLK
clock => buf_im[12][8].CLK
clock => buf_im[12][9].CLK
clock => buf_im[12][10].CLK
clock => buf_im[12][11].CLK
clock => buf_im[12][12].CLK
clock => buf_im[12][13].CLK
clock => buf_im[12][14].CLK
clock => buf_im[12][15].CLK
clock => buf_im[11][0].CLK
clock => buf_im[11][1].CLK
clock => buf_im[11][2].CLK
clock => buf_im[11][3].CLK
clock => buf_im[11][4].CLK
clock => buf_im[11][5].CLK
clock => buf_im[11][6].CLK
clock => buf_im[11][7].CLK
clock => buf_im[11][8].CLK
clock => buf_im[11][9].CLK
clock => buf_im[11][10].CLK
clock => buf_im[11][11].CLK
clock => buf_im[11][12].CLK
clock => buf_im[11][13].CLK
clock => buf_im[11][14].CLK
clock => buf_im[11][15].CLK
clock => buf_im[10][0].CLK
clock => buf_im[10][1].CLK
clock => buf_im[10][2].CLK
clock => buf_im[10][3].CLK
clock => buf_im[10][4].CLK
clock => buf_im[10][5].CLK
clock => buf_im[10][6].CLK
clock => buf_im[10][7].CLK
clock => buf_im[10][8].CLK
clock => buf_im[10][9].CLK
clock => buf_im[10][10].CLK
clock => buf_im[10][11].CLK
clock => buf_im[10][12].CLK
clock => buf_im[10][13].CLK
clock => buf_im[10][14].CLK
clock => buf_im[10][15].CLK
clock => buf_im[9][0].CLK
clock => buf_im[9][1].CLK
clock => buf_im[9][2].CLK
clock => buf_im[9][3].CLK
clock => buf_im[9][4].CLK
clock => buf_im[9][5].CLK
clock => buf_im[9][6].CLK
clock => buf_im[9][7].CLK
clock => buf_im[9][8].CLK
clock => buf_im[9][9].CLK
clock => buf_im[9][10].CLK
clock => buf_im[9][11].CLK
clock => buf_im[9][12].CLK
clock => buf_im[9][13].CLK
clock => buf_im[9][14].CLK
clock => buf_im[9][15].CLK
clock => buf_im[8][0].CLK
clock => buf_im[8][1].CLK
clock => buf_im[8][2].CLK
clock => buf_im[8][3].CLK
clock => buf_im[8][4].CLK
clock => buf_im[8][5].CLK
clock => buf_im[8][6].CLK
clock => buf_im[8][7].CLK
clock => buf_im[8][8].CLK
clock => buf_im[8][9].CLK
clock => buf_im[8][10].CLK
clock => buf_im[8][11].CLK
clock => buf_im[8][12].CLK
clock => buf_im[8][13].CLK
clock => buf_im[8][14].CLK
clock => buf_im[8][15].CLK
clock => buf_im[7][0].CLK
clock => buf_im[7][1].CLK
clock => buf_im[7][2].CLK
clock => buf_im[7][3].CLK
clock => buf_im[7][4].CLK
clock => buf_im[7][5].CLK
clock => buf_im[7][6].CLK
clock => buf_im[7][7].CLK
clock => buf_im[7][8].CLK
clock => buf_im[7][9].CLK
clock => buf_im[7][10].CLK
clock => buf_im[7][11].CLK
clock => buf_im[7][12].CLK
clock => buf_im[7][13].CLK
clock => buf_im[7][14].CLK
clock => buf_im[7][15].CLK
clock => buf_im[6][0].CLK
clock => buf_im[6][1].CLK
clock => buf_im[6][2].CLK
clock => buf_im[6][3].CLK
clock => buf_im[6][4].CLK
clock => buf_im[6][5].CLK
clock => buf_im[6][6].CLK
clock => buf_im[6][7].CLK
clock => buf_im[6][8].CLK
clock => buf_im[6][9].CLK
clock => buf_im[6][10].CLK
clock => buf_im[6][11].CLK
clock => buf_im[6][12].CLK
clock => buf_im[6][13].CLK
clock => buf_im[6][14].CLK
clock => buf_im[6][15].CLK
clock => buf_im[5][0].CLK
clock => buf_im[5][1].CLK
clock => buf_im[5][2].CLK
clock => buf_im[5][3].CLK
clock => buf_im[5][4].CLK
clock => buf_im[5][5].CLK
clock => buf_im[5][6].CLK
clock => buf_im[5][7].CLK
clock => buf_im[5][8].CLK
clock => buf_im[5][9].CLK
clock => buf_im[5][10].CLK
clock => buf_im[5][11].CLK
clock => buf_im[5][12].CLK
clock => buf_im[5][13].CLK
clock => buf_im[5][14].CLK
clock => buf_im[5][15].CLK
clock => buf_im[4][0].CLK
clock => buf_im[4][1].CLK
clock => buf_im[4][2].CLK
clock => buf_im[4][3].CLK
clock => buf_im[4][4].CLK
clock => buf_im[4][5].CLK
clock => buf_im[4][6].CLK
clock => buf_im[4][7].CLK
clock => buf_im[4][8].CLK
clock => buf_im[4][9].CLK
clock => buf_im[4][10].CLK
clock => buf_im[4][11].CLK
clock => buf_im[4][12].CLK
clock => buf_im[4][13].CLK
clock => buf_im[4][14].CLK
clock => buf_im[4][15].CLK
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[31][0].CLK
clock => buf_re[31][1].CLK
clock => buf_re[31][2].CLK
clock => buf_re[31][3].CLK
clock => buf_re[31][4].CLK
clock => buf_re[31][5].CLK
clock => buf_re[31][6].CLK
clock => buf_re[31][7].CLK
clock => buf_re[31][8].CLK
clock => buf_re[31][9].CLK
clock => buf_re[31][10].CLK
clock => buf_re[31][11].CLK
clock => buf_re[31][12].CLK
clock => buf_re[31][13].CLK
clock => buf_re[31][14].CLK
clock => buf_re[31][15].CLK
clock => buf_re[30][0].CLK
clock => buf_re[30][1].CLK
clock => buf_re[30][2].CLK
clock => buf_re[30][3].CLK
clock => buf_re[30][4].CLK
clock => buf_re[30][5].CLK
clock => buf_re[30][6].CLK
clock => buf_re[30][7].CLK
clock => buf_re[30][8].CLK
clock => buf_re[30][9].CLK
clock => buf_re[30][10].CLK
clock => buf_re[30][11].CLK
clock => buf_re[30][12].CLK
clock => buf_re[30][13].CLK
clock => buf_re[30][14].CLK
clock => buf_re[30][15].CLK
clock => buf_re[29][0].CLK
clock => buf_re[29][1].CLK
clock => buf_re[29][2].CLK
clock => buf_re[29][3].CLK
clock => buf_re[29][4].CLK
clock => buf_re[29][5].CLK
clock => buf_re[29][6].CLK
clock => buf_re[29][7].CLK
clock => buf_re[29][8].CLK
clock => buf_re[29][9].CLK
clock => buf_re[29][10].CLK
clock => buf_re[29][11].CLK
clock => buf_re[29][12].CLK
clock => buf_re[29][13].CLK
clock => buf_re[29][14].CLK
clock => buf_re[29][15].CLK
clock => buf_re[28][0].CLK
clock => buf_re[28][1].CLK
clock => buf_re[28][2].CLK
clock => buf_re[28][3].CLK
clock => buf_re[28][4].CLK
clock => buf_re[28][5].CLK
clock => buf_re[28][6].CLK
clock => buf_re[28][7].CLK
clock => buf_re[28][8].CLK
clock => buf_re[28][9].CLK
clock => buf_re[28][10].CLK
clock => buf_re[28][11].CLK
clock => buf_re[28][12].CLK
clock => buf_re[28][13].CLK
clock => buf_re[28][14].CLK
clock => buf_re[28][15].CLK
clock => buf_re[27][0].CLK
clock => buf_re[27][1].CLK
clock => buf_re[27][2].CLK
clock => buf_re[27][3].CLK
clock => buf_re[27][4].CLK
clock => buf_re[27][5].CLK
clock => buf_re[27][6].CLK
clock => buf_re[27][7].CLK
clock => buf_re[27][8].CLK
clock => buf_re[27][9].CLK
clock => buf_re[27][10].CLK
clock => buf_re[27][11].CLK
clock => buf_re[27][12].CLK
clock => buf_re[27][13].CLK
clock => buf_re[27][14].CLK
clock => buf_re[27][15].CLK
clock => buf_re[26][0].CLK
clock => buf_re[26][1].CLK
clock => buf_re[26][2].CLK
clock => buf_re[26][3].CLK
clock => buf_re[26][4].CLK
clock => buf_re[26][5].CLK
clock => buf_re[26][6].CLK
clock => buf_re[26][7].CLK
clock => buf_re[26][8].CLK
clock => buf_re[26][9].CLK
clock => buf_re[26][10].CLK
clock => buf_re[26][11].CLK
clock => buf_re[26][12].CLK
clock => buf_re[26][13].CLK
clock => buf_re[26][14].CLK
clock => buf_re[26][15].CLK
clock => buf_re[25][0].CLK
clock => buf_re[25][1].CLK
clock => buf_re[25][2].CLK
clock => buf_re[25][3].CLK
clock => buf_re[25][4].CLK
clock => buf_re[25][5].CLK
clock => buf_re[25][6].CLK
clock => buf_re[25][7].CLK
clock => buf_re[25][8].CLK
clock => buf_re[25][9].CLK
clock => buf_re[25][10].CLK
clock => buf_re[25][11].CLK
clock => buf_re[25][12].CLK
clock => buf_re[25][13].CLK
clock => buf_re[25][14].CLK
clock => buf_re[25][15].CLK
clock => buf_re[24][0].CLK
clock => buf_re[24][1].CLK
clock => buf_re[24][2].CLK
clock => buf_re[24][3].CLK
clock => buf_re[24][4].CLK
clock => buf_re[24][5].CLK
clock => buf_re[24][6].CLK
clock => buf_re[24][7].CLK
clock => buf_re[24][8].CLK
clock => buf_re[24][9].CLK
clock => buf_re[24][10].CLK
clock => buf_re[24][11].CLK
clock => buf_re[24][12].CLK
clock => buf_re[24][13].CLK
clock => buf_re[24][14].CLK
clock => buf_re[24][15].CLK
clock => buf_re[23][0].CLK
clock => buf_re[23][1].CLK
clock => buf_re[23][2].CLK
clock => buf_re[23][3].CLK
clock => buf_re[23][4].CLK
clock => buf_re[23][5].CLK
clock => buf_re[23][6].CLK
clock => buf_re[23][7].CLK
clock => buf_re[23][8].CLK
clock => buf_re[23][9].CLK
clock => buf_re[23][10].CLK
clock => buf_re[23][11].CLK
clock => buf_re[23][12].CLK
clock => buf_re[23][13].CLK
clock => buf_re[23][14].CLK
clock => buf_re[23][15].CLK
clock => buf_re[22][0].CLK
clock => buf_re[22][1].CLK
clock => buf_re[22][2].CLK
clock => buf_re[22][3].CLK
clock => buf_re[22][4].CLK
clock => buf_re[22][5].CLK
clock => buf_re[22][6].CLK
clock => buf_re[22][7].CLK
clock => buf_re[22][8].CLK
clock => buf_re[22][9].CLK
clock => buf_re[22][10].CLK
clock => buf_re[22][11].CLK
clock => buf_re[22][12].CLK
clock => buf_re[22][13].CLK
clock => buf_re[22][14].CLK
clock => buf_re[22][15].CLK
clock => buf_re[21][0].CLK
clock => buf_re[21][1].CLK
clock => buf_re[21][2].CLK
clock => buf_re[21][3].CLK
clock => buf_re[21][4].CLK
clock => buf_re[21][5].CLK
clock => buf_re[21][6].CLK
clock => buf_re[21][7].CLK
clock => buf_re[21][8].CLK
clock => buf_re[21][9].CLK
clock => buf_re[21][10].CLK
clock => buf_re[21][11].CLK
clock => buf_re[21][12].CLK
clock => buf_re[21][13].CLK
clock => buf_re[21][14].CLK
clock => buf_re[21][15].CLK
clock => buf_re[20][0].CLK
clock => buf_re[20][1].CLK
clock => buf_re[20][2].CLK
clock => buf_re[20][3].CLK
clock => buf_re[20][4].CLK
clock => buf_re[20][5].CLK
clock => buf_re[20][6].CLK
clock => buf_re[20][7].CLK
clock => buf_re[20][8].CLK
clock => buf_re[20][9].CLK
clock => buf_re[20][10].CLK
clock => buf_re[20][11].CLK
clock => buf_re[20][12].CLK
clock => buf_re[20][13].CLK
clock => buf_re[20][14].CLK
clock => buf_re[20][15].CLK
clock => buf_re[19][0].CLK
clock => buf_re[19][1].CLK
clock => buf_re[19][2].CLK
clock => buf_re[19][3].CLK
clock => buf_re[19][4].CLK
clock => buf_re[19][5].CLK
clock => buf_re[19][6].CLK
clock => buf_re[19][7].CLK
clock => buf_re[19][8].CLK
clock => buf_re[19][9].CLK
clock => buf_re[19][10].CLK
clock => buf_re[19][11].CLK
clock => buf_re[19][12].CLK
clock => buf_re[19][13].CLK
clock => buf_re[19][14].CLK
clock => buf_re[19][15].CLK
clock => buf_re[18][0].CLK
clock => buf_re[18][1].CLK
clock => buf_re[18][2].CLK
clock => buf_re[18][3].CLK
clock => buf_re[18][4].CLK
clock => buf_re[18][5].CLK
clock => buf_re[18][6].CLK
clock => buf_re[18][7].CLK
clock => buf_re[18][8].CLK
clock => buf_re[18][9].CLK
clock => buf_re[18][10].CLK
clock => buf_re[18][11].CLK
clock => buf_re[18][12].CLK
clock => buf_re[18][13].CLK
clock => buf_re[18][14].CLK
clock => buf_re[18][15].CLK
clock => buf_re[17][0].CLK
clock => buf_re[17][1].CLK
clock => buf_re[17][2].CLK
clock => buf_re[17][3].CLK
clock => buf_re[17][4].CLK
clock => buf_re[17][5].CLK
clock => buf_re[17][6].CLK
clock => buf_re[17][7].CLK
clock => buf_re[17][8].CLK
clock => buf_re[17][9].CLK
clock => buf_re[17][10].CLK
clock => buf_re[17][11].CLK
clock => buf_re[17][12].CLK
clock => buf_re[17][13].CLK
clock => buf_re[17][14].CLK
clock => buf_re[17][15].CLK
clock => buf_re[16][0].CLK
clock => buf_re[16][1].CLK
clock => buf_re[16][2].CLK
clock => buf_re[16][3].CLK
clock => buf_re[16][4].CLK
clock => buf_re[16][5].CLK
clock => buf_re[16][6].CLK
clock => buf_re[16][7].CLK
clock => buf_re[16][8].CLK
clock => buf_re[16][9].CLK
clock => buf_re[16][10].CLK
clock => buf_re[16][11].CLK
clock => buf_re[16][12].CLK
clock => buf_re[16][13].CLK
clock => buf_re[16][14].CLK
clock => buf_re[16][15].CLK
clock => buf_re[15][0].CLK
clock => buf_re[15][1].CLK
clock => buf_re[15][2].CLK
clock => buf_re[15][3].CLK
clock => buf_re[15][4].CLK
clock => buf_re[15][5].CLK
clock => buf_re[15][6].CLK
clock => buf_re[15][7].CLK
clock => buf_re[15][8].CLK
clock => buf_re[15][9].CLK
clock => buf_re[15][10].CLK
clock => buf_re[15][11].CLK
clock => buf_re[15][12].CLK
clock => buf_re[15][13].CLK
clock => buf_re[15][14].CLK
clock => buf_re[15][15].CLK
clock => buf_re[14][0].CLK
clock => buf_re[14][1].CLK
clock => buf_re[14][2].CLK
clock => buf_re[14][3].CLK
clock => buf_re[14][4].CLK
clock => buf_re[14][5].CLK
clock => buf_re[14][6].CLK
clock => buf_re[14][7].CLK
clock => buf_re[14][8].CLK
clock => buf_re[14][9].CLK
clock => buf_re[14][10].CLK
clock => buf_re[14][11].CLK
clock => buf_re[14][12].CLK
clock => buf_re[14][13].CLK
clock => buf_re[14][14].CLK
clock => buf_re[14][15].CLK
clock => buf_re[13][0].CLK
clock => buf_re[13][1].CLK
clock => buf_re[13][2].CLK
clock => buf_re[13][3].CLK
clock => buf_re[13][4].CLK
clock => buf_re[13][5].CLK
clock => buf_re[13][6].CLK
clock => buf_re[13][7].CLK
clock => buf_re[13][8].CLK
clock => buf_re[13][9].CLK
clock => buf_re[13][10].CLK
clock => buf_re[13][11].CLK
clock => buf_re[13][12].CLK
clock => buf_re[13][13].CLK
clock => buf_re[13][14].CLK
clock => buf_re[13][15].CLK
clock => buf_re[12][0].CLK
clock => buf_re[12][1].CLK
clock => buf_re[12][2].CLK
clock => buf_re[12][3].CLK
clock => buf_re[12][4].CLK
clock => buf_re[12][5].CLK
clock => buf_re[12][6].CLK
clock => buf_re[12][7].CLK
clock => buf_re[12][8].CLK
clock => buf_re[12][9].CLK
clock => buf_re[12][10].CLK
clock => buf_re[12][11].CLK
clock => buf_re[12][12].CLK
clock => buf_re[12][13].CLK
clock => buf_re[12][14].CLK
clock => buf_re[12][15].CLK
clock => buf_re[11][0].CLK
clock => buf_re[11][1].CLK
clock => buf_re[11][2].CLK
clock => buf_re[11][3].CLK
clock => buf_re[11][4].CLK
clock => buf_re[11][5].CLK
clock => buf_re[11][6].CLK
clock => buf_re[11][7].CLK
clock => buf_re[11][8].CLK
clock => buf_re[11][9].CLK
clock => buf_re[11][10].CLK
clock => buf_re[11][11].CLK
clock => buf_re[11][12].CLK
clock => buf_re[11][13].CLK
clock => buf_re[11][14].CLK
clock => buf_re[11][15].CLK
clock => buf_re[10][0].CLK
clock => buf_re[10][1].CLK
clock => buf_re[10][2].CLK
clock => buf_re[10][3].CLK
clock => buf_re[10][4].CLK
clock => buf_re[10][5].CLK
clock => buf_re[10][6].CLK
clock => buf_re[10][7].CLK
clock => buf_re[10][8].CLK
clock => buf_re[10][9].CLK
clock => buf_re[10][10].CLK
clock => buf_re[10][11].CLK
clock => buf_re[10][12].CLK
clock => buf_re[10][13].CLK
clock => buf_re[10][14].CLK
clock => buf_re[10][15].CLK
clock => buf_re[9][0].CLK
clock => buf_re[9][1].CLK
clock => buf_re[9][2].CLK
clock => buf_re[9][3].CLK
clock => buf_re[9][4].CLK
clock => buf_re[9][5].CLK
clock => buf_re[9][6].CLK
clock => buf_re[9][7].CLK
clock => buf_re[9][8].CLK
clock => buf_re[9][9].CLK
clock => buf_re[9][10].CLK
clock => buf_re[9][11].CLK
clock => buf_re[9][12].CLK
clock => buf_re[9][13].CLK
clock => buf_re[9][14].CLK
clock => buf_re[9][15].CLK
clock => buf_re[8][0].CLK
clock => buf_re[8][1].CLK
clock => buf_re[8][2].CLK
clock => buf_re[8][3].CLK
clock => buf_re[8][4].CLK
clock => buf_re[8][5].CLK
clock => buf_re[8][6].CLK
clock => buf_re[8][7].CLK
clock => buf_re[8][8].CLK
clock => buf_re[8][9].CLK
clock => buf_re[8][10].CLK
clock => buf_re[8][11].CLK
clock => buf_re[8][12].CLK
clock => buf_re[8][13].CLK
clock => buf_re[8][14].CLK
clock => buf_re[8][15].CLK
clock => buf_re[7][0].CLK
clock => buf_re[7][1].CLK
clock => buf_re[7][2].CLK
clock => buf_re[7][3].CLK
clock => buf_re[7][4].CLK
clock => buf_re[7][5].CLK
clock => buf_re[7][6].CLK
clock => buf_re[7][7].CLK
clock => buf_re[7][8].CLK
clock => buf_re[7][9].CLK
clock => buf_re[7][10].CLK
clock => buf_re[7][11].CLK
clock => buf_re[7][12].CLK
clock => buf_re[7][13].CLK
clock => buf_re[7][14].CLK
clock => buf_re[7][15].CLK
clock => buf_re[6][0].CLK
clock => buf_re[6][1].CLK
clock => buf_re[6][2].CLK
clock => buf_re[6][3].CLK
clock => buf_re[6][4].CLK
clock => buf_re[6][5].CLK
clock => buf_re[6][6].CLK
clock => buf_re[6][7].CLK
clock => buf_re[6][8].CLK
clock => buf_re[6][9].CLK
clock => buf_re[6][10].CLK
clock => buf_re[6][11].CLK
clock => buf_re[6][12].CLK
clock => buf_re[6][13].CLK
clock => buf_re[6][14].CLK
clock => buf_re[6][15].CLK
clock => buf_re[5][0].CLK
clock => buf_re[5][1].CLK
clock => buf_re[5][2].CLK
clock => buf_re[5][3].CLK
clock => buf_re[5][4].CLK
clock => buf_re[5][5].CLK
clock => buf_re[5][6].CLK
clock => buf_re[5][7].CLK
clock => buf_re[5][8].CLK
clock => buf_re[5][9].CLK
clock => buf_re[5][10].CLK
clock => buf_re[5][11].CLK
clock => buf_re[5][12].CLK
clock => buf_re[5][13].CLK
clock => buf_re[5][14].CLK
clock => buf_re[5][15].CLK
clock => buf_re[4][0].CLK
clock => buf_re[4][1].CLK
clock => buf_re[4][2].CLK
clock => buf_re[4][3].CLK
clock => buf_re[4][4].CLK
clock => buf_re[4][5].CLK
clock => buf_re[4][6].CLK
clock => buf_re[4][7].CLK
clock => buf_re[4][8].CLK
clock => buf_re[4][9].CLK
clock => buf_re[4][10].CLK
clock => buf_re[4][11].CLK
clock => buf_re[4][12].CLK
clock => buf_re[4][13].CLK
clock => buf_re[4][14].CLK
clock => buf_re[4][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[31][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[31][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[31][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[31][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[31][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[31][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[31][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[31][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[31][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[31][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[31][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[31][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[31][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[31][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[31][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[31][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[31][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[31][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[31][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[31][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[31][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[31][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[31][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[31][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[31][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[31][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[31][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[31][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[31][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[31][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[31][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[31][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU1|Butterfly:BF2
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add7.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU1|DelayBuffer:DB2
clock => buf_im[15][0].CLK
clock => buf_im[15][1].CLK
clock => buf_im[15][2].CLK
clock => buf_im[15][3].CLK
clock => buf_im[15][4].CLK
clock => buf_im[15][5].CLK
clock => buf_im[15][6].CLK
clock => buf_im[15][7].CLK
clock => buf_im[15][8].CLK
clock => buf_im[15][9].CLK
clock => buf_im[15][10].CLK
clock => buf_im[15][11].CLK
clock => buf_im[15][12].CLK
clock => buf_im[15][13].CLK
clock => buf_im[15][14].CLK
clock => buf_im[15][15].CLK
clock => buf_im[14][0].CLK
clock => buf_im[14][1].CLK
clock => buf_im[14][2].CLK
clock => buf_im[14][3].CLK
clock => buf_im[14][4].CLK
clock => buf_im[14][5].CLK
clock => buf_im[14][6].CLK
clock => buf_im[14][7].CLK
clock => buf_im[14][8].CLK
clock => buf_im[14][9].CLK
clock => buf_im[14][10].CLK
clock => buf_im[14][11].CLK
clock => buf_im[14][12].CLK
clock => buf_im[14][13].CLK
clock => buf_im[14][14].CLK
clock => buf_im[14][15].CLK
clock => buf_im[13][0].CLK
clock => buf_im[13][1].CLK
clock => buf_im[13][2].CLK
clock => buf_im[13][3].CLK
clock => buf_im[13][4].CLK
clock => buf_im[13][5].CLK
clock => buf_im[13][6].CLK
clock => buf_im[13][7].CLK
clock => buf_im[13][8].CLK
clock => buf_im[13][9].CLK
clock => buf_im[13][10].CLK
clock => buf_im[13][11].CLK
clock => buf_im[13][12].CLK
clock => buf_im[13][13].CLK
clock => buf_im[13][14].CLK
clock => buf_im[13][15].CLK
clock => buf_im[12][0].CLK
clock => buf_im[12][1].CLK
clock => buf_im[12][2].CLK
clock => buf_im[12][3].CLK
clock => buf_im[12][4].CLK
clock => buf_im[12][5].CLK
clock => buf_im[12][6].CLK
clock => buf_im[12][7].CLK
clock => buf_im[12][8].CLK
clock => buf_im[12][9].CLK
clock => buf_im[12][10].CLK
clock => buf_im[12][11].CLK
clock => buf_im[12][12].CLK
clock => buf_im[12][13].CLK
clock => buf_im[12][14].CLK
clock => buf_im[12][15].CLK
clock => buf_im[11][0].CLK
clock => buf_im[11][1].CLK
clock => buf_im[11][2].CLK
clock => buf_im[11][3].CLK
clock => buf_im[11][4].CLK
clock => buf_im[11][5].CLK
clock => buf_im[11][6].CLK
clock => buf_im[11][7].CLK
clock => buf_im[11][8].CLK
clock => buf_im[11][9].CLK
clock => buf_im[11][10].CLK
clock => buf_im[11][11].CLK
clock => buf_im[11][12].CLK
clock => buf_im[11][13].CLK
clock => buf_im[11][14].CLK
clock => buf_im[11][15].CLK
clock => buf_im[10][0].CLK
clock => buf_im[10][1].CLK
clock => buf_im[10][2].CLK
clock => buf_im[10][3].CLK
clock => buf_im[10][4].CLK
clock => buf_im[10][5].CLK
clock => buf_im[10][6].CLK
clock => buf_im[10][7].CLK
clock => buf_im[10][8].CLK
clock => buf_im[10][9].CLK
clock => buf_im[10][10].CLK
clock => buf_im[10][11].CLK
clock => buf_im[10][12].CLK
clock => buf_im[10][13].CLK
clock => buf_im[10][14].CLK
clock => buf_im[10][15].CLK
clock => buf_im[9][0].CLK
clock => buf_im[9][1].CLK
clock => buf_im[9][2].CLK
clock => buf_im[9][3].CLK
clock => buf_im[9][4].CLK
clock => buf_im[9][5].CLK
clock => buf_im[9][6].CLK
clock => buf_im[9][7].CLK
clock => buf_im[9][8].CLK
clock => buf_im[9][9].CLK
clock => buf_im[9][10].CLK
clock => buf_im[9][11].CLK
clock => buf_im[9][12].CLK
clock => buf_im[9][13].CLK
clock => buf_im[9][14].CLK
clock => buf_im[9][15].CLK
clock => buf_im[8][0].CLK
clock => buf_im[8][1].CLK
clock => buf_im[8][2].CLK
clock => buf_im[8][3].CLK
clock => buf_im[8][4].CLK
clock => buf_im[8][5].CLK
clock => buf_im[8][6].CLK
clock => buf_im[8][7].CLK
clock => buf_im[8][8].CLK
clock => buf_im[8][9].CLK
clock => buf_im[8][10].CLK
clock => buf_im[8][11].CLK
clock => buf_im[8][12].CLK
clock => buf_im[8][13].CLK
clock => buf_im[8][14].CLK
clock => buf_im[8][15].CLK
clock => buf_im[7][0].CLK
clock => buf_im[7][1].CLK
clock => buf_im[7][2].CLK
clock => buf_im[7][3].CLK
clock => buf_im[7][4].CLK
clock => buf_im[7][5].CLK
clock => buf_im[7][6].CLK
clock => buf_im[7][7].CLK
clock => buf_im[7][8].CLK
clock => buf_im[7][9].CLK
clock => buf_im[7][10].CLK
clock => buf_im[7][11].CLK
clock => buf_im[7][12].CLK
clock => buf_im[7][13].CLK
clock => buf_im[7][14].CLK
clock => buf_im[7][15].CLK
clock => buf_im[6][0].CLK
clock => buf_im[6][1].CLK
clock => buf_im[6][2].CLK
clock => buf_im[6][3].CLK
clock => buf_im[6][4].CLK
clock => buf_im[6][5].CLK
clock => buf_im[6][6].CLK
clock => buf_im[6][7].CLK
clock => buf_im[6][8].CLK
clock => buf_im[6][9].CLK
clock => buf_im[6][10].CLK
clock => buf_im[6][11].CLK
clock => buf_im[6][12].CLK
clock => buf_im[6][13].CLK
clock => buf_im[6][14].CLK
clock => buf_im[6][15].CLK
clock => buf_im[5][0].CLK
clock => buf_im[5][1].CLK
clock => buf_im[5][2].CLK
clock => buf_im[5][3].CLK
clock => buf_im[5][4].CLK
clock => buf_im[5][5].CLK
clock => buf_im[5][6].CLK
clock => buf_im[5][7].CLK
clock => buf_im[5][8].CLK
clock => buf_im[5][9].CLK
clock => buf_im[5][10].CLK
clock => buf_im[5][11].CLK
clock => buf_im[5][12].CLK
clock => buf_im[5][13].CLK
clock => buf_im[5][14].CLK
clock => buf_im[5][15].CLK
clock => buf_im[4][0].CLK
clock => buf_im[4][1].CLK
clock => buf_im[4][2].CLK
clock => buf_im[4][3].CLK
clock => buf_im[4][4].CLK
clock => buf_im[4][5].CLK
clock => buf_im[4][6].CLK
clock => buf_im[4][7].CLK
clock => buf_im[4][8].CLK
clock => buf_im[4][9].CLK
clock => buf_im[4][10].CLK
clock => buf_im[4][11].CLK
clock => buf_im[4][12].CLK
clock => buf_im[4][13].CLK
clock => buf_im[4][14].CLK
clock => buf_im[4][15].CLK
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[15][0].CLK
clock => buf_re[15][1].CLK
clock => buf_re[15][2].CLK
clock => buf_re[15][3].CLK
clock => buf_re[15][4].CLK
clock => buf_re[15][5].CLK
clock => buf_re[15][6].CLK
clock => buf_re[15][7].CLK
clock => buf_re[15][8].CLK
clock => buf_re[15][9].CLK
clock => buf_re[15][10].CLK
clock => buf_re[15][11].CLK
clock => buf_re[15][12].CLK
clock => buf_re[15][13].CLK
clock => buf_re[15][14].CLK
clock => buf_re[15][15].CLK
clock => buf_re[14][0].CLK
clock => buf_re[14][1].CLK
clock => buf_re[14][2].CLK
clock => buf_re[14][3].CLK
clock => buf_re[14][4].CLK
clock => buf_re[14][5].CLK
clock => buf_re[14][6].CLK
clock => buf_re[14][7].CLK
clock => buf_re[14][8].CLK
clock => buf_re[14][9].CLK
clock => buf_re[14][10].CLK
clock => buf_re[14][11].CLK
clock => buf_re[14][12].CLK
clock => buf_re[14][13].CLK
clock => buf_re[14][14].CLK
clock => buf_re[14][15].CLK
clock => buf_re[13][0].CLK
clock => buf_re[13][1].CLK
clock => buf_re[13][2].CLK
clock => buf_re[13][3].CLK
clock => buf_re[13][4].CLK
clock => buf_re[13][5].CLK
clock => buf_re[13][6].CLK
clock => buf_re[13][7].CLK
clock => buf_re[13][8].CLK
clock => buf_re[13][9].CLK
clock => buf_re[13][10].CLK
clock => buf_re[13][11].CLK
clock => buf_re[13][12].CLK
clock => buf_re[13][13].CLK
clock => buf_re[13][14].CLK
clock => buf_re[13][15].CLK
clock => buf_re[12][0].CLK
clock => buf_re[12][1].CLK
clock => buf_re[12][2].CLK
clock => buf_re[12][3].CLK
clock => buf_re[12][4].CLK
clock => buf_re[12][5].CLK
clock => buf_re[12][6].CLK
clock => buf_re[12][7].CLK
clock => buf_re[12][8].CLK
clock => buf_re[12][9].CLK
clock => buf_re[12][10].CLK
clock => buf_re[12][11].CLK
clock => buf_re[12][12].CLK
clock => buf_re[12][13].CLK
clock => buf_re[12][14].CLK
clock => buf_re[12][15].CLK
clock => buf_re[11][0].CLK
clock => buf_re[11][1].CLK
clock => buf_re[11][2].CLK
clock => buf_re[11][3].CLK
clock => buf_re[11][4].CLK
clock => buf_re[11][5].CLK
clock => buf_re[11][6].CLK
clock => buf_re[11][7].CLK
clock => buf_re[11][8].CLK
clock => buf_re[11][9].CLK
clock => buf_re[11][10].CLK
clock => buf_re[11][11].CLK
clock => buf_re[11][12].CLK
clock => buf_re[11][13].CLK
clock => buf_re[11][14].CLK
clock => buf_re[11][15].CLK
clock => buf_re[10][0].CLK
clock => buf_re[10][1].CLK
clock => buf_re[10][2].CLK
clock => buf_re[10][3].CLK
clock => buf_re[10][4].CLK
clock => buf_re[10][5].CLK
clock => buf_re[10][6].CLK
clock => buf_re[10][7].CLK
clock => buf_re[10][8].CLK
clock => buf_re[10][9].CLK
clock => buf_re[10][10].CLK
clock => buf_re[10][11].CLK
clock => buf_re[10][12].CLK
clock => buf_re[10][13].CLK
clock => buf_re[10][14].CLK
clock => buf_re[10][15].CLK
clock => buf_re[9][0].CLK
clock => buf_re[9][1].CLK
clock => buf_re[9][2].CLK
clock => buf_re[9][3].CLK
clock => buf_re[9][4].CLK
clock => buf_re[9][5].CLK
clock => buf_re[9][6].CLK
clock => buf_re[9][7].CLK
clock => buf_re[9][8].CLK
clock => buf_re[9][9].CLK
clock => buf_re[9][10].CLK
clock => buf_re[9][11].CLK
clock => buf_re[9][12].CLK
clock => buf_re[9][13].CLK
clock => buf_re[9][14].CLK
clock => buf_re[9][15].CLK
clock => buf_re[8][0].CLK
clock => buf_re[8][1].CLK
clock => buf_re[8][2].CLK
clock => buf_re[8][3].CLK
clock => buf_re[8][4].CLK
clock => buf_re[8][5].CLK
clock => buf_re[8][6].CLK
clock => buf_re[8][7].CLK
clock => buf_re[8][8].CLK
clock => buf_re[8][9].CLK
clock => buf_re[8][10].CLK
clock => buf_re[8][11].CLK
clock => buf_re[8][12].CLK
clock => buf_re[8][13].CLK
clock => buf_re[8][14].CLK
clock => buf_re[8][15].CLK
clock => buf_re[7][0].CLK
clock => buf_re[7][1].CLK
clock => buf_re[7][2].CLK
clock => buf_re[7][3].CLK
clock => buf_re[7][4].CLK
clock => buf_re[7][5].CLK
clock => buf_re[7][6].CLK
clock => buf_re[7][7].CLK
clock => buf_re[7][8].CLK
clock => buf_re[7][9].CLK
clock => buf_re[7][10].CLK
clock => buf_re[7][11].CLK
clock => buf_re[7][12].CLK
clock => buf_re[7][13].CLK
clock => buf_re[7][14].CLK
clock => buf_re[7][15].CLK
clock => buf_re[6][0].CLK
clock => buf_re[6][1].CLK
clock => buf_re[6][2].CLK
clock => buf_re[6][3].CLK
clock => buf_re[6][4].CLK
clock => buf_re[6][5].CLK
clock => buf_re[6][6].CLK
clock => buf_re[6][7].CLK
clock => buf_re[6][8].CLK
clock => buf_re[6][9].CLK
clock => buf_re[6][10].CLK
clock => buf_re[6][11].CLK
clock => buf_re[6][12].CLK
clock => buf_re[6][13].CLK
clock => buf_re[6][14].CLK
clock => buf_re[6][15].CLK
clock => buf_re[5][0].CLK
clock => buf_re[5][1].CLK
clock => buf_re[5][2].CLK
clock => buf_re[5][3].CLK
clock => buf_re[5][4].CLK
clock => buf_re[5][5].CLK
clock => buf_re[5][6].CLK
clock => buf_re[5][7].CLK
clock => buf_re[5][8].CLK
clock => buf_re[5][9].CLK
clock => buf_re[5][10].CLK
clock => buf_re[5][11].CLK
clock => buf_re[5][12].CLK
clock => buf_re[5][13].CLK
clock => buf_re[5][14].CLK
clock => buf_re[5][15].CLK
clock => buf_re[4][0].CLK
clock => buf_re[4][1].CLK
clock => buf_re[4][2].CLK
clock => buf_re[4][3].CLK
clock => buf_re[4][4].CLK
clock => buf_re[4][5].CLK
clock => buf_re[4][6].CLK
clock => buf_re[4][7].CLK
clock => buf_re[4][8].CLK
clock => buf_re[4][9].CLK
clock => buf_re[4][10].CLK
clock => buf_re[4][11].CLK
clock => buf_re[4][12].CLK
clock => buf_re[4][13].CLK
clock => buf_re[4][14].CLK
clock => buf_re[4][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[15][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[15][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[15][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[15][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[15][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[15][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[15][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[15][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[15][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[15][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[15][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[15][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[15][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[15][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[15][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[15][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[15][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[15][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[15][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[15][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[15][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[15][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[15][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[15][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[15][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[15][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[15][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[15][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[15][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[15][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[15][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[15][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU1|Twiddle:TW
clock => ff_im[0].CLK
clock => ff_im[1].CLK
clock => ff_im[2].CLK
clock => ff_im[3].CLK
clock => ff_im[4].CLK
clock => ff_im[5].CLK
clock => ff_im[6].CLK
clock => ff_im[7].CLK
clock => ff_im[8].CLK
clock => ff_im[9].CLK
clock => ff_im[10].CLK
clock => ff_im[11].CLK
clock => ff_im[12].CLK
clock => ff_im[13].CLK
clock => ff_im[14].CLK
clock => ff_im[15].CLK
clock => ff_re[0].CLK
clock => ff_re[1].CLK
clock => ff_re[2].CLK
clock => ff_re[3].CLK
clock => ff_re[4].CLK
clock => ff_re[5].CLK
clock => ff_re[6].CLK
clock => ff_re[7].CLK
clock => ff_re[8].CLK
clock => ff_re[9].CLK
clock => ff_re[10].CLK
clock => ff_re[11].CLK
clock => ff_re[12].CLK
clock => ff_re[13].CLK
clock => ff_re[14].CLK
clock => ff_re[15].CLK
addr[0] => Mux0.IN36
addr[0] => Mux1.IN36
addr[0] => Mux2.IN36
addr[0] => Mux3.IN36
addr[0] => Mux4.IN36
addr[0] => Mux5.IN36
addr[0] => Mux6.IN36
addr[0] => Mux7.IN36
addr[0] => Mux8.IN36
addr[0] => Mux9.IN36
addr[0] => Mux10.IN36
addr[0] => Mux11.IN36
addr[0] => Mux12.IN36
addr[0] => Mux13.IN36
addr[0] => Mux14.IN36
addr[0] => Mux15.IN36
addr[0] => Mux16.IN36
addr[0] => Mux17.IN36
addr[0] => Mux18.IN36
addr[0] => Mux19.IN36
addr[0] => Mux20.IN36
addr[0] => Mux21.IN36
addr[0] => Mux22.IN36
addr[0] => Mux23.IN36
addr[0] => Mux24.IN36
addr[0] => Mux25.IN36
addr[0] => Mux26.IN36
addr[0] => Mux27.IN36
addr[0] => Mux28.IN36
addr[0] => Mux29.IN36
addr[0] => Mux30.IN36
addr[0] => Mux31.IN36
addr[1] => Mux0.IN35
addr[1] => Mux1.IN35
addr[1] => Mux2.IN35
addr[1] => Mux3.IN35
addr[1] => Mux4.IN35
addr[1] => Mux5.IN35
addr[1] => Mux6.IN35
addr[1] => Mux7.IN35
addr[1] => Mux8.IN35
addr[1] => Mux9.IN35
addr[1] => Mux10.IN35
addr[1] => Mux11.IN35
addr[1] => Mux12.IN35
addr[1] => Mux13.IN35
addr[1] => Mux14.IN35
addr[1] => Mux15.IN35
addr[1] => Mux16.IN35
addr[1] => Mux17.IN35
addr[1] => Mux18.IN35
addr[1] => Mux19.IN35
addr[1] => Mux20.IN35
addr[1] => Mux21.IN35
addr[1] => Mux22.IN35
addr[1] => Mux23.IN35
addr[1] => Mux24.IN35
addr[1] => Mux25.IN35
addr[1] => Mux26.IN35
addr[1] => Mux27.IN35
addr[1] => Mux28.IN35
addr[1] => Mux29.IN35
addr[1] => Mux30.IN35
addr[1] => Mux31.IN35
addr[2] => Mux0.IN34
addr[2] => Mux1.IN34
addr[2] => Mux2.IN34
addr[2] => Mux3.IN34
addr[2] => Mux4.IN34
addr[2] => Mux5.IN34
addr[2] => Mux6.IN34
addr[2] => Mux7.IN34
addr[2] => Mux8.IN34
addr[2] => Mux9.IN34
addr[2] => Mux10.IN34
addr[2] => Mux11.IN34
addr[2] => Mux12.IN34
addr[2] => Mux13.IN34
addr[2] => Mux14.IN34
addr[2] => Mux15.IN34
addr[2] => Mux16.IN34
addr[2] => Mux17.IN34
addr[2] => Mux18.IN34
addr[2] => Mux19.IN34
addr[2] => Mux20.IN34
addr[2] => Mux21.IN34
addr[2] => Mux22.IN34
addr[2] => Mux23.IN34
addr[2] => Mux24.IN34
addr[2] => Mux25.IN34
addr[2] => Mux26.IN34
addr[2] => Mux27.IN34
addr[2] => Mux28.IN34
addr[2] => Mux29.IN34
addr[2] => Mux30.IN34
addr[2] => Mux31.IN34
addr[3] => Mux0.IN33
addr[3] => Mux1.IN33
addr[3] => Mux2.IN33
addr[3] => Mux3.IN33
addr[3] => Mux4.IN33
addr[3] => Mux5.IN33
addr[3] => Mux6.IN33
addr[3] => Mux7.IN33
addr[3] => Mux8.IN33
addr[3] => Mux9.IN33
addr[3] => Mux10.IN33
addr[3] => Mux11.IN33
addr[3] => Mux12.IN33
addr[3] => Mux13.IN33
addr[3] => Mux14.IN33
addr[3] => Mux15.IN33
addr[3] => Mux16.IN33
addr[3] => Mux17.IN33
addr[3] => Mux18.IN33
addr[3] => Mux19.IN33
addr[3] => Mux20.IN33
addr[3] => Mux21.IN33
addr[3] => Mux22.IN33
addr[3] => Mux23.IN33
addr[3] => Mux24.IN33
addr[3] => Mux25.IN33
addr[3] => Mux26.IN33
addr[3] => Mux27.IN33
addr[3] => Mux28.IN33
addr[3] => Mux29.IN33
addr[3] => Mux30.IN33
addr[3] => Mux31.IN33
addr[4] => Mux0.IN32
addr[4] => Mux1.IN32
addr[4] => Mux2.IN32
addr[4] => Mux3.IN32
addr[4] => Mux4.IN32
addr[4] => Mux5.IN32
addr[4] => Mux6.IN32
addr[4] => Mux7.IN32
addr[4] => Mux8.IN32
addr[4] => Mux9.IN32
addr[4] => Mux10.IN32
addr[4] => Mux11.IN32
addr[4] => Mux12.IN32
addr[4] => Mux13.IN32
addr[4] => Mux14.IN32
addr[4] => Mux15.IN32
addr[4] => Mux16.IN32
addr[4] => Mux17.IN32
addr[4] => Mux18.IN32
addr[4] => Mux19.IN32
addr[4] => Mux20.IN32
addr[4] => Mux21.IN32
addr[4] => Mux22.IN32
addr[4] => Mux23.IN32
addr[4] => Mux24.IN32
addr[4] => Mux25.IN32
addr[4] => Mux26.IN32
addr[4] => Mux27.IN32
addr[4] => Mux28.IN32
addr[4] => Mux29.IN32
addr[4] => Mux30.IN32
addr[4] => Mux31.IN32
addr[5] => Mux0.IN31
addr[5] => Mux1.IN31
addr[5] => Mux2.IN31
addr[5] => Mux3.IN31
addr[5] => Mux4.IN31
addr[5] => Mux5.IN31
addr[5] => Mux6.IN31
addr[5] => Mux7.IN31
addr[5] => Mux8.IN31
addr[5] => Mux9.IN31
addr[5] => Mux10.IN31
addr[5] => Mux11.IN31
addr[5] => Mux12.IN31
addr[5] => Mux13.IN31
addr[5] => Mux14.IN31
addr[5] => Mux15.IN31
addr[5] => Mux16.IN31
addr[5] => Mux17.IN31
addr[5] => Mux18.IN31
addr[5] => Mux19.IN31
addr[5] => Mux20.IN31
addr[5] => Mux21.IN31
addr[5] => Mux22.IN31
addr[5] => Mux23.IN31
addr[5] => Mux24.IN31
addr[5] => Mux25.IN31
addr[5] => Mux26.IN31
addr[5] => Mux27.IN31
addr[5] => Mux28.IN31
addr[5] => Mux29.IN31
addr[5] => Mux30.IN31
addr[5] => Mux31.IN31
tw_re[0] <= ff_re[0].DB_MAX_OUTPUT_PORT_TYPE
tw_re[1] <= ff_re[1].DB_MAX_OUTPUT_PORT_TYPE
tw_re[2] <= ff_re[2].DB_MAX_OUTPUT_PORT_TYPE
tw_re[3] <= ff_re[3].DB_MAX_OUTPUT_PORT_TYPE
tw_re[4] <= ff_re[4].DB_MAX_OUTPUT_PORT_TYPE
tw_re[5] <= ff_re[5].DB_MAX_OUTPUT_PORT_TYPE
tw_re[6] <= ff_re[6].DB_MAX_OUTPUT_PORT_TYPE
tw_re[7] <= ff_re[7].DB_MAX_OUTPUT_PORT_TYPE
tw_re[8] <= ff_re[8].DB_MAX_OUTPUT_PORT_TYPE
tw_re[9] <= ff_re[9].DB_MAX_OUTPUT_PORT_TYPE
tw_re[10] <= ff_re[10].DB_MAX_OUTPUT_PORT_TYPE
tw_re[11] <= ff_re[11].DB_MAX_OUTPUT_PORT_TYPE
tw_re[12] <= ff_re[12].DB_MAX_OUTPUT_PORT_TYPE
tw_re[13] <= ff_re[13].DB_MAX_OUTPUT_PORT_TYPE
tw_re[14] <= ff_re[14].DB_MAX_OUTPUT_PORT_TYPE
tw_re[15] <= ff_re[15].DB_MAX_OUTPUT_PORT_TYPE
tw_im[0] <= ff_im[0].DB_MAX_OUTPUT_PORT_TYPE
tw_im[1] <= ff_im[1].DB_MAX_OUTPUT_PORT_TYPE
tw_im[2] <= ff_im[2].DB_MAX_OUTPUT_PORT_TYPE
tw_im[3] <= ff_im[3].DB_MAX_OUTPUT_PORT_TYPE
tw_im[4] <= ff_im[4].DB_MAX_OUTPUT_PORT_TYPE
tw_im[5] <= ff_im[5].DB_MAX_OUTPUT_PORT_TYPE
tw_im[6] <= ff_im[6].DB_MAX_OUTPUT_PORT_TYPE
tw_im[7] <= ff_im[7].DB_MAX_OUTPUT_PORT_TYPE
tw_im[8] <= ff_im[8].DB_MAX_OUTPUT_PORT_TYPE
tw_im[9] <= ff_im[9].DB_MAX_OUTPUT_PORT_TYPE
tw_im[10] <= ff_im[10].DB_MAX_OUTPUT_PORT_TYPE
tw_im[11] <= ff_im[11].DB_MAX_OUTPUT_PORT_TYPE
tw_im[12] <= ff_im[12].DB_MAX_OUTPUT_PORT_TYPE
tw_im[13] <= ff_im[13].DB_MAX_OUTPUT_PORT_TYPE
tw_im[14] <= ff_im[14].DB_MAX_OUTPUT_PORT_TYPE
tw_im[15] <= ff_im[15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU1|Multiply:MU
a_re[0] => Mult0.IN15
a_re[0] => Mult1.IN15
a_re[1] => Mult0.IN14
a_re[1] => Mult1.IN14
a_re[2] => Mult0.IN13
a_re[2] => Mult1.IN13
a_re[3] => Mult0.IN12
a_re[3] => Mult1.IN12
a_re[4] => Mult0.IN11
a_re[4] => Mult1.IN11
a_re[5] => Mult0.IN10
a_re[5] => Mult1.IN10
a_re[6] => Mult0.IN9
a_re[6] => Mult1.IN9
a_re[7] => Mult0.IN8
a_re[7] => Mult1.IN8
a_re[8] => Mult0.IN7
a_re[8] => Mult1.IN7
a_re[9] => Mult0.IN6
a_re[9] => Mult1.IN6
a_re[10] => Mult0.IN5
a_re[10] => Mult1.IN5
a_re[11] => Mult0.IN4
a_re[11] => Mult1.IN4
a_re[12] => Mult0.IN3
a_re[12] => Mult1.IN3
a_re[13] => Mult0.IN2
a_re[13] => Mult1.IN2
a_re[14] => Mult0.IN1
a_re[14] => Mult1.IN1
a_re[15] => Mult0.IN0
a_re[15] => Mult1.IN0
a_im[0] => Mult2.IN15
a_im[0] => Mult3.IN15
a_im[1] => Mult2.IN14
a_im[1] => Mult3.IN14
a_im[2] => Mult2.IN13
a_im[2] => Mult3.IN13
a_im[3] => Mult2.IN12
a_im[3] => Mult3.IN12
a_im[4] => Mult2.IN11
a_im[4] => Mult3.IN11
a_im[5] => Mult2.IN10
a_im[5] => Mult3.IN10
a_im[6] => Mult2.IN9
a_im[6] => Mult3.IN9
a_im[7] => Mult2.IN8
a_im[7] => Mult3.IN8
a_im[8] => Mult2.IN7
a_im[8] => Mult3.IN7
a_im[9] => Mult2.IN6
a_im[9] => Mult3.IN6
a_im[10] => Mult2.IN5
a_im[10] => Mult3.IN5
a_im[11] => Mult2.IN4
a_im[11] => Mult3.IN4
a_im[12] => Mult2.IN3
a_im[12] => Mult3.IN3
a_im[13] => Mult2.IN2
a_im[13] => Mult3.IN2
a_im[14] => Mult2.IN1
a_im[14] => Mult3.IN1
a_im[15] => Mult2.IN0
a_im[15] => Mult3.IN0
b_re[0] => Mult0.IN31
b_re[0] => Mult2.IN31
b_re[1] => Mult0.IN30
b_re[1] => Mult2.IN30
b_re[2] => Mult0.IN29
b_re[2] => Mult2.IN29
b_re[3] => Mult0.IN28
b_re[3] => Mult2.IN28
b_re[4] => Mult0.IN27
b_re[4] => Mult2.IN27
b_re[5] => Mult0.IN26
b_re[5] => Mult2.IN26
b_re[6] => Mult0.IN25
b_re[6] => Mult2.IN25
b_re[7] => Mult0.IN24
b_re[7] => Mult2.IN24
b_re[8] => Mult0.IN23
b_re[8] => Mult2.IN23
b_re[9] => Mult0.IN22
b_re[9] => Mult2.IN22
b_re[10] => Mult0.IN21
b_re[10] => Mult2.IN21
b_re[11] => Mult0.IN20
b_re[11] => Mult2.IN20
b_re[12] => Mult0.IN19
b_re[12] => Mult2.IN19
b_re[13] => Mult0.IN18
b_re[13] => Mult2.IN18
b_re[14] => Mult0.IN17
b_re[14] => Mult2.IN17
b_re[15] => Mult0.IN16
b_re[15] => Mult2.IN16
b_im[0] => Mult1.IN31
b_im[0] => Mult3.IN31
b_im[1] => Mult1.IN30
b_im[1] => Mult3.IN30
b_im[2] => Mult1.IN29
b_im[2] => Mult3.IN29
b_im[3] => Mult1.IN28
b_im[3] => Mult3.IN28
b_im[4] => Mult1.IN27
b_im[4] => Mult3.IN27
b_im[5] => Mult1.IN26
b_im[5] => Mult3.IN26
b_im[6] => Mult1.IN25
b_im[6] => Mult3.IN25
b_im[7] => Mult1.IN24
b_im[7] => Mult3.IN24
b_im[8] => Mult1.IN23
b_im[8] => Mult3.IN23
b_im[9] => Mult1.IN22
b_im[9] => Mult3.IN22
b_im[10] => Mult1.IN21
b_im[10] => Mult3.IN21
b_im[11] => Mult1.IN20
b_im[11] => Mult3.IN20
b_im[12] => Mult1.IN19
b_im[12] => Mult3.IN19
b_im[13] => Mult1.IN18
b_im[13] => Mult3.IN18
b_im[14] => Mult1.IN17
b_im[14] => Mult3.IN17
b_im[15] => Mult1.IN16
b_im[15] => Mult3.IN16
m_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU2
clock => clock.IN3
reset => mu_do_en.ACLR
reset => bf2_do_en.ACLR
reset => bf2_count[0].ACLR
reset => bf2_count[1].ACLR
reset => bf2_count[2].ACLR
reset => bf2_count[3].ACLR
reset => bf2_count[4].ACLR
reset => bf2_count[5].ACLR
reset => bf2_sp_en.ACLR
reset => bf1_count[0].ACLR
reset => bf1_count[1].ACLR
reset => bf1_count[2].ACLR
reset => bf1_count[3].ACLR
reset => bf1_count[4].ACLR
reset => bf1_count[5].ACLR
reset => bf1_sp_en.ACLR
reset => di_count[0].ACLR
reset => di_count[1].ACLR
reset => di_count[2].ACLR
reset => di_count[3].ACLR
reset => di_count[4].ACLR
reset => di_count[5].ACLR
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_re[0] => bf1_x1_re[0].IN1
di_re[1] => bf1_x1_re[1].IN1
di_re[2] => bf1_x1_re[2].IN1
di_re[3] => bf1_x1_re[3].IN1
di_re[4] => bf1_x1_re[4].IN1
di_re[5] => bf1_x1_re[5].IN1
di_re[6] => bf1_x1_re[6].IN1
di_re[7] => bf1_x1_re[7].IN1
di_re[8] => bf1_x1_re[8].IN1
di_re[9] => bf1_x1_re[9].IN1
di_re[10] => bf1_x1_re[10].IN1
di_re[11] => bf1_x1_re[11].IN1
di_re[12] => bf1_x1_re[12].IN1
di_re[13] => bf1_x1_re[13].IN1
di_re[14] => bf1_x1_re[14].IN1
di_re[15] => bf1_x1_re[15].IN1
di_im[0] => bf1_x1_im[0].IN1
di_im[1] => bf1_x1_im[1].IN1
di_im[2] => bf1_x1_im[2].IN1
di_im[3] => bf1_x1_im[3].IN1
di_im[4] => bf1_x1_im[4].IN1
di_im[5] => bf1_x1_im[5].IN1
di_im[6] => bf1_x1_im[6].IN1
di_im[7] => bf1_x1_im[7].IN1
di_im[8] => bf1_x1_im[8].IN1
di_im[9] => bf1_x1_im[9].IN1
di_im[10] => bf1_x1_im[10].IN1
di_im[11] => bf1_x1_im[11].IN1
di_im[12] => bf1_x1_im[12].IN1
di_im[13] => bf1_x1_im[13].IN1
di_im[14] => bf1_x1_im[14].IN1
di_im[15] => bf1_x1_im[15].IN1
do_en <= mu_do_en.DB_MAX_OUTPUT_PORT_TYPE
do_re[0] <= mu_do_re[0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= mu_do_re[1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= mu_do_re[2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= mu_do_re[3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= mu_do_re[4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= mu_do_re[5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= mu_do_re[6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= mu_do_re[7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= mu_do_re[8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= mu_do_re[9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= mu_do_re[10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= mu_do_re[11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= mu_do_re[12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= mu_do_re[13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= mu_do_re[14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= mu_do_re[15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= mu_do_im[0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= mu_do_im[1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= mu_do_im[2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= mu_do_im[3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= mu_do_im[4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= mu_do_im[5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= mu_do_im[6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= mu_do_im[7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= mu_do_im[8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= mu_do_im[9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= mu_do_im[10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= mu_do_im[11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= mu_do_im[12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= mu_do_im[13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= mu_do_im[14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= mu_do_im[15].DB_MAX_OUTPUT_PORT_TYPE
do_count[0] <= do_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[1] <= do_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[2] <= do_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[3] <= do_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[4] <= do_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[5] <= do_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[6] <= do_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[7] <= do_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU2|Butterfly:BF1
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU2|DelayBuffer:DB1
clock => buf_im[7][0].CLK
clock => buf_im[7][1].CLK
clock => buf_im[7][2].CLK
clock => buf_im[7][3].CLK
clock => buf_im[7][4].CLK
clock => buf_im[7][5].CLK
clock => buf_im[7][6].CLK
clock => buf_im[7][7].CLK
clock => buf_im[7][8].CLK
clock => buf_im[7][9].CLK
clock => buf_im[7][10].CLK
clock => buf_im[7][11].CLK
clock => buf_im[7][12].CLK
clock => buf_im[7][13].CLK
clock => buf_im[7][14].CLK
clock => buf_im[7][15].CLK
clock => buf_im[6][0].CLK
clock => buf_im[6][1].CLK
clock => buf_im[6][2].CLK
clock => buf_im[6][3].CLK
clock => buf_im[6][4].CLK
clock => buf_im[6][5].CLK
clock => buf_im[6][6].CLK
clock => buf_im[6][7].CLK
clock => buf_im[6][8].CLK
clock => buf_im[6][9].CLK
clock => buf_im[6][10].CLK
clock => buf_im[6][11].CLK
clock => buf_im[6][12].CLK
clock => buf_im[6][13].CLK
clock => buf_im[6][14].CLK
clock => buf_im[6][15].CLK
clock => buf_im[5][0].CLK
clock => buf_im[5][1].CLK
clock => buf_im[5][2].CLK
clock => buf_im[5][3].CLK
clock => buf_im[5][4].CLK
clock => buf_im[5][5].CLK
clock => buf_im[5][6].CLK
clock => buf_im[5][7].CLK
clock => buf_im[5][8].CLK
clock => buf_im[5][9].CLK
clock => buf_im[5][10].CLK
clock => buf_im[5][11].CLK
clock => buf_im[5][12].CLK
clock => buf_im[5][13].CLK
clock => buf_im[5][14].CLK
clock => buf_im[5][15].CLK
clock => buf_im[4][0].CLK
clock => buf_im[4][1].CLK
clock => buf_im[4][2].CLK
clock => buf_im[4][3].CLK
clock => buf_im[4][4].CLK
clock => buf_im[4][5].CLK
clock => buf_im[4][6].CLK
clock => buf_im[4][7].CLK
clock => buf_im[4][8].CLK
clock => buf_im[4][9].CLK
clock => buf_im[4][10].CLK
clock => buf_im[4][11].CLK
clock => buf_im[4][12].CLK
clock => buf_im[4][13].CLK
clock => buf_im[4][14].CLK
clock => buf_im[4][15].CLK
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[7][0].CLK
clock => buf_re[7][1].CLK
clock => buf_re[7][2].CLK
clock => buf_re[7][3].CLK
clock => buf_re[7][4].CLK
clock => buf_re[7][5].CLK
clock => buf_re[7][6].CLK
clock => buf_re[7][7].CLK
clock => buf_re[7][8].CLK
clock => buf_re[7][9].CLK
clock => buf_re[7][10].CLK
clock => buf_re[7][11].CLK
clock => buf_re[7][12].CLK
clock => buf_re[7][13].CLK
clock => buf_re[7][14].CLK
clock => buf_re[7][15].CLK
clock => buf_re[6][0].CLK
clock => buf_re[6][1].CLK
clock => buf_re[6][2].CLK
clock => buf_re[6][3].CLK
clock => buf_re[6][4].CLK
clock => buf_re[6][5].CLK
clock => buf_re[6][6].CLK
clock => buf_re[6][7].CLK
clock => buf_re[6][8].CLK
clock => buf_re[6][9].CLK
clock => buf_re[6][10].CLK
clock => buf_re[6][11].CLK
clock => buf_re[6][12].CLK
clock => buf_re[6][13].CLK
clock => buf_re[6][14].CLK
clock => buf_re[6][15].CLK
clock => buf_re[5][0].CLK
clock => buf_re[5][1].CLK
clock => buf_re[5][2].CLK
clock => buf_re[5][3].CLK
clock => buf_re[5][4].CLK
clock => buf_re[5][5].CLK
clock => buf_re[5][6].CLK
clock => buf_re[5][7].CLK
clock => buf_re[5][8].CLK
clock => buf_re[5][9].CLK
clock => buf_re[5][10].CLK
clock => buf_re[5][11].CLK
clock => buf_re[5][12].CLK
clock => buf_re[5][13].CLK
clock => buf_re[5][14].CLK
clock => buf_re[5][15].CLK
clock => buf_re[4][0].CLK
clock => buf_re[4][1].CLK
clock => buf_re[4][2].CLK
clock => buf_re[4][3].CLK
clock => buf_re[4][4].CLK
clock => buf_re[4][5].CLK
clock => buf_re[4][6].CLK
clock => buf_re[4][7].CLK
clock => buf_re[4][8].CLK
clock => buf_re[4][9].CLK
clock => buf_re[4][10].CLK
clock => buf_re[4][11].CLK
clock => buf_re[4][12].CLK
clock => buf_re[4][13].CLK
clock => buf_re[4][14].CLK
clock => buf_re[4][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[7][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[7][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[7][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[7][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[7][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[7][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[7][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[7][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[7][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[7][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[7][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[7][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[7][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[7][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[7][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[7][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[7][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[7][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[7][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[7][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[7][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[7][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[7][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[7][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[7][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[7][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[7][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[7][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[7][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[7][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[7][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[7][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU2|Butterfly:BF2
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add7.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU2|DelayBuffer:DB2
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[3][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[3][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[3][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[3][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[3][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[3][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[3][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[3][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[3][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[3][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[3][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[3][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[3][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[3][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[3][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[3][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[3][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[3][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[3][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[3][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[3][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[3][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[3][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[3][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[3][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[3][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[3][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[3][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[3][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[3][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[3][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[3][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU2|Twiddle:TW
clock => ff_im[0].CLK
clock => ff_im[1].CLK
clock => ff_im[2].CLK
clock => ff_im[3].CLK
clock => ff_im[4].CLK
clock => ff_im[5].CLK
clock => ff_im[6].CLK
clock => ff_im[7].CLK
clock => ff_im[8].CLK
clock => ff_im[9].CLK
clock => ff_im[10].CLK
clock => ff_im[11].CLK
clock => ff_im[12].CLK
clock => ff_im[13].CLK
clock => ff_im[14].CLK
clock => ff_im[15].CLK
clock => ff_re[0].CLK
clock => ff_re[1].CLK
clock => ff_re[2].CLK
clock => ff_re[3].CLK
clock => ff_re[4].CLK
clock => ff_re[5].CLK
clock => ff_re[6].CLK
clock => ff_re[7].CLK
clock => ff_re[8].CLK
clock => ff_re[9].CLK
clock => ff_re[10].CLK
clock => ff_re[11].CLK
clock => ff_re[12].CLK
clock => ff_re[13].CLK
clock => ff_re[14].CLK
clock => ff_re[15].CLK
addr[0] => Mux0.IN36
addr[0] => Mux1.IN36
addr[0] => Mux2.IN36
addr[0] => Mux3.IN36
addr[0] => Mux4.IN36
addr[0] => Mux5.IN36
addr[0] => Mux6.IN36
addr[0] => Mux7.IN36
addr[0] => Mux8.IN36
addr[0] => Mux9.IN36
addr[0] => Mux10.IN36
addr[0] => Mux11.IN36
addr[0] => Mux12.IN36
addr[0] => Mux13.IN36
addr[0] => Mux14.IN36
addr[0] => Mux15.IN36
addr[0] => Mux16.IN36
addr[0] => Mux17.IN36
addr[0] => Mux18.IN36
addr[0] => Mux19.IN36
addr[0] => Mux20.IN36
addr[0] => Mux21.IN36
addr[0] => Mux22.IN36
addr[0] => Mux23.IN36
addr[0] => Mux24.IN36
addr[0] => Mux25.IN36
addr[0] => Mux26.IN36
addr[0] => Mux27.IN36
addr[0] => Mux28.IN36
addr[0] => Mux29.IN36
addr[0] => Mux30.IN36
addr[0] => Mux31.IN36
addr[1] => Mux0.IN35
addr[1] => Mux1.IN35
addr[1] => Mux2.IN35
addr[1] => Mux3.IN35
addr[1] => Mux4.IN35
addr[1] => Mux5.IN35
addr[1] => Mux6.IN35
addr[1] => Mux7.IN35
addr[1] => Mux8.IN35
addr[1] => Mux9.IN35
addr[1] => Mux10.IN35
addr[1] => Mux11.IN35
addr[1] => Mux12.IN35
addr[1] => Mux13.IN35
addr[1] => Mux14.IN35
addr[1] => Mux15.IN35
addr[1] => Mux16.IN35
addr[1] => Mux17.IN35
addr[1] => Mux18.IN35
addr[1] => Mux19.IN35
addr[1] => Mux20.IN35
addr[1] => Mux21.IN35
addr[1] => Mux22.IN35
addr[1] => Mux23.IN35
addr[1] => Mux24.IN35
addr[1] => Mux25.IN35
addr[1] => Mux26.IN35
addr[1] => Mux27.IN35
addr[1] => Mux28.IN35
addr[1] => Mux29.IN35
addr[1] => Mux30.IN35
addr[1] => Mux31.IN35
addr[2] => Mux0.IN34
addr[2] => Mux1.IN34
addr[2] => Mux2.IN34
addr[2] => Mux3.IN34
addr[2] => Mux4.IN34
addr[2] => Mux5.IN34
addr[2] => Mux6.IN34
addr[2] => Mux7.IN34
addr[2] => Mux8.IN34
addr[2] => Mux9.IN34
addr[2] => Mux10.IN34
addr[2] => Mux11.IN34
addr[2] => Mux12.IN34
addr[2] => Mux13.IN34
addr[2] => Mux14.IN34
addr[2] => Mux15.IN34
addr[2] => Mux16.IN34
addr[2] => Mux17.IN34
addr[2] => Mux18.IN34
addr[2] => Mux19.IN34
addr[2] => Mux20.IN34
addr[2] => Mux21.IN34
addr[2] => Mux22.IN34
addr[2] => Mux23.IN34
addr[2] => Mux24.IN34
addr[2] => Mux25.IN34
addr[2] => Mux26.IN34
addr[2] => Mux27.IN34
addr[2] => Mux28.IN34
addr[2] => Mux29.IN34
addr[2] => Mux30.IN34
addr[2] => Mux31.IN34
addr[3] => Mux0.IN33
addr[3] => Mux1.IN33
addr[3] => Mux2.IN33
addr[3] => Mux3.IN33
addr[3] => Mux4.IN33
addr[3] => Mux5.IN33
addr[3] => Mux6.IN33
addr[3] => Mux7.IN33
addr[3] => Mux8.IN33
addr[3] => Mux9.IN33
addr[3] => Mux10.IN33
addr[3] => Mux11.IN33
addr[3] => Mux12.IN33
addr[3] => Mux13.IN33
addr[3] => Mux14.IN33
addr[3] => Mux15.IN33
addr[3] => Mux16.IN33
addr[3] => Mux17.IN33
addr[3] => Mux18.IN33
addr[3] => Mux19.IN33
addr[3] => Mux20.IN33
addr[3] => Mux21.IN33
addr[3] => Mux22.IN33
addr[3] => Mux23.IN33
addr[3] => Mux24.IN33
addr[3] => Mux25.IN33
addr[3] => Mux26.IN33
addr[3] => Mux27.IN33
addr[3] => Mux28.IN33
addr[3] => Mux29.IN33
addr[3] => Mux30.IN33
addr[3] => Mux31.IN33
addr[4] => Mux0.IN32
addr[4] => Mux1.IN32
addr[4] => Mux2.IN32
addr[4] => Mux3.IN32
addr[4] => Mux4.IN32
addr[4] => Mux5.IN32
addr[4] => Mux6.IN32
addr[4] => Mux7.IN32
addr[4] => Mux8.IN32
addr[4] => Mux9.IN32
addr[4] => Mux10.IN32
addr[4] => Mux11.IN32
addr[4] => Mux12.IN32
addr[4] => Mux13.IN32
addr[4] => Mux14.IN32
addr[4] => Mux15.IN32
addr[4] => Mux16.IN32
addr[4] => Mux17.IN32
addr[4] => Mux18.IN32
addr[4] => Mux19.IN32
addr[4] => Mux20.IN32
addr[4] => Mux21.IN32
addr[4] => Mux22.IN32
addr[4] => Mux23.IN32
addr[4] => Mux24.IN32
addr[4] => Mux25.IN32
addr[4] => Mux26.IN32
addr[4] => Mux27.IN32
addr[4] => Mux28.IN32
addr[4] => Mux29.IN32
addr[4] => Mux30.IN32
addr[4] => Mux31.IN32
addr[5] => Mux0.IN31
addr[5] => Mux1.IN31
addr[5] => Mux2.IN31
addr[5] => Mux3.IN31
addr[5] => Mux4.IN31
addr[5] => Mux5.IN31
addr[5] => Mux6.IN31
addr[5] => Mux7.IN31
addr[5] => Mux8.IN31
addr[5] => Mux9.IN31
addr[5] => Mux10.IN31
addr[5] => Mux11.IN31
addr[5] => Mux12.IN31
addr[5] => Mux13.IN31
addr[5] => Mux14.IN31
addr[5] => Mux15.IN31
addr[5] => Mux16.IN31
addr[5] => Mux17.IN31
addr[5] => Mux18.IN31
addr[5] => Mux19.IN31
addr[5] => Mux20.IN31
addr[5] => Mux21.IN31
addr[5] => Mux22.IN31
addr[5] => Mux23.IN31
addr[5] => Mux24.IN31
addr[5] => Mux25.IN31
addr[5] => Mux26.IN31
addr[5] => Mux27.IN31
addr[5] => Mux28.IN31
addr[5] => Mux29.IN31
addr[5] => Mux30.IN31
addr[5] => Mux31.IN31
tw_re[0] <= ff_re[0].DB_MAX_OUTPUT_PORT_TYPE
tw_re[1] <= ff_re[1].DB_MAX_OUTPUT_PORT_TYPE
tw_re[2] <= ff_re[2].DB_MAX_OUTPUT_PORT_TYPE
tw_re[3] <= ff_re[3].DB_MAX_OUTPUT_PORT_TYPE
tw_re[4] <= ff_re[4].DB_MAX_OUTPUT_PORT_TYPE
tw_re[5] <= ff_re[5].DB_MAX_OUTPUT_PORT_TYPE
tw_re[6] <= ff_re[6].DB_MAX_OUTPUT_PORT_TYPE
tw_re[7] <= ff_re[7].DB_MAX_OUTPUT_PORT_TYPE
tw_re[8] <= ff_re[8].DB_MAX_OUTPUT_PORT_TYPE
tw_re[9] <= ff_re[9].DB_MAX_OUTPUT_PORT_TYPE
tw_re[10] <= ff_re[10].DB_MAX_OUTPUT_PORT_TYPE
tw_re[11] <= ff_re[11].DB_MAX_OUTPUT_PORT_TYPE
tw_re[12] <= ff_re[12].DB_MAX_OUTPUT_PORT_TYPE
tw_re[13] <= ff_re[13].DB_MAX_OUTPUT_PORT_TYPE
tw_re[14] <= ff_re[14].DB_MAX_OUTPUT_PORT_TYPE
tw_re[15] <= ff_re[15].DB_MAX_OUTPUT_PORT_TYPE
tw_im[0] <= ff_im[0].DB_MAX_OUTPUT_PORT_TYPE
tw_im[1] <= ff_im[1].DB_MAX_OUTPUT_PORT_TYPE
tw_im[2] <= ff_im[2].DB_MAX_OUTPUT_PORT_TYPE
tw_im[3] <= ff_im[3].DB_MAX_OUTPUT_PORT_TYPE
tw_im[4] <= ff_im[4].DB_MAX_OUTPUT_PORT_TYPE
tw_im[5] <= ff_im[5].DB_MAX_OUTPUT_PORT_TYPE
tw_im[6] <= ff_im[6].DB_MAX_OUTPUT_PORT_TYPE
tw_im[7] <= ff_im[7].DB_MAX_OUTPUT_PORT_TYPE
tw_im[8] <= ff_im[8].DB_MAX_OUTPUT_PORT_TYPE
tw_im[9] <= ff_im[9].DB_MAX_OUTPUT_PORT_TYPE
tw_im[10] <= ff_im[10].DB_MAX_OUTPUT_PORT_TYPE
tw_im[11] <= ff_im[11].DB_MAX_OUTPUT_PORT_TYPE
tw_im[12] <= ff_im[12].DB_MAX_OUTPUT_PORT_TYPE
tw_im[13] <= ff_im[13].DB_MAX_OUTPUT_PORT_TYPE
tw_im[14] <= ff_im[14].DB_MAX_OUTPUT_PORT_TYPE
tw_im[15] <= ff_im[15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU2|Multiply:MU
a_re[0] => Mult0.IN15
a_re[0] => Mult1.IN15
a_re[1] => Mult0.IN14
a_re[1] => Mult1.IN14
a_re[2] => Mult0.IN13
a_re[2] => Mult1.IN13
a_re[3] => Mult0.IN12
a_re[3] => Mult1.IN12
a_re[4] => Mult0.IN11
a_re[4] => Mult1.IN11
a_re[5] => Mult0.IN10
a_re[5] => Mult1.IN10
a_re[6] => Mult0.IN9
a_re[6] => Mult1.IN9
a_re[7] => Mult0.IN8
a_re[7] => Mult1.IN8
a_re[8] => Mult0.IN7
a_re[8] => Mult1.IN7
a_re[9] => Mult0.IN6
a_re[9] => Mult1.IN6
a_re[10] => Mult0.IN5
a_re[10] => Mult1.IN5
a_re[11] => Mult0.IN4
a_re[11] => Mult1.IN4
a_re[12] => Mult0.IN3
a_re[12] => Mult1.IN3
a_re[13] => Mult0.IN2
a_re[13] => Mult1.IN2
a_re[14] => Mult0.IN1
a_re[14] => Mult1.IN1
a_re[15] => Mult0.IN0
a_re[15] => Mult1.IN0
a_im[0] => Mult2.IN15
a_im[0] => Mult3.IN15
a_im[1] => Mult2.IN14
a_im[1] => Mult3.IN14
a_im[2] => Mult2.IN13
a_im[2] => Mult3.IN13
a_im[3] => Mult2.IN12
a_im[3] => Mult3.IN12
a_im[4] => Mult2.IN11
a_im[4] => Mult3.IN11
a_im[5] => Mult2.IN10
a_im[5] => Mult3.IN10
a_im[6] => Mult2.IN9
a_im[6] => Mult3.IN9
a_im[7] => Mult2.IN8
a_im[7] => Mult3.IN8
a_im[8] => Mult2.IN7
a_im[8] => Mult3.IN7
a_im[9] => Mult2.IN6
a_im[9] => Mult3.IN6
a_im[10] => Mult2.IN5
a_im[10] => Mult3.IN5
a_im[11] => Mult2.IN4
a_im[11] => Mult3.IN4
a_im[12] => Mult2.IN3
a_im[12] => Mult3.IN3
a_im[13] => Mult2.IN2
a_im[13] => Mult3.IN2
a_im[14] => Mult2.IN1
a_im[14] => Mult3.IN1
a_im[15] => Mult2.IN0
a_im[15] => Mult3.IN0
b_re[0] => Mult0.IN31
b_re[0] => Mult2.IN31
b_re[1] => Mult0.IN30
b_re[1] => Mult2.IN30
b_re[2] => Mult0.IN29
b_re[2] => Mult2.IN29
b_re[3] => Mult0.IN28
b_re[3] => Mult2.IN28
b_re[4] => Mult0.IN27
b_re[4] => Mult2.IN27
b_re[5] => Mult0.IN26
b_re[5] => Mult2.IN26
b_re[6] => Mult0.IN25
b_re[6] => Mult2.IN25
b_re[7] => Mult0.IN24
b_re[7] => Mult2.IN24
b_re[8] => Mult0.IN23
b_re[8] => Mult2.IN23
b_re[9] => Mult0.IN22
b_re[9] => Mult2.IN22
b_re[10] => Mult0.IN21
b_re[10] => Mult2.IN21
b_re[11] => Mult0.IN20
b_re[11] => Mult2.IN20
b_re[12] => Mult0.IN19
b_re[12] => Mult2.IN19
b_re[13] => Mult0.IN18
b_re[13] => Mult2.IN18
b_re[14] => Mult0.IN17
b_re[14] => Mult2.IN17
b_re[15] => Mult0.IN16
b_re[15] => Mult2.IN16
b_im[0] => Mult1.IN31
b_im[0] => Mult3.IN31
b_im[1] => Mult1.IN30
b_im[1] => Mult3.IN30
b_im[2] => Mult1.IN29
b_im[2] => Mult3.IN29
b_im[3] => Mult1.IN28
b_im[3] => Mult3.IN28
b_im[4] => Mult1.IN27
b_im[4] => Mult3.IN27
b_im[5] => Mult1.IN26
b_im[5] => Mult3.IN26
b_im[6] => Mult1.IN25
b_im[6] => Mult3.IN25
b_im[7] => Mult1.IN24
b_im[7] => Mult3.IN24
b_im[8] => Mult1.IN23
b_im[8] => Mult3.IN23
b_im[9] => Mult1.IN22
b_im[9] => Mult3.IN22
b_im[10] => Mult1.IN21
b_im[10] => Mult3.IN21
b_im[11] => Mult1.IN20
b_im[11] => Mult3.IN20
b_im[12] => Mult1.IN19
b_im[12] => Mult3.IN19
b_im[13] => Mult1.IN18
b_im[13] => Mult3.IN18
b_im[14] => Mult1.IN17
b_im[14] => Mult3.IN17
b_im[15] => Mult1.IN16
b_im[15] => Mult3.IN16
m_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU3
clock => clock.IN3
reset => mu_do_en.ACLR
reset => bf2_do_en.ACLR
reset => bf2_count[0].ACLR
reset => bf2_count[1].ACLR
reset => bf2_count[2].ACLR
reset => bf2_count[3].ACLR
reset => bf2_count[4].ACLR
reset => bf2_count[5].ACLR
reset => bf2_sp_en.ACLR
reset => bf1_count[0].ACLR
reset => bf1_count[1].ACLR
reset => bf1_count[2].ACLR
reset => bf1_count[3].ACLR
reset => bf1_count[4].ACLR
reset => bf1_count[5].ACLR
reset => bf1_sp_en.ACLR
reset => di_count[0].ACLR
reset => di_count[1].ACLR
reset => di_count[2].ACLR
reset => di_count[3].ACLR
reset => di_count[4].ACLR
reset => di_count[5].ACLR
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_re[0] => bf1_x1_re[0].IN1
di_re[1] => bf1_x1_re[1].IN1
di_re[2] => bf1_x1_re[2].IN1
di_re[3] => bf1_x1_re[3].IN1
di_re[4] => bf1_x1_re[4].IN1
di_re[5] => bf1_x1_re[5].IN1
di_re[6] => bf1_x1_re[6].IN1
di_re[7] => bf1_x1_re[7].IN1
di_re[8] => bf1_x1_re[8].IN1
di_re[9] => bf1_x1_re[9].IN1
di_re[10] => bf1_x1_re[10].IN1
di_re[11] => bf1_x1_re[11].IN1
di_re[12] => bf1_x1_re[12].IN1
di_re[13] => bf1_x1_re[13].IN1
di_re[14] => bf1_x1_re[14].IN1
di_re[15] => bf1_x1_re[15].IN1
di_im[0] => bf1_x1_im[0].IN1
di_im[1] => bf1_x1_im[1].IN1
di_im[2] => bf1_x1_im[2].IN1
di_im[3] => bf1_x1_im[3].IN1
di_im[4] => bf1_x1_im[4].IN1
di_im[5] => bf1_x1_im[5].IN1
di_im[6] => bf1_x1_im[6].IN1
di_im[7] => bf1_x1_im[7].IN1
di_im[8] => bf1_x1_im[8].IN1
di_im[9] => bf1_x1_im[9].IN1
di_im[10] => bf1_x1_im[10].IN1
di_im[11] => bf1_x1_im[11].IN1
di_im[12] => bf1_x1_im[12].IN1
di_im[13] => bf1_x1_im[13].IN1
di_im[14] => bf1_x1_im[14].IN1
di_im[15] => bf1_x1_im[15].IN1
do_en <= bf2_do_en.DB_MAX_OUTPUT_PORT_TYPE
do_re[0] <= do_re[0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= do_re[1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= do_re[2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= do_re[3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= do_re[4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= do_re[5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= do_re[6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= do_re[7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= do_re[8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= do_re[9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= do_re[10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= do_re[11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= do_re[12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= do_re[13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= do_re[14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= do_re[15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= do_im[0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= do_im[1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= do_im[2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= do_im[3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= do_im[4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= do_im[5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= do_im[6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= do_im[7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= do_im[8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= do_im[9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= do_im[10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= do_im[11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= do_im[12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= do_im[13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= do_im[14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= do_im[15].DB_MAX_OUTPUT_PORT_TYPE
do_count[0] <= do_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[1] <= do_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[2] <= do_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[3] <= do_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[4] <= do_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[5] <= do_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[6] <= do_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[7] <= do_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU3|Butterfly:BF1
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU3|DelayBuffer:DB1
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[1][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[1][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[1][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[1][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[1][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[1][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[1][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[1][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[1][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[1][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[1][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[1][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[1][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[1][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[1][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[1][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[1][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[1][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[1][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[1][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[1][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[1][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[1][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[1][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[1][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[1][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[1][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[1][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[1][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[1][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[1][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[1][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU3|Butterfly:BF2
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add7.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU3|DelayBuffer:DB2
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[0][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[0][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[0][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[0][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[0][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[0][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[0][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[0][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[0][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[0][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[0][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[0][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[0][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[0][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[0][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[0][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[0][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[0][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[0][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[0][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[0][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[0][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[0][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[0][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[0][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[0][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[0][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[0][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[0][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[0][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[0][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[0][15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU3|Twiddle:TW
clock => ff_im[0].CLK
clock => ff_im[1].CLK
clock => ff_im[2].CLK
clock => ff_im[3].CLK
clock => ff_im[4].CLK
clock => ff_im[5].CLK
clock => ff_im[6].CLK
clock => ff_im[7].CLK
clock => ff_im[8].CLK
clock => ff_im[9].CLK
clock => ff_im[10].CLK
clock => ff_im[11].CLK
clock => ff_im[12].CLK
clock => ff_im[13].CLK
clock => ff_im[14].CLK
clock => ff_im[15].CLK
clock => ff_re[0].CLK
clock => ff_re[1].CLK
clock => ff_re[2].CLK
clock => ff_re[3].CLK
clock => ff_re[4].CLK
clock => ff_re[5].CLK
clock => ff_re[6].CLK
clock => ff_re[7].CLK
clock => ff_re[8].CLK
clock => ff_re[9].CLK
clock => ff_re[10].CLK
clock => ff_re[11].CLK
clock => ff_re[12].CLK
clock => ff_re[13].CLK
clock => ff_re[14].CLK
clock => ff_re[15].CLK
addr[0] => Mux0.IN36
addr[0] => Mux1.IN36
addr[0] => Mux2.IN36
addr[0] => Mux3.IN36
addr[0] => Mux4.IN36
addr[0] => Mux5.IN36
addr[0] => Mux6.IN36
addr[0] => Mux7.IN36
addr[0] => Mux8.IN36
addr[0] => Mux9.IN36
addr[0] => Mux10.IN36
addr[0] => Mux11.IN36
addr[0] => Mux12.IN36
addr[0] => Mux13.IN36
addr[0] => Mux14.IN36
addr[0] => Mux15.IN36
addr[0] => Mux16.IN36
addr[0] => Mux17.IN36
addr[0] => Mux18.IN36
addr[0] => Mux19.IN36
addr[0] => Mux20.IN36
addr[0] => Mux21.IN36
addr[0] => Mux22.IN36
addr[0] => Mux23.IN36
addr[0] => Mux24.IN36
addr[0] => Mux25.IN36
addr[0] => Mux26.IN36
addr[0] => Mux27.IN36
addr[0] => Mux28.IN36
addr[0] => Mux29.IN36
addr[0] => Mux30.IN36
addr[0] => Mux31.IN36
addr[1] => Mux0.IN35
addr[1] => Mux1.IN35
addr[1] => Mux2.IN35
addr[1] => Mux3.IN35
addr[1] => Mux4.IN35
addr[1] => Mux5.IN35
addr[1] => Mux6.IN35
addr[1] => Mux7.IN35
addr[1] => Mux8.IN35
addr[1] => Mux9.IN35
addr[1] => Mux10.IN35
addr[1] => Mux11.IN35
addr[1] => Mux12.IN35
addr[1] => Mux13.IN35
addr[1] => Mux14.IN35
addr[1] => Mux15.IN35
addr[1] => Mux16.IN35
addr[1] => Mux17.IN35
addr[1] => Mux18.IN35
addr[1] => Mux19.IN35
addr[1] => Mux20.IN35
addr[1] => Mux21.IN35
addr[1] => Mux22.IN35
addr[1] => Mux23.IN35
addr[1] => Mux24.IN35
addr[1] => Mux25.IN35
addr[1] => Mux26.IN35
addr[1] => Mux27.IN35
addr[1] => Mux28.IN35
addr[1] => Mux29.IN35
addr[1] => Mux30.IN35
addr[1] => Mux31.IN35
addr[2] => Mux0.IN34
addr[2] => Mux1.IN34
addr[2] => Mux2.IN34
addr[2] => Mux3.IN34
addr[2] => Mux4.IN34
addr[2] => Mux5.IN34
addr[2] => Mux6.IN34
addr[2] => Mux7.IN34
addr[2] => Mux8.IN34
addr[2] => Mux9.IN34
addr[2] => Mux10.IN34
addr[2] => Mux11.IN34
addr[2] => Mux12.IN34
addr[2] => Mux13.IN34
addr[2] => Mux14.IN34
addr[2] => Mux15.IN34
addr[2] => Mux16.IN34
addr[2] => Mux17.IN34
addr[2] => Mux18.IN34
addr[2] => Mux19.IN34
addr[2] => Mux20.IN34
addr[2] => Mux21.IN34
addr[2] => Mux22.IN34
addr[2] => Mux23.IN34
addr[2] => Mux24.IN34
addr[2] => Mux25.IN34
addr[2] => Mux26.IN34
addr[2] => Mux27.IN34
addr[2] => Mux28.IN34
addr[2] => Mux29.IN34
addr[2] => Mux30.IN34
addr[2] => Mux31.IN34
addr[3] => Mux0.IN33
addr[3] => Mux1.IN33
addr[3] => Mux2.IN33
addr[3] => Mux3.IN33
addr[3] => Mux4.IN33
addr[3] => Mux5.IN33
addr[3] => Mux6.IN33
addr[3] => Mux7.IN33
addr[3] => Mux8.IN33
addr[3] => Mux9.IN33
addr[3] => Mux10.IN33
addr[3] => Mux11.IN33
addr[3] => Mux12.IN33
addr[3] => Mux13.IN33
addr[3] => Mux14.IN33
addr[3] => Mux15.IN33
addr[3] => Mux16.IN33
addr[3] => Mux17.IN33
addr[3] => Mux18.IN33
addr[3] => Mux19.IN33
addr[3] => Mux20.IN33
addr[3] => Mux21.IN33
addr[3] => Mux22.IN33
addr[3] => Mux23.IN33
addr[3] => Mux24.IN33
addr[3] => Mux25.IN33
addr[3] => Mux26.IN33
addr[3] => Mux27.IN33
addr[3] => Mux28.IN33
addr[3] => Mux29.IN33
addr[3] => Mux30.IN33
addr[3] => Mux31.IN33
addr[4] => Mux0.IN32
addr[4] => Mux1.IN32
addr[4] => Mux2.IN32
addr[4] => Mux3.IN32
addr[4] => Mux4.IN32
addr[4] => Mux5.IN32
addr[4] => Mux6.IN32
addr[4] => Mux7.IN32
addr[4] => Mux8.IN32
addr[4] => Mux9.IN32
addr[4] => Mux10.IN32
addr[4] => Mux11.IN32
addr[4] => Mux12.IN32
addr[4] => Mux13.IN32
addr[4] => Mux14.IN32
addr[4] => Mux15.IN32
addr[4] => Mux16.IN32
addr[4] => Mux17.IN32
addr[4] => Mux18.IN32
addr[4] => Mux19.IN32
addr[4] => Mux20.IN32
addr[4] => Mux21.IN32
addr[4] => Mux22.IN32
addr[4] => Mux23.IN32
addr[4] => Mux24.IN32
addr[4] => Mux25.IN32
addr[4] => Mux26.IN32
addr[4] => Mux27.IN32
addr[4] => Mux28.IN32
addr[4] => Mux29.IN32
addr[4] => Mux30.IN32
addr[4] => Mux31.IN32
addr[5] => Mux0.IN31
addr[5] => Mux1.IN31
addr[5] => Mux2.IN31
addr[5] => Mux3.IN31
addr[5] => Mux4.IN31
addr[5] => Mux5.IN31
addr[5] => Mux6.IN31
addr[5] => Mux7.IN31
addr[5] => Mux8.IN31
addr[5] => Mux9.IN31
addr[5] => Mux10.IN31
addr[5] => Mux11.IN31
addr[5] => Mux12.IN31
addr[5] => Mux13.IN31
addr[5] => Mux14.IN31
addr[5] => Mux15.IN31
addr[5] => Mux16.IN31
addr[5] => Mux17.IN31
addr[5] => Mux18.IN31
addr[5] => Mux19.IN31
addr[5] => Mux20.IN31
addr[5] => Mux21.IN31
addr[5] => Mux22.IN31
addr[5] => Mux23.IN31
addr[5] => Mux24.IN31
addr[5] => Mux25.IN31
addr[5] => Mux26.IN31
addr[5] => Mux27.IN31
addr[5] => Mux28.IN31
addr[5] => Mux29.IN31
addr[5] => Mux30.IN31
addr[5] => Mux31.IN31
tw_re[0] <= ff_re[0].DB_MAX_OUTPUT_PORT_TYPE
tw_re[1] <= ff_re[1].DB_MAX_OUTPUT_PORT_TYPE
tw_re[2] <= ff_re[2].DB_MAX_OUTPUT_PORT_TYPE
tw_re[3] <= ff_re[3].DB_MAX_OUTPUT_PORT_TYPE
tw_re[4] <= ff_re[4].DB_MAX_OUTPUT_PORT_TYPE
tw_re[5] <= ff_re[5].DB_MAX_OUTPUT_PORT_TYPE
tw_re[6] <= ff_re[6].DB_MAX_OUTPUT_PORT_TYPE
tw_re[7] <= ff_re[7].DB_MAX_OUTPUT_PORT_TYPE
tw_re[8] <= ff_re[8].DB_MAX_OUTPUT_PORT_TYPE
tw_re[9] <= ff_re[9].DB_MAX_OUTPUT_PORT_TYPE
tw_re[10] <= ff_re[10].DB_MAX_OUTPUT_PORT_TYPE
tw_re[11] <= ff_re[11].DB_MAX_OUTPUT_PORT_TYPE
tw_re[12] <= ff_re[12].DB_MAX_OUTPUT_PORT_TYPE
tw_re[13] <= ff_re[13].DB_MAX_OUTPUT_PORT_TYPE
tw_re[14] <= ff_re[14].DB_MAX_OUTPUT_PORT_TYPE
tw_re[15] <= ff_re[15].DB_MAX_OUTPUT_PORT_TYPE
tw_im[0] <= ff_im[0].DB_MAX_OUTPUT_PORT_TYPE
tw_im[1] <= ff_im[1].DB_MAX_OUTPUT_PORT_TYPE
tw_im[2] <= ff_im[2].DB_MAX_OUTPUT_PORT_TYPE
tw_im[3] <= ff_im[3].DB_MAX_OUTPUT_PORT_TYPE
tw_im[4] <= ff_im[4].DB_MAX_OUTPUT_PORT_TYPE
tw_im[5] <= ff_im[5].DB_MAX_OUTPUT_PORT_TYPE
tw_im[6] <= ff_im[6].DB_MAX_OUTPUT_PORT_TYPE
tw_im[7] <= ff_im[7].DB_MAX_OUTPUT_PORT_TYPE
tw_im[8] <= ff_im[8].DB_MAX_OUTPUT_PORT_TYPE
tw_im[9] <= ff_im[9].DB_MAX_OUTPUT_PORT_TYPE
tw_im[10] <= ff_im[10].DB_MAX_OUTPUT_PORT_TYPE
tw_im[11] <= ff_im[11].DB_MAX_OUTPUT_PORT_TYPE
tw_im[12] <= ff_im[12].DB_MAX_OUTPUT_PORT_TYPE
tw_im[13] <= ff_im[13].DB_MAX_OUTPUT_PORT_TYPE
tw_im[14] <= ff_im[14].DB_MAX_OUTPUT_PORT_TYPE
tw_im[15] <= ff_im[15].DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|FFT:IFFT64|SdfUnit:SU3|Multiply:MU
a_re[0] => Mult0.IN15
a_re[0] => Mult1.IN15
a_re[1] => Mult0.IN14
a_re[1] => Mult1.IN14
a_re[2] => Mult0.IN13
a_re[2] => Mult1.IN13
a_re[3] => Mult0.IN12
a_re[3] => Mult1.IN12
a_re[4] => Mult0.IN11
a_re[4] => Mult1.IN11
a_re[5] => Mult0.IN10
a_re[5] => Mult1.IN10
a_re[6] => Mult0.IN9
a_re[6] => Mult1.IN9
a_re[7] => Mult0.IN8
a_re[7] => Mult1.IN8
a_re[8] => Mult0.IN7
a_re[8] => Mult1.IN7
a_re[9] => Mult0.IN6
a_re[9] => Mult1.IN6
a_re[10] => Mult0.IN5
a_re[10] => Mult1.IN5
a_re[11] => Mult0.IN4
a_re[11] => Mult1.IN4
a_re[12] => Mult0.IN3
a_re[12] => Mult1.IN3
a_re[13] => Mult0.IN2
a_re[13] => Mult1.IN2
a_re[14] => Mult0.IN1
a_re[14] => Mult1.IN1
a_re[15] => Mult0.IN0
a_re[15] => Mult1.IN0
a_im[0] => Mult2.IN15
a_im[0] => Mult3.IN15
a_im[1] => Mult2.IN14
a_im[1] => Mult3.IN14
a_im[2] => Mult2.IN13
a_im[2] => Mult3.IN13
a_im[3] => Mult2.IN12
a_im[3] => Mult3.IN12
a_im[4] => Mult2.IN11
a_im[4] => Mult3.IN11
a_im[5] => Mult2.IN10
a_im[5] => Mult3.IN10
a_im[6] => Mult2.IN9
a_im[6] => Mult3.IN9
a_im[7] => Mult2.IN8
a_im[7] => Mult3.IN8
a_im[8] => Mult2.IN7
a_im[8] => Mult3.IN7
a_im[9] => Mult2.IN6
a_im[9] => Mult3.IN6
a_im[10] => Mult2.IN5
a_im[10] => Mult3.IN5
a_im[11] => Mult2.IN4
a_im[11] => Mult3.IN4
a_im[12] => Mult2.IN3
a_im[12] => Mult3.IN3
a_im[13] => Mult2.IN2
a_im[13] => Mult3.IN2
a_im[14] => Mult2.IN1
a_im[14] => Mult3.IN1
a_im[15] => Mult2.IN0
a_im[15] => Mult3.IN0
b_re[0] => Mult0.IN31
b_re[0] => Mult2.IN31
b_re[1] => Mult0.IN30
b_re[1] => Mult2.IN30
b_re[2] => Mult0.IN29
b_re[2] => Mult2.IN29
b_re[3] => Mult0.IN28
b_re[3] => Mult2.IN28
b_re[4] => Mult0.IN27
b_re[4] => Mult2.IN27
b_re[5] => Mult0.IN26
b_re[5] => Mult2.IN26
b_re[6] => Mult0.IN25
b_re[6] => Mult2.IN25
b_re[7] => Mult0.IN24
b_re[7] => Mult2.IN24
b_re[8] => Mult0.IN23
b_re[8] => Mult2.IN23
b_re[9] => Mult0.IN22
b_re[9] => Mult2.IN22
b_re[10] => Mult0.IN21
b_re[10] => Mult2.IN21
b_re[11] => Mult0.IN20
b_re[11] => Mult2.IN20
b_re[12] => Mult0.IN19
b_re[12] => Mult2.IN19
b_re[13] => Mult0.IN18
b_re[13] => Mult2.IN18
b_re[14] => Mult0.IN17
b_re[14] => Mult2.IN17
b_re[15] => Mult0.IN16
b_re[15] => Mult2.IN16
b_im[0] => Mult1.IN31
b_im[0] => Mult3.IN31
b_im[1] => Mult1.IN30
b_im[1] => Mult3.IN30
b_im[2] => Mult1.IN29
b_im[2] => Mult3.IN29
b_im[3] => Mult1.IN28
b_im[3] => Mult3.IN28
b_im[4] => Mult1.IN27
b_im[4] => Mult3.IN27
b_im[5] => Mult1.IN26
b_im[5] => Mult3.IN26
b_im[6] => Mult1.IN25
b_im[6] => Mult3.IN25
b_im[7] => Mult1.IN24
b_im[7] => Mult3.IN24
b_im[8] => Mult1.IN23
b_im[8] => Mult3.IN23
b_im[9] => Mult1.IN22
b_im[9] => Mult3.IN22
b_im[10] => Mult1.IN21
b_im[10] => Mult3.IN21
b_im[11] => Mult1.IN20
b_im[11] => Mult3.IN20
b_im[12] => Mult1.IN19
b_im[12] => Mult3.IN19
b_im[13] => Mult1.IN18
b_im[13] => Mult3.IN18
b_im[14] => Mult1.IN17
b_im[14] => Mult3.IN17
b_im[15] => Mult1.IN16
b_im[15] => Mult3.IN16
m_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Audio_Scrambler|ScramblerAudio:Scrambler_interface|ReverseBitOrder:ReorderIFFT
clock => do_en~reg0.CLK
clock => do_count[0]~reg0.CLK
clock => do_count[1]~reg0.CLK
clock => do_count[2]~reg0.CLK
clock => do_count[3]~reg0.CLK
clock => do_count[4]~reg0.CLK
clock => do_count[5]~reg0.CLK
clock => do_count[6]~reg0.CLK
clock => do_count[7]~reg0.CLK
clock => buf_im[63][0].CLK
clock => buf_im[63][1].CLK
clock => buf_im[63][2].CLK
clock => buf_im[63][3].CLK
clock => buf_im[63][4].CLK
clock => buf_im[63][5].CLK
clock => buf_im[63][6].CLK
clock => buf_im[63][7].CLK
clock => buf_im[63][8].CLK
clock => buf_im[63][9].CLK
clock => buf_im[63][10].CLK
clock => buf_im[63][11].CLK
clock => buf_im[63][12].CLK
clock => buf_im[63][13].CLK
clock => buf_im[63][14].CLK
clock => buf_im[63][15].CLK
clock => buf_im[62][0].CLK
clock => buf_im[62][1].CLK
clock => buf_im[62][2].CLK
clock => buf_im[62][3].CLK
clock => buf_im[62][4].CLK
clock => buf_im[62][5].CLK
clock => buf_im[62][6].CLK
clock => buf_im[62][7].CLK
clock => buf_im[62][8].CLK
clock => buf_im[62][9].CLK
clock => buf_im[62][10].CLK
clock => buf_im[62][11].CLK
clock => buf_im[62][12].CLK
clock => buf_im[62][13].CLK
clock => buf_im[62][14].CLK
clock => buf_im[62][15].CLK
clock => buf_im[61][0].CLK
clock => buf_im[61][1].CLK
clock => buf_im[61][2].CLK
clock => buf_im[61][3].CLK
clock => buf_im[61][4].CLK
clock => buf_im[61][5].CLK
clock => buf_im[61][6].CLK
clock => buf_im[61][7].CLK
clock => buf_im[61][8].CLK
clock => buf_im[61][9].CLK
clock => buf_im[61][10].CLK
clock => buf_im[61][11].CLK
clock => buf_im[61][12].CLK
clock => buf_im[61][13].CLK
clock => buf_im[61][14].CLK
clock => buf_im[61][15].CLK
clock => buf_im[60][0].CLK
clock => buf_im[60][1].CLK
clock => buf_im[60][2].CLK
clock => buf_im[60][3].CLK
clock => buf_im[60][4].CLK
clock => buf_im[60][5].CLK
clock => buf_im[60][6].CLK
clock => buf_im[60][7].CLK
clock => buf_im[60][8].CLK
clock => buf_im[60][9].CLK
clock => buf_im[60][10].CLK
clock => buf_im[60][11].CLK
clock => buf_im[60][12].CLK
clock => buf_im[60][13].CLK
clock => buf_im[60][14].CLK
clock => buf_im[60][15].CLK
clock => buf_im[59][0].CLK
clock => buf_im[59][1].CLK
clock => buf_im[59][2].CLK
clock => buf_im[59][3].CLK
clock => buf_im[59][4].CLK
clock => buf_im[59][5].CLK
clock => buf_im[59][6].CLK
clock => buf_im[59][7].CLK
clock => buf_im[59][8].CLK
clock => buf_im[59][9].CLK
clock => buf_im[59][10].CLK
clock => buf_im[59][11].CLK
clock => buf_im[59][12].CLK
clock => buf_im[59][13].CLK
clock => buf_im[59][14].CLK
clock => buf_im[59][15].CLK
clock => buf_im[58][0].CLK
clock => buf_im[58][1].CLK
clock => buf_im[58][2].CLK
clock => buf_im[58][3].CLK
clock => buf_im[58][4].CLK
clock => buf_im[58][5].CLK
clock => buf_im[58][6].CLK
clock => buf_im[58][7].CLK
clock => buf_im[58][8].CLK
clock => buf_im[58][9].CLK
clock => buf_im[58][10].CLK
clock => buf_im[58][11].CLK
clock => buf_im[58][12].CLK
clock => buf_im[58][13].CLK
clock => buf_im[58][14].CLK
clock => buf_im[58][15].CLK
clock => buf_im[57][0].CLK
clock => buf_im[57][1].CLK
clock => buf_im[57][2].CLK
clock => buf_im[57][3].CLK
clock => buf_im[57][4].CLK
clock => buf_im[57][5].CLK
clock => buf_im[57][6].CLK
clock => buf_im[57][7].CLK
clock => buf_im[57][8].CLK
clock => buf_im[57][9].CLK
clock => buf_im[57][10].CLK
clock => buf_im[57][11].CLK
clock => buf_im[57][12].CLK
clock => buf_im[57][13].CLK
clock => buf_im[57][14].CLK
clock => buf_im[57][15].CLK
clock => buf_im[56][0].CLK
clock => buf_im[56][1].CLK
clock => buf_im[56][2].CLK
clock => buf_im[56][3].CLK
clock => buf_im[56][4].CLK
clock => buf_im[56][5].CLK
clock => buf_im[56][6].CLK
clock => buf_im[56][7].CLK
clock => buf_im[56][8].CLK
clock => buf_im[56][9].CLK
clock => buf_im[56][10].CLK
clock => buf_im[56][11].CLK
clock => buf_im[56][12].CLK
clock => buf_im[56][13].CLK
clock => buf_im[56][14].CLK
clock => buf_im[56][15].CLK
clock => buf_im[55][0].CLK
clock => buf_im[55][1].CLK
clock => buf_im[55][2].CLK
clock => buf_im[55][3].CLK
clock => buf_im[55][4].CLK
clock => buf_im[55][5].CLK
clock => buf_im[55][6].CLK
clock => buf_im[55][7].CLK
clock => buf_im[55][8].CLK
clock => buf_im[55][9].CLK
clock => buf_im[55][10].CLK
clock => buf_im[55][11].CLK
clock => buf_im[55][12].CLK
clock => buf_im[55][13].CLK
clock => buf_im[55][14].CLK
clock => buf_im[55][15].CLK
clock => buf_im[54][0].CLK
clock => buf_im[54][1].CLK
clock => buf_im[54][2].CLK
clock => buf_im[54][3].CLK
clock => buf_im[54][4].CLK
clock => buf_im[54][5].CLK
clock => buf_im[54][6].CLK
clock => buf_im[54][7].CLK
clock => buf_im[54][8].CLK
clock => buf_im[54][9].CLK
clock => buf_im[54][10].CLK
clock => buf_im[54][11].CLK
clock => buf_im[54][12].CLK
clock => buf_im[54][13].CLK
clock => buf_im[54][14].CLK
clock => buf_im[54][15].CLK
clock => buf_im[53][0].CLK
clock => buf_im[53][1].CLK
clock => buf_im[53][2].CLK
clock => buf_im[53][3].CLK
clock => buf_im[53][4].CLK
clock => buf_im[53][5].CLK
clock => buf_im[53][6].CLK
clock => buf_im[53][7].CLK
clock => buf_im[53][8].CLK
clock => buf_im[53][9].CLK
clock => buf_im[53][10].CLK
clock => buf_im[53][11].CLK
clock => buf_im[53][12].CLK
clock => buf_im[53][13].CLK
clock => buf_im[53][14].CLK
clock => buf_im[53][15].CLK
clock => buf_im[52][0].CLK
clock => buf_im[52][1].CLK
clock => buf_im[52][2].CLK
clock => buf_im[52][3].CLK
clock => buf_im[52][4].CLK
clock => buf_im[52][5].CLK
clock => buf_im[52][6].CLK
clock => buf_im[52][7].CLK
clock => buf_im[52][8].CLK
clock => buf_im[52][9].CLK
clock => buf_im[52][10].CLK
clock => buf_im[52][11].CLK
clock => buf_im[52][12].CLK
clock => buf_im[52][13].CLK
clock => buf_im[52][14].CLK
clock => buf_im[52][15].CLK
clock => buf_im[51][0].CLK
clock => buf_im[51][1].CLK
clock => buf_im[51][2].CLK
clock => buf_im[51][3].CLK
clock => buf_im[51][4].CLK
clock => buf_im[51][5].CLK
clock => buf_im[51][6].CLK
clock => buf_im[51][7].CLK
clock => buf_im[51][8].CLK
clock => buf_im[51][9].CLK
clock => buf_im[51][10].CLK
clock => buf_im[51][11].CLK
clock => buf_im[51][12].CLK
clock => buf_im[51][13].CLK
clock => buf_im[51][14].CLK
clock => buf_im[51][15].CLK
clock => buf_im[50][0].CLK
clock => buf_im[50][1].CLK
clock => buf_im[50][2].CLK
clock => buf_im[50][3].CLK
clock => buf_im[50][4].CLK
clock => buf_im[50][5].CLK
clock => buf_im[50][6].CLK
clock => buf_im[50][7].CLK
clock => buf_im[50][8].CLK
clock => buf_im[50][9].CLK
clock => buf_im[50][10].CLK
clock => buf_im[50][11].CLK
clock => buf_im[50][12].CLK
clock => buf_im[50][13].CLK
clock => buf_im[50][14].CLK
clock => buf_im[50][15].CLK
clock => buf_im[49][0].CLK
clock => buf_im[49][1].CLK
clock => buf_im[49][2].CLK
clock => buf_im[49][3].CLK
clock => buf_im[49][4].CLK
clock => buf_im[49][5].CLK
clock => buf_im[49][6].CLK
clock => buf_im[49][7].CLK
clock => buf_im[49][8].CLK
clock => buf_im[49][9].CLK
clock => buf_im[49][10].CLK
clock => buf_im[49][11].CLK
clock => buf_im[49][12].CLK
clock => buf_im[49][13].CLK
clock => buf_im[49][14].CLK
clock => buf_im[49][15].CLK
clock => buf_im[48][0].CLK
clock => buf_im[48][1].CLK
clock => buf_im[48][2].CLK
clock => buf_im[48][3].CLK
clock => buf_im[48][4].CLK
clock => buf_im[48][5].CLK
clock => buf_im[48][6].CLK
clock => buf_im[48][7].CLK
clock => buf_im[48][8].CLK
clock => buf_im[48][9].CLK
clock => buf_im[48][10].CLK
clock => buf_im[48][11].CLK
clock => buf_im[48][12].CLK
clock => buf_im[48][13].CLK
clock => buf_im[48][14].CLK
clock => buf_im[48][15].CLK
clock => buf_im[47][0].CLK
clock => buf_im[47][1].CLK
clock => buf_im[47][2].CLK
clock => buf_im[47][3].CLK
clock => buf_im[47][4].CLK
clock => buf_im[47][5].CLK
clock => buf_im[47][6].CLK
clock => buf_im[47][7].CLK
clock => buf_im[47][8].CLK
clock => buf_im[47][9].CLK
clock => buf_im[47][10].CLK
clock => buf_im[47][11].CLK
clock => buf_im[47][12].CLK
clock => buf_im[47][13].CLK
clock => buf_im[47][14].CLK
clock => buf_im[47][15].CLK
clock => buf_im[46][0].CLK
clock => buf_im[46][1].CLK
clock => buf_im[46][2].CLK
clock => buf_im[46][3].CLK
clock => buf_im[46][4].CLK
clock => buf_im[46][5].CLK
clock => buf_im[46][6].CLK
clock => buf_im[46][7].CLK
clock => buf_im[46][8].CLK
clock => buf_im[46][9].CLK
clock => buf_im[46][10].CLK
clock => buf_im[46][11].CLK
clock => buf_im[46][12].CLK
clock => buf_im[46][13].CLK
clock => buf_im[46][14].CLK
clock => buf_im[46][15].CLK
clock => buf_im[45][0].CLK
clock => buf_im[45][1].CLK
clock => buf_im[45][2].CLK
clock => buf_im[45][3].CLK
clock => buf_im[45][4].CLK
clock => buf_im[45][5].CLK
clock => buf_im[45][6].CLK
clock => buf_im[45][7].CLK
clock => buf_im[45][8].CLK
clock => buf_im[45][9].CLK
clock => buf_im[45][10].CLK
clock => buf_im[45][11].CLK
clock => buf_im[45][12].CLK
clock => buf_im[45][13].CLK
clock => buf_im[45][14].CLK
clock => buf_im[45][15].CLK
clock => buf_im[44][0].CLK
clock => buf_im[44][1].CLK
clock => buf_im[44][2].CLK
clock => buf_im[44][3].CLK
clock => buf_im[44][4].CLK
clock => buf_im[44][5].CLK
clock => buf_im[44][6].CLK
clock => buf_im[44][7].CLK
clock => buf_im[44][8].CLK
clock => buf_im[44][9].CLK
clock => buf_im[44][10].CLK
clock => buf_im[44][11].CLK
clock => buf_im[44][12].CLK
clock => buf_im[44][13].CLK
clock => buf_im[44][14].CLK
clock => buf_im[44][15].CLK
clock => buf_im[43][0].CLK
clock => buf_im[43][1].CLK
clock => buf_im[43][2].CLK
clock => buf_im[43][3].CLK
clock => buf_im[43][4].CLK
clock => buf_im[43][5].CLK
clock => buf_im[43][6].CLK
clock => buf_im[43][7].CLK
clock => buf_im[43][8].CLK
clock => buf_im[43][9].CLK
clock => buf_im[43][10].CLK
clock => buf_im[43][11].CLK
clock => buf_im[43][12].CLK
clock => buf_im[43][13].CLK
clock => buf_im[43][14].CLK
clock => buf_im[43][15].CLK
clock => buf_im[42][0].CLK
clock => buf_im[42][1].CLK
clock => buf_im[42][2].CLK
clock => buf_im[42][3].CLK
clock => buf_im[42][4].CLK
clock => buf_im[42][5].CLK
clock => buf_im[42][6].CLK
clock => buf_im[42][7].CLK
clock => buf_im[42][8].CLK
clock => buf_im[42][9].CLK
clock => buf_im[42][10].CLK
clock => buf_im[42][11].CLK
clock => buf_im[42][12].CLK
clock => buf_im[42][13].CLK
clock => buf_im[42][14].CLK
clock => buf_im[42][15].CLK
clock => buf_im[41][0].CLK
clock => buf_im[41][1].CLK
clock => buf_im[41][2].CLK
clock => buf_im[41][3].CLK
clock => buf_im[41][4].CLK
clock => buf_im[41][5].CLK
clock => buf_im[41][6].CLK
clock => buf_im[41][7].CLK
clock => buf_im[41][8].CLK
clock => buf_im[41][9].CLK
clock => buf_im[41][10].CLK
clock => buf_im[41][11].CLK
clock => buf_im[41][12].CLK
clock => buf_im[41][13].CLK
clock => buf_im[41][14].CLK
clock => buf_im[41][15].CLK
clock => buf_im[40][0].CLK
clock => buf_im[40][1].CLK
clock => buf_im[40][2].CLK
clock => buf_im[40][3].CLK
clock => buf_im[40][4].CLK
clock => buf_im[40][5].CLK
clock => buf_im[40][6].CLK
clock => buf_im[40][7].CLK
clock => buf_im[40][8].CLK
clock => buf_im[40][9].CLK
clock => buf_im[40][10].CLK
clock => buf_im[40][11].CLK
clock => buf_im[40][12].CLK
clock => buf_im[40][13].CLK
clock => buf_im[40][14].CLK
clock => buf_im[40][15].CLK
clock => buf_im[39][0].CLK
clock => buf_im[39][1].CLK
clock => buf_im[39][2].CLK
clock => buf_im[39][3].CLK
clock => buf_im[39][4].CLK
clock => buf_im[39][5].CLK
clock => buf_im[39][6].CLK
clock => buf_im[39][7].CLK
clock => buf_im[39][8].CLK
clock => buf_im[39][9].CLK
clock => buf_im[39][10].CLK
clock => buf_im[39][11].CLK
clock => buf_im[39][12].CLK
clock => buf_im[39][13].CLK
clock => buf_im[39][14].CLK
clock => buf_im[39][15].CLK
clock => buf_im[38][0].CLK
clock => buf_im[38][1].CLK
clock => buf_im[38][2].CLK
clock => buf_im[38][3].CLK
clock => buf_im[38][4].CLK
clock => buf_im[38][5].CLK
clock => buf_im[38][6].CLK
clock => buf_im[38][7].CLK
clock => buf_im[38][8].CLK
clock => buf_im[38][9].CLK
clock => buf_im[38][10].CLK
clock => buf_im[38][11].CLK
clock => buf_im[38][12].CLK
clock => buf_im[38][13].CLK
clock => buf_im[38][14].CLK
clock => buf_im[38][15].CLK
clock => buf_im[37][0].CLK
clock => buf_im[37][1].CLK
clock => buf_im[37][2].CLK
clock => buf_im[37][3].CLK
clock => buf_im[37][4].CLK
clock => buf_im[37][5].CLK
clock => buf_im[37][6].CLK
clock => buf_im[37][7].CLK
clock => buf_im[37][8].CLK
clock => buf_im[37][9].CLK
clock => buf_im[37][10].CLK
clock => buf_im[37][11].CLK
clock => buf_im[37][12].CLK
clock => buf_im[37][13].CLK
clock => buf_im[37][14].CLK
clock => buf_im[37][15].CLK
clock => buf_im[36][0].CLK
clock => buf_im[36][1].CLK
clock => buf_im[36][2].CLK
clock => buf_im[36][3].CLK
clock => buf_im[36][4].CLK
clock => buf_im[36][5].CLK
clock => buf_im[36][6].CLK
clock => buf_im[36][7].CLK
clock => buf_im[36][8].CLK
clock => buf_im[36][9].CLK
clock => buf_im[36][10].CLK
clock => buf_im[36][11].CLK
clock => buf_im[36][12].CLK
clock => buf_im[36][13].CLK
clock => buf_im[36][14].CLK
clock => buf_im[36][15].CLK
clock => buf_im[35][0].CLK
clock => buf_im[35][1].CLK
clock => buf_im[35][2].CLK
clock => buf_im[35][3].CLK
clock => buf_im[35][4].CLK
clock => buf_im[35][5].CLK
clock => buf_im[35][6].CLK
clock => buf_im[35][7].CLK
clock => buf_im[35][8].CLK
clock => buf_im[35][9].CLK
clock => buf_im[35][10].CLK
clock => buf_im[35][11].CLK
clock => buf_im[35][12].CLK
clock => buf_im[35][13].CLK
clock => buf_im[35][14].CLK
clock => buf_im[35][15].CLK
clock => buf_im[34][0].CLK
clock => buf_im[34][1].CLK
clock => buf_im[34][2].CLK
clock => buf_im[34][3].CLK
clock => buf_im[34][4].CLK
clock => buf_im[34][5].CLK
clock => buf_im[34][6].CLK
clock => buf_im[34][7].CLK
clock => buf_im[34][8].CLK
clock => buf_im[34][9].CLK
clock => buf_im[34][10].CLK
clock => buf_im[34][11].CLK
clock => buf_im[34][12].CLK
clock => buf_im[34][13].CLK
clock => buf_im[34][14].CLK
clock => buf_im[34][15].CLK
clock => buf_im[33][0].CLK
clock => buf_im[33][1].CLK
clock => buf_im[33][2].CLK
clock => buf_im[33][3].CLK
clock => buf_im[33][4].CLK
clock => buf_im[33][5].CLK
clock => buf_im[33][6].CLK
clock => buf_im[33][7].CLK
clock => buf_im[33][8].CLK
clock => buf_im[33][9].CLK
clock => buf_im[33][10].CLK
clock => buf_im[33][11].CLK
clock => buf_im[33][12].CLK
clock => buf_im[33][13].CLK
clock => buf_im[33][14].CLK
clock => buf_im[33][15].CLK
clock => buf_im[32][0].CLK
clock => buf_im[32][1].CLK
clock => buf_im[32][2].CLK
clock => buf_im[32][3].CLK
clock => buf_im[32][4].CLK
clock => buf_im[32][5].CLK
clock => buf_im[32][6].CLK
clock => buf_im[32][7].CLK
clock => buf_im[32][8].CLK
clock => buf_im[32][9].CLK
clock => buf_im[32][10].CLK
clock => buf_im[32][11].CLK
clock => buf_im[32][12].CLK
clock => buf_im[32][13].CLK
clock => buf_im[32][14].CLK
clock => buf_im[32][15].CLK
clock => buf_im[31][0].CLK
clock => buf_im[31][1].CLK
clock => buf_im[31][2].CLK
clock => buf_im[31][3].CLK
clock => buf_im[31][4].CLK
clock => buf_im[31][5].CLK
clock => buf_im[31][6].CLK
clock => buf_im[31][7].CLK
clock => buf_im[31][8].CLK
clock => buf_im[31][9].CLK
clock => buf_im[31][10].CLK
clock => buf_im[31][11].CLK
clock => buf_im[31][12].CLK
clock => buf_im[31][13].CLK
clock => buf_im[31][14].CLK
clock => buf_im[31][15].CLK
clock => buf_im[30][0].CLK
clock => buf_im[30][1].CLK
clock => buf_im[30][2].CLK
clock => buf_im[30][3].CLK
clock => buf_im[30][4].CLK
clock => buf_im[30][5].CLK
clock => buf_im[30][6].CLK
clock => buf_im[30][7].CLK
clock => buf_im[30][8].CLK
clock => buf_im[30][9].CLK
clock => buf_im[30][10].CLK
clock => buf_im[30][11].CLK
clock => buf_im[30][12].CLK
clock => buf_im[30][13].CLK
clock => buf_im[30][14].CLK
clock => buf_im[30][15].CLK
clock => buf_im[29][0].CLK
clock => buf_im[29][1].CLK
clock => buf_im[29][2].CLK
clock => buf_im[29][3].CLK
clock => buf_im[29][4].CLK
clock => buf_im[29][5].CLK
clock => buf_im[29][6].CLK
clock => buf_im[29][7].CLK
clock => buf_im[29][8].CLK
clock => buf_im[29][9].CLK
clock => buf_im[29][10].CLK
clock => buf_im[29][11].CLK
clock => buf_im[29][12].CLK
clock => buf_im[29][13].CLK
clock => buf_im[29][14].CLK
clock => buf_im[29][15].CLK
clock => buf_im[28][0].CLK
clock => buf_im[28][1].CLK
clock => buf_im[28][2].CLK
clock => buf_im[28][3].CLK
clock => buf_im[28][4].CLK
clock => buf_im[28][5].CLK
clock => buf_im[28][6].CLK
clock => buf_im[28][7].CLK
clock => buf_im[28][8].CLK
clock => buf_im[28][9].CLK
clock => buf_im[28][10].CLK
clock => buf_im[28][11].CLK
clock => buf_im[28][12].CLK
clock => buf_im[28][13].CLK
clock => buf_im[28][14].CLK
clock => buf_im[28][15].CLK
clock => buf_im[27][0].CLK
clock => buf_im[27][1].CLK
clock => buf_im[27][2].CLK
clock => buf_im[27][3].CLK
clock => buf_im[27][4].CLK
clock => buf_im[27][5].CLK
clock => buf_im[27][6].CLK
clock => buf_im[27][7].CLK
clock => buf_im[27][8].CLK
clock => buf_im[27][9].CLK
clock => buf_im[27][10].CLK
clock => buf_im[27][11].CLK
clock => buf_im[27][12].CLK
clock => buf_im[27][13].CLK
clock => buf_im[27][14].CLK
clock => buf_im[27][15].CLK
clock => buf_im[26][0].CLK
clock => buf_im[26][1].CLK
clock => buf_im[26][2].CLK
clock => buf_im[26][3].CLK
clock => buf_im[26][4].CLK
clock => buf_im[26][5].CLK
clock => buf_im[26][6].CLK
clock => buf_im[26][7].CLK
clock => buf_im[26][8].CLK
clock => buf_im[26][9].CLK
clock => buf_im[26][10].CLK
clock => buf_im[26][11].CLK
clock => buf_im[26][12].CLK
clock => buf_im[26][13].CLK
clock => buf_im[26][14].CLK
clock => buf_im[26][15].CLK
clock => buf_im[25][0].CLK
clock => buf_im[25][1].CLK
clock => buf_im[25][2].CLK
clock => buf_im[25][3].CLK
clock => buf_im[25][4].CLK
clock => buf_im[25][5].CLK
clock => buf_im[25][6].CLK
clock => buf_im[25][7].CLK
clock => buf_im[25][8].CLK
clock => buf_im[25][9].CLK
clock => buf_im[25][10].CLK
clock => buf_im[25][11].CLK
clock => buf_im[25][12].CLK
clock => buf_im[25][13].CLK
clock => buf_im[25][14].CLK
clock => buf_im[25][15].CLK
clock => buf_im[24][0].CLK
clock => buf_im[24][1].CLK
clock => buf_im[24][2].CLK
clock => buf_im[24][3].CLK
clock => buf_im[24][4].CLK
clock => buf_im[24][5].CLK
clock => buf_im[24][6].CLK
clock => buf_im[24][7].CLK
clock => buf_im[24][8].CLK
clock => buf_im[24][9].CLK
clock => buf_im[24][10].CLK
clock => buf_im[24][11].CLK
clock => buf_im[24][12].CLK
clock => buf_im[24][13].CLK
clock => buf_im[24][14].CLK
clock => buf_im[24][15].CLK
clock => buf_im[23][0].CLK
clock => buf_im[23][1].CLK
clock => buf_im[23][2].CLK
clock => buf_im[23][3].CLK
clock => buf_im[23][4].CLK
clock => buf_im[23][5].CLK
clock => buf_im[23][6].CLK
clock => buf_im[23][7].CLK
clock => buf_im[23][8].CLK
clock => buf_im[23][9].CLK
clock => buf_im[23][10].CLK
clock => buf_im[23][11].CLK
clock => buf_im[23][12].CLK
clock => buf_im[23][13].CLK
clock => buf_im[23][14].CLK
clock => buf_im[23][15].CLK
clock => buf_im[22][0].CLK
clock => buf_im[22][1].CLK
clock => buf_im[22][2].CLK
clock => buf_im[22][3].CLK
clock => buf_im[22][4].CLK
clock => buf_im[22][5].CLK
clock => buf_im[22][6].CLK
clock => buf_im[22][7].CLK
clock => buf_im[22][8].CLK
clock => buf_im[22][9].CLK
clock => buf_im[22][10].CLK
clock => buf_im[22][11].CLK
clock => buf_im[22][12].CLK
clock => buf_im[22][13].CLK
clock => buf_im[22][14].CLK
clock => buf_im[22][15].CLK
clock => buf_im[21][0].CLK
clock => buf_im[21][1].CLK
clock => buf_im[21][2].CLK
clock => buf_im[21][3].CLK
clock => buf_im[21][4].CLK
clock => buf_im[21][5].CLK
clock => buf_im[21][6].CLK
clock => buf_im[21][7].CLK
clock => buf_im[21][8].CLK
clock => buf_im[21][9].CLK
clock => buf_im[21][10].CLK
clock => buf_im[21][11].CLK
clock => buf_im[21][12].CLK
clock => buf_im[21][13].CLK
clock => buf_im[21][14].CLK
clock => buf_im[21][15].CLK
clock => buf_im[20][0].CLK
clock => buf_im[20][1].CLK
clock => buf_im[20][2].CLK
clock => buf_im[20][3].CLK
clock => buf_im[20][4].CLK
clock => buf_im[20][5].CLK
clock => buf_im[20][6].CLK
clock => buf_im[20][7].CLK
clock => buf_im[20][8].CLK
clock => buf_im[20][9].CLK
clock => buf_im[20][10].CLK
clock => buf_im[20][11].CLK
clock => buf_im[20][12].CLK
clock => buf_im[20][13].CLK
clock => buf_im[20][14].CLK
clock => buf_im[20][15].CLK
clock => buf_im[19][0].CLK
clock => buf_im[19][1].CLK
clock => buf_im[19][2].CLK
clock => buf_im[19][3].CLK
clock => buf_im[19][4].CLK
clock => buf_im[19][5].CLK
clock => buf_im[19][6].CLK
clock => buf_im[19][7].CLK
clock => buf_im[19][8].CLK
clock => buf_im[19][9].CLK
clock => buf_im[19][10].CLK
clock => buf_im[19][11].CLK
clock => buf_im[19][12].CLK
clock => buf_im[19][13].CLK
clock => buf_im[19][14].CLK
clock => buf_im[19][15].CLK
clock => buf_im[18][0].CLK
clock => buf_im[18][1].CLK
clock => buf_im[18][2].CLK
clock => buf_im[18][3].CLK
clock => buf_im[18][4].CLK
clock => buf_im[18][5].CLK
clock => buf_im[18][6].CLK
clock => buf_im[18][7].CLK
clock => buf_im[18][8].CLK
clock => buf_im[18][9].CLK
clock => buf_im[18][10].CLK
clock => buf_im[18][11].CLK
clock => buf_im[18][12].CLK
clock => buf_im[18][13].CLK
clock => buf_im[18][14].CLK
clock => buf_im[18][15].CLK
clock => buf_im[17][0].CLK
clock => buf_im[17][1].CLK
clock => buf_im[17][2].CLK
clock => buf_im[17][3].CLK
clock => buf_im[17][4].CLK
clock => buf_im[17][5].CLK
clock => buf_im[17][6].CLK
clock => buf_im[17][7].CLK
clock => buf_im[17][8].CLK
clock => buf_im[17][9].CLK
clock => buf_im[17][10].CLK
clock => buf_im[17][11].CLK
clock => buf_im[17][12].CLK
clock => buf_im[17][13].CLK
clock => buf_im[17][14].CLK
clock => buf_im[17][15].CLK
clock => buf_im[16][0].CLK
clock => buf_im[16][1].CLK
clock => buf_im[16][2].CLK
clock => buf_im[16][3].CLK
clock => buf_im[16][4].CLK
clock => buf_im[16][5].CLK
clock => buf_im[16][6].CLK
clock => buf_im[16][7].CLK
clock => buf_im[16][8].CLK
clock => buf_im[16][9].CLK
clock => buf_im[16][10].CLK
clock => buf_im[16][11].CLK
clock => buf_im[16][12].CLK
clock => buf_im[16][13].CLK
clock => buf_im[16][14].CLK
clock => buf_im[16][15].CLK
clock => buf_im[15][0].CLK
clock => buf_im[15][1].CLK
clock => buf_im[15][2].CLK
clock => buf_im[15][3].CLK
clock => buf_im[15][4].CLK
clock => buf_im[15][5].CLK
clock => buf_im[15][6].CLK
clock => buf_im[15][7].CLK
clock => buf_im[15][8].CLK
clock => buf_im[15][9].CLK
clock => buf_im[15][10].CLK
clock => buf_im[15][11].CLK
clock => buf_im[15][12].CLK
clock => buf_im[15][13].CLK
clock => buf_im[15][14].CLK
clock => buf_im[15][15].CLK
clock => buf_im[14][0].CLK
clock => buf_im[14][1].CLK
clock => buf_im[14][2].CLK
clock => buf_im[14][3].CLK
clock => buf_im[14][4].CLK
clock => buf_im[14][5].CLK
clock => buf_im[14][6].CLK
clock => buf_im[14][7].CLK
clock => buf_im[14][8].CLK
clock => buf_im[14][9].CLK
clock => buf_im[14][10].CLK
clock => buf_im[14][11].CLK
clock => buf_im[14][12].CLK
clock => buf_im[14][13].CLK
clock => buf_im[14][14].CLK
clock => buf_im[14][15].CLK
clock => buf_im[13][0].CLK
clock => buf_im[13][1].CLK
clock => buf_im[13][2].CLK
clock => buf_im[13][3].CLK
clock => buf_im[13][4].CLK
clock => buf_im[13][5].CLK
clock => buf_im[13][6].CLK
clock => buf_im[13][7].CLK
clock => buf_im[13][8].CLK
clock => buf_im[13][9].CLK
clock => buf_im[13][10].CLK
clock => buf_im[13][11].CLK
clock => buf_im[13][12].CLK
clock => buf_im[13][13].CLK
clock => buf_im[13][14].CLK
clock => buf_im[13][15].CLK
clock => buf_im[12][0].CLK
clock => buf_im[12][1].CLK
clock => buf_im[12][2].CLK
clock => buf_im[12][3].CLK
clock => buf_im[12][4].CLK
clock => buf_im[12][5].CLK
clock => buf_im[12][6].CLK
clock => buf_im[12][7].CLK
clock => buf_im[12][8].CLK
clock => buf_im[12][9].CLK
clock => buf_im[12][10].CLK
clock => buf_im[12][11].CLK
clock => buf_im[12][12].CLK
clock => buf_im[12][13].CLK
clock => buf_im[12][14].CLK
clock => buf_im[12][15].CLK
clock => buf_im[11][0].CLK
clock => buf_im[11][1].CLK
clock => buf_im[11][2].CLK
clock => buf_im[11][3].CLK
clock => buf_im[11][4].CLK
clock => buf_im[11][5].CLK
clock => buf_im[11][6].CLK
clock => buf_im[11][7].CLK
clock => buf_im[11][8].CLK
clock => buf_im[11][9].CLK
clock => buf_im[11][10].CLK
clock => buf_im[11][11].CLK
clock => buf_im[11][12].CLK
clock => buf_im[11][13].CLK
clock => buf_im[11][14].CLK
clock => buf_im[11][15].CLK
clock => buf_im[10][0].CLK
clock => buf_im[10][1].CLK
clock => buf_im[10][2].CLK
clock => buf_im[10][3].CLK
clock => buf_im[10][4].CLK
clock => buf_im[10][5].CLK
clock => buf_im[10][6].CLK
clock => buf_im[10][7].CLK
clock => buf_im[10][8].CLK
clock => buf_im[10][9].CLK
clock => buf_im[10][10].CLK
clock => buf_im[10][11].CLK
clock => buf_im[10][12].CLK
clock => buf_im[10][13].CLK
clock => buf_im[10][14].CLK
clock => buf_im[10][15].CLK
clock => buf_im[9][0].CLK
clock => buf_im[9][1].CLK
clock => buf_im[9][2].CLK
clock => buf_im[9][3].CLK
clock => buf_im[9][4].CLK
clock => buf_im[9][5].CLK
clock => buf_im[9][6].CLK
clock => buf_im[9][7].CLK
clock => buf_im[9][8].CLK
clock => buf_im[9][9].CLK
clock => buf_im[9][10].CLK
clock => buf_im[9][11].CLK
clock => buf_im[9][12].CLK
clock => buf_im[9][13].CLK
clock => buf_im[9][14].CLK
clock => buf_im[9][15].CLK
clock => buf_im[8][0].CLK
clock => buf_im[8][1].CLK
clock => buf_im[8][2].CLK
clock => buf_im[8][3].CLK
clock => buf_im[8][4].CLK
clock => buf_im[8][5].CLK
clock => buf_im[8][6].CLK
clock => buf_im[8][7].CLK
clock => buf_im[8][8].CLK
clock => buf_im[8][9].CLK
clock => buf_im[8][10].CLK
clock => buf_im[8][11].CLK
clock => buf_im[8][12].CLK
clock => buf_im[8][13].CLK
clock => buf_im[8][14].CLK
clock => buf_im[8][15].CLK
clock => buf_im[7][0].CLK
clock => buf_im[7][1].CLK
clock => buf_im[7][2].CLK
clock => buf_im[7][3].CLK
clock => buf_im[7][4].CLK
clock => buf_im[7][5].CLK
clock => buf_im[7][6].CLK
clock => buf_im[7][7].CLK
clock => buf_im[7][8].CLK
clock => buf_im[7][9].CLK
clock => buf_im[7][10].CLK
clock => buf_im[7][11].CLK
clock => buf_im[7][12].CLK
clock => buf_im[7][13].CLK
clock => buf_im[7][14].CLK
clock => buf_im[7][15].CLK
clock => buf_im[6][0].CLK
clock => buf_im[6][1].CLK
clock => buf_im[6][2].CLK
clock => buf_im[6][3].CLK
clock => buf_im[6][4].CLK
clock => buf_im[6][5].CLK
clock => buf_im[6][6].CLK
clock => buf_im[6][7].CLK
clock => buf_im[6][8].CLK
clock => buf_im[6][9].CLK
clock => buf_im[6][10].CLK
clock => buf_im[6][11].CLK
clock => buf_im[6][12].CLK
clock => buf_im[6][13].CLK
clock => buf_im[6][14].CLK
clock => buf_im[6][15].CLK
clock => buf_im[5][0].CLK
clock => buf_im[5][1].CLK
clock => buf_im[5][2].CLK
clock => buf_im[5][3].CLK
clock => buf_im[5][4].CLK
clock => buf_im[5][5].CLK
clock => buf_im[5][6].CLK
clock => buf_im[5][7].CLK
clock => buf_im[5][8].CLK
clock => buf_im[5][9].CLK
clock => buf_im[5][10].CLK
clock => buf_im[5][11].CLK
clock => buf_im[5][12].CLK
clock => buf_im[5][13].CLK
clock => buf_im[5][14].CLK
clock => buf_im[5][15].CLK
clock => buf_im[4][0].CLK
clock => buf_im[4][1].CLK
clock => buf_im[4][2].CLK
clock => buf_im[4][3].CLK
clock => buf_im[4][4].CLK
clock => buf_im[4][5].CLK
clock => buf_im[4][6].CLK
clock => buf_im[4][7].CLK
clock => buf_im[4][8].CLK
clock => buf_im[4][9].CLK
clock => buf_im[4][10].CLK
clock => buf_im[4][11].CLK
clock => buf_im[4][12].CLK
clock => buf_im[4][13].CLK
clock => buf_im[4][14].CLK
clock => buf_im[4][15].CLK
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[63][0].CLK
clock => buf_re[63][1].CLK
clock => buf_re[63][2].CLK
clock => buf_re[63][3].CLK
clock => buf_re[63][4].CLK
clock => buf_re[63][5].CLK
clock => buf_re[63][6].CLK
clock => buf_re[63][7].CLK
clock => buf_re[63][8].CLK
clock => buf_re[63][9].CLK
clock => buf_re[63][10].CLK
clock => buf_re[63][11].CLK
clock => buf_re[63][12].CLK
clock => buf_re[63][13].CLK
clock => buf_re[63][14].CLK
clock => buf_re[63][15].CLK
clock => buf_re[62][0].CLK
clock => buf_re[62][1].CLK
clock => buf_re[62][2].CLK
clock => buf_re[62][3].CLK
clock => buf_re[62][4].CLK
clock => buf_re[62][5].CLK
clock => buf_re[62][6].CLK
clock => buf_re[62][7].CLK
clock => buf_re[62][8].CLK
clock => buf_re[62][9].CLK
clock => buf_re[62][10].CLK
clock => buf_re[62][11].CLK
clock => buf_re[62][12].CLK
clock => buf_re[62][13].CLK
clock => buf_re[62][14].CLK
clock => buf_re[62][15].CLK
clock => buf_re[61][0].CLK
clock => buf_re[61][1].CLK
clock => buf_re[61][2].CLK
clock => buf_re[61][3].CLK
clock => buf_re[61][4].CLK
clock => buf_re[61][5].CLK
clock => buf_re[61][6].CLK
clock => buf_re[61][7].CLK
clock => buf_re[61][8].CLK
clock => buf_re[61][9].CLK
clock => buf_re[61][10].CLK
clock => buf_re[61][11].CLK
clock => buf_re[61][12].CLK
clock => buf_re[61][13].CLK
clock => buf_re[61][14].CLK
clock => buf_re[61][15].CLK
clock => buf_re[60][0].CLK
clock => buf_re[60][1].CLK
clock => buf_re[60][2].CLK
clock => buf_re[60][3].CLK
clock => buf_re[60][4].CLK
clock => buf_re[60][5].CLK
clock => buf_re[60][6].CLK
clock => buf_re[60][7].CLK
clock => buf_re[60][8].CLK
clock => buf_re[60][9].CLK
clock => buf_re[60][10].CLK
clock => buf_re[60][11].CLK
clock => buf_re[60][12].CLK
clock => buf_re[60][13].CLK
clock => buf_re[60][14].CLK
clock => buf_re[60][15].CLK
clock => buf_re[59][0].CLK
clock => buf_re[59][1].CLK
clock => buf_re[59][2].CLK
clock => buf_re[59][3].CLK
clock => buf_re[59][4].CLK
clock => buf_re[59][5].CLK
clock => buf_re[59][6].CLK
clock => buf_re[59][7].CLK
clock => buf_re[59][8].CLK
clock => buf_re[59][9].CLK
clock => buf_re[59][10].CLK
clock => buf_re[59][11].CLK
clock => buf_re[59][12].CLK
clock => buf_re[59][13].CLK
clock => buf_re[59][14].CLK
clock => buf_re[59][15].CLK
clock => buf_re[58][0].CLK
clock => buf_re[58][1].CLK
clock => buf_re[58][2].CLK
clock => buf_re[58][3].CLK
clock => buf_re[58][4].CLK
clock => buf_re[58][5].CLK
clock => buf_re[58][6].CLK
clock => buf_re[58][7].CLK
clock => buf_re[58][8].CLK
clock => buf_re[58][9].CLK
clock => buf_re[58][10].CLK
clock => buf_re[58][11].CLK
clock => buf_re[58][12].CLK
clock => buf_re[58][13].CLK
clock => buf_re[58][14].CLK
clock => buf_re[58][15].CLK
clock => buf_re[57][0].CLK
clock => buf_re[57][1].CLK
clock => buf_re[57][2].CLK
clock => buf_re[57][3].CLK
clock => buf_re[57][4].CLK
clock => buf_re[57][5].CLK
clock => buf_re[57][6].CLK
clock => buf_re[57][7].CLK
clock => buf_re[57][8].CLK
clock => buf_re[57][9].CLK
clock => buf_re[57][10].CLK
clock => buf_re[57][11].CLK
clock => buf_re[57][12].CLK
clock => buf_re[57][13].CLK
clock => buf_re[57][14].CLK
clock => buf_re[57][15].CLK
clock => buf_re[56][0].CLK
clock => buf_re[56][1].CLK
clock => buf_re[56][2].CLK
clock => buf_re[56][3].CLK
clock => buf_re[56][4].CLK
clock => buf_re[56][5].CLK
clock => buf_re[56][6].CLK
clock => buf_re[56][7].CLK
clock => buf_re[56][8].CLK
clock => buf_re[56][9].CLK
clock => buf_re[56][10].CLK
clock => buf_re[56][11].CLK
clock => buf_re[56][12].CLK
clock => buf_re[56][13].CLK
clock => buf_re[56][14].CLK
clock => buf_re[56][15].CLK
clock => buf_re[55][0].CLK
clock => buf_re[55][1].CLK
clock => buf_re[55][2].CLK
clock => buf_re[55][3].CLK
clock => buf_re[55][4].CLK
clock => buf_re[55][5].CLK
clock => buf_re[55][6].CLK
clock => buf_re[55][7].CLK
clock => buf_re[55][8].CLK
clock => buf_re[55][9].CLK
clock => buf_re[55][10].CLK
clock => buf_re[55][11].CLK
clock => buf_re[55][12].CLK
clock => buf_re[55][13].CLK
clock => buf_re[55][14].CLK
clock => buf_re[55][15].CLK
clock => buf_re[54][0].CLK
clock => buf_re[54][1].CLK
clock => buf_re[54][2].CLK
clock => buf_re[54][3].CLK
clock => buf_re[54][4].CLK
clock => buf_re[54][5].CLK
clock => buf_re[54][6].CLK
clock => buf_re[54][7].CLK
clock => buf_re[54][8].CLK
clock => buf_re[54][9].CLK
clock => buf_re[54][10].CLK
clock => buf_re[54][11].CLK
clock => buf_re[54][12].CLK
clock => buf_re[54][13].CLK
clock => buf_re[54][14].CLK
clock => buf_re[54][15].CLK
clock => buf_re[53][0].CLK
clock => buf_re[53][1].CLK
clock => buf_re[53][2].CLK
clock => buf_re[53][3].CLK
clock => buf_re[53][4].CLK
clock => buf_re[53][5].CLK
clock => buf_re[53][6].CLK
clock => buf_re[53][7].CLK
clock => buf_re[53][8].CLK
clock => buf_re[53][9].CLK
clock => buf_re[53][10].CLK
clock => buf_re[53][11].CLK
clock => buf_re[53][12].CLK
clock => buf_re[53][13].CLK
clock => buf_re[53][14].CLK
clock => buf_re[53][15].CLK
clock => buf_re[52][0].CLK
clock => buf_re[52][1].CLK
clock => buf_re[52][2].CLK
clock => buf_re[52][3].CLK
clock => buf_re[52][4].CLK
clock => buf_re[52][5].CLK
clock => buf_re[52][6].CLK
clock => buf_re[52][7].CLK
clock => buf_re[52][8].CLK
clock => buf_re[52][9].CLK
clock => buf_re[52][10].CLK
clock => buf_re[52][11].CLK
clock => buf_re[52][12].CLK
clock => buf_re[52][13].CLK
clock => buf_re[52][14].CLK
clock => buf_re[52][15].CLK
clock => buf_re[51][0].CLK
clock => buf_re[51][1].CLK
clock => buf_re[51][2].CLK
clock => buf_re[51][3].CLK
clock => buf_re[51][4].CLK
clock => buf_re[51][5].CLK
clock => buf_re[51][6].CLK
clock => buf_re[51][7].CLK
clock => buf_re[51][8].CLK
clock => buf_re[51][9].CLK
clock => buf_re[51][10].CLK
clock => buf_re[51][11].CLK
clock => buf_re[51][12].CLK
clock => buf_re[51][13].CLK
clock => buf_re[51][14].CLK
clock => buf_re[51][15].CLK
clock => buf_re[50][0].CLK
clock => buf_re[50][1].CLK
clock => buf_re[50][2].CLK
clock => buf_re[50][3].CLK
clock => buf_re[50][4].CLK
clock => buf_re[50][5].CLK
clock => buf_re[50][6].CLK
clock => buf_re[50][7].CLK
clock => buf_re[50][8].CLK
clock => buf_re[50][9].CLK
clock => buf_re[50][10].CLK
clock => buf_re[50][11].CLK
clock => buf_re[50][12].CLK
clock => buf_re[50][13].CLK
clock => buf_re[50][14].CLK
clock => buf_re[50][15].CLK
clock => buf_re[49][0].CLK
clock => buf_re[49][1].CLK
clock => buf_re[49][2].CLK
clock => buf_re[49][3].CLK
clock => buf_re[49][4].CLK
clock => buf_re[49][5].CLK
clock => buf_re[49][6].CLK
clock => buf_re[49][7].CLK
clock => buf_re[49][8].CLK
clock => buf_re[49][9].CLK
clock => buf_re[49][10].CLK
clock => buf_re[49][11].CLK
clock => buf_re[49][12].CLK
clock => buf_re[49][13].CLK
clock => buf_re[49][14].CLK
clock => buf_re[49][15].CLK
clock => buf_re[48][0].CLK
clock => buf_re[48][1].CLK
clock => buf_re[48][2].CLK
clock => buf_re[48][3].CLK
clock => buf_re[48][4].CLK
clock => buf_re[48][5].CLK
clock => buf_re[48][6].CLK
clock => buf_re[48][7].CLK
clock => buf_re[48][8].CLK
clock => buf_re[48][9].CLK
clock => buf_re[48][10].CLK
clock => buf_re[48][11].CLK
clock => buf_re[48][12].CLK
clock => buf_re[48][13].CLK
clock => buf_re[48][14].CLK
clock => buf_re[48][15].CLK
clock => buf_re[47][0].CLK
clock => buf_re[47][1].CLK
clock => buf_re[47][2].CLK
clock => buf_re[47][3].CLK
clock => buf_re[47][4].CLK
clock => buf_re[47][5].CLK
clock => buf_re[47][6].CLK
clock => buf_re[47][7].CLK
clock => buf_re[47][8].CLK
clock => buf_re[47][9].CLK
clock => buf_re[47][10].CLK
clock => buf_re[47][11].CLK
clock => buf_re[47][12].CLK
clock => buf_re[47][13].CLK
clock => buf_re[47][14].CLK
clock => buf_re[47][15].CLK
clock => buf_re[46][0].CLK
clock => buf_re[46][1].CLK
clock => buf_re[46][2].CLK
clock => buf_re[46][3].CLK
clock => buf_re[46][4].CLK
clock => buf_re[46][5].CLK
clock => buf_re[46][6].CLK
clock => buf_re[46][7].CLK
clock => buf_re[46][8].CLK
clock => buf_re[46][9].CLK
clock => buf_re[46][10].CLK
clock => buf_re[46][11].CLK
clock => buf_re[46][12].CLK
clock => buf_re[46][13].CLK
clock => buf_re[46][14].CLK
clock => buf_re[46][15].CLK
clock => buf_re[45][0].CLK
clock => buf_re[45][1].CLK
clock => buf_re[45][2].CLK
clock => buf_re[45][3].CLK
clock => buf_re[45][4].CLK
clock => buf_re[45][5].CLK
clock => buf_re[45][6].CLK
clock => buf_re[45][7].CLK
clock => buf_re[45][8].CLK
clock => buf_re[45][9].CLK
clock => buf_re[45][10].CLK
clock => buf_re[45][11].CLK
clock => buf_re[45][12].CLK
clock => buf_re[45][13].CLK
clock => buf_re[45][14].CLK
clock => buf_re[45][15].CLK
clock => buf_re[44][0].CLK
clock => buf_re[44][1].CLK
clock => buf_re[44][2].CLK
clock => buf_re[44][3].CLK
clock => buf_re[44][4].CLK
clock => buf_re[44][5].CLK
clock => buf_re[44][6].CLK
clock => buf_re[44][7].CLK
clock => buf_re[44][8].CLK
clock => buf_re[44][9].CLK
clock => buf_re[44][10].CLK
clock => buf_re[44][11].CLK
clock => buf_re[44][12].CLK
clock => buf_re[44][13].CLK
clock => buf_re[44][14].CLK
clock => buf_re[44][15].CLK
clock => buf_re[43][0].CLK
clock => buf_re[43][1].CLK
clock => buf_re[43][2].CLK
clock => buf_re[43][3].CLK
clock => buf_re[43][4].CLK
clock => buf_re[43][5].CLK
clock => buf_re[43][6].CLK
clock => buf_re[43][7].CLK
clock => buf_re[43][8].CLK
clock => buf_re[43][9].CLK
clock => buf_re[43][10].CLK
clock => buf_re[43][11].CLK
clock => buf_re[43][12].CLK
clock => buf_re[43][13].CLK
clock => buf_re[43][14].CLK
clock => buf_re[43][15].CLK
clock => buf_re[42][0].CLK
clock => buf_re[42][1].CLK
clock => buf_re[42][2].CLK
clock => buf_re[42][3].CLK
clock => buf_re[42][4].CLK
clock => buf_re[42][5].CLK
clock => buf_re[42][6].CLK
clock => buf_re[42][7].CLK
clock => buf_re[42][8].CLK
clock => buf_re[42][9].CLK
clock => buf_re[42][10].CLK
clock => buf_re[42][11].CLK
clock => buf_re[42][12].CLK
clock => buf_re[42][13].CLK
clock => buf_re[42][14].CLK
clock => buf_re[42][15].CLK
clock => buf_re[41][0].CLK
clock => buf_re[41][1].CLK
clock => buf_re[41][2].CLK
clock => buf_re[41][3].CLK
clock => buf_re[41][4].CLK
clock => buf_re[41][5].CLK
clock => buf_re[41][6].CLK
clock => buf_re[41][7].CLK
clock => buf_re[41][8].CLK
clock => buf_re[41][9].CLK
clock => buf_re[41][10].CLK
clock => buf_re[41][11].CLK
clock => buf_re[41][12].CLK
clock => buf_re[41][13].CLK
clock => buf_re[41][14].CLK
clock => buf_re[41][15].CLK
clock => buf_re[40][0].CLK
clock => buf_re[40][1].CLK
clock => buf_re[40][2].CLK
clock => buf_re[40][3].CLK
clock => buf_re[40][4].CLK
clock => buf_re[40][5].CLK
clock => buf_re[40][6].CLK
clock => buf_re[40][7].CLK
clock => buf_re[40][8].CLK
clock => buf_re[40][9].CLK
clock => buf_re[40][10].CLK
clock => buf_re[40][11].CLK
clock => buf_re[40][12].CLK
clock => buf_re[40][13].CLK
clock => buf_re[40][14].CLK
clock => buf_re[40][15].CLK
clock => buf_re[39][0].CLK
clock => buf_re[39][1].CLK
clock => buf_re[39][2].CLK
clock => buf_re[39][3].CLK
clock => buf_re[39][4].CLK
clock => buf_re[39][5].CLK
clock => buf_re[39][6].CLK
clock => buf_re[39][7].CLK
clock => buf_re[39][8].CLK
clock => buf_re[39][9].CLK
clock => buf_re[39][10].CLK
clock => buf_re[39][11].CLK
clock => buf_re[39][12].CLK
clock => buf_re[39][13].CLK
clock => buf_re[39][14].CLK
clock => buf_re[39][15].CLK
clock => buf_re[38][0].CLK
clock => buf_re[38][1].CLK
clock => buf_re[38][2].CLK
clock => buf_re[38][3].CLK
clock => buf_re[38][4].CLK
clock => buf_re[38][5].CLK
clock => buf_re[38][6].CLK
clock => buf_re[38][7].CLK
clock => buf_re[38][8].CLK
clock => buf_re[38][9].CLK
clock => buf_re[38][10].CLK
clock => buf_re[38][11].CLK
clock => buf_re[38][12].CLK
clock => buf_re[38][13].CLK
clock => buf_re[38][14].CLK
clock => buf_re[38][15].CLK
clock => buf_re[37][0].CLK
clock => buf_re[37][1].CLK
clock => buf_re[37][2].CLK
clock => buf_re[37][3].CLK
clock => buf_re[37][4].CLK
clock => buf_re[37][5].CLK
clock => buf_re[37][6].CLK
clock => buf_re[37][7].CLK
clock => buf_re[37][8].CLK
clock => buf_re[37][9].CLK
clock => buf_re[37][10].CLK
clock => buf_re[37][11].CLK
clock => buf_re[37][12].CLK
clock => buf_re[37][13].CLK
clock => buf_re[37][14].CLK
clock => buf_re[37][15].CLK
clock => buf_re[36][0].CLK
clock => buf_re[36][1].CLK
clock => buf_re[36][2].CLK
clock => buf_re[36][3].CLK
clock => buf_re[36][4].CLK
clock => buf_re[36][5].CLK
clock => buf_re[36][6].CLK
clock => buf_re[36][7].CLK
clock => buf_re[36][8].CLK
clock => buf_re[36][9].CLK
clock => buf_re[36][10].CLK
clock => buf_re[36][11].CLK
clock => buf_re[36][12].CLK
clock => buf_re[36][13].CLK
clock => buf_re[36][14].CLK
clock => buf_re[36][15].CLK
clock => buf_re[35][0].CLK
clock => buf_re[35][1].CLK
clock => buf_re[35][2].CLK
clock => buf_re[35][3].CLK
clock => buf_re[35][4].CLK
clock => buf_re[35][5].CLK
clock => buf_re[35][6].CLK
clock => buf_re[35][7].CLK
clock => buf_re[35][8].CLK
clock => buf_re[35][9].CLK
clock => buf_re[35][10].CLK
clock => buf_re[35][11].CLK
clock => buf_re[35][12].CLK
clock => buf_re[35][13].CLK
clock => buf_re[35][14].CLK
clock => buf_re[35][15].CLK
clock => buf_re[34][0].CLK
clock => buf_re[34][1].CLK
clock => buf_re[34][2].CLK
clock => buf_re[34][3].CLK
clock => buf_re[34][4].CLK
clock => buf_re[34][5].CLK
clock => buf_re[34][6].CLK
clock => buf_re[34][7].CLK
clock => buf_re[34][8].CLK
clock => buf_re[34][9].CLK
clock => buf_re[34][10].CLK
clock => buf_re[34][11].CLK
clock => buf_re[34][12].CLK
clock => buf_re[34][13].CLK
clock => buf_re[34][14].CLK
clock => buf_re[34][15].CLK
clock => buf_re[33][0].CLK
clock => buf_re[33][1].CLK
clock => buf_re[33][2].CLK
clock => buf_re[33][3].CLK
clock => buf_re[33][4].CLK
clock => buf_re[33][5].CLK
clock => buf_re[33][6].CLK
clock => buf_re[33][7].CLK
clock => buf_re[33][8].CLK
clock => buf_re[33][9].CLK
clock => buf_re[33][10].CLK
clock => buf_re[33][11].CLK
clock => buf_re[33][12].CLK
clock => buf_re[33][13].CLK
clock => buf_re[33][14].CLK
clock => buf_re[33][15].CLK
clock => buf_re[32][0].CLK
clock => buf_re[32][1].CLK
clock => buf_re[32][2].CLK
clock => buf_re[32][3].CLK
clock => buf_re[32][4].CLK
clock => buf_re[32][5].CLK
clock => buf_re[32][6].CLK
clock => buf_re[32][7].CLK
clock => buf_re[32][8].CLK
clock => buf_re[32][9].CLK
clock => buf_re[32][10].CLK
clock => buf_re[32][11].CLK
clock => buf_re[32][12].CLK
clock => buf_re[32][13].CLK
clock => buf_re[32][14].CLK
clock => buf_re[32][15].CLK
clock => buf_re[31][0].CLK
clock => buf_re[31][1].CLK
clock => buf_re[31][2].CLK
clock => buf_re[31][3].CLK
clock => buf_re[31][4].CLK
clock => buf_re[31][5].CLK
clock => buf_re[31][6].CLK
clock => buf_re[31][7].CLK
clock => buf_re[31][8].CLK
clock => buf_re[31][9].CLK
clock => buf_re[31][10].CLK
clock => buf_re[31][11].CLK
clock => buf_re[31][12].CLK
clock => buf_re[31][13].CLK
clock => buf_re[31][14].CLK
clock => buf_re[31][15].CLK
clock => buf_re[30][0].CLK
clock => buf_re[30][1].CLK
clock => buf_re[30][2].CLK
clock => buf_re[30][3].CLK
clock => buf_re[30][4].CLK
clock => buf_re[30][5].CLK
clock => buf_re[30][6].CLK
clock => buf_re[30][7].CLK
clock => buf_re[30][8].CLK
clock => buf_re[30][9].CLK
clock => buf_re[30][10].CLK
clock => buf_re[30][11].CLK
clock => buf_re[30][12].CLK
clock => buf_re[30][13].CLK
clock => buf_re[30][14].CLK
clock => buf_re[30][15].CLK
clock => buf_re[29][0].CLK
clock => buf_re[29][1].CLK
clock => buf_re[29][2].CLK
clock => buf_re[29][3].CLK
clock => buf_re[29][4].CLK
clock => buf_re[29][5].CLK
clock => buf_re[29][6].CLK
clock => buf_re[29][7].CLK
clock => buf_re[29][8].CLK
clock => buf_re[29][9].CLK
clock => buf_re[29][10].CLK
clock => buf_re[29][11].CLK
clock => buf_re[29][12].CLK
clock => buf_re[29][13].CLK
clock => buf_re[29][14].CLK
clock => buf_re[29][15].CLK
clock => buf_re[28][0].CLK
clock => buf_re[28][1].CLK
clock => buf_re[28][2].CLK
clock => buf_re[28][3].CLK
clock => buf_re[28][4].CLK
clock => buf_re[28][5].CLK
clock => buf_re[28][6].CLK
clock => buf_re[28][7].CLK
clock => buf_re[28][8].CLK
clock => buf_re[28][9].CLK
clock => buf_re[28][10].CLK
clock => buf_re[28][11].CLK
clock => buf_re[28][12].CLK
clock => buf_re[28][13].CLK
clock => buf_re[28][14].CLK
clock => buf_re[28][15].CLK
clock => buf_re[27][0].CLK
clock => buf_re[27][1].CLK
clock => buf_re[27][2].CLK
clock => buf_re[27][3].CLK
clock => buf_re[27][4].CLK
clock => buf_re[27][5].CLK
clock => buf_re[27][6].CLK
clock => buf_re[27][7].CLK
clock => buf_re[27][8].CLK
clock => buf_re[27][9].CLK
clock => buf_re[27][10].CLK
clock => buf_re[27][11].CLK
clock => buf_re[27][12].CLK
clock => buf_re[27][13].CLK
clock => buf_re[27][14].CLK
clock => buf_re[27][15].CLK
clock => buf_re[26][0].CLK
clock => buf_re[26][1].CLK
clock => buf_re[26][2].CLK
clock => buf_re[26][3].CLK
clock => buf_re[26][4].CLK
clock => buf_re[26][5].CLK
clock => buf_re[26][6].CLK
clock => buf_re[26][7].CLK
clock => buf_re[26][8].CLK
clock => buf_re[26][9].CLK
clock => buf_re[26][10].CLK
clock => buf_re[26][11].CLK
clock => buf_re[26][12].CLK
clock => buf_re[26][13].CLK
clock => buf_re[26][14].CLK
clock => buf_re[26][15].CLK
clock => buf_re[25][0].CLK
clock => buf_re[25][1].CLK
clock => buf_re[25][2].CLK
clock => buf_re[25][3].CLK
clock => buf_re[25][4].CLK
clock => buf_re[25][5].CLK
clock => buf_re[25][6].CLK
clock => buf_re[25][7].CLK
clock => buf_re[25][8].CLK
clock => buf_re[25][9].CLK
clock => buf_re[25][10].CLK
clock => buf_re[25][11].CLK
clock => buf_re[25][12].CLK
clock => buf_re[25][13].CLK
clock => buf_re[25][14].CLK
clock => buf_re[25][15].CLK
clock => buf_re[24][0].CLK
clock => buf_re[24][1].CLK
clock => buf_re[24][2].CLK
clock => buf_re[24][3].CLK
clock => buf_re[24][4].CLK
clock => buf_re[24][5].CLK
clock => buf_re[24][6].CLK
clock => buf_re[24][7].CLK
clock => buf_re[24][8].CLK
clock => buf_re[24][9].CLK
clock => buf_re[24][10].CLK
clock => buf_re[24][11].CLK
clock => buf_re[24][12].CLK
clock => buf_re[24][13].CLK
clock => buf_re[24][14].CLK
clock => buf_re[24][15].CLK
clock => buf_re[23][0].CLK
clock => buf_re[23][1].CLK
clock => buf_re[23][2].CLK
clock => buf_re[23][3].CLK
clock => buf_re[23][4].CLK
clock => buf_re[23][5].CLK
clock => buf_re[23][6].CLK
clock => buf_re[23][7].CLK
clock => buf_re[23][8].CLK
clock => buf_re[23][9].CLK
clock => buf_re[23][10].CLK
clock => buf_re[23][11].CLK
clock => buf_re[23][12].CLK
clock => buf_re[23][13].CLK
clock => buf_re[23][14].CLK
clock => buf_re[23][15].CLK
clock => buf_re[22][0].CLK
clock => buf_re[22][1].CLK
clock => buf_re[22][2].CLK
clock => buf_re[22][3].CLK
clock => buf_re[22][4].CLK
clock => buf_re[22][5].CLK
clock => buf_re[22][6].CLK
clock => buf_re[22][7].CLK
clock => buf_re[22][8].CLK
clock => buf_re[22][9].CLK
clock => buf_re[22][10].CLK
clock => buf_re[22][11].CLK
clock => buf_re[22][12].CLK
clock => buf_re[22][13].CLK
clock => buf_re[22][14].CLK
clock => buf_re[22][15].CLK
clock => buf_re[21][0].CLK
clock => buf_re[21][1].CLK
clock => buf_re[21][2].CLK
clock => buf_re[21][3].CLK
clock => buf_re[21][4].CLK
clock => buf_re[21][5].CLK
clock => buf_re[21][6].CLK
clock => buf_re[21][7].CLK
clock => buf_re[21][8].CLK
clock => buf_re[21][9].CLK
clock => buf_re[21][10].CLK
clock => buf_re[21][11].CLK
clock => buf_re[21][12].CLK
clock => buf_re[21][13].CLK
clock => buf_re[21][14].CLK
clock => buf_re[21][15].CLK
clock => buf_re[20][0].CLK
clock => buf_re[20][1].CLK
clock => buf_re[20][2].CLK
clock => buf_re[20][3].CLK
clock => buf_re[20][4].CLK
clock => buf_re[20][5].CLK
clock => buf_re[20][6].CLK
clock => buf_re[20][7].CLK
clock => buf_re[20][8].CLK
clock => buf_re[20][9].CLK
clock => buf_re[20][10].CLK
clock => buf_re[20][11].CLK
clock => buf_re[20][12].CLK
clock => buf_re[20][13].CLK
clock => buf_re[20][14].CLK
clock => buf_re[20][15].CLK
clock => buf_re[19][0].CLK
clock => buf_re[19][1].CLK
clock => buf_re[19][2].CLK
clock => buf_re[19][3].CLK
clock => buf_re[19][4].CLK
clock => buf_re[19][5].CLK
clock => buf_re[19][6].CLK
clock => buf_re[19][7].CLK
clock => buf_re[19][8].CLK
clock => buf_re[19][9].CLK
clock => buf_re[19][10].CLK
clock => buf_re[19][11].CLK
clock => buf_re[19][12].CLK
clock => buf_re[19][13].CLK
clock => buf_re[19][14].CLK
clock => buf_re[19][15].CLK
clock => buf_re[18][0].CLK
clock => buf_re[18][1].CLK
clock => buf_re[18][2].CLK
clock => buf_re[18][3].CLK
clock => buf_re[18][4].CLK
clock => buf_re[18][5].CLK
clock => buf_re[18][6].CLK
clock => buf_re[18][7].CLK
clock => buf_re[18][8].CLK
clock => buf_re[18][9].CLK
clock => buf_re[18][10].CLK
clock => buf_re[18][11].CLK
clock => buf_re[18][12].CLK
clock => buf_re[18][13].CLK
clock => buf_re[18][14].CLK
clock => buf_re[18][15].CLK
clock => buf_re[17][0].CLK
clock => buf_re[17][1].CLK
clock => buf_re[17][2].CLK
clock => buf_re[17][3].CLK
clock => buf_re[17][4].CLK
clock => buf_re[17][5].CLK
clock => buf_re[17][6].CLK
clock => buf_re[17][7].CLK
clock => buf_re[17][8].CLK
clock => buf_re[17][9].CLK
clock => buf_re[17][10].CLK
clock => buf_re[17][11].CLK
clock => buf_re[17][12].CLK
clock => buf_re[17][13].CLK
clock => buf_re[17][14].CLK
clock => buf_re[17][15].CLK
clock => buf_re[16][0].CLK
clock => buf_re[16][1].CLK
clock => buf_re[16][2].CLK
clock => buf_re[16][3].CLK
clock => buf_re[16][4].CLK
clock => buf_re[16][5].CLK
clock => buf_re[16][6].CLK
clock => buf_re[16][7].CLK
clock => buf_re[16][8].CLK
clock => buf_re[16][9].CLK
clock => buf_re[16][10].CLK
clock => buf_re[16][11].CLK
clock => buf_re[16][12].CLK
clock => buf_re[16][13].CLK
clock => buf_re[16][14].CLK
clock => buf_re[16][15].CLK
clock => buf_re[15][0].CLK
clock => buf_re[15][1].CLK
clock => buf_re[15][2].CLK
clock => buf_re[15][3].CLK
clock => buf_re[15][4].CLK
clock => buf_re[15][5].CLK
clock => buf_re[15][6].CLK
clock => buf_re[15][7].CLK
clock => buf_re[15][8].CLK
clock => buf_re[15][9].CLK
clock => buf_re[15][10].CLK
clock => buf_re[15][11].CLK
clock => buf_re[15][12].CLK
clock => buf_re[15][13].CLK
clock => buf_re[15][14].CLK
clock => buf_re[15][15].CLK
clock => buf_re[14][0].CLK
clock => buf_re[14][1].CLK
clock => buf_re[14][2].CLK
clock => buf_re[14][3].CLK
clock => buf_re[14][4].CLK
clock => buf_re[14][5].CLK
clock => buf_re[14][6].CLK
clock => buf_re[14][7].CLK
clock => buf_re[14][8].CLK
clock => buf_re[14][9].CLK
clock => buf_re[14][10].CLK
clock => buf_re[14][11].CLK
clock => buf_re[14][12].CLK
clock => buf_re[14][13].CLK
clock => buf_re[14][14].CLK
clock => buf_re[14][15].CLK
clock => buf_re[13][0].CLK
clock => buf_re[13][1].CLK
clock => buf_re[13][2].CLK
clock => buf_re[13][3].CLK
clock => buf_re[13][4].CLK
clock => buf_re[13][5].CLK
clock => buf_re[13][6].CLK
clock => buf_re[13][7].CLK
clock => buf_re[13][8].CLK
clock => buf_re[13][9].CLK
clock => buf_re[13][10].CLK
clock => buf_re[13][11].CLK
clock => buf_re[13][12].CLK
clock => buf_re[13][13].CLK
clock => buf_re[13][14].CLK
clock => buf_re[13][15].CLK
clock => buf_re[12][0].CLK
clock => buf_re[12][1].CLK
clock => buf_re[12][2].CLK
clock => buf_re[12][3].CLK
clock => buf_re[12][4].CLK
clock => buf_re[12][5].CLK
clock => buf_re[12][6].CLK
clock => buf_re[12][7].CLK
clock => buf_re[12][8].CLK
clock => buf_re[12][9].CLK
clock => buf_re[12][10].CLK
clock => buf_re[12][11].CLK
clock => buf_re[12][12].CLK
clock => buf_re[12][13].CLK
clock => buf_re[12][14].CLK
clock => buf_re[12][15].CLK
clock => buf_re[11][0].CLK
clock => buf_re[11][1].CLK
clock => buf_re[11][2].CLK
clock => buf_re[11][3].CLK
clock => buf_re[11][4].CLK
clock => buf_re[11][5].CLK
clock => buf_re[11][6].CLK
clock => buf_re[11][7].CLK
clock => buf_re[11][8].CLK
clock => buf_re[11][9].CLK
clock => buf_re[11][10].CLK
clock => buf_re[11][11].CLK
clock => buf_re[11][12].CLK
clock => buf_re[11][13].CLK
clock => buf_re[11][14].CLK
clock => buf_re[11][15].CLK
clock => buf_re[10][0].CLK
clock => buf_re[10][1].CLK
clock => buf_re[10][2].CLK
clock => buf_re[10][3].CLK
clock => buf_re[10][4].CLK
clock => buf_re[10][5].CLK
clock => buf_re[10][6].CLK
clock => buf_re[10][7].CLK
clock => buf_re[10][8].CLK
clock => buf_re[10][9].CLK
clock => buf_re[10][10].CLK
clock => buf_re[10][11].CLK
clock => buf_re[10][12].CLK
clock => buf_re[10][13].CLK
clock => buf_re[10][14].CLK
clock => buf_re[10][15].CLK
clock => buf_re[9][0].CLK
clock => buf_re[9][1].CLK
clock => buf_re[9][2].CLK
clock => buf_re[9][3].CLK
clock => buf_re[9][4].CLK
clock => buf_re[9][5].CLK
clock => buf_re[9][6].CLK
clock => buf_re[9][7].CLK
clock => buf_re[9][8].CLK
clock => buf_re[9][9].CLK
clock => buf_re[9][10].CLK
clock => buf_re[9][11].CLK
clock => buf_re[9][12].CLK
clock => buf_re[9][13].CLK
clock => buf_re[9][14].CLK
clock => buf_re[9][15].CLK
clock => buf_re[8][0].CLK
clock => buf_re[8][1].CLK
clock => buf_re[8][2].CLK
clock => buf_re[8][3].CLK
clock => buf_re[8][4].CLK
clock => buf_re[8][5].CLK
clock => buf_re[8][6].CLK
clock => buf_re[8][7].CLK
clock => buf_re[8][8].CLK
clock => buf_re[8][9].CLK
clock => buf_re[8][10].CLK
clock => buf_re[8][11].CLK
clock => buf_re[8][12].CLK
clock => buf_re[8][13].CLK
clock => buf_re[8][14].CLK
clock => buf_re[8][15].CLK
clock => buf_re[7][0].CLK
clock => buf_re[7][1].CLK
clock => buf_re[7][2].CLK
clock => buf_re[7][3].CLK
clock => buf_re[7][4].CLK
clock => buf_re[7][5].CLK
clock => buf_re[7][6].CLK
clock => buf_re[7][7].CLK
clock => buf_re[7][8].CLK
clock => buf_re[7][9].CLK
clock => buf_re[7][10].CLK
clock => buf_re[7][11].CLK
clock => buf_re[7][12].CLK
clock => buf_re[7][13].CLK
clock => buf_re[7][14].CLK
clock => buf_re[7][15].CLK
clock => buf_re[6][0].CLK
clock => buf_re[6][1].CLK
clock => buf_re[6][2].CLK
clock => buf_re[6][3].CLK
clock => buf_re[6][4].CLK
clock => buf_re[6][5].CLK
clock => buf_re[6][6].CLK
clock => buf_re[6][7].CLK
clock => buf_re[6][8].CLK
clock => buf_re[6][9].CLK
clock => buf_re[6][10].CLK
clock => buf_re[6][11].CLK
clock => buf_re[6][12].CLK
clock => buf_re[6][13].CLK
clock => buf_re[6][14].CLK
clock => buf_re[6][15].CLK
clock => buf_re[5][0].CLK
clock => buf_re[5][1].CLK
clock => buf_re[5][2].CLK
clock => buf_re[5][3].CLK
clock => buf_re[5][4].CLK
clock => buf_re[5][5].CLK
clock => buf_re[5][6].CLK
clock => buf_re[5][7].CLK
clock => buf_re[5][8].CLK
clock => buf_re[5][9].CLK
clock => buf_re[5][10].CLK
clock => buf_re[5][11].CLK
clock => buf_re[5][12].CLK
clock => buf_re[5][13].CLK
clock => buf_re[5][14].CLK
clock => buf_re[5][15].CLK
clock => buf_re[4][0].CLK
clock => buf_re[4][1].CLK
clock => buf_re[4][2].CLK
clock => buf_re[4][3].CLK
clock => buf_re[4][4].CLK
clock => buf_re[4][5].CLK
clock => buf_re[4][6].CLK
clock => buf_re[4][7].CLK
clock => buf_re[4][8].CLK
clock => buf_re[4][9].CLK
clock => buf_re[4][10].CLK
clock => buf_re[4][11].CLK
clock => buf_re[4][12].CLK
clock => buf_re[4][13].CLK
clock => buf_re[4][14].CLK
clock => buf_re[4][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re.DATAA
di_re[1] => buf_re.DATAA
di_re[2] => buf_re.DATAA
di_re[3] => buf_re.DATAA
di_re[4] => buf_re.DATAA
di_re[5] => buf_re.DATAA
di_re[6] => buf_re.DATAA
di_re[7] => buf_re.DATAA
di_re[8] => buf_re.DATAA
di_re[9] => buf_re.DATAA
di_re[10] => buf_re.DATAA
di_re[11] => buf_re.DATAA
di_re[12] => buf_re.DATAA
di_re[13] => buf_re.DATAA
di_re[14] => buf_re.DATAA
di_re[15] => buf_re.DATAA
di_im[0] => buf_im.DATAA
di_im[1] => buf_im.DATAA
di_im[2] => buf_im.DATAA
di_im[3] => buf_im.DATAA
di_im[4] => buf_im.DATAA
di_im[5] => buf_im.DATAA
di_im[6] => buf_im.DATAA
di_im[7] => buf_im.DATAA
di_im[8] => buf_im.DATAA
di_im[9] => buf_im.DATAA
di_im[10] => buf_im.DATAA
di_im[11] => buf_im.DATAA
di_im[12] => buf_im.DATAA
di_im[13] => buf_im.DATAA
di_im[14] => buf_im.DATAA
di_im[15] => buf_im.DATAA
di_count[0] => Equal0.IN5
di_count[1] => Equal0.IN4
di_count[2] => Equal0.IN3
di_count[3] => Equal0.IN2
di_count[4] => Equal0.IN1
di_count[5] => Equal0.IN0
do_en <= do_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[0] <= do_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[1] <= do_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[2] <= do_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[3] <= do_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[4] <= do_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[5] <= do_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[6] <= do_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_count[7] <= do_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_re[0] <= buf_re[63][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[63][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[63][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[63][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[63][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[63][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[63][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[63][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[63][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[63][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[63][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[63][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[63][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[63][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[63][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[63][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[63][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[63][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[63][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[63][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[63][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[63][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[63][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[63][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[63][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[63][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[63][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[63][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[63][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[63][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[63][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[63][15].DB_MAX_OUTPUT_PORT_TYPE


