Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Sep  6 15:24:33 2024
| Host         : osher running 64-bit major release  (build 9200)
| Command      : report_methodology -file DecimalCounter_3D_methodology_drc_routed.rpt -pb DecimalCounter_3D_methodology_drc_routed.pb -rpx DecimalCounter_3D_methodology_drc_routed.rpx
| Design       : DecimalCounter_3D
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 29
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 20         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 6          |
| TIMING-18 | Warning          | Missing input or output delay | 1          |
| TIMING-20 | Warning          | Non-clocked latch             | 2          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin CNT0/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin CNT0/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin CNT0/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin CNT0/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin CNT1/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin CNT1/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin CNT1/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin CNT1/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin CNT2/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin CNT2/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin CNT2/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin CNT2/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin S_R/ANODE_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin S_R/ANODE_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin S_R/ANODE_reg[1]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin S_R/ANODE_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin S_R/ANODE_reg[2]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin S_R/T_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin S_R/T_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin S_R/T_reg[2]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell DIV/CNT_500HZ[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DIV/CNT_500HZ_reg[0]/CLR, DIV/CNT_500HZ_reg[10]/CLR,
DIV/CNT_500HZ_reg[11]/CLR, DIV/CNT_500HZ_reg[12]/CLR,
DIV/CNT_500HZ_reg[13]/CLR, DIV/CNT_500HZ_reg[14]/CLR,
DIV/CNT_500HZ_reg[15]/CLR, DIV/CNT_500HZ_reg[16]/CLR,
DIV/CNT_500HZ_reg[17]/CLR, DIV/CNT_500HZ_reg[18]/CLR,
DIV/CNT_500HZ_reg[19]/CLR, DIV/CNT_500HZ_reg[1]/CLR,
DIV/CNT_500HZ_reg[20]/CLR, DIV/CNT_500HZ_reg[21]/CLR,
DIV/CNT_500HZ_reg[22]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell DIV/CNT_5HZ[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DIV/CNT_5HZ_reg[0]/CLR, DIV/CNT_5HZ_reg[10]/CLR, DIV/CNT_5HZ_reg[11]/CLR,
DIV/CNT_5HZ_reg[12]/CLR, DIV/CNT_5HZ_reg[13]/CLR, DIV/CNT_5HZ_reg[14]/CLR,
DIV/CNT_5HZ_reg[15]/CLR, DIV/CNT_5HZ_reg[16]/CLR, DIV/CNT_5HZ_reg[17]/CLR,
DIV/CNT_5HZ_reg[18]/CLR, DIV/CNT_5HZ_reg[19]/CLR, DIV/CNT_5HZ_reg[1]/CLR,
DIV/CNT_5HZ_reg[20]/CLR, DIV/CNT_5HZ_reg[21]/CLR, DIV/CNT_5HZ_reg[22]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell DIV/t1_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) DIV/t1_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell DIV/t1_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DIV/t1_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell DIV/t2_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) DIV/t2_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell DIV/t2_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DIV/t2_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RESET relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch DIV/t1_reg_LDC cannot be properly analyzed as its control pin DIV/t1_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch DIV/t2_reg_LDC cannot be properly analyzed as its control pin DIV/t2_reg_LDC/G is not reached by a timing clock
Related violations: <none>


