// Seed: 3729063076
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    output uwire id_2,
    input  uwire id_3,
    output wor   id_4
);
  assign id_2 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  wire id_6;
  ;
endmodule
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    output tri0 id_3,
    input supply0 module_1,
    output supply0 id_5
);
  assign id_3 = {(id_2 && -1), id_4, -1} ? 1 : id_2;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_5,
      id_0,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input  wire id_0,
    input  wand id_1,
    output tri1 id_2
);
  assign id_2 = -1 - -1;
  wire id_4;
  assign module_0.id_1 = 0;
endmodule
