{COMPONENT C:\USERS\BACHV\VAR\DEV\8051_GAL\8051_AD.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Thu Sep 29 13:42:27 2022 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P RD_MCU' {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P WR_MCU' {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P PSEN_MCU' {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P P17_MCU {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P P16_MCU {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P P15_MCU {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P P14_MCU {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P P13_MCU {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P P12_MCU {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P P11_MCU {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P P10_MCU {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P A15_MCU {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P A14_MCU {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P A13_MCU {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P CSROM_GA' {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P CSRAM_GA' {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P CSIO00_G' {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P CSIO17_G' {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P WR_GAL' {Pt "I/O"}{Lq 0}{Ploc 360 100}}
   {P RD_GAL' {Pt "I/O"}{Lq 0}{Ploc 360 120}}
   {P DE_GAL' {Pt "I/O"}{Lq 0}{Ploc 360 140}}
   {P DDIR_GAL {Pt "I/O"}{Lq 0}{Ploc 360 160}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 330}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 310}
   [Ts 15][Tj "RC"]
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}
   {Pnl 340 130}
   {Pnl 340 150}
   {Pnl 340 170}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 320 330 0}
   {L 120 300 100 300}
   {C 125 300 5}
   {L 130 310 140 300 130 290}
   {L 120 260 100 260}
   {C 125 260 5}
   {L 120 240 100 240}
   {C 125 240 5}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {C 335 20 5}
   {L 340 20 360 20}
   {C 335 40 5}
   {L 340 40 360 40}
   {C 335 60 5}
   {L 340 60 360 60}
   {C 335 80 5}
   {L 340 80 360 80}
   {C 335 100 5}
   {L 340 100 360 100}
   {C 335 120 5}
   {L 340 120 360 120}
   {C 335 140 5}
   {L 340 140 360 140}
   {L 330 160 360 160}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "RD_MCU'" 140 300}
   {T "WR_MCU'" 140 260}
   {T "PSEN_MCU'" 140 240}
   {T "P17_MCU" 140 220}
   {T "P16_MCU" 140 200}
   {T "P15_MCU" 140 180}
   {T "P14_MCU" 140 160}
   {T "P13_MCU" 140 140}
   {T "P12_MCU" 140 120}
   {T "P11_MCU" 140 100}
   {T "P10_MCU" 140 80}
   {T "A15_MCU" 140 60}
   {T "A14_MCU" 140 40}
   {T "A13_MCU" 140 20}
   [Tj "RC"]
   {T "CSROM_GA'" 320 20}
   {T "CSRAM_GA'" 320 40}
   {T "CSIO00_G'" 320 60}
   {T "CSIO17_G'" 320 80}
   {T "WR_GAL'" 320 100}
   {T "RD_GAL'" 320 120}
   {T "DE_GAL'" 320 140}
   {T "DDIR_GAL" 320 160}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 230 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\USERS\BACHV\VAR\DEV\8051_GAL\8051_AD 230 320}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N RD_MCU'
   }
   {N WR_MCU'
   }
   {N PSEN_MCU'
   }
   {N P17_MCU
   }
   {N P16_MCU
   }
   {N P15_MCU
   }
   {N P14_MCU
   }
   {N P13_MCU
   }
   {N P12_MCU
   }
   {N P11_MCU
   }
   {N P10_MCU
   }
   {N A15_MCU
   }
   {N A14_MCU
   }
   {N A13_MCU
   }
   {N CSROM_GA'
   }
   {N CSRAM_GA'
   }
   {N CSIO00_G'
   }
   {N CSIO17_G'
   }
   {N WR_GAL'
   }
   {N RD_GAL'
   }
   {N DE_GAL'
   }
   {N DDIR_GAL
   }
  }

  {SUBCOMP
  }
 }
}
