<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS" solutionName="solution1" date="2019-12-26T19:04:22.923+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS" solutionName="solution1" date="2019-12-26T19:04:13.921+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 10069f45e&#xA;&#xA;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2645.734 ; gain = 1.004 ; free physical = 966 ; free virtual = 7176&#xA;Post Restoration Checksum: NetGraph: b60e4a9b NumContArr: 4a5ba9c3 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 10069f45e&#xA;&#xA;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2645.734 ; gain = 1.004 ; free physical = 967 ; free virtual = 7177&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 10069f45e&#xA;&#xA;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2645.734 ; gain = 1.004 ; free physical = 950 ; free virtual = 7160&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 10069f45e&#xA;&#xA;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2645.734 ; gain = 1.004 ; free physical = 950 ; free virtual = 7160&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 1d52984b0&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2645.734 ; gain = 1.004 ; free physical = 945 ; free virtual = 7155" projectName="HLS" solutionName="solution1" date="2019-12-26T19:04:08.916+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tuser[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tuser[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T19:03:54.234+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tid[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tid[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T19:03:54.232+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T19:03:54.214+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T19:03:54.213+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T19:03:54.210+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wstrb[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wstrb[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T19:03:54.208+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tkeep[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tkeep[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T19:03:54.190+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T19:03:54.188+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T19:03:54.186+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_bready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_bready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T19:03:54.185+0900" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
