# **Digital Design**
Documenting my learning journey of HDL and digital design.
This repository contains annotated modules covering the fundamental concepts in digital design. 
Written in Verilog 2001, and implemented on an ARTIX-7 FPGA (Nexys A7 Development Board).

## Topics Covered:

### Guidelines
- Verilog Testbench Guidelines
- Blocking & Non-Blocking Assignments
- Verilog Behavioural Modelling Guidelines
- Routing Networks
- Inferred Latches

### Arithmetic Circuits
- Adders
- Subtractors
- Signed & Arithmetic Overflow
- Binary Representation in Verilog

### Combinational Logic
- Multplexers
- Decoders
- Encoders
- Code Converters


### Registers in Verilog
- Flip-Flops
- Latches
- Shift Registers
- LFSRs
- Synchronizers

### Counters
- Asynchronous Counters
- Synchronous Counters
- Timers
- T Flip Flops

### Pulse Width Modulation (PWM) Design
- Duty Cycle Using Timers & Counters

### FSMs from State Diagrams
- ASM Charts
- Debouncing & Edge Detection
- Swapping Memory Locations
- Traffic Controller 

### Clock Skew
- Vivado's Clocking Wizard

### Memory 'Arrays'
- BRAM
- Synch./Asynch. RAM
- ROM
- BRAM Macro Cells for Synch. ROM
- FIFO Templates


### UART with FIFO Buffers
- Baudrate Generator
- Receiver
- Transmitter
