{
    "spec": "Module name: Computer_System_mm_interconnect_1. Module specification: This module is an interconnect component in a computer system, managing connections and data transfers between various system components such as the ARM A9 HPS, VGA subsystem, SDRAM, and on-chip SRAM. It handles address translation, data width adaptation, burst transfers, and arbitration between multiple masters and slaves. The module has numerous input and output ports, including AXI master interfaces for the ARM A9 HPS, Avalon-MM interfaces for other components, and various control signals. Internal signals are used for routing, demultiplexing, and adapting data between different interfaces. The module is composed of several sub-blocks, including AXI and Avalon-MM agents, routers, demultiplexers, width adapters, burst adapters, and response FIFOs. These components work together to facilitate efficient communication",
    "gpt-message": [
        {
            "role": "system",
            "content": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
        },
        {
            "role": "user",
            "content": "Name of the module and its functionality is as follows: \nModule name: Computer_System_mm_interconnect_1\n\nExplanation: This module appears to be an interconnect component in a computer system, likely part of a memory-mapped bus structure. It manages connections and data transfers between various system components such as the ARM A9 HPS (Hard Processor System), VGA subsystem, SDRAM, and on-chip SRAM. The module handles address translation, data width adaptation, burst transfers, and arbitration between multiple masters and slaves. It includes components like routers, demultiplexers, width adapters, and burst adapters to facilitate efficient communication between different parts of the system with varying interface requirements."
        },
        {
            "role": "user",
            "content": "Input and output ports and their explanation is as follows: \nI'll provide a summary of the input and output ports for the Computer_System_mm_interconnect_1 module based on the given code:\n\nInput ports:\n- ARM_A9_HPS_h2f_axi_master_awid, awaddr, awlen, awsize, awburst, awlock, awcache, awprot, awvalid, wid, wdata, wstrb, wlast, wvalid, bready, arid, araddr, arlen, arsize, arburst, arlock, arcache, arprot, arvalid, rready\n- System_PLL_sys_clk_clk\n- ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset\n- SDRAM_reset_reset_bridge_in_reset_reset\n- VGA_Subsystem_sys_reset_reset_bridge_in_reset_reset\n- VGA_Subsystem_pixel_dma_master_address, read, lock\n- Onchip_SRAM_s1_readdata, s2_readdata\n- SDRAM_s1_readdata, readdatavalid, waitrequest\n- VGA_Subsystem_char_buffer_slave_readdata, waitrequest\n\nExplanation: These inputs include AXI master signals from the ARM A9 HPS, system clock and reset signals, and various slave interfaces for memory and VGA subsystems.\n\nOutput ports:\n- ARM_A9_HPS_h2f_axi_master_awready, wready, bid, bresp, bvalid, arready, rid, rdata, rresp, rlast, rvalid\n- VGA_Subsystem_pixel_dma_master_waitrequest, readdata, readdatavalid\n- Onchip_SRAM_s1_address, write, writedata, byteenable, chipselect, clken\n- Onchip_SRAM_s2_address, write, writedata, byteenable, chipselect, clken\n- SDRAM_s1_address, write, read, writedata, byteenable, chipselect\n- VGA_Subsystem_char_buffer_slave_address, write, read, writedata, byteenable, chipselect\n\nExplanation: These outputs include AXI slave signals to the ARM A9 HPS, control and data signals for memory interfaces (SDRAM, on-chip SRAM), and signals for the VGA subsystem's character buffer slave interface. They allow the interconnect to control and communicate with various system components."
        },
        {
            "role": "user",
            "content": "Internal signals and their explanation is as follows: \nInternal signals:\nvga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_waitrequest, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdata, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_debugaccess, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_address, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_read, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_byteenable, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_lock, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_write, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_writedata, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_burstcount, arm_a9_hps_h2f_axi_master_agent_write_cp_valid, arm_a9_hps_h2f_axi_master_agent_write_cp_data, arm_a9_hps_h2f_axi_master_agent_write_cp_startofpacket, arm_a9_hps_h2f_axi_master_agent_write_cp_endofpacket, arm_a9_hps_h2f_axi_master_agent_read_cp_valid, arm_a9_hps_h2f_axi_master_agent_read_cp_data, arm_a9_hps_h2f_axi_master_agent_read_cp_startofpacket, arm_a9_hps_h2f_axi_master_agent_read_cp_endofpacket, vga_subsystem_pixel_dma_master_agent_cp_valid, vga_subsystem_pixel_dma_master_agent_cp_data, vga_subsystem_pixel_dma_master_agent_cp_startofpacket, vga_subsystem_pixel_dma_master_agent_cp_endofpacket, cmd_demux_src0_valid, cmd_demux_src0_data, cmd_demux_src0_channel, cmd_demux_src0_startofpacket, cmd_demux_src0_endofpacket, rsp_demux_src0_valid, rsp_demux_src0_data, rsp_demux_src0_channel, rsp_demux_src0_startofpacket, rsp_demux_src0_endofpacket.\n\nExplanation: These internal signals are used for communication between different components within the interconnect module. They include signals for the VGA subsystem's pixel DMA master interface, ARM A9 HPS AXI master interface, and various command and response demultiplexers. These signals carry information such as read/write requests, data, addresses, and control signals between different parts of the interconnect, enabling proper routing and handling of transactions between masters and slaves in the system."
        },
        {
            "role": "user",
            "content": "Original Verilog code is as follows: \n```verilog\n\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule Computer_System_mm_interconnect_1 (\n\t\tinput  wire [11:0]  ARM_A9_HPS_h2f_axi_master_awid,                                        \n\t\tinput  wire [29:0]  ARM_A9_HPS_h2f_axi_master_awaddr,                                      \n\t\tinput  wire [3:0]   ARM_A9_HPS_h2f_axi_master_awlen,                                       \n\t\tinput  wire [2:0]   ARM_A9_HPS_h2f_axi_master_awsize,                                      \n\t\tinput  wire [1:0]   ARM_A9_HPS_h2f_axi_master_awburst,                                     \n\t\tinput  wire [1:0]   ARM_A9_HPS_h2f_axi_master_awlock,                                      \n\t\tinput  wire [3:0]   ARM_A9_HPS_h2f_axi_master_awcache,                                     \n\t\tinput  wire [2:0]   ARM_A9_HPS_h2f_axi_master_awprot,                                      \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_awvalid,                                     \n\t\toutput wire         ARM_A9_HPS_h2f_axi_master_awready,                                     \n\t\tinput  wire [11:0]  ARM_A9_HPS_h2f_axi_master_wid,                                         \n\t\tinput  wire [127:0] ARM_A9_HPS_h2f_axi_master_wdata,                                       \n\t\tinput  wire [15:0]  ARM_A9_HPS_h2f_axi_master_wstrb,                                       \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_wlast,                                       \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_wvalid,                                      \n\t\toutput wire         ARM_A9_HPS_h2f_axi_master_wready,                                      \n\t\toutput wire [11:0]  ARM_A9_HPS_h2f_axi_master_bid,                                         \n\t\toutput wire [1:0]   ARM_A9_HPS_h2f_axi_master_bresp,                                       \n\t\toutput wire         ARM_A9_HPS_h2f_axi_master_bvalid,                                      \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_bready,                                      \n\t\tinput  wire [11:0]  ARM_A9_HPS_h2f_axi_master_arid,                                        \n\t\tinput  wire [29:0]  ARM_A9_HPS_h2f_axi_master_araddr,                                      \n\t\tinput  wire [3:0]   ARM_A9_HPS_h2f_axi_master_arlen,                                       \n\t\tinput  wire [2:0]   ARM_A9_HPS_h2f_axi_master_arsize,                                      \n\t\tinput  wire [1:0]   ARM_A9_HPS_h2f_axi_master_arburst,                                     \n\t\tinput  wire [1:0]   ARM_A9_HPS_h2f_axi_master_arlock,                                      \n\t\tinput  wire [3:0]   ARM_A9_HPS_h2f_axi_master_arcache,                                     \n\t\tinput  wire [2:0]   ARM_A9_HPS_h2f_axi_master_arprot,                                      \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_arvalid,                                     \n\t\toutput wire         ARM_A9_HPS_h2f_axi_master_arready,                                     \n\t\toutput wire [11:0]  ARM_A9_HPS_h2f_axi_master_rid,                                         \n\t\toutput wire [127:0] ARM_A9_HPS_h2f_axi_master_rdata,                                       \n\t\toutput wire [1:0]   ARM_A9_HPS_h2f_axi_master_rresp,                                       \n\t\toutput wire         ARM_A9_HPS_h2f_axi_master_rlast,                                       \n\t\toutput wire         ARM_A9_HPS_h2f_axi_master_rvalid,                                      \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_rready,                                      \n\t\tinput  wire         System_PLL_sys_clk_clk,                                                \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, \n\t\tinput  wire         SDRAM_reset_reset_bridge_in_reset_reset,                               \n\t\tinput  wire         VGA_Subsystem_sys_reset_reset_bridge_in_reset_reset,                   \n\t\tinput  wire [31:0]  VGA_Subsystem_pixel_dma_master_address,                                \n\t\toutput wire         VGA_Subsystem_pixel_dma_master_waitrequest,                            \n\t\tinput  wire         VGA_Subsystem_pixel_dma_master_read,                                   \n\t\toutput wire [7:0]   VGA_Subsystem_pixel_dma_master_readdata,                               \n\t\toutput wire         VGA_Subsystem_pixel_dma_master_readdatavalid,                          \n\t\tinput  wire         VGA_Subsystem_pixel_dma_master_lock,                                   \n\t\toutput wire [15:0]  Onchip_SRAM_s1_address,                                                \n\t\toutput wire         Onchip_SRAM_s1_write,                                                  \n\t\tinput  wire [31:0]  Onchip_SRAM_s1_readdata,                                               \n\t\toutput wire [31:0]  Onchip_SRAM_s1_writedata,                                              \n\t\toutput wire [3:0]   Onchip_SRAM_s1_byteenable,                                             \n\t\toutput wire         Onchip_SRAM_s1_chipselect,                                             \n\t\toutput wire         Onchip_SRAM_s1_clken,                                                  \n\t\toutput wire [15:0]  Onchip_SRAM_s2_address,                                                \n\t\toutput wire         Onchip_SRAM_s2_write,                                                  \n\t\tinput  wire [31:0]  Onchip_SRAM_s2_readdata,                                               \n\t\toutput wire [31:0]  Onchip_SRAM_s2_writedata,                                              \n\t\toutput wire [3:0]   Onchip_SRAM_s2_byteenable,                                             \n\t\toutput wire         Onchip_SRAM_s2_chipselect,                                             \n\t\toutput wire         Onchip_SRAM_s2_clken,                                                  \n\t\toutput wire [24:0]  SDRAM_s1_address,                                                      \n\t\toutput wire         SDRAM_s1_write,                                                        \n\t\toutput wire         SDRAM_s1_read,                                                         \n\t\tinput  wire [15:0]  SDRAM_s1_readdata,                                                     \n\t\toutput wire [15:0]  SDRAM_s1_writedata,                                                    \n\t\toutput wire [1:0]   SDRAM_s1_byteenable,                                                   \n\t\tinput  wire         SDRAM_s1_readdatavalid,                                                \n\t\tinput  wire         SDRAM_s1_waitrequest,                                                  \n\t\toutput wire         SDRAM_s1_chipselect,                                                   \n\t\toutput wire [12:0]  VGA_Subsystem_char_buffer_slave_address,                               \n\t\toutput wire         VGA_Subsystem_char_buffer_slave_write,                                 \n\t\toutput wire         VGA_Subsystem_char_buffer_slave_read,                                  \n\t\tinput  wire [7:0]   VGA_Subsystem_char_buffer_slave_readdata,                              \n\t\toutput wire [7:0]   VGA_Subsystem_char_buffer_slave_writedata,                             \n\t\toutput wire [0:0]   VGA_Subsystem_char_buffer_slave_byteenable,                            \n\t\tinput  wire         VGA_Subsystem_char_buffer_slave_waitrequest,                           \n\t\toutput wire         VGA_Subsystem_char_buffer_slave_chipselect                             \n\t);\n\n\twire          vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_waitrequest;                     \n\twire    [7:0] vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdata;                        \n\twire          vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_debugaccess;                     \n\twire   [31:0] vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_address;                         \n\twire          vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_read;                            \n\twire    [0:0] vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_byteenable;                      \n\twire          vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid;                   \n\twire          vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_lock;                            \n\twire          vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_write;                           \n\twire    [7:0] vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_writedata;                       \n\twire    [0:0] vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_burstcount;                      \n\twire    [7:0] vga_subsystem_char_buffer_slave_agent_m0_readdata;                                                   \n\twire          vga_subsystem_char_buffer_slave_agent_m0_waitrequest;                                                \n\twire          vga_subsystem_char_buffer_slave_agent_m0_debugaccess;                                                \n\twire   [31:0] vga_subsystem_char_buffer_slave_agent_m0_address;                                                    \n\twire    [0:0] vga_subsystem_char_buffer_slave_agent_m0_byteenable;                                                 \n\twire          vga_subsystem_char_buffer_slave_agent_m0_read;                                                       \n\twire          vga_subsystem_char_buffer_slave_agent_m0_readdatavalid;                                              \n\twire          vga_subsystem_char_buffer_slave_agent_m0_lock;                                                       \n\twire    [7:0] vga_subsystem_char_buffer_slave_agent_m0_writedata;                                                  \n\twire          vga_subsystem_char_buffer_slave_agent_m0_write;                                                      \n\twire    [0:0] vga_subsystem_char_buffer_slave_agent_m0_burstcount;                                                 \n\twire          vga_subsystem_char_buffer_slave_agent_rf_source_valid;                                               \n\twire  [102:0] vga_subsystem_char_buffer_slave_agent_rf_source_data;                                                \n\twire          vga_subsystem_char_buffer_slave_agent_rf_source_ready;                                               \n\twire          vga_subsystem_char_buffer_slave_agent_rf_source_startofpacket;                                       \n\twire          vga_subsystem_char_buffer_slave_agent_rf_source_endofpacket;                                         \n\twire          vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_valid;                                            \n\twire  [102:0] vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_data;                                             \n\twire          vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_ready;                                            \n\twire          vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_startofpacket;                                    \n\twire          vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_endofpacket;                                      \n\twire          vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_valid;                                          \n\twire    [9:0] vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_data;                                           \n\twire          vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_ready;                                          \n\twire   [15:0] sdram_s1_agent_m0_readdata;                                                                          \n\twire          sdram_s1_agent_m0_waitrequest;                                                                       \n\twire          sdram_s1_agent_m0_debugaccess;                                                                       \n\twire   [31:0] sdram_s1_agent_m0_address;                                                                           \n\twire    [1:0] sdram_s1_agent_m0_byteenable;                                                                        \n\twire          sdram_s1_agent_m0_read;                                                                              \n\twire          sdram_s1_agent_m0_readdatavalid;                                                                     \n\twire          sdram_s1_agent_m0_lock;                                                                              \n\twire   [15:0] sdram_s1_agent_m0_writedata;                                                                         \n\twire          sdram_s1_agent_m0_write;                                                                             \n\twire    [1:0] sdram_s1_agent_m0_burstcount;                                                                        \n\twire          sdram_s1_agent_rf_source_valid;                                                                      \n\twire  [111:0] sdram_s1_agent_rf_source_data;                                                                       \n\twire          sdram_s1_agent_rf_source_ready;                                                                      \n\twire          sdram_s1_agent_rf_source_startofpacket;                                                              \n\twire          sdram_s1_agent_rf_source_endofpacket;                                                                \n\twire          sdram_s1_agent_rsp_fifo_out_valid;                                                                   \n\twire  [111:0] sdram_s1_agent_rsp_fifo_out_data;                                                                    \n\twire          sdram_s1_agent_rsp_fifo_out_ready;                                                                   \n\twire          sdram_s1_agent_rsp_fifo_out_startofpacket;                                                           \n\twire          sdram_s1_agent_rsp_fifo_out_endofpacket;                                                             \n\twire          sdram_s1_agent_rdata_fifo_src_valid;                                                                 \n\twire   [17:0] sdram_s1_agent_rdata_fifo_src_data;                                                                  \n\twire          sdram_s1_agent_rdata_fifo_src_ready;                                                                 \n\twire   [31:0] onchip_sram_s1_agent_m0_readdata;                                                                    \n\twire          onchip_sram_s1_agent_m0_waitrequest;                                                                 \n\twire          onchip_sram_s1_agent_m0_debugaccess;                                                                 \n\twire   [31:0] onchip_sram_s1_agent_m0_address;                                                                     \n\twire    [3:0] onchip_sram_s1_agent_m0_byteenable;                                                                  \n\twire          onchip_sram_s1_agent_m0_read;                                                                        \n\twire          onchip_sram_s1_agent_m0_readdatavalid;                                                               \n\twire          onchip_sram_s1_agent_m0_lock;                                                                        \n\twire   [31:0] onchip_sram_s1_agent_m0_writedata;                                                                   \n\twire          onchip_sram_s1_agent_m0_write;                                                                       \n\twire    [2:0] onchip_sram_s1_agent_m0_burstcount;                                                                  \n\twire          onchip_sram_s1_agent_rf_source_valid;                                                                \n\twire  [129:0] onchip_sram_s1_agent_rf_source_data;                                                                 \n\twire          onchip_sram_s1_agent_rf_source_ready;                                                                \n\twire          onchip_sram_s1_agent_rf_source_startofpacket;                                                        \n\twire          onchip_sram_s1_agent_rf_source_endofpacket;                                                          \n\twire          onchip_sram_s1_agent_rsp_fifo_out_valid;                                                             \n\twire  [129:0] onchip_sram_s1_agent_rsp_fifo_out_data;                                                              \n\twire          onchip_sram_s1_agent_rsp_fifo_out_ready;                                                             \n\twire          onchip_sram_s1_agent_rsp_fifo_out_startofpacket;                                                     \n\twire          onchip_sram_s1_agent_rsp_fifo_out_endofpacket;                                                       \n\twire          onchip_sram_s1_agent_rdata_fifo_src_valid;                                                           \n\twire   [33:0] onchip_sram_s1_agent_rdata_fifo_src_data;                                                            \n\twire          onchip_sram_s1_agent_rdata_fifo_src_ready;                                                           \n\twire   [31:0] onchip_sram_s2_agent_m0_readdata;                                                                    \n\twire          onchip_sram_s2_agent_m0_waitrequest;                                                                 \n\twire          onchip_sram_s2_agent_m0_debugaccess;                                                                 \n\twire   [31:0] onchip_sram_s2_agent_m0_address;                                                                     \n\twire    [3:0] onchip_sram_s2_agent_m0_byteenable;                                                                  \n\twire          onchip_sram_s2_agent_m0_read;                                                                        \n\twire          onchip_sram_s2_agent_m0_readdatavalid;                                                               \n\twire          onchip_sram_s2_agent_m0_lock;                                                                        \n\twire   [31:0] onchip_sram_s2_agent_m0_writedata;                                                                   \n\twire          onchip_sram_s2_agent_m0_write;                                                                       \n\twire    [2:0] onchip_sram_s2_agent_m0_burstcount;                                                                  \n\twire          onchip_sram_s2_agent_rf_source_valid;                                                                \n\twire  [129:0] onchip_sram_s2_agent_rf_source_data;                                                                 \n\twire          onchip_sram_s2_agent_rf_source_ready;                                                                \n\twire          onchip_sram_s2_agent_rf_source_startofpacket;                                                        \n\twire          onchip_sram_s2_agent_rf_source_endofpacket;                                                          \n\twire          onchip_sram_s2_agent_rsp_fifo_out_valid;                                                             \n\twire  [129:0] onchip_sram_s2_agent_rsp_fifo_out_data;                                                              \n\twire          onchip_sram_s2_agent_rsp_fifo_out_ready;                                                             \n\twire          onchip_sram_s2_agent_rsp_fifo_out_startofpacket;                                                     \n\twire          onchip_sram_s2_agent_rsp_fifo_out_endofpacket;                                                       \n\twire          onchip_sram_s2_agent_rdata_fifo_src_valid;                                                           \n\twire   [33:0] onchip_sram_s2_agent_rdata_fifo_src_data;                                                            \n\twire          onchip_sram_s2_agent_rdata_fifo_src_ready;                                                           \n\twire          arm_a9_hps_h2f_axi_master_agent_write_cp_valid;                                                      \n\twire  [236:0] arm_a9_hps_h2f_axi_master_agent_write_cp_data;                                                       \n\twire          arm_a9_hps_h2f_axi_master_agent_write_cp_ready;                                                      \n\twire          arm_a9_hps_h2f_axi_master_agent_write_cp_startofpacket;                                              \n\twire          arm_a9_hps_h2f_axi_master_agent_write_cp_endofpacket;                                                \n\twire          arm_a9_hps_h2f_axi_master_agent_read_cp_valid;                                                       \n\twire  [236:0] arm_a9_hps_h2f_axi_master_agent_read_cp_data;                                                        \n\twire          arm_a9_hps_h2f_axi_master_agent_read_cp_ready;                                                       \n\twire          arm_a9_hps_h2f_axi_master_agent_read_cp_startofpacket;                                               \n\twire          arm_a9_hps_h2f_axi_master_agent_read_cp_endofpacket;                                                 \n\twire          vga_subsystem_pixel_dma_master_agent_cp_valid;                                                       \n\twire  [101:0] vga_subsystem_pixel_dma_master_agent_cp_data;                                                        \n\twire          vga_subsystem_pixel_dma_master_agent_cp_ready;                                                       \n\twire          vga_subsystem_pixel_dma_master_agent_cp_startofpacket;                                               \n\twire          vga_subsystem_pixel_dma_master_agent_cp_endofpacket;                                                 \n\twire          vga_subsystem_char_buffer_slave_agent_rp_valid;                                                      \n\twire  [101:0] vga_subsystem_char_buffer_slave_agent_rp_data;                                                       \n\twire          vga_subsystem_char_buffer_slave_agent_rp_ready;                                                      \n\twire          vga_subsystem_char_buffer_slave_agent_rp_startofpacket;                                              \n\twire          vga_subsystem_char_buffer_slave_agent_rp_endofpacket;                                                \n\twire          router_003_src_valid;                                                                                \n\twire  [101:0] router_003_src_data;                                                                                 \n\twire          router_003_src_ready;                                                                                \n\twire    [3:0] router_003_src_channel;                                                                              \n\twire          router_003_src_startofpacket;                                                                        \n\twire          router_003_src_endofpacket;                                                                          \n\twire          sdram_s1_agent_rp_valid;                                                                             \n\twire  [110:0] sdram_s1_agent_rp_data;                                                                              \n\twire          sdram_s1_agent_rp_ready;                                                                             \n\twire          sdram_s1_agent_rp_startofpacket;                                                                     \n\twire          sdram_s1_agent_rp_endofpacket;                                                                       \n\twire          router_004_src_valid;                                                                                \n\twire  [110:0] router_004_src_data;                                                                                 \n\twire          router_004_src_ready;                                                                                \n\twire    [3:0] router_004_src_channel;                                                                              \n\twire          router_004_src_startofpacket;                                                                        \n\twire          router_004_src_endofpacket;                                                                          \n\twire          onchip_sram_s1_agent_rp_valid;                                                                       \n\twire  [128:0] onchip_sram_s1_agent_rp_data;                                                                        \n\twire          onchip_sram_s1_agent_rp_ready;                                                                       \n\twire          onchip_sram_s1_agent_rp_startofpacket;                                                               \n\twire          onchip_sram_s1_agent_rp_endofpacket;                                                                 \n\twire          router_005_src_valid;                                                                                \n\twire  [128:0] router_005_src_data;                                                                                 \n\twire          router_005_src_ready;                                                                                \n\twire    [3:0] router_005_src_channel;                                                                              \n\twire          router_005_src_startofpacket;                                                                        \n\twire          router_005_src_endofpacket;                                                                          \n\twire          onchip_sram_s2_agent_rp_valid;                                                                       \n\twire  [128:0] onchip_sram_s2_agent_rp_data;                                                                        \n\twire          onchip_sram_s2_agent_rp_ready;                                                                       \n\twire          onchip_sram_s2_agent_rp_startofpacket;                                                               \n\twire          onchip_sram_s2_agent_rp_endofpacket;                                                                 \n\twire          router_006_src_valid;                                                                                \n\twire  [128:0] router_006_src_data;                                                                                 \n\twire          router_006_src_ready;                                                                                \n\twire    [3:0] router_006_src_channel;                                                                              \n\twire          router_006_src_startofpacket;                                                                        \n\twire          router_006_src_endofpacket;                                                                          \n\twire          router_src_valid;                                                                                    \n\twire  [236:0] router_src_data;                                                                                     \n\twire          router_src_ready;                                                                                    \n\twire    [3:0] router_src_channel;                                                                                  \n\twire          router_src_startofpacket;                                                                            \n\twire          router_src_endofpacket;                                                                              \n\twire  [236:0] arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_data;                                                   \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_ready;                                                  \n\twire    [3:0] arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_channel;                                                \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_startofpacket;                                          \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_endofpacket;                                            \n\twire          rsp_mux_src_valid;                                                                                   \n\twire  [236:0] rsp_mux_src_data;                                                                                    \n\twire          rsp_mux_src_ready;                                                                                   \n\twire    [3:0] rsp_mux_src_channel;                                                                                 \n\twire          rsp_mux_src_startofpacket;                                                                           \n\twire          rsp_mux_src_endofpacket;                                                                             \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_valid;                                                  \n\twire  [236:0] arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_data;                                                   \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_ready;                                                  \n\twire    [3:0] arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_channel;                                                \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_startofpacket;                                          \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_endofpacket;                                            \n\twire          router_001_src_valid;                                                                                \n\twire  [236:0] router_001_src_data;                                                                                 \n\twire          router_001_src_ready;                                                                                \n\twire    [3:0] router_001_src_channel;                                                                              \n\twire          router_001_src_startofpacket;                                                                        \n\twire          router_001_src_endofpacket;                                                                          \n\twire  [236:0] arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_data;                                                   \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_ready;                                                  \n\twire    [3:0] arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_channel;                                                \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_startofpacket;                                          \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_endofpacket;                                            \n\twire          rsp_mux_001_src_valid;                                                                               \n\twire  [236:0] rsp_mux_001_src_data;                                                                                \n\twire          rsp_mux_001_src_ready;                                                                               \n\twire    [3:0] rsp_mux_001_src_channel;                                                                             \n\twire          rsp_mux_001_src_startofpacket;                                                                       \n\twire          rsp_mux_001_src_endofpacket;                                                                         \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_valid;                                                  \n\twire  [236:0] arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_data;                                                   \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_ready;                                                  \n\twire    [3:0] arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_channel;                                                \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_startofpacket;                                          \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_endofpacket;                                            \n\twire          router_002_src_valid;                                                                                \n\twire  [101:0] router_002_src_data;                                                                                 \n\twire          router_002_src_ready;                                                                                \n\twire    [3:0] router_002_src_channel;                                                                              \n\twire          router_002_src_startofpacket;                                                                        \n\twire          router_002_src_endofpacket;                                                                          \n\twire  [101:0] vga_subsystem_pixel_dma_master_limiter_cmd_src_data;                                                 \n\twire          vga_subsystem_pixel_dma_master_limiter_cmd_src_ready;                                                \n\twire    [3:0] vga_subsystem_pixel_dma_master_limiter_cmd_src_channel;                                              \n\twire          vga_subsystem_pixel_dma_master_limiter_cmd_src_startofpacket;                                        \n\twire          vga_subsystem_pixel_dma_master_limiter_cmd_src_endofpacket;                                          \n\twire          rsp_mux_002_src_valid;                                                                               \n\twire  [101:0] rsp_mux_002_src_data;                                                                                \n\twire          rsp_mux_002_src_ready;                                                                               \n\twire    [3:0] rsp_mux_002_src_channel;                                                                             \n\twire          rsp_mux_002_src_startofpacket;                                                                       \n\twire          rsp_mux_002_src_endofpacket;                                                                         \n\twire          vga_subsystem_pixel_dma_master_limiter_rsp_src_valid;                                                \n\twire  [101:0] vga_subsystem_pixel_dma_master_limiter_rsp_src_data;                                                 \n\twire          vga_subsystem_pixel_dma_master_limiter_rsp_src_ready;                                                \n\twire    [3:0] vga_subsystem_pixel_dma_master_limiter_rsp_src_channel;                                              \n\twire          vga_subsystem_pixel_dma_master_limiter_rsp_src_startofpacket;                                        \n\twire          vga_subsystem_pixel_dma_master_limiter_rsp_src_endofpacket;                                          \n\twire          cmd_mux_src_valid;                                                                                   \n\twire  [101:0] cmd_mux_src_data;                                                                                    \n\twire          cmd_mux_src_ready;                                                                                   \n\twire    [3:0] cmd_mux_src_channel;                                                                                 \n\twire          cmd_mux_src_startofpacket;                                                                           \n\twire          cmd_mux_src_endofpacket;                                                                             \n\twire          vga_subsystem_char_buffer_slave_burst_adapter_source0_valid;                                         \n\twire  [101:0] vga_subsystem_char_buffer_slave_burst_adapter_source0_data;                                          \n\twire          vga_subsystem_char_buffer_slave_burst_adapter_source0_ready;                                         \n\twire    [3:0] vga_subsystem_char_buffer_slave_burst_adapter_source0_channel;                                       \n\twire          vga_subsystem_char_buffer_slave_burst_adapter_source0_startofpacket;                                 \n\twire          vga_subsystem_char_buffer_slave_burst_adapter_source0_endofpacket;                                   \n\twire          cmd_mux_001_src_valid;                                                                               \n\twire  [110:0] cmd_mux_001_src_data;                                                                                \n\twire          cmd_mux_001_src_ready;                                                                               \n\twire    [3:0] cmd_mux_001_src_channel;                                                                             \n\twire          cmd_mux_001_src_startofpacket;                                                                       \n\twire          cmd_mux_001_src_endofpacket;                                                                         \n\twire          sdram_s1_burst_adapter_source0_valid;                                                                \n\twire  [110:0] sdram_s1_burst_adapter_source0_data;                                                                 \n\twire          sdram_s1_burst_adapter_source0_ready;                                                                \n\twire    [3:0] sdram_s1_burst_adapter_source0_channel;                                                              \n\twire          sdram_s1_burst_adapter_source0_startofpacket;                                                        \n\twire          sdram_s1_burst_adapter_source0_endofpacket;                                                          \n\twire          cmd_mux_002_src_valid;                                                                               \n\twire  [128:0] cmd_mux_002_src_data;                                                                                \n\twire          cmd_mux_002_src_ready;                                                                               \n\twire    [3:0] cmd_mux_002_src_channel;                                                                             \n\twire          cmd_mux_002_src_startofpacket;                                                                       \n\twire          cmd_mux_002_src_endofpacket;                                                                         \n\twire          onchip_sram_s1_burst_adapter_source0_valid;                                                          \n\twire  [128:0] onchip_sram_s1_burst_adapter_source0_data;                                                           \n\twire          onchip_sram_s1_burst_adapter_source0_ready;                                                          \n\twire    [3:0] onchip_sram_s1_burst_adapter_source0_channel;                                                        \n\twire          onchip_sram_s1_burst_adapter_source0_startofpacket;                                                  \n\twire          onchip_sram_s1_burst_adapter_source0_endofpacket;                                                    \n\twire          cmd_mux_003_src_valid;                                                                               \n\twire  [128:0] cmd_mux_003_src_data;                                                                                \n\twire          cmd_mux_003_src_ready;                                                                               \n\twire    [3:0] cmd_mux_003_src_channel;                                                                             \n\twire          cmd_mux_003_src_startofpacket;                                                                       \n\twire          cmd_mux_003_src_endofpacket;                                                                         \n\twire          onchip_sram_s2_burst_adapter_source0_valid;                                                          \n\twire  [128:0] onchip_sram_s2_burst_adapter_source0_data;                                                           \n\twire          onchip_sram_s2_burst_adapter_source0_ready;                                                          \n\twire    [3:0] onchip_sram_s2_burst_adapter_source0_channel;                                                        \n\twire          onchip_sram_s2_burst_adapter_source0_startofpacket;                                                  \n\twire          onchip_sram_s2_burst_adapter_source0_endofpacket;                                                    \n\twire          cmd_demux_src0_valid;                                                                                \n\twire  [236:0] cmd_demux_src0_data;                                                                                 \n\twire          cmd_demux_src0_ready;                                                                                \n\twire    [3:0] cmd_demux_src0_channel;                                                                              \n\twire          cmd_demux_src0_startofpacket;                                                                        \n\twire          cmd_demux_src0_endofpacket;                                                                          \n\twire          arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_valid;         \n\twire  [101:0] arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_data;          \n\twire          arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_ready;         \n\twire    [3:0] arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_channel;       \n\twire          arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_startofpacket; \n\twire          arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_endofpacket;   \n\twire          cmd_demux_src1_valid;                                                                                \n\twire  [236:0] cmd_demux_src1_data;                                                                                 \n\twire          cmd_demux_src1_ready;                                                                                \n\twire    [3:0] cmd_demux_src1_channel;                                                                              \n\twire          cmd_demux_src1_startofpacket;                                                                        \n\twire          cmd_demux_src1_endofpacket;                                                                          \n\twire          arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_valid;                                \n\twire  [110:0] arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_data;                                 \n\twire          arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_ready;                                \n\twire    [3:0] arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_channel;                              \n\twire          arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_startofpacket;                        \n\twire          arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_endofpacket;                          \n\twire          cmd_demux_src2_valid;                                                                                \n\twire  [236:0] cmd_demux_src2_data;                                                                                 \n\twire          cmd_demux_src2_ready;                                                                                \n\twire    [3:0] cmd_demux_src2_channel;                                                                              \n\twire          cmd_demux_src2_startofpacket;                                                                        \n\twire          cmd_demux_src2_endofpacket;                                                                          \n\twire          arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_valid;                          \n\twire  [128:0] arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_data;                           \n\twire          arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_ready;                          \n\twire    [3:0] arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_channel;                        \n\twire          arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_startofpacket;                  \n\twire          arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_endofpacket;                    \n\twire          cmd_demux_001_src0_valid;                                                                            \n\twire  [236:0] cmd_demux_001_src0_data;                                                                             \n\twire          cmd_demux_001_src0_ready;                                                                            \n\twire    [3:0] cmd_demux_001_src0_channel;                                                                          \n\twire          cmd_demux_001_src0_startofpacket;                                                                    \n\twire          cmd_demux_001_src0_endofpacket;                                                                      \n\twire          arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_valid;         \n\twire  [101:0] arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_data;          \n\twire          arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_ready;         \n\twire    [3:0] arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_channel;       \n\twire          arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_startofpacket; \n\twire          arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_endofpacket;   \n\twire          cmd_demux_001_src1_valid;                                                                            \n\twire  [236:0] cmd_demux_001_src1_data;                                                                             \n\twire          cmd_demux_001_src1_ready;                                                                            \n\twire    [3:0] cmd_demux_001_src1_channel;                                                                          \n\twire          cmd_demux_001_src1_startofpacket;                                                                    \n\twire          cmd_demux_001_src1_endofpacket;                                                                      \n\twire          arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_valid;                                \n\twire  [110:0] arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_data;                                 \n\twire          arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_ready;                                \n\twire    [3:0] arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_channel;                              \n\twire          arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_startofpacket;                        \n\twire          arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_endofpacket;                          \n\twire          cmd_demux_001_src2_valid;                                                                            \n\twire  [236:0] cmd_demux_001_src2_data;                                                                             \n\twire          cmd_demux_001_src2_ready;                                                                            \n\twire    [3:0] cmd_demux_001_src2_channel;                                                                          \n\twire          cmd_demux_001_src2_startofpacket;                                                                    \n\twire          cmd_demux_001_src2_endofpacket;                                                                      \n\twire          arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_valid;                          \n\twire  [128:0] arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_data;                           \n\twire          arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_ready;                          \n\twire    [3:0] arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_channel;                        \n\twire          arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_startofpacket;                  \n\twire          arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_endofpacket;                    \n\twire          cmd_demux_002_src0_valid;                                                                            \n\twire  [101:0] cmd_demux_002_src0_data;                                                                             \n\twire          cmd_demux_002_src0_ready;                                                                            \n\twire    [3:0] cmd_demux_002_src0_channel;                                                                          \n\twire          cmd_demux_002_src0_startofpacket;                                                                    \n\twire          cmd_demux_002_src0_endofpacket;                                                                      \n\twire          vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_valid;                              \n\twire  [110:0] vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_data;                               \n\twire          vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_ready;                              \n\twire    [3:0] vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_channel;                            \n\twire          vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_startofpacket;                      \n\twire          vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_endofpacket;                        \n\twire          cmd_demux_002_src1_valid;                                                                            \n\twire  [101:0] cmd_demux_002_src1_data;                                                                             \n\twire          cmd_demux_002_src1_ready;                                                                            \n\twire    [3:0] cmd_demux_002_src1_channel;                                                                          \n\twire          cmd_demux_002_src1_startofpacket;                                                                    \n\twire          cmd_demux_002_src1_endofpacket;                                                                      \n\twire          vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_valid;                        \n\twire  [128:0] vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_data;                         \n\twire          vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_ready;                        \n\twire    [3:0] vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_channel;                      \n\twire          vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_startofpacket;                \n\twire          vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_endofpacket;                  \n\twire          rsp_demux_src0_valid;                                                                                \n\twire  [101:0] rsp_demux_src0_data;                                                                                 \n\twire          rsp_demux_src0_ready;                                                                                \n\twire    [3:0] rsp_demux_src0_channel;                                                                              \n\twire          rsp_demux_src0_startofpacket;                                                                        \n\twire          rsp_demux_src0_endofpacket;                                                                          \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid;         \n\twire  [236:0] vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data;          \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready;         \n\twire    [3:0] vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel;       \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket; \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket;   \n\twire          rsp_demux_src1_valid;                                                                                \n\twire  [101:0] rsp_demux_src1_data;                                                                                 \n\twire          rsp_demux_src1_ready;                                                                                \n\twire    [3:0] rsp_demux_src1_channel;                                                                              \n\twire          rsp_demux_src1_startofpacket;                                                                        \n\twire          rsp_demux_src1_endofpacket;                                                                          \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid;         \n\twire  [236:0] vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data;          \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready;         \n\twire    [3:0] vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel;       \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket; \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket;   \n\twire          rsp_demux_001_src0_valid;                                                                            \n\twire  [110:0] rsp_demux_001_src0_data;                                                                             \n\twire          rsp_demux_001_src0_ready;                                                                            \n\twire    [3:0] rsp_demux_001_src0_channel;                                                                          \n\twire          rsp_demux_001_src0_startofpacket;                                                                    \n\twire          rsp_demux_001_src0_endofpacket;                                                                      \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid;                                \n\twire  [236:0] sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data;                                 \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready;                                \n\twire    [3:0] sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel;                              \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket;                        \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket;                          \n\twire          rsp_demux_001_src1_valid;                                                                            \n\twire  [110:0] rsp_demux_001_src1_data;                                                                             \n\twire          rsp_demux_001_src1_ready;                                                                            \n\twire    [3:0] rsp_demux_001_src1_channel;                                                                          \n\twire          rsp_demux_001_src1_startofpacket;                                                                    \n\twire          rsp_demux_001_src1_endofpacket;                                                                      \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid;                                \n\twire  [236:0] sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data;                                 \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready;                                \n\twire    [3:0] sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel;                              \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket;                        \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket;                          \n\twire          rsp_demux_001_src2_valid;                                                                            \n\twire  [110:0] rsp_demux_001_src2_data;                                                                             \n\twire          rsp_demux_001_src2_ready;                                                                            \n\twire    [3:0] rsp_demux_001_src2_channel;                                                                          \n\twire          rsp_demux_001_src2_startofpacket;                                                                    \n\twire          rsp_demux_001_src2_endofpacket;                                                                      \n\twire          sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_valid;                              \n\twire  [101:0] sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_data;                               \n\twire          sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_ready;                              \n\twire    [3:0] sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_channel;                            \n\twire          sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_startofpacket;                      \n\twire          sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_endofpacket;                        \n\twire          rsp_demux_002_src0_valid;                                                                            \n\twire  [128:0] rsp_demux_002_src0_data;                                                                             \n\twire          rsp_demux_002_src0_ready;                                                                            \n\twire    [3:0] rsp_demux_002_src0_channel;                                                                          \n\twire          rsp_demux_002_src0_startofpacket;                                                                    \n\twire          rsp_demux_002_src0_endofpacket;                                                                      \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid;                          \n\twire  [236:0] onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data;                           \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready;                          \n\twire    [3:0] onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel;                        \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket;                  \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket;                    \n\twire          rsp_demux_002_src1_valid;                                                                            \n\twire  [128:0] rsp_demux_002_src1_data;                                                                             \n\twire          rsp_demux_002_src1_ready;                                                                            \n\twire    [3:0] rsp_demux_002_src1_channel;                                                                          \n\twire          rsp_demux_002_src1_startofpacket;                                                                    \n\twire          rsp_demux_002_src1_endofpacket;                                                                      \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid;                          \n\twire  [236:0] onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data;                           \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready;                          \n\twire    [3:0] onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel;                        \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket;                  \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket;                    \n\twire          rsp_demux_003_src0_valid;                                                                            \n\twire  [128:0] rsp_demux_003_src0_data;                                                                             \n\twire          rsp_demux_003_src0_ready;                                                                            \n\twire    [3:0] rsp_demux_003_src0_channel;                                                                          \n\twire          rsp_demux_003_src0_startofpacket;                                                                    \n\twire          rsp_demux_003_src0_endofpacket;                                                                      \n\twire          onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_valid;                        \n\twire  [101:0] onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_data;                         \n\twire          onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_ready;                        \n\twire    [3:0] onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_channel;                      \n\twire          onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_startofpacket;                \n\twire          onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_endofpacket;                  \n\twire    [3:0] arm_a9_hps_h2f_axi_master_wr_limiter_cmd_valid_data;                                                 \n\twire    [3:0] arm_a9_hps_h2f_axi_master_rd_limiter_cmd_valid_data;                                                 \n\twire    [3:0] vga_subsystem_pixel_dma_master_limiter_cmd_valid_data;                                               \n\twire          vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_valid;                                          \n\twire    [9:0] vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_data;                                           \n\twire          vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_ready;                                          \n\twire          avalon_st_adapter_out_0_valid;                                                                       \n\twire    [9:0] avalon_st_adapter_out_0_data;                                                                        \n\twire          avalon_st_adapter_out_0_ready;                                                                       \n\twire    [0:0] avalon_st_adapter_out_0_error;                                                                       \n\twire          sdram_s1_agent_rdata_fifo_out_valid;                                                                 \n\twire   [17:0] sdram_s1_agent_rdata_fifo_out_data;                                                                  \n\twire          sdram_s1_agent_rdata_fifo_out_ready;                                                                 \n\twire          avalon_st_adapter_001_out_0_valid;                                                                   \n\twire   [17:0] avalon_st_adapter_001_out_0_data;                                                                    \n\twire          avalon_st_adapter_001_out_0_ready;                                                                   \n\twire    [0:0] avalon_st_adapter_001_out_0_error;                                                                   \n\twire          onchip_sram_s1_agent_rdata_fifo_out_valid;                                                           \n\twire   [33:0] onchip_sram_s1_agent_rdata_fifo_out_data;                                                            \n\twire          onchip_sram_s1_agent_rdata_fifo_out_ready;                                                           \n\twire          avalon_st_adapter_002_out_0_valid;                                                                   \n\twire   [33:0] avalon_st_adapter_002_out_0_data;                                                                    \n\twire          avalon_st_adapter_002_out_0_ready;                                                                   \n\twire    [0:0] avalon_st_adapter_002_out_0_error;                                                                   \n\twire          onchip_sram_s2_agent_rdata_fifo_out_valid;                                                           \n\twire   [33:0] onchip_sram_s2_agent_rdata_fifo_out_data;                                                            \n\twire          onchip_sram_s2_agent_rdata_fifo_out_ready;                                                           \n\twire          avalon_st_adapter_003_out_0_valid;                                                                   \n\twire   [33:0] avalon_st_adapter_003_out_0_data;                                                                    \n\twire          avalon_st_adapter_003_out_0_ready;                                                                   \n\twire    [0:0] avalon_st_adapter_003_out_0_error;                                                                   \n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (32),\n\t\t.AV_DATA_W                   (8),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (1),\n\t\t.UAV_ADDRESS_W               (32),\n\t\t.UAV_BURSTCOUNT_W            (1),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (0),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (1),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) vga_subsystem_pixel_dma_master_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                            \n\t\t.reset                  (SDRAM_reset_reset_bridge_in_reset_reset),                                           \n\t\t.uav_address            (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount         (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read               (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write              (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest        (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid      (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable         (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata           (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata          (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock               (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess        (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address             (VGA_Subsystem_pixel_dma_master_address),                                            \n\t\t.av_waitrequest         (VGA_Subsystem_pixel_dma_master_waitrequest),                                        \n\t\t.av_read                (VGA_Subsystem_pixel_dma_master_read),                                               \n\t\t.av_readdata            (VGA_Subsystem_pixel_dma_master_readdata),                                           \n\t\t.av_readdatavalid       (VGA_Subsystem_pixel_dma_master_readdatavalid),                                      \n\t\t.av_lock                (VGA_Subsystem_pixel_dma_master_lock),                                               \n\t\t.av_burstcount          (1'b1),                                                                              \n\t\t.av_byteenable          (1'b1),                                                                              \n\t\t.av_beginbursttransfer  (1'b0),                                                                              \n\t\t.av_begintransfer       (1'b0),                                                                              \n\t\t.av_chipselect          (1'b0),                                                                              \n\t\t.av_write               (1'b0),                                                                              \n\t\t.av_writedata           (8'b00000000),                                                                       \n\t\t.av_debugaccess         (1'b0),                                                                              \n\t\t.uav_clken              (),                                                                                  \n\t\t.av_clken               (1'b1),                                                                              \n\t\t.uav_response           (2'b00),                                                                             \n\t\t.av_response            (),                                                                                  \n\t\t.uav_writeresponsevalid (1'b0),                                                                              \n\t\t.av_writeresponsevalid  ()                                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (13),\n\t\t.AV_DATA_W                      (8),\n\t\t.UAV_DATA_W                     (8),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (1),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (1),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (1),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) vga_subsystem_char_buffer_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                 \n\t\t.reset                  (SDRAM_reset_reset_bridge_in_reset_reset),                \n\t\t.uav_address            (vga_subsystem_char_buffer_slave_agent_m0_address),       \n\t\t.uav_burstcount         (vga_subsystem_char_buffer_slave_agent_m0_burstcount),    \n\t\t.uav_read               (vga_subsystem_char_buffer_slave_agent_m0_read),          \n\t\t.uav_write              (vga_subsystem_char_buffer_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (vga_subsystem_char_buffer_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (vga_subsystem_char_buffer_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (vga_subsystem_char_buffer_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (vga_subsystem_char_buffer_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (vga_subsystem_char_buffer_slave_agent_m0_writedata),     \n\t\t.uav_lock               (vga_subsystem_char_buffer_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (vga_subsystem_char_buffer_slave_agent_m0_debugaccess),   \n\t\t.av_address             (VGA_Subsystem_char_buffer_slave_address),                \n\t\t.av_write               (VGA_Subsystem_char_buffer_slave_write),                  \n\t\t.av_read                (VGA_Subsystem_char_buffer_slave_read),                   \n\t\t.av_readdata            (VGA_Subsystem_char_buffer_slave_readdata),               \n\t\t.av_writedata           (VGA_Subsystem_char_buffer_slave_writedata),              \n\t\t.av_byteenable          (VGA_Subsystem_char_buffer_slave_byteenable),             \n\t\t.av_waitrequest         (VGA_Subsystem_char_buffer_slave_waitrequest),            \n\t\t.av_chipselect          (VGA_Subsystem_char_buffer_slave_chipselect),             \n\t\t.av_begintransfer       (),                                                       \n\t\t.av_beginbursttransfer  (),                                                       \n\t\t.av_burstcount          (),                                                       \n\t\t.av_readdatavalid       (1'b0),                                                   \n\t\t.av_writebyteenable     (),                                                       \n\t\t.av_lock                (),                                                       \n\t\t.av_clken               (),                                                       \n\t\t.uav_clken              (1'b0),                                                   \n\t\t.av_debugaccess         (),                                                       \n\t\t.av_outputenable        (),                                                       \n\t\t.uav_response           (),                                                       \n\t\t.av_response            (2'b00),                                                  \n\t\t.uav_writeresponsevalid (),                                                       \n\t\t.av_writeresponsevalid  (1'b0)                                                    \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (25),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (16),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (2),\n\t\t.UAV_BYTEENABLE_W               (2),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (2),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (1),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (2),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sdram_s1_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                  \n\t\t.reset                  (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (sdram_s1_agent_m0_address),               \n\t\t.uav_burstcount         (sdram_s1_agent_m0_burstcount),            \n\t\t.uav_read               (sdram_s1_agent_m0_read),                  \n\t\t.uav_write              (sdram_s1_agent_m0_write),                 \n\t\t.uav_waitrequest        (sdram_s1_agent_m0_waitrequest),           \n\t\t.uav_readdatavalid      (sdram_s1_agent_m0_readdatavalid),         \n\t\t.uav_byteenable         (sdram_s1_agent_m0_byteenable),            \n\t\t.uav_readdata           (sdram_s1_agent_m0_readdata),              \n\t\t.uav_writedata          (sdram_s1_agent_m0_writedata),             \n\t\t.uav_lock               (sdram_s1_agent_m0_lock),                  \n\t\t.uav_debugaccess        (sdram_s1_agent_m0_debugaccess),           \n\t\t.av_address             (SDRAM_s1_address),                        \n\t\t.av_write               (SDRAM_s1_write),                          \n\t\t.av_read                (SDRAM_s1_read),                           \n\t\t.av_readdata            (SDRAM_s1_readdata),                       \n\t\t.av_writedata           (SDRAM_s1_writedata),                      \n\t\t.av_byteenable          (SDRAM_s1_byteenable),                     \n\t\t.av_readdatavalid       (SDRAM_s1_readdatavalid),                  \n\t\t.av_waitrequest         (SDRAM_s1_waitrequest),                    \n\t\t.av_chipselect          (SDRAM_s1_chipselect),                     \n\t\t.av_begintransfer       (),                                        \n\t\t.av_beginbursttransfer  (),                                        \n\t\t.av_burstcount          (),                                        \n\t\t.av_writebyteenable     (),                                        \n\t\t.av_lock                (),                                        \n\t\t.av_clken               (),                                        \n\t\t.uav_clken              (1'b0),                                    \n\t\t.av_debugaccess         (),                                        \n\t\t.av_outputenable        (),                                        \n\t\t.uav_response           (),                                        \n\t\t.av_response            (2'b00),                                   \n\t\t.uav_writeresponsevalid (),                                        \n\t\t.av_writeresponsevalid  (1'b0)                                     \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (16),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) onchip_sram_s1_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                  \n\t\t.reset                  (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (onchip_sram_s1_agent_m0_address),         \n\t\t.uav_burstcount         (onchip_sram_s1_agent_m0_burstcount),      \n\t\t.uav_read               (onchip_sram_s1_agent_m0_read),            \n\t\t.uav_write              (onchip_sram_s1_agent_m0_write),           \n\t\t.uav_waitrequest        (onchip_sram_s1_agent_m0_waitrequest),     \n\t\t.uav_readdatavalid      (onchip_sram_s1_agent_m0_readdatavalid),   \n\t\t.uav_byteenable         (onchip_sram_s1_agent_m0_byteenable),      \n\t\t.uav_readdata           (onchip_sram_s1_agent_m0_readdata),        \n\t\t.uav_writedata          (onchip_sram_s1_agent_m0_writedata),       \n\t\t.uav_lock               (onchip_sram_s1_agent_m0_lock),            \n\t\t.uav_debugaccess        (onchip_sram_s1_agent_m0_debugaccess),     \n\t\t.av_address             (Onchip_SRAM_s1_address),                  \n\t\t.av_write               (Onchip_SRAM_s1_write),                    \n\t\t.av_readdata            (Onchip_SRAM_s1_readdata),                 \n\t\t.av_writedata           (Onchip_SRAM_s1_writedata),                \n\t\t.av_byteenable          (Onchip_SRAM_s1_byteenable),               \n\t\t.av_chipselect          (Onchip_SRAM_s1_chipselect),               \n\t\t.av_clken               (Onchip_SRAM_s1_clken),                    \n\t\t.av_read                (),                                        \n\t\t.av_begintransfer       (),                                        \n\t\t.av_beginbursttransfer  (),                                        \n\t\t.av_burstcount          (),                                        \n\t\t.av_readdatavalid       (1'b0),                                    \n\t\t.av_waitrequest         (1'b0),                                    \n\t\t.av_writebyteenable     (),                                        \n\t\t.av_lock                (),                                        \n\t\t.uav_clken              (1'b0),                                    \n\t\t.av_debugaccess         (),                                        \n\t\t.av_outputenable        (),                                        \n\t\t.uav_response           (),                                        \n\t\t.av_response            (2'b00),                                   \n\t\t.uav_writeresponsevalid (),                                        \n\t\t.av_writeresponsevalid  (1'b0)                                     \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (16),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) onchip_sram_s2_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                  \n\t\t.reset                  (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (onchip_sram_s2_agent_m0_address),         \n\t\t.uav_burstcount         (onchip_sram_s2_agent_m0_burstcount),      \n\t\t.uav_read               (onchip_sram_s2_agent_m0_read),            \n\t\t.uav_write              (onchip_sram_s2_agent_m0_write),           \n\t\t.uav_waitrequest        (onchip_sram_s2_agent_m0_waitrequest),     \n\t\t.uav_readdatavalid      (onchip_sram_s2_agent_m0_readdatavalid),   \n\t\t.uav_byteenable         (onchip_sram_s2_agent_m0_byteenable),      \n\t\t.uav_readdata           (onchip_sram_s2_agent_m0_readdata),        \n\t\t.uav_writedata          (onchip_sram_s2_agent_m0_writedata),       \n\t\t.uav_lock               (onchip_sram_s2_agent_m0_lock),            \n\t\t.uav_debugaccess        (onchip_sram_s2_agent_m0_debugaccess),     \n\t\t.av_address             (Onchip_SRAM_s2_address),                  \n\t\t.av_write               (Onchip_SRAM_s2_write),                    \n\t\t.av_readdata            (Onchip_SRAM_s2_readdata),                 \n\t\t.av_writedata           (Onchip_SRAM_s2_writedata),                \n\t\t.av_byteenable          (Onchip_SRAM_s2_byteenable),               \n\t\t.av_chipselect          (Onchip_SRAM_s2_chipselect),               \n\t\t.av_clken               (Onchip_SRAM_s2_clken),                    \n\t\t.av_read                (),                                        \n\t\t.av_begintransfer       (),                                        \n\t\t.av_beginbursttransfer  (),                                        \n\t\t.av_burstcount          (),                                        \n\t\t.av_readdatavalid       (1'b0),                                    \n\t\t.av_waitrequest         (1'b0),                                    \n\t\t.av_writebyteenable     (),                                        \n\t\t.av_lock                (),                                        \n\t\t.uav_clken              (1'b0),                                    \n\t\t.av_debugaccess         (),                                        \n\t\t.av_outputenable        (),                                        \n\t\t.uav_response           (),                                        \n\t\t.av_response            (2'b00),                                   \n\t\t.uav_writeresponsevalid (),                                        \n\t\t.av_writeresponsevalid  (1'b0)                                     \n\t);\n\n\taltera_merlin_axi_master_ni #(\n\t\t.ID_WIDTH                  (12),\n\t\t.ADDR_WIDTH                (30),\n\t\t.RDATA_WIDTH               (128),\n\t\t.WDATA_WIDTH               (128),\n\t\t.ADDR_USER_WIDTH           (1),\n\t\t.DATA_USER_WIDTH           (1),\n\t\t.AXI_BURST_LENGTH_WIDTH    (4),\n\t\t.AXI_LOCK_WIDTH            (2),\n\t\t.AXI_VERSION               (\"AXI3\"),\n\t\t.WRITE_ISSUING_CAPABILITY  (8),\n\t\t.READ_ISSUING_CAPABILITY   (8),\n\t\t.PKT_BEGIN_BURST           (207),\n\t\t.PKT_CACHE_H               (231),\n\t\t.PKT_CACHE_L               (228),\n\t\t.PKT_ADDR_SIDEBAND_H       (205),\n\t\t.PKT_ADDR_SIDEBAND_L       (205),\n\t\t.PKT_PROTECTION_H          (227),\n\t\t.PKT_PROTECTION_L          (225),\n\t\t.PKT_BURST_SIZE_H          (202),\n\t\t.PKT_BURST_SIZE_L          (200),\n\t\t.PKT_BURST_TYPE_H          (204),\n\t\t.PKT_BURST_TYPE_L          (203),\n\t\t.PKT_RESPONSE_STATUS_L     (232),\n\t\t.PKT_RESPONSE_STATUS_H     (233),\n\t\t.PKT_BURSTWRAP_H           (199),\n\t\t.PKT_BURSTWRAP_L           (191),\n\t\t.PKT_BYTE_CNT_H            (190),\n\t\t.PKT_BYTE_CNT_L            (182),\n\t\t.PKT_ADDR_H                (175),\n\t\t.PKT_ADDR_L                (144),\n\t\t.PKT_TRANS_EXCLUSIVE       (181),\n\t\t.PKT_TRANS_LOCK            (180),\n\t\t.PKT_TRANS_COMPRESSED_READ (176),\n\t\t.PKT_TRANS_POSTED          (177),\n\t\t.PKT_TRANS_WRITE           (178),\n\t\t.PKT_TRANS_READ            (179),\n\t\t.PKT_DATA_H                (127),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (143),\n\t\t.PKT_BYTEEN_L              (128),\n\t\t.PKT_SRC_ID_H              (210),\n\t\t.PKT_SRC_ID_L              (209),\n\t\t.PKT_DEST_ID_H             (212),\n\t\t.PKT_DEST_ID_L             (211),\n\t\t.PKT_THREAD_ID_H           (224),\n\t\t.PKT_THREAD_ID_L           (213),\n\t\t.PKT_QOS_L                 (208),\n\t\t.PKT_QOS_H                 (208),\n\t\t.PKT_ORI_BURST_SIZE_L      (234),\n\t\t.PKT_ORI_BURST_SIZE_H      (236),\n\t\t.PKT_DATA_SIDEBAND_H       (206),\n\t\t.PKT_DATA_SIDEBAND_L       (206),\n\t\t.ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.ID                        (0)\n\t) arm_a9_hps_h2f_axi_master_agent (\n\t\t.aclk                   (System_PLL_sys_clk_clk),                                                 \n\t\t.aresetn                (~ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.write_cp_valid         (arm_a9_hps_h2f_axi_master_agent_write_cp_valid),                         \n\t\t.write_cp_data          (arm_a9_hps_h2f_axi_master_agent_write_cp_data),                          \n\t\t.write_cp_startofpacket (arm_a9_hps_h2f_axi_master_agent_write_cp_startofpacket),                 \n\t\t.write_cp_endofpacket   (arm_a9_hps_h2f_axi_master_agent_write_cp_endofpacket),                   \n\t\t.write_cp_ready         (arm_a9_hps_h2f_axi_master_agent_write_cp_ready),                         \n\t\t.write_rp_valid         (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_valid),                     \n\t\t.write_rp_data          (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_data),                      \n\t\t.write_rp_channel       (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_channel),                   \n\t\t.write_rp_startofpacket (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_startofpacket),             \n\t\t.write_rp_endofpacket   (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_endofpacket),               \n\t\t.write_rp_ready         (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_ready),                     \n\t\t.read_cp_valid          (arm_a9_hps_h2f_axi_master_agent_read_cp_valid),                          \n\t\t.read_cp_data           (arm_a9_hps_h2f_axi_master_agent_read_cp_data),                           \n\t\t.read_cp_startofpacket  (arm_a9_hps_h2f_axi_master_agent_read_cp_startofpacket),                  \n\t\t.read_cp_endofpacket    (arm_a9_hps_h2f_axi_master_agent_read_cp_endofpacket),                    \n\t\t.read_cp_ready          (arm_a9_hps_h2f_axi_master_agent_read_cp_ready),                          \n\t\t.read_rp_valid          (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_valid),                     \n\t\t.read_rp_data           (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_data),                      \n\t\t.read_rp_channel        (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_channel),                   \n\t\t.read_rp_startofpacket  (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_startofpacket),             \n\t\t.read_rp_endofpacket    (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_endofpacket),               \n\t\t.read_rp_ready          (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_ready),                     \n\t\t.awid                   (ARM_A9_HPS_h2f_axi_master_awid),                                         \n\t\t.awaddr                 (ARM_A9_HPS_h2f_axi_master_awaddr),                                       \n\t\t.awlen                  (ARM_A9_HPS_h2f_axi_master_awlen),                                        \n\t\t.awsize                 (ARM_A9_HPS_h2f_axi_master_awsize),                                       \n\t\t.awburst                (ARM_A9_HPS_h2f_axi_master_awburst),                                      \n\t\t.awlock                 (ARM_A9_HPS_h2f_axi_master_awlock),                                       \n\t\t.awcache                (ARM_A9_HPS_h2f_axi_master_awcache),                                      \n\t\t.awprot                 (ARM_A9_HPS_h2f_axi_master_awprot),                                       \n\t\t.awvalid                (ARM_A9_HPS_h2f_axi_master_awvalid),                                      \n\t\t.awready                (ARM_A9_HPS_h2f_axi_master_awready),                                      \n\t\t.wid                    (ARM_A9_HPS_h2f_axi_master_wid),                                          \n\t\t.wdata                  (ARM_A9_HPS_h2f_axi_master_wdata),                                        \n\t\t.wstrb                  (ARM_A9_HPS_h2f_axi_master_wstrb),                                        \n\t\t.wlast                  (ARM_A9_HPS_h2f_axi_master_wlast),                                        \n\t\t.wvalid                 (ARM_A9_HPS_h2f_axi_master_wvalid),                                       \n\t\t.wready                 (ARM_A9_HPS_h2f_axi_master_wready),                                       \n\t\t.bid                    (ARM_A9_HPS_h2f_axi_master_bid),                                          \n\t\t.bresp                  (ARM_A9_HPS_h2f_axi_master_bresp),                                        \n\t\t.bvalid                 (ARM_A9_HPS_h2f_axi_master_bvalid),                                       \n\t\t.bready                 (ARM_A9_HPS_h2f_axi_master_bready),                                       \n\t\t.arid                   (ARM_A9_HPS_h2f_axi_master_arid),                                         \n\t\t.araddr                 (ARM_A9_HPS_h2f_axi_master_araddr),                                       \n\t\t.arlen                  (ARM_A9_HPS_h2f_axi_master_arlen),                                        \n\t\t.arsize                 (ARM_A9_HPS_h2f_axi_master_arsize),                                       \n\t\t.arburst                (ARM_A9_HPS_h2f_axi_master_arburst),                                      \n\t\t.arlock                 (ARM_A9_HPS_h2f_axi_master_arlock),                                       \n\t\t.arcache                (ARM_A9_HPS_h2f_axi_master_arcache),                                      \n\t\t.arprot                 (ARM_A9_HPS_h2f_axi_master_arprot),                                       \n\t\t.arvalid                (ARM_A9_HPS_h2f_axi_master_arvalid),                                      \n\t\t.arready                (ARM_A9_HPS_h2f_axi_master_arready),                                      \n\t\t.rid                    (ARM_A9_HPS_h2f_axi_master_rid),                                          \n\t\t.rdata                  (ARM_A9_HPS_h2f_axi_master_rdata),                                        \n\t\t.rresp                  (ARM_A9_HPS_h2f_axi_master_rresp),                                        \n\t\t.rlast                  (ARM_A9_HPS_h2f_axi_master_rlast),                                        \n\t\t.rvalid                 (ARM_A9_HPS_h2f_axi_master_rvalid),                                       \n\t\t.rready                 (ARM_A9_HPS_h2f_axi_master_rready),                                       \n\t\t.awuser                 (1'b0),                                                                   \n\t\t.aruser                 (1'b0),                                                                   \n\t\t.awqos                  (4'b0000),                                                                \n\t\t.arqos                  (4'b0000),                                                                \n\t\t.awregion               (4'b0000),                                                                \n\t\t.arregion               (4'b0000),                                                                \n\t\t.wuser                  (1'b0),                                                                   \n\t\t.ruser                  (),                                                                       \n\t\t.buser                  ()                                                                        \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (101),\n\t\t.PKT_ORI_BURST_SIZE_L      (99),\n\t\t.PKT_RESPONSE_STATUS_H     (98),\n\t\t.PKT_RESPONSE_STATUS_L     (97),\n\t\t.PKT_QOS_H                 (73),\n\t\t.PKT_QOS_L                 (73),\n\t\t.PKT_DATA_SIDEBAND_H       (71),\n\t\t.PKT_DATA_SIDEBAND_L       (71),\n\t\t.PKT_ADDR_SIDEBAND_H       (70),\n\t\t.PKT_ADDR_SIDEBAND_L       (70),\n\t\t.PKT_BURST_TYPE_H          (69),\n\t\t.PKT_BURST_TYPE_L          (68),\n\t\t.PKT_CACHE_H               (96),\n\t\t.PKT_CACHE_L               (93),\n\t\t.PKT_THREAD_ID_H           (89),\n\t\t.PKT_THREAD_ID_L           (78),\n\t\t.PKT_BURST_SIZE_H          (67),\n\t\t.PKT_BURST_SIZE_L          (65),\n\t\t.PKT_TRANS_EXCLUSIVE       (46),\n\t\t.PKT_TRANS_LOCK            (45),\n\t\t.PKT_BEGIN_BURST           (72),\n\t\t.PKT_PROTECTION_H          (92),\n\t\t.PKT_PROTECTION_L          (90),\n\t\t.PKT_BURSTWRAP_H           (64),\n\t\t.PKT_BURSTWRAP_L           (56),\n\t\t.PKT_BYTE_CNT_H            (55),\n\t\t.PKT_BYTE_CNT_L            (47),\n\t\t.PKT_ADDR_H                (40),\n\t\t.PKT_ADDR_L                (9),\n\t\t.PKT_TRANS_COMPRESSED_READ (41),\n\t\t.PKT_TRANS_POSTED          (42),\n\t\t.PKT_TRANS_WRITE           (43),\n\t\t.PKT_TRANS_READ            (44),\n\t\t.PKT_DATA_H                (7),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (8),\n\t\t.PKT_BYTEEN_L              (8),\n\t\t.PKT_SRC_ID_H              (75),\n\t\t.PKT_SRC_ID_L              (74),\n\t\t.PKT_DEST_ID_H             (77),\n\t\t.PKT_DEST_ID_L             (76),\n\t\t.ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.AV_BURSTCOUNT_W           (1),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (1),\n\t\t.ID                        (1),\n\t\t.BURSTWRAP_VALUE           (511),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) vga_subsystem_pixel_dma_master_agent (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                                            \n\t\t.reset                 (SDRAM_reset_reset_bridge_in_reset_reset),                                           \n\t\t.av_address            (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_address),       \n\t\t.av_write              (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_write),         \n\t\t.av_read               (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_read),          \n\t\t.av_writedata          (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_writedata),     \n\t\t.av_readdata           (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdata),      \n\t\t.av_waitrequest        (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.av_readdatavalid      (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.av_byteenable         (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.av_burstcount         (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.av_debugaccess        (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_lock               (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_lock),          \n\t\t.cp_valid              (vga_subsystem_pixel_dma_master_agent_cp_valid),                                     \n\t\t.cp_data               (vga_subsystem_pixel_dma_master_agent_cp_data),                                      \n\t\t.cp_startofpacket      (vga_subsystem_pixel_dma_master_agent_cp_startofpacket),                             \n\t\t.cp_endofpacket        (vga_subsystem_pixel_dma_master_agent_cp_endofpacket),                               \n\t\t.cp_ready              (vga_subsystem_pixel_dma_master_agent_cp_ready),                                     \n\t\t.rp_valid              (vga_subsystem_pixel_dma_master_limiter_rsp_src_valid),                              \n\t\t.rp_data               (vga_subsystem_pixel_dma_master_limiter_rsp_src_data),                               \n\t\t.rp_channel            (vga_subsystem_pixel_dma_master_limiter_rsp_src_channel),                            \n\t\t.rp_startofpacket      (vga_subsystem_pixel_dma_master_limiter_rsp_src_startofpacket),                      \n\t\t.rp_endofpacket        (vga_subsystem_pixel_dma_master_limiter_rsp_src_endofpacket),                        \n\t\t.rp_ready              (vga_subsystem_pixel_dma_master_limiter_rsp_src_ready),                              \n\t\t.av_response           (),                                                                                  \n\t\t.av_writeresponsevalid ()                                                                                   \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (101),\n\t\t.PKT_ORI_BURST_SIZE_L      (99),\n\t\t.PKT_RESPONSE_STATUS_H     (98),\n\t\t.PKT_RESPONSE_STATUS_L     (97),\n\t\t.PKT_BURST_SIZE_H          (67),\n\t\t.PKT_BURST_SIZE_L          (65),\n\t\t.PKT_TRANS_LOCK            (45),\n\t\t.PKT_BEGIN_BURST           (72),\n\t\t.PKT_PROTECTION_H          (92),\n\t\t.PKT_PROTECTION_L          (90),\n\t\t.PKT_BURSTWRAP_H           (64),\n\t\t.PKT_BURSTWRAP_L           (56),\n\t\t.PKT_BYTE_CNT_H            (55),\n\t\t.PKT_BYTE_CNT_L            (47),\n\t\t.PKT_ADDR_H                (40),\n\t\t.PKT_ADDR_L                (9),\n\t\t.PKT_TRANS_COMPRESSED_READ (41),\n\t\t.PKT_TRANS_POSTED          (42),\n\t\t.PKT_TRANS_WRITE           (43),\n\t\t.PKT_TRANS_READ            (44),\n\t\t.PKT_DATA_H                (7),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (8),\n\t\t.PKT_BYTEEN_L              (8),\n\t\t.PKT_SRC_ID_H              (75),\n\t\t.PKT_SRC_ID_L              (74),\n\t\t.PKT_DEST_ID_H             (77),\n\t\t.PKT_DEST_ID_L             (76),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.ST_DATA_W                 (102),\n\t\t.AVS_BURSTCOUNT_W          (1),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) vga_subsystem_char_buffer_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                              \n\t\t.reset                   (SDRAM_reset_reset_bridge_in_reset_reset),                             \n\t\t.m0_address              (vga_subsystem_char_buffer_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (vga_subsystem_char_buffer_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (vga_subsystem_char_buffer_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (vga_subsystem_char_buffer_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (vga_subsystem_char_buffer_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (vga_subsystem_char_buffer_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (vga_subsystem_char_buffer_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (vga_subsystem_char_buffer_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (vga_subsystem_char_buffer_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (vga_subsystem_char_buffer_slave_agent_m0_writedata),                  \n\t\t.m0_write                (vga_subsystem_char_buffer_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (vga_subsystem_char_buffer_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (vga_subsystem_char_buffer_slave_agent_rp_ready),                      \n\t\t.rp_valid                (vga_subsystem_char_buffer_slave_agent_rp_valid),                      \n\t\t.rp_data                 (vga_subsystem_char_buffer_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (vga_subsystem_char_buffer_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (vga_subsystem_char_buffer_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (vga_subsystem_char_buffer_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (vga_subsystem_char_buffer_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (vga_subsystem_char_buffer_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (vga_subsystem_char_buffer_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (vga_subsystem_char_buffer_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (vga_subsystem_char_buffer_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (vga_subsystem_char_buffer_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (vga_subsystem_char_buffer_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (vga_subsystem_char_buffer_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (vga_subsystem_char_buffer_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                       \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                       \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                        \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                       \n\t\t.rdata_fifo_src_ready    (vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                               \n\t\t.m0_writeresponsevalid   (1'b0)                                                                 \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (103),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) vga_subsystem_char_buffer_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                           \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),                          \n\t\t.in_data           (vga_subsystem_char_buffer_slave_agent_rf_source_data),             \n\t\t.in_valid          (vga_subsystem_char_buffer_slave_agent_rf_source_valid),            \n\t\t.in_ready          (vga_subsystem_char_buffer_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (vga_subsystem_char_buffer_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (vga_subsystem_char_buffer_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                            \n\t\t.csr_read          (1'b0),                                                             \n\t\t.csr_write         (1'b0),                                                             \n\t\t.csr_readdata      (),                                                                 \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                             \n\t\t.almost_full_data  (),                                                                 \n\t\t.almost_empty_data (),                                                                 \n\t\t.in_empty          (1'b0),                                                             \n\t\t.out_empty         (),                                                                 \n\t\t.in_error          (1'b0),                                                             \n\t\t.out_error         (),                                                                 \n\t\t.in_channel        (1'b0),                                                             \n\t\t.out_channel       ()                                                                  \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (10),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) vga_subsystem_char_buffer_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                     \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),                    \n\t\t.in_data           (vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                      \n\t\t.csr_read          (1'b0),                                                       \n\t\t.csr_write         (1'b0),                                                       \n\t\t.csr_readdata      (),                                                           \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                       \n\t\t.almost_full_data  (),                                                           \n\t\t.almost_empty_data (),                                                           \n\t\t.in_startofpacket  (1'b0),                                                       \n\t\t.in_endofpacket    (1'b0),                                                       \n\t\t.out_startofpacket (),                                                           \n\t\t.out_endofpacket   (),                                                           \n\t\t.in_empty          (1'b0),                                                       \n\t\t.out_empty         (),                                                           \n\t\t.in_error          (1'b0),                                                       \n\t\t.out_error         (),                                                           \n\t\t.in_channel        (1'b0),                                                       \n\t\t.out_channel       ()                                                            \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (110),\n\t\t.PKT_ORI_BURST_SIZE_L      (108),\n\t\t.PKT_RESPONSE_STATUS_H     (107),\n\t\t.PKT_RESPONSE_STATUS_L     (106),\n\t\t.PKT_BURST_SIZE_H          (76),\n\t\t.PKT_BURST_SIZE_L          (74),\n\t\t.PKT_TRANS_LOCK            (54),\n\t\t.PKT_BEGIN_BURST           (81),\n\t\t.PKT_PROTECTION_H          (101),\n\t\t.PKT_PROTECTION_L          (99),\n\t\t.PKT_BURSTWRAP_H           (73),\n\t\t.PKT_BURSTWRAP_L           (65),\n\t\t.PKT_BYTE_CNT_H            (64),\n\t\t.PKT_BYTE_CNT_L            (56),\n\t\t.PKT_ADDR_H                (49),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_TRANS_COMPRESSED_READ (50),\n\t\t.PKT_TRANS_POSTED          (51),\n\t\t.PKT_TRANS_WRITE           (52),\n\t\t.PKT_TRANS_READ            (53),\n\t\t.PKT_DATA_H                (15),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_SRC_ID_H              (84),\n\t\t.PKT_SRC_ID_L              (83),\n\t\t.PKT_DEST_ID_H             (86),\n\t\t.PKT_DEST_ID_L             (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.ST_DATA_W                 (111),\n\t\t.AVS_BURSTCOUNT_W          (2),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) sdram_s1_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                       \n\t\t.reset                   (SDRAM_reset_reset_bridge_in_reset_reset),      \n\t\t.m0_address              (sdram_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (sdram_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (sdram_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (sdram_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (sdram_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (sdram_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (sdram_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (sdram_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (sdram_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (sdram_s1_agent_m0_writedata),                  \n\t\t.m0_write                (sdram_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (sdram_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (sdram_s1_agent_rp_ready),                      \n\t\t.rp_valid                (sdram_s1_agent_rp_valid),                      \n\t\t.rp_data                 (sdram_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (sdram_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (sdram_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (sdram_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (sdram_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (sdram_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (sdram_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (sdram_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (sdram_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (sdram_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (sdram_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (sdram_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (sdram_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (sdram_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (sdram_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (sdram_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (sdram_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (sdram_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),            \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),            \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),             \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),            \n\t\t.rdata_fifo_src_ready    (sdram_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (sdram_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (sdram_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                        \n\t\t.m0_writeresponsevalid   (1'b0)                                          \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (112),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                    \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),   \n\t\t.in_data           (sdram_s1_agent_rf_source_data),             \n\t\t.in_valid          (sdram_s1_agent_rf_source_valid),            \n\t\t.in_ready          (sdram_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sdram_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sdram_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (sdram_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sdram_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sdram_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sdram_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sdram_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                     \n\t\t.csr_read          (1'b0),                                      \n\t\t.csr_write         (1'b0),                                      \n\t\t.csr_readdata      (),                                          \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),      \n\t\t.almost_full_data  (),                                          \n\t\t.almost_empty_data (),                                          \n\t\t.in_empty          (1'b0),                                      \n\t\t.out_empty         (),                                          \n\t\t.in_error          (1'b0),                                      \n\t\t.out_error         (),                                          \n\t\t.in_channel        (1'b0),                                      \n\t\t.out_channel       ()                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (18),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (3),\n\t\t.USE_MEMORY_BLOCKS   (1),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                  \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (sdram_s1_agent_rdata_fifo_src_data),      \n\t\t.in_valid          (sdram_s1_agent_rdata_fifo_src_valid),     \n\t\t.in_ready          (sdram_s1_agent_rdata_fifo_src_ready),     \n\t\t.out_data          (sdram_s1_agent_rdata_fifo_out_data),      \n\t\t.out_valid         (sdram_s1_agent_rdata_fifo_out_valid),     \n\t\t.out_ready         (sdram_s1_agent_rdata_fifo_out_ready),     \n\t\t.csr_address       (2'b00),                                   \n\t\t.csr_read          (1'b0),                                    \n\t\t.csr_write         (1'b0),                                    \n\t\t.csr_readdata      (),                                        \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),    \n\t\t.almost_full_data  (),                                        \n\t\t.almost_empty_data (),                                        \n\t\t.in_startofpacket  (1'b0),                                    \n\t\t.in_endofpacket    (1'b0),                                    \n\t\t.out_startofpacket (),                                        \n\t\t.out_endofpacket   (),                                        \n\t\t.in_empty          (1'b0),                                    \n\t\t.out_empty         (),                                        \n\t\t.in_error          (1'b0),                                    \n\t\t.out_error         (),                                        \n\t\t.in_channel        (1'b0),                                    \n\t\t.out_channel       ()                                         \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (128),\n\t\t.PKT_ORI_BURST_SIZE_L      (126),\n\t\t.PKT_RESPONSE_STATUS_H     (125),\n\t\t.PKT_RESPONSE_STATUS_L     (124),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_PROTECTION_H          (119),\n\t\t.PKT_PROTECTION_L          (117),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (102),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (104),\n\t\t.PKT_DEST_ID_L             (103),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.ST_DATA_W                 (129),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) onchip_sram_s1_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                             \n\t\t.reset                   (SDRAM_reset_reset_bridge_in_reset_reset),            \n\t\t.m0_address              (onchip_sram_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (onchip_sram_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (onchip_sram_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (onchip_sram_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (onchip_sram_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (onchip_sram_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (onchip_sram_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (onchip_sram_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (onchip_sram_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (onchip_sram_s1_agent_m0_writedata),                  \n\t\t.m0_write                (onchip_sram_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (onchip_sram_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (onchip_sram_s1_agent_rp_ready),                      \n\t\t.rp_valid                (onchip_sram_s1_agent_rp_valid),                      \n\t\t.rp_data                 (onchip_sram_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (onchip_sram_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (onchip_sram_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (onchip_sram_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (onchip_sram_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (onchip_sram_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (onchip_sram_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (onchip_sram_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (onchip_sram_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (onchip_sram_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (onchip_sram_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (onchip_sram_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (onchip_sram_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (onchip_sram_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (onchip_sram_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (onchip_sram_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (onchip_sram_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (onchip_sram_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                  \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                  \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                   \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                  \n\t\t.rdata_fifo_src_ready    (onchip_sram_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (onchip_sram_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (onchip_sram_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (130),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_sram_s1_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                          \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),         \n\t\t.in_data           (onchip_sram_s1_agent_rf_source_data),             \n\t\t.in_valid          (onchip_sram_s1_agent_rf_source_valid),            \n\t\t.in_ready          (onchip_sram_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (onchip_sram_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (onchip_sram_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (onchip_sram_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (onchip_sram_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (onchip_sram_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (onchip_sram_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (onchip_sram_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                           \n\t\t.csr_read          (1'b0),                                            \n\t\t.csr_write         (1'b0),                                            \n\t\t.csr_readdata      (),                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),            \n\t\t.almost_full_data  (),                                                \n\t\t.almost_empty_data (),                                                \n\t\t.in_empty          (1'b0),                                            \n\t\t.out_empty         (),                                                \n\t\t.in_error          (1'b0),                                            \n\t\t.out_error         (),                                                \n\t\t.in_channel        (1'b0),                                            \n\t\t.out_channel       ()                                                 \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_sram_s1_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                    \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),   \n\t\t.in_data           (onchip_sram_s1_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (onchip_sram_s1_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (onchip_sram_s1_agent_rdata_fifo_src_ready), \n\t\t.out_data          (onchip_sram_s1_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (onchip_sram_s1_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (onchip_sram_s1_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                     \n\t\t.csr_read          (1'b0),                                      \n\t\t.csr_write         (1'b0),                                      \n\t\t.csr_readdata      (),                                          \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),      \n\t\t.almost_full_data  (),                                          \n\t\t.almost_empty_data (),                                          \n\t\t.in_startofpacket  (1'b0),                                      \n\t\t.in_endofpacket    (1'b0),                                      \n\t\t.out_startofpacket (),                                          \n\t\t.out_endofpacket   (),                                          \n\t\t.in_empty          (1'b0),                                      \n\t\t.out_empty         (),                                          \n\t\t.in_error          (1'b0),                                      \n\t\t.out_error         (),                                          \n\t\t.in_channel        (1'b0),                                      \n\t\t.out_channel       ()                                           \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (128),\n\t\t.PKT_ORI_BURST_SIZE_L      (126),\n\t\t.PKT_RESPONSE_STATUS_H     (125),\n\t\t.PKT_RESPONSE_STATUS_L     (124),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_PROTECTION_H          (119),\n\t\t.PKT_PROTECTION_L          (117),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (102),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (104),\n\t\t.PKT_DEST_ID_L             (103),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.ST_DATA_W                 (129),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) onchip_sram_s2_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                             \n\t\t.reset                   (SDRAM_reset_reset_bridge_in_reset_reset),            \n\t\t.m0_address              (onchip_sram_s2_agent_m0_address),                    \n\t\t.m0_burstcount           (onchip_sram_s2_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (onchip_sram_s2_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (onchip_sram_s2_agent_m0_debugaccess),                \n\t\t.m0_lock                 (onchip_sram_s2_agent_m0_lock),                       \n\t\t.m0_readdata             (onchip_sram_s2_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (onchip_sram_s2_agent_m0_readdatavalid),              \n\t\t.m0_read                 (onchip_sram_s2_agent_m0_read),                       \n\t\t.m0_waitrequest          (onchip_sram_s2_agent_m0_waitrequest),                \n\t\t.m0_writedata            (onchip_sram_s2_agent_m0_writedata),                  \n\t\t.m0_write                (onchip_sram_s2_agent_m0_write),                      \n\t\t.rp_endofpacket          (onchip_sram_s2_agent_rp_endofpacket),                \n\t\t.rp_ready                (onchip_sram_s2_agent_rp_ready),                      \n\t\t.rp_valid                (onchip_sram_s2_agent_rp_valid),                      \n\t\t.rp_data                 (onchip_sram_s2_agent_rp_data),                       \n\t\t.rp_startofpacket        (onchip_sram_s2_agent_rp_startofpacket),              \n\t\t.cp_ready                (onchip_sram_s2_burst_adapter_source0_ready),         \n\t\t.cp_valid                (onchip_sram_s2_burst_adapter_source0_valid),         \n\t\t.cp_data                 (onchip_sram_s2_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (onchip_sram_s2_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (onchip_sram_s2_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (onchip_sram_s2_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (onchip_sram_s2_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (onchip_sram_s2_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (onchip_sram_s2_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (onchip_sram_s2_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (onchip_sram_s2_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (onchip_sram_s2_agent_rf_source_ready),               \n\t\t.rf_source_valid         (onchip_sram_s2_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (onchip_sram_s2_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (onchip_sram_s2_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (onchip_sram_s2_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                  \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                  \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                   \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                  \n\t\t.rdata_fifo_src_ready    (onchip_sram_s2_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (onchip_sram_s2_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (onchip_sram_s2_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (130),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_sram_s2_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                          \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),         \n\t\t.in_data           (onchip_sram_s2_agent_rf_source_data),             \n\t\t.in_valid          (onchip_sram_s2_agent_rf_source_valid),            \n\t\t.in_ready          (onchip_sram_s2_agent_rf_source_ready),            \n\t\t.in_startofpacket  (onchip_sram_s2_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (onchip_sram_s2_agent_rf_source_endofpacket),      \n\t\t.out_data          (onchip_sram_s2_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (onchip_sram_s2_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (onchip_sram_s2_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (onchip_sram_s2_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (onchip_sram_s2_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                           \n\t\t.csr_read          (1'b0),                                            \n\t\t.csr_write         (1'b0),                                            \n\t\t.csr_readdata      (),                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),            \n\t\t.almost_full_data  (),                                                \n\t\t.almost_empty_data (),                                                \n\t\t.in_empty          (1'b0),                                            \n\t\t.out_empty         (),                                                \n\t\t.in_error          (1'b0),                                            \n\t\t.out_error         (),                                                \n\t\t.in_channel        (1'b0),                                            \n\t\t.out_channel       ()                                                 \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_sram_s2_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                    \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),   \n\t\t.in_data           (onchip_sram_s2_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (onchip_sram_s2_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (onchip_sram_s2_agent_rdata_fifo_src_ready), \n\t\t.out_data          (onchip_sram_s2_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (onchip_sram_s2_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (onchip_sram_s2_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                     \n\t\t.csr_read          (1'b0),                                      \n\t\t.csr_write         (1'b0),                                      \n\t\t.csr_readdata      (),                                          \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),      \n\t\t.almost_full_data  (),                                          \n\t\t.almost_empty_data (),                                          \n\t\t.in_startofpacket  (1'b0),                                      \n\t\t.in_endofpacket    (1'b0),                                      \n\t\t.out_startofpacket (),                                          \n\t\t.out_endofpacket   (),                                          \n\t\t.in_empty          (1'b0),                                      \n\t\t.out_empty         (),                                          \n\t\t.in_error          (1'b0),                                      \n\t\t.out_error         (),                                          \n\t\t.in_channel        (1'b0),                                      \n\t\t.out_channel       ()                                           \n\t);\n\n\tComputer_System_mm_interconnect_1_router router (\n\t\t.sink_ready         (arm_a9_hps_h2f_axi_master_agent_write_cp_ready),                        \n\t\t.sink_valid         (arm_a9_hps_h2f_axi_master_agent_write_cp_valid),                        \n\t\t.sink_data          (arm_a9_hps_h2f_axi_master_agent_write_cp_data),                         \n\t\t.sink_startofpacket (arm_a9_hps_h2f_axi_master_agent_write_cp_startofpacket),                \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_axi_master_agent_write_cp_endofpacket),                  \n\t\t.clk                (System_PLL_sys_clk_clk),                                                \n\t\t.reset              (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_src_ready),                                                      \n\t\t.src_valid          (router_src_valid),                                                      \n\t\t.src_data           (router_src_data),                                                       \n\t\t.src_channel        (router_src_channel),                                                    \n\t\t.src_startofpacket  (router_src_startofpacket),                                              \n\t\t.src_endofpacket    (router_src_endofpacket)                                                 \n\t);\n\n\tComputer_System_mm_interconnect_1_router router_001 (\n\t\t.sink_ready         (arm_a9_hps_h2f_axi_master_agent_read_cp_ready),                         \n\t\t.sink_valid         (arm_a9_hps_h2f_axi_master_agent_read_cp_valid),                         \n\t\t.sink_data          (arm_a9_hps_h2f_axi_master_agent_read_cp_data),                          \n\t\t.sink_startofpacket (arm_a9_hps_h2f_axi_master_agent_read_cp_startofpacket),                 \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_axi_master_agent_read_cp_endofpacket),                   \n\t\t.clk                (System_PLL_sys_clk_clk),                                                \n\t\t.reset              (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_001_src_ready),                                                  \n\t\t.src_valid          (router_001_src_valid),                                                  \n\t\t.src_data           (router_001_src_data),                                                   \n\t\t.src_channel        (router_001_src_channel),                                                \n\t\t.src_startofpacket  (router_001_src_startofpacket),                                          \n\t\t.src_endofpacket    (router_001_src_endofpacket)                                             \n\t);\n\n\tComputer_System_mm_interconnect_1_router_002 router_002 (\n\t\t.sink_ready         (vga_subsystem_pixel_dma_master_agent_cp_ready),         \n\t\t.sink_valid         (vga_subsystem_pixel_dma_master_agent_cp_valid),         \n\t\t.sink_data          (vga_subsystem_pixel_dma_master_agent_cp_data),          \n\t\t.sink_startofpacket (vga_subsystem_pixel_dma_master_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (vga_subsystem_pixel_dma_master_agent_cp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset),               \n\t\t.src_ready          (router_002_src_ready),                                  \n\t\t.src_valid          (router_002_src_valid),                                  \n\t\t.src_data           (router_002_src_data),                                   \n\t\t.src_channel        (router_002_src_channel),                                \n\t\t.src_startofpacket  (router_002_src_startofpacket),                          \n\t\t.src_endofpacket    (router_002_src_endofpacket)                             \n\t);\n\n\tComputer_System_mm_interconnect_1_router_003 router_003 (\n\t\t.sink_ready         (vga_subsystem_char_buffer_slave_agent_rp_ready),         \n\t\t.sink_valid         (vga_subsystem_char_buffer_slave_agent_rp_valid),         \n\t\t.sink_data          (vga_subsystem_char_buffer_slave_agent_rp_data),          \n\t\t.sink_startofpacket (vga_subsystem_char_buffer_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (vga_subsystem_char_buffer_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                 \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset),                \n\t\t.src_ready          (router_003_src_ready),                                   \n\t\t.src_valid          (router_003_src_valid),                                   \n\t\t.src_data           (router_003_src_data),                                    \n\t\t.src_channel        (router_003_src_channel),                                 \n\t\t.src_startofpacket  (router_003_src_startofpacket),                           \n\t\t.src_endofpacket    (router_003_src_endofpacket)                              \n\t);\n\n\tComputer_System_mm_interconnect_1_router_004 router_004 (\n\t\t.sink_ready         (sdram_s1_agent_rp_ready),                 \n\t\t.sink_valid         (sdram_s1_agent_rp_valid),                 \n\t\t.sink_data          (sdram_s1_agent_rp_data),                  \n\t\t.sink_startofpacket (sdram_s1_agent_rp_startofpacket),         \n\t\t.sink_endofpacket   (sdram_s1_agent_rp_endofpacket),           \n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_004_src_ready),                    \n\t\t.src_valid          (router_004_src_valid),                    \n\t\t.src_data           (router_004_src_data),                     \n\t\t.src_channel        (router_004_src_channel),                  \n\t\t.src_startofpacket  (router_004_src_startofpacket),            \n\t\t.src_endofpacket    (router_004_src_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_1_router_005 router_005 (\n\t\t.sink_ready         (onchip_sram_s1_agent_rp_ready),           \n\t\t.sink_valid         (onchip_sram_s1_agent_rp_valid),           \n\t\t.sink_data          (onchip_sram_s1_agent_rp_data),            \n\t\t.sink_startofpacket (onchip_sram_s1_agent_rp_startofpacket),   \n\t\t.sink_endofpacket   (onchip_sram_s1_agent_rp_endofpacket),     \n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_005_src_ready),                    \n\t\t.src_valid          (router_005_src_valid),                    \n\t\t.src_data           (router_005_src_data),                     \n\t\t.src_channel        (router_005_src_channel),                  \n\t\t.src_startofpacket  (router_005_src_startofpacket),            \n\t\t.src_endofpacket    (router_005_src_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_1_router_006 router_006 (\n\t\t.sink_ready         (onchip_sram_s2_agent_rp_ready),           \n\t\t.sink_valid         (onchip_sram_s2_agent_rp_valid),           \n\t\t.sink_data          (onchip_sram_s2_agent_rp_data),            \n\t\t.sink_startofpacket (onchip_sram_s2_agent_rp_startofpacket),   \n\t\t.sink_endofpacket   (onchip_sram_s2_agent_rp_endofpacket),     \n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_006_src_ready),                    \n\t\t.src_valid          (router_006_src_valid),                    \n\t\t.src_data           (router_006_src_data),                     \n\t\t.src_channel        (router_006_src_channel),                  \n\t\t.src_startofpacket  (router_006_src_startofpacket),            \n\t\t.src_endofpacket    (router_006_src_endofpacket)               \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (212),\n\t\t.PKT_DEST_ID_L             (211),\n\t\t.PKT_SRC_ID_H              (210),\n\t\t.PKT_SRC_ID_L              (209),\n\t\t.PKT_BYTE_CNT_H            (190),\n\t\t.PKT_BYTE_CNT_L            (182),\n\t\t.PKT_BYTEEN_H              (143),\n\t\t.PKT_BYTEEN_L              (128),\n\t\t.PKT_TRANS_POSTED          (177),\n\t\t.PKT_TRANS_WRITE           (178),\n\t\t.MAX_OUTSTANDING_RESPONSES (9),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.VALID_WIDTH               (4),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) arm_a9_hps_h2f_axi_master_wr_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                \n\t\t.reset                  (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (router_src_ready),                                                      \n\t\t.cmd_sink_valid         (router_src_valid),                                                      \n\t\t.cmd_sink_data          (router_src_data),                                                       \n\t\t.cmd_sink_channel       (router_src_channel),                                                    \n\t\t.cmd_sink_startofpacket (router_src_startofpacket),                                              \n\t\t.cmd_sink_endofpacket   (router_src_endofpacket),                                                \n\t\t.cmd_src_ready          (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_ready),                    \n\t\t.cmd_src_data           (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_data),                     \n\t\t.cmd_src_channel        (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_channel),                  \n\t\t.cmd_src_startofpacket  (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_startofpacket),            \n\t\t.cmd_src_endofpacket    (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_endofpacket),              \n\t\t.rsp_sink_ready         (rsp_mux_src_ready),                                                     \n\t\t.rsp_sink_valid         (rsp_mux_src_valid),                                                     \n\t\t.rsp_sink_channel       (rsp_mux_src_channel),                                                   \n\t\t.rsp_sink_data          (rsp_mux_src_data),                                                      \n\t\t.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                             \n\t\t.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                               \n\t\t.rsp_src_ready          (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_ready),                    \n\t\t.rsp_src_valid          (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_valid),                    \n\t\t.rsp_src_data           (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_data),                     \n\t\t.rsp_src_channel        (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_channel),                  \n\t\t.rsp_src_startofpacket  (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_startofpacket),            \n\t\t.rsp_src_endofpacket    (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_endofpacket),              \n\t\t.cmd_src_valid          (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_valid_data)                    \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (212),\n\t\t.PKT_DEST_ID_L             (211),\n\t\t.PKT_SRC_ID_H              (210),\n\t\t.PKT_SRC_ID_L              (209),\n\t\t.PKT_BYTE_CNT_H            (190),\n\t\t.PKT_BYTE_CNT_L            (182),\n\t\t.PKT_BYTEEN_H              (143),\n\t\t.PKT_BYTEEN_L              (128),\n\t\t.PKT_TRANS_POSTED          (177),\n\t\t.PKT_TRANS_WRITE           (178),\n\t\t.MAX_OUTSTANDING_RESPONSES (9),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.VALID_WIDTH               (4),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) arm_a9_hps_h2f_axi_master_rd_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                \n\t\t.reset                  (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (router_001_src_ready),                                                  \n\t\t.cmd_sink_valid         (router_001_src_valid),                                                  \n\t\t.cmd_sink_data          (router_001_src_data),                                                   \n\t\t.cmd_sink_channel       (router_001_src_channel),                                                \n\t\t.cmd_sink_startofpacket (router_001_src_startofpacket),                                          \n\t\t.cmd_sink_endofpacket   (router_001_src_endofpacket),                                            \n\t\t.cmd_src_ready          (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_ready),                    \n\t\t.cmd_src_data           (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_data),                     \n\t\t.cmd_src_channel        (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_channel),                  \n\t\t.cmd_src_startofpacket  (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_startofpacket),            \n\t\t.cmd_src_endofpacket    (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_endofpacket),              \n\t\t.rsp_sink_ready         (rsp_mux_001_src_ready),                                                 \n\t\t.rsp_sink_valid         (rsp_mux_001_src_valid),                                                 \n\t\t.rsp_sink_channel       (rsp_mux_001_src_channel),                                               \n\t\t.rsp_sink_data          (rsp_mux_001_src_data),                                                  \n\t\t.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                                         \n\t\t.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                           \n\t\t.rsp_src_ready          (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_ready),                    \n\t\t.rsp_src_valid          (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_valid),                    \n\t\t.rsp_src_data           (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_data),                     \n\t\t.rsp_src_channel        (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_channel),                  \n\t\t.rsp_src_startofpacket  (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_startofpacket),            \n\t\t.rsp_src_endofpacket    (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_endofpacket),              \n\t\t.cmd_src_valid          (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_valid_data)                    \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (77),\n\t\t.PKT_DEST_ID_L             (76),\n\t\t.PKT_SRC_ID_H              (75),\n\t\t.PKT_SRC_ID_L              (74),\n\t\t.PKT_BYTE_CNT_H            (55),\n\t\t.PKT_BYTE_CNT_L            (47),\n\t\t.PKT_BYTEEN_H              (8),\n\t\t.PKT_BYTEEN_L              (8),\n\t\t.PKT_TRANS_POSTED          (42),\n\t\t.PKT_TRANS_WRITE           (43),\n\t\t.MAX_OUTSTANDING_RESPONSES (9),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.VALID_WIDTH               (4),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) vga_subsystem_pixel_dma_master_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                       \n\t\t.reset                  (SDRAM_reset_reset_bridge_in_reset_reset),                      \n\t\t.cmd_sink_ready         (router_002_src_ready),                                         \n\t\t.cmd_sink_valid         (router_002_src_valid),                                         \n\t\t.cmd_sink_data          (router_002_src_data),                                          \n\t\t.cmd_sink_channel       (router_002_src_channel),                                       \n\t\t.cmd_sink_startofpacket (router_002_src_startofpacket),                                 \n\t\t.cmd_sink_endofpacket   (router_002_src_endofpacket),                                   \n\t\t.cmd_src_ready          (vga_subsystem_pixel_dma_master_limiter_cmd_src_ready),         \n\t\t.cmd_src_data           (vga_subsystem_pixel_dma_master_limiter_cmd_src_data),          \n\t\t.cmd_src_channel        (vga_subsystem_pixel_dma_master_limiter_cmd_src_channel),       \n\t\t.cmd_src_startofpacket  (vga_subsystem_pixel_dma_master_limiter_cmd_src_startofpacket), \n\t\t.cmd_src_endofpacket    (vga_subsystem_pixel_dma_master_limiter_cmd_src_endofpacket),   \n\t\t.rsp_sink_ready         (rsp_mux_002_src_ready),                                        \n\t\t.rsp_sink_valid         (rsp_mux_002_src_valid),                                        \n\t\t.rsp_sink_channel       (rsp_mux_002_src_channel),                                      \n\t\t.rsp_sink_data          (rsp_mux_002_src_data),                                         \n\t\t.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                                \n\t\t.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                                  \n\t\t.rsp_src_ready          (vga_subsystem_pixel_dma_master_limiter_rsp_src_ready),         \n\t\t.rsp_src_valid          (vga_subsystem_pixel_dma_master_limiter_rsp_src_valid),         \n\t\t.rsp_src_data           (vga_subsystem_pixel_dma_master_limiter_rsp_src_data),          \n\t\t.rsp_src_channel        (vga_subsystem_pixel_dma_master_limiter_rsp_src_channel),       \n\t\t.rsp_src_startofpacket  (vga_subsystem_pixel_dma_master_limiter_rsp_src_startofpacket), \n\t\t.rsp_src_endofpacket    (vga_subsystem_pixel_dma_master_limiter_rsp_src_endofpacket),   \n\t\t.cmd_src_valid          (vga_subsystem_pixel_dma_master_limiter_cmd_valid_data)         \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (40),\n\t\t.PKT_ADDR_L                (9),\n\t\t.PKT_BEGIN_BURST           (72),\n\t\t.PKT_BYTE_CNT_H            (55),\n\t\t.PKT_BYTE_CNT_L            (47),\n\t\t.PKT_BYTEEN_H              (8),\n\t\t.PKT_BYTEEN_L              (8),\n\t\t.PKT_BURST_SIZE_H          (67),\n\t\t.PKT_BURST_SIZE_L          (65),\n\t\t.PKT_BURST_TYPE_H          (69),\n\t\t.PKT_BURST_TYPE_L          (68),\n\t\t.PKT_BURSTWRAP_H           (64),\n\t\t.PKT_BURSTWRAP_L           (56),\n\t\t.PKT_TRANS_COMPRESSED_READ (41),\n\t\t.PKT_TRANS_WRITE           (43),\n\t\t.PKT_TRANS_READ            (44),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.OUT_BYTE_CNT_H            (47),\n\t\t.OUT_BURSTWRAP_H           (64),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) vga_subsystem_char_buffer_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                              \n\t\t.reset                 (SDRAM_reset_reset_bridge_in_reset_reset),                             \n\t\t.sink0_valid           (cmd_mux_src_valid),                                                   \n\t\t.sink0_data            (cmd_mux_src_data),                                                    \n\t\t.sink0_channel         (cmd_mux_src_channel),                                                 \n\t\t.sink0_startofpacket   (cmd_mux_src_startofpacket),                                           \n\t\t.sink0_endofpacket     (cmd_mux_src_endofpacket),                                             \n\t\t.sink0_ready           (cmd_mux_src_ready),                                                   \n\t\t.source0_valid         (vga_subsystem_char_buffer_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (vga_subsystem_char_buffer_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (vga_subsystem_char_buffer_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (vga_subsystem_char_buffer_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (vga_subsystem_char_buffer_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (vga_subsystem_char_buffer_slave_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (49),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_BEGIN_BURST           (81),\n\t\t.PKT_BYTE_CNT_H            (64),\n\t\t.PKT_BYTE_CNT_L            (56),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_BURST_SIZE_H          (76),\n\t\t.PKT_BURST_SIZE_L          (74),\n\t\t.PKT_BURST_TYPE_H          (78),\n\t\t.PKT_BURST_TYPE_L          (77),\n\t\t.PKT_BURSTWRAP_H           (73),\n\t\t.PKT_BURSTWRAP_L           (65),\n\t\t.PKT_TRANS_COMPRESSED_READ (50),\n\t\t.PKT_TRANS_WRITE           (52),\n\t\t.PKT_TRANS_READ            (53),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (111),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.OUT_BYTE_CNT_H            (57),\n\t\t.OUT_BURSTWRAP_H           (73),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) sdram_s1_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                       \n\t\t.reset                 (SDRAM_reset_reset_bridge_in_reset_reset),      \n\t\t.sink0_valid           (cmd_mux_001_src_valid),                        \n\t\t.sink0_data            (cmd_mux_001_src_data),                         \n\t\t.sink0_channel         (cmd_mux_001_src_channel),                      \n\t\t.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                \n\t\t.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                  \n\t\t.sink0_ready           (cmd_mux_001_src_ready),                        \n\t\t.source0_valid         (sdram_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (sdram_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (sdram_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (sdram_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (sdram_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (sdram_s1_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (129),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) onchip_sram_s1_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                             \n\t\t.reset                 (SDRAM_reset_reset_bridge_in_reset_reset),            \n\t\t.sink0_valid           (cmd_mux_002_src_valid),                              \n\t\t.sink0_data            (cmd_mux_002_src_data),                               \n\t\t.sink0_channel         (cmd_mux_002_src_channel),                            \n\t\t.sink0_startofpacket   (cmd_mux_002_src_startofpacket),                      \n\t\t.sink0_endofpacket     (cmd_mux_002_src_endofpacket),                        \n\t\t.sink0_ready           (cmd_mux_002_src_ready),                              \n\t\t.source0_valid         (onchip_sram_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (onchip_sram_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (onchip_sram_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (onchip_sram_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (onchip_sram_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (onchip_sram_s1_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (129),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (0),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (511),\n\t\t.BURSTWRAP_CONST_VALUE     (511),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) onchip_sram_s2_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                             \n\t\t.reset                 (SDRAM_reset_reset_bridge_in_reset_reset),            \n\t\t.sink0_valid           (cmd_mux_003_src_valid),                              \n\t\t.sink0_data            (cmd_mux_003_src_data),                               \n\t\t.sink0_channel         (cmd_mux_003_src_channel),                            \n\t\t.sink0_startofpacket   (cmd_mux_003_src_startofpacket),                      \n\t\t.sink0_endofpacket     (cmd_mux_003_src_endofpacket),                        \n\t\t.sink0_ready           (cmd_mux_003_src_ready),                              \n\t\t.source0_valid         (onchip_sram_s2_burst_adapter_source0_valid),         \n\t\t.source0_data          (onchip_sram_s2_burst_adapter_source0_data),          \n\t\t.source0_channel       (onchip_sram_s2_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (onchip_sram_s2_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (onchip_sram_s2_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (onchip_sram_s2_burst_adapter_source0_ready)          \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_demux cmd_demux (\n\t\t.clk                (System_PLL_sys_clk_clk),                                                \n\t\t.reset              (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_ready),                    \n\t\t.sink_channel       (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_channel),                  \n\t\t.sink_data          (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_data),                     \n\t\t.sink_startofpacket (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_startofpacket),            \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_endofpacket),              \n\t\t.sink_valid         (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_valid_data),                   \n\t\t.src0_ready         (cmd_demux_src0_ready),                                                  \n\t\t.src0_valid         (cmd_demux_src0_valid),                                                  \n\t\t.src0_data          (cmd_demux_src0_data),                                                   \n\t\t.src0_channel       (cmd_demux_src0_channel),                                                \n\t\t.src0_startofpacket (cmd_demux_src0_startofpacket),                                          \n\t\t.src0_endofpacket   (cmd_demux_src0_endofpacket),                                            \n\t\t.src1_ready         (cmd_demux_src1_ready),                                                  \n\t\t.src1_valid         (cmd_demux_src1_valid),                                                  \n\t\t.src1_data          (cmd_demux_src1_data),                                                   \n\t\t.src1_channel       (cmd_demux_src1_channel),                                                \n\t\t.src1_startofpacket (cmd_demux_src1_startofpacket),                                          \n\t\t.src1_endofpacket   (cmd_demux_src1_endofpacket),                                            \n\t\t.src2_ready         (cmd_demux_src2_ready),                                                  \n\t\t.src2_valid         (cmd_demux_src2_valid),                                                  \n\t\t.src2_data          (cmd_demux_src2_data),                                                   \n\t\t.src2_channel       (cmd_demux_src2_channel),                                                \n\t\t.src2_startofpacket (cmd_demux_src2_startofpacket),                                          \n\t\t.src2_endofpacket   (cmd_demux_src2_endofpacket)                                             \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_demux cmd_demux_001 (\n\t\t.clk                (System_PLL_sys_clk_clk),                                                \n\t\t.reset              (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_ready),                    \n\t\t.sink_channel       (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_channel),                  \n\t\t.sink_data          (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_data),                     \n\t\t.sink_startofpacket (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_startofpacket),            \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_endofpacket),              \n\t\t.sink_valid         (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_valid_data),                   \n\t\t.src0_ready         (cmd_demux_001_src0_ready),                                              \n\t\t.src0_valid         (cmd_demux_001_src0_valid),                                              \n\t\t.src0_data          (cmd_demux_001_src0_data),                                               \n\t\t.src0_channel       (cmd_demux_001_src0_channel),                                            \n\t\t.src0_startofpacket (cmd_demux_001_src0_startofpacket),                                      \n\t\t.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                                        \n\t\t.src1_ready         (cmd_demux_001_src1_ready),                                              \n\t\t.src1_valid         (cmd_demux_001_src1_valid),                                              \n\t\t.src1_data          (cmd_demux_001_src1_data),                                               \n\t\t.src1_channel       (cmd_demux_001_src1_channel),                                            \n\t\t.src1_startofpacket (cmd_demux_001_src1_startofpacket),                                      \n\t\t.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                                        \n\t\t.src2_ready         (cmd_demux_001_src2_ready),                                              \n\t\t.src2_valid         (cmd_demux_001_src2_valid),                                              \n\t\t.src2_data          (cmd_demux_001_src2_data),                                               \n\t\t.src2_channel       (cmd_demux_001_src2_channel),                                            \n\t\t.src2_startofpacket (cmd_demux_001_src2_startofpacket),                                      \n\t\t.src2_endofpacket   (cmd_demux_001_src2_endofpacket)                                         \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_demux_002 cmd_demux_002 (\n\t\t.clk                (System_PLL_sys_clk_clk),                                       \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset),                      \n\t\t.sink_ready         (vga_subsystem_pixel_dma_master_limiter_cmd_src_ready),         \n\t\t.sink_channel       (vga_subsystem_pixel_dma_master_limiter_cmd_src_channel),       \n\t\t.sink_data          (vga_subsystem_pixel_dma_master_limiter_cmd_src_data),          \n\t\t.sink_startofpacket (vga_subsystem_pixel_dma_master_limiter_cmd_src_startofpacket), \n\t\t.sink_endofpacket   (vga_subsystem_pixel_dma_master_limiter_cmd_src_endofpacket),   \n\t\t.sink_valid         (vga_subsystem_pixel_dma_master_limiter_cmd_valid_data),        \n\t\t.src0_ready         (cmd_demux_002_src0_ready),                                     \n\t\t.src0_valid         (cmd_demux_002_src0_valid),                                     \n\t\t.src0_data          (cmd_demux_002_src0_data),                                      \n\t\t.src0_channel       (cmd_demux_002_src0_channel),                                   \n\t\t.src0_startofpacket (cmd_demux_002_src0_startofpacket),                             \n\t\t.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                               \n\t\t.src1_ready         (cmd_demux_002_src1_ready),                                     \n\t\t.src1_valid         (cmd_demux_002_src1_valid),                                     \n\t\t.src1_data          (cmd_demux_002_src1_data),                                      \n\t\t.src1_channel       (cmd_demux_002_src1_channel),                                   \n\t\t.src1_startofpacket (cmd_demux_002_src1_startofpacket),                             \n\t\t.src1_endofpacket   (cmd_demux_002_src1_endofpacket)                                \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_mux cmd_mux (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset               (SDRAM_reset_reset_bridge_in_reset_reset),                                                             \n\t\t.src_ready           (cmd_mux_src_ready),                                                                                   \n\t\t.src_valid           (cmd_mux_src_valid),                                                                                   \n\t\t.src_data            (cmd_mux_src_data),                                                                                    \n\t\t.src_channel         (cmd_mux_src_channel),                                                                                 \n\t\t.src_startofpacket   (cmd_mux_src_startofpacket),                                                                           \n\t\t.src_endofpacket     (cmd_mux_src_endofpacket),                                                                             \n\t\t.sink0_ready         (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_ready),         \n\t\t.sink0_valid         (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_valid),         \n\t\t.sink0_channel       (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_channel),       \n\t\t.sink0_data          (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_data),          \n\t\t.sink0_startofpacket (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_startofpacket), \n\t\t.sink0_endofpacket   (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_endofpacket),   \n\t\t.sink1_ready         (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_ready),         \n\t\t.sink1_valid         (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_valid),         \n\t\t.sink1_channel       (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_channel),       \n\t\t.sink1_data          (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_data),          \n\t\t.sink1_startofpacket (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_startofpacket), \n\t\t.sink1_endofpacket   (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_endofpacket)    \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_mux_001 cmd_mux_001 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                         \n\t\t.reset               (SDRAM_reset_reset_bridge_in_reset_reset),                                        \n\t\t.src_ready           (cmd_mux_001_src_ready),                                                          \n\t\t.src_valid           (cmd_mux_001_src_valid),                                                          \n\t\t.src_data            (cmd_mux_001_src_data),                                                           \n\t\t.src_channel         (cmd_mux_001_src_channel),                                                        \n\t\t.src_startofpacket   (cmd_mux_001_src_startofpacket),                                                  \n\t\t.src_endofpacket     (cmd_mux_001_src_endofpacket),                                                    \n\t\t.sink0_ready         (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_ready),           \n\t\t.sink0_valid         (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_valid),           \n\t\t.sink0_channel       (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_channel),         \n\t\t.sink0_data          (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_data),            \n\t\t.sink0_startofpacket (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_startofpacket),   \n\t\t.sink0_endofpacket   (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_endofpacket),     \n\t\t.sink1_ready         (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_ready),           \n\t\t.sink1_valid         (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_valid),           \n\t\t.sink1_channel       (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_channel),         \n\t\t.sink1_data          (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_data),            \n\t\t.sink1_startofpacket (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_startofpacket),   \n\t\t.sink1_endofpacket   (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_endofpacket),     \n\t\t.sink2_ready         (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_ready),         \n\t\t.sink2_valid         (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_valid),         \n\t\t.sink2_channel       (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_channel),       \n\t\t.sink2_data          (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_data),          \n\t\t.sink2_startofpacket (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.sink2_endofpacket   (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_endofpacket)    \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_mux_002 cmd_mux_002 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                             \n\t\t.reset               (SDRAM_reset_reset_bridge_in_reset_reset),                                            \n\t\t.src_ready           (cmd_mux_002_src_ready),                                                              \n\t\t.src_valid           (cmd_mux_002_src_valid),                                                              \n\t\t.src_data            (cmd_mux_002_src_data),                                                               \n\t\t.src_channel         (cmd_mux_002_src_channel),                                                            \n\t\t.src_startofpacket   (cmd_mux_002_src_startofpacket),                                                      \n\t\t.src_endofpacket     (cmd_mux_002_src_endofpacket),                                                        \n\t\t.sink0_ready         (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_ready),         \n\t\t.sink0_valid         (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_valid),         \n\t\t.sink0_channel       (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_channel),       \n\t\t.sink0_data          (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_data),          \n\t\t.sink0_startofpacket (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.sink0_endofpacket   (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.sink1_ready         (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_ready),         \n\t\t.sink1_valid         (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_valid),         \n\t\t.sink1_channel       (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_channel),       \n\t\t.sink1_data          (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_data),          \n\t\t.sink1_startofpacket (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.sink1_endofpacket   (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_endofpacket)    \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_mux_003 cmd_mux_003 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                               \n\t\t.reset               (SDRAM_reset_reset_bridge_in_reset_reset),                                              \n\t\t.src_ready           (cmd_mux_003_src_ready),                                                                \n\t\t.src_valid           (cmd_mux_003_src_valid),                                                                \n\t\t.src_data            (cmd_mux_003_src_data),                                                                 \n\t\t.src_channel         (cmd_mux_003_src_channel),                                                              \n\t\t.src_startofpacket   (cmd_mux_003_src_startofpacket),                                                        \n\t\t.src_endofpacket     (cmd_mux_003_src_endofpacket),                                                          \n\t\t.sink0_ready         (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_ready),         \n\t\t.sink0_valid         (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_valid),         \n\t\t.sink0_channel       (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_channel),       \n\t\t.sink0_data          (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_data),          \n\t\t.sink0_startofpacket (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_startofpacket), \n\t\t.sink0_endofpacket   (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_endofpacket)    \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_demux rsp_demux (\n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_003_src_ready),                    \n\t\t.sink_channel       (router_003_src_channel),                  \n\t\t.sink_data          (router_003_src_data),                     \n\t\t.sink_startofpacket (router_003_src_startofpacket),            \n\t\t.sink_endofpacket   (router_003_src_endofpacket),              \n\t\t.sink_valid         (router_003_src_valid),                    \n\t\t.src0_ready         (rsp_demux_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_src0_valid),                    \n\t\t.src0_data          (rsp_demux_src0_data),                     \n\t\t.src0_channel       (rsp_demux_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_src1_valid),                    \n\t\t.src1_data          (rsp_demux_src1_data),                     \n\t\t.src1_channel       (rsp_demux_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_demux_001 rsp_demux_001 (\n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_004_src_ready),                    \n\t\t.sink_channel       (router_004_src_channel),                  \n\t\t.sink_data          (router_004_src_data),                     \n\t\t.sink_startofpacket (router_004_src_startofpacket),            \n\t\t.sink_endofpacket   (router_004_src_endofpacket),              \n\t\t.sink_valid         (router_004_src_valid),                    \n\t\t.src0_ready         (rsp_demux_001_src0_ready),                \n\t\t.src0_valid         (rsp_demux_001_src0_valid),                \n\t\t.src0_data          (rsp_demux_001_src0_data),                 \n\t\t.src0_channel       (rsp_demux_001_src0_channel),              \n\t\t.src0_startofpacket (rsp_demux_001_src0_startofpacket),        \n\t\t.src0_endofpacket   (rsp_demux_001_src0_endofpacket),          \n\t\t.src1_ready         (rsp_demux_001_src1_ready),                \n\t\t.src1_valid         (rsp_demux_001_src1_valid),                \n\t\t.src1_data          (rsp_demux_001_src1_data),                 \n\t\t.src1_channel       (rsp_demux_001_src1_channel),              \n\t\t.src1_startofpacket (rsp_demux_001_src1_startofpacket),        \n\t\t.src1_endofpacket   (rsp_demux_001_src1_endofpacket),          \n\t\t.src2_ready         (rsp_demux_001_src2_ready),                \n\t\t.src2_valid         (rsp_demux_001_src2_valid),                \n\t\t.src2_data          (rsp_demux_001_src2_data),                 \n\t\t.src2_channel       (rsp_demux_001_src2_channel),              \n\t\t.src2_startofpacket (rsp_demux_001_src2_startofpacket),        \n\t\t.src2_endofpacket   (rsp_demux_001_src2_endofpacket)           \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_demux_002 rsp_demux_002 (\n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_005_src_ready),                    \n\t\t.sink_channel       (router_005_src_channel),                  \n\t\t.sink_data          (router_005_src_data),                     \n\t\t.sink_startofpacket (router_005_src_startofpacket),            \n\t\t.sink_endofpacket   (router_005_src_endofpacket),              \n\t\t.sink_valid         (router_005_src_valid),                    \n\t\t.src0_ready         (rsp_demux_002_src0_ready),                \n\t\t.src0_valid         (rsp_demux_002_src0_valid),                \n\t\t.src0_data          (rsp_demux_002_src0_data),                 \n\t\t.src0_channel       (rsp_demux_002_src0_channel),              \n\t\t.src0_startofpacket (rsp_demux_002_src0_startofpacket),        \n\t\t.src0_endofpacket   (rsp_demux_002_src0_endofpacket),          \n\t\t.src1_ready         (rsp_demux_002_src1_ready),                \n\t\t.src1_valid         (rsp_demux_002_src1_valid),                \n\t\t.src1_data          (rsp_demux_002_src1_data),                 \n\t\t.src1_channel       (rsp_demux_002_src1_channel),              \n\t\t.src1_startofpacket (rsp_demux_002_src1_startofpacket),        \n\t\t.src1_endofpacket   (rsp_demux_002_src1_endofpacket)           \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_demux_003 rsp_demux_003 (\n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_006_src_ready),                    \n\t\t.sink_channel       (router_006_src_channel),                  \n\t\t.sink_data          (router_006_src_data),                     \n\t\t.sink_startofpacket (router_006_src_startofpacket),            \n\t\t.sink_endofpacket   (router_006_src_endofpacket),              \n\t\t.sink_valid         (router_006_src_valid),                    \n\t\t.src0_ready         (rsp_demux_003_src0_ready),                \n\t\t.src0_valid         (rsp_demux_003_src0_valid),                \n\t\t.src0_data          (rsp_demux_003_src0_data),                 \n\t\t.src0_channel       (rsp_demux_003_src0_channel),              \n\t\t.src0_startofpacket (rsp_demux_003_src0_startofpacket),        \n\t\t.src0_endofpacket   (rsp_demux_003_src0_endofpacket)           \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_mux rsp_mux (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset               (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                               \n\t\t.src_ready           (rsp_mux_src_ready),                                                                                   \n\t\t.src_valid           (rsp_mux_src_valid),                                                                                   \n\t\t.src_data            (rsp_mux_src_data),                                                                                    \n\t\t.src_channel         (rsp_mux_src_channel),                                                                                 \n\t\t.src_startofpacket   (rsp_mux_src_startofpacket),                                                                           \n\t\t.src_endofpacket     (rsp_mux_src_endofpacket),                                                                             \n\t\t.sink0_ready         (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         \n\t\t.sink0_valid         (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         \n\t\t.sink0_channel       (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       \n\t\t.sink0_data          (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          \n\t\t.sink0_startofpacket (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), \n\t\t.sink0_endofpacket   (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),   \n\t\t.sink1_ready         (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),                                \n\t\t.sink1_valid         (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),                                \n\t\t.sink1_channel       (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),                              \n\t\t.sink1_data          (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),                                 \n\t\t.sink1_startofpacket (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket),                        \n\t\t.sink1_endofpacket   (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),                          \n\t\t.sink2_ready         (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),                          \n\t\t.sink2_valid         (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),                          \n\t\t.sink2_channel       (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),                        \n\t\t.sink2_data          (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),                           \n\t\t.sink2_startofpacket (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket),                  \n\t\t.sink2_endofpacket   (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket)                     \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_mux rsp_mux_001 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset               (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                               \n\t\t.src_ready           (rsp_mux_001_src_ready),                                                                               \n\t\t.src_valid           (rsp_mux_001_src_valid),                                                                               \n\t\t.src_data            (rsp_mux_001_src_data),                                                                                \n\t\t.src_channel         (rsp_mux_001_src_channel),                                                                             \n\t\t.src_startofpacket   (rsp_mux_001_src_startofpacket),                                                                       \n\t\t.src_endofpacket     (rsp_mux_001_src_endofpacket),                                                                         \n\t\t.sink0_ready         (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         \n\t\t.sink0_valid         (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         \n\t\t.sink0_channel       (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       \n\t\t.sink0_data          (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          \n\t\t.sink0_startofpacket (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), \n\t\t.sink0_endofpacket   (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),   \n\t\t.sink1_ready         (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),                                \n\t\t.sink1_valid         (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),                                \n\t\t.sink1_channel       (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),                              \n\t\t.sink1_data          (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),                                 \n\t\t.sink1_startofpacket (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket),                        \n\t\t.sink1_endofpacket   (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),                          \n\t\t.sink2_ready         (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),                          \n\t\t.sink2_valid         (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),                          \n\t\t.sink2_channel       (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),                        \n\t\t.sink2_data          (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),                           \n\t\t.sink2_startofpacket (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket),                  \n\t\t.sink2_endofpacket   (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket)                     \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_mux_002 rsp_mux_002 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                               \n\t\t.reset               (SDRAM_reset_reset_bridge_in_reset_reset),                                              \n\t\t.src_ready           (rsp_mux_002_src_ready),                                                                \n\t\t.src_valid           (rsp_mux_002_src_valid),                                                                \n\t\t.src_data            (rsp_mux_002_src_data),                                                                 \n\t\t.src_channel         (rsp_mux_002_src_channel),                                                              \n\t\t.src_startofpacket   (rsp_mux_002_src_startofpacket),                                                        \n\t\t.src_endofpacket     (rsp_mux_002_src_endofpacket),                                                          \n\t\t.sink0_ready         (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_ready),               \n\t\t.sink0_valid         (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_valid),               \n\t\t.sink0_channel       (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_channel),             \n\t\t.sink0_data          (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_data),                \n\t\t.sink0_startofpacket (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_startofpacket),       \n\t\t.sink0_endofpacket   (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_endofpacket),         \n\t\t.sink1_ready         (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_ready),         \n\t\t.sink1_valid         (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_valid),         \n\t\t.sink1_channel       (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_channel),       \n\t\t.sink1_data          (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_data),          \n\t\t.sink1_startofpacket (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_startofpacket), \n\t\t.sink1_endofpacket   (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_endofpacket)    \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_TRANS_WRITE            (178),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (233),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (232),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (234),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (236),\n\t\t.IN_ST_DATA_W                  (237),\n\t\t.OUT_PKT_ADDR_H                (40),\n\t\t.OUT_PKT_ADDR_L                (9),\n\t\t.OUT_PKT_DATA_H                (7),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (8),\n\t\t.OUT_PKT_BYTEEN_L              (8),\n\t\t.OUT_PKT_BYTE_CNT_H            (55),\n\t\t.OUT_PKT_BYTE_CNT_L            (47),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (41),\n\t\t.OUT_PKT_BURST_SIZE_H          (67),\n\t\t.OUT_PKT_BURST_SIZE_L          (65),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (98),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (97),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (46),\n\t\t.OUT_PKT_BURST_TYPE_H          (69),\n\t\t.OUT_PKT_BURST_TYPE_L          (68),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (99),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (101),\n\t\t.OUT_ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset                (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                               \n\t\t.in_valid             (cmd_demux_src0_valid),                                                                                \n\t\t.in_channel           (cmd_demux_src0_channel),                                                                              \n\t\t.in_startofpacket     (cmd_demux_src0_startofpacket),                                                                        \n\t\t.in_endofpacket       (cmd_demux_src0_endofpacket),                                                                          \n\t\t.in_ready             (cmd_demux_src0_ready),                                                                                \n\t\t.in_data              (cmd_demux_src0_data),                                                                                 \n\t\t.out_endofpacket      (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_data),          \n\t\t.out_channel          (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_TRANS_WRITE            (178),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (233),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (232),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (234),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (236),\n\t\t.IN_ST_DATA_W                  (237),\n\t\t.OUT_PKT_ADDR_H                (49),\n\t\t.OUT_PKT_ADDR_L                (18),\n\t\t.OUT_PKT_DATA_H                (15),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (17),\n\t\t.OUT_PKT_BYTEEN_L              (16),\n\t\t.OUT_PKT_BYTE_CNT_H            (64),\n\t\t.OUT_PKT_BYTE_CNT_L            (56),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (50),\n\t\t.OUT_PKT_BURST_SIZE_H          (76),\n\t\t.OUT_PKT_BURST_SIZE_L          (74),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (107),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (106),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (55),\n\t\t.OUT_PKT_BURST_TYPE_H          (78),\n\t\t.OUT_PKT_BURST_TYPE_L          (77),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (108),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (110),\n\t\t.OUT_ST_DATA_W                 (111),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                       \n\t\t.reset                (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),        \n\t\t.in_valid             (cmd_demux_src1_valid),                                                         \n\t\t.in_channel           (cmd_demux_src1_channel),                                                       \n\t\t.in_startofpacket     (cmd_demux_src1_startofpacket),                                                 \n\t\t.in_endofpacket       (cmd_demux_src1_endofpacket),                                                   \n\t\t.in_ready             (cmd_demux_src1_ready),                                                         \n\t\t.in_data              (cmd_demux_src1_data),                                                          \n\t\t.out_endofpacket      (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_data),          \n\t\t.out_channel          (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                        \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_TRANS_WRITE            (178),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (233),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (232),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (234),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (236),\n\t\t.IN_ST_DATA_W                  (237),\n\t\t.OUT_PKT_ADDR_H                (67),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (82),\n\t\t.OUT_PKT_BYTE_CNT_L            (74),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (68),\n\t\t.OUT_PKT_BURST_SIZE_H          (94),\n\t\t.OUT_PKT_BURST_SIZE_L          (92),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (125),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (124),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (73),\n\t\t.OUT_PKT_BURST_TYPE_H          (96),\n\t\t.OUT_PKT_BURST_TYPE_L          (95),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (126),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (128),\n\t\t.OUT_ST_DATA_W                 (129),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                             \n\t\t.reset                (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),              \n\t\t.in_valid             (cmd_demux_src2_valid),                                                               \n\t\t.in_channel           (cmd_demux_src2_channel),                                                             \n\t\t.in_startofpacket     (cmd_demux_src2_startofpacket),                                                       \n\t\t.in_endofpacket       (cmd_demux_src2_endofpacket),                                                         \n\t\t.in_ready             (cmd_demux_src2_ready),                                                               \n\t\t.in_data              (cmd_demux_src2_data),                                                                \n\t\t.out_endofpacket      (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_data),          \n\t\t.out_channel          (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                              \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_TRANS_WRITE            (178),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (233),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (232),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (234),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (236),\n\t\t.IN_ST_DATA_W                  (237),\n\t\t.OUT_PKT_ADDR_H                (40),\n\t\t.OUT_PKT_ADDR_L                (9),\n\t\t.OUT_PKT_DATA_H                (7),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (8),\n\t\t.OUT_PKT_BYTEEN_L              (8),\n\t\t.OUT_PKT_BYTE_CNT_H            (55),\n\t\t.OUT_PKT_BYTE_CNT_L            (47),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (41),\n\t\t.OUT_PKT_BURST_SIZE_H          (67),\n\t\t.OUT_PKT_BURST_SIZE_L          (65),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (98),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (97),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (46),\n\t\t.OUT_PKT_BURST_TYPE_H          (69),\n\t\t.OUT_PKT_BURST_TYPE_L          (68),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (99),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (101),\n\t\t.OUT_ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset                (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                               \n\t\t.in_valid             (cmd_demux_001_src0_valid),                                                                            \n\t\t.in_channel           (cmd_demux_001_src0_channel),                                                                          \n\t\t.in_startofpacket     (cmd_demux_001_src0_startofpacket),                                                                    \n\t\t.in_endofpacket       (cmd_demux_001_src0_endofpacket),                                                                      \n\t\t.in_ready             (cmd_demux_001_src0_ready),                                                                            \n\t\t.in_data              (cmd_demux_001_src0_data),                                                                             \n\t\t.out_endofpacket      (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_data),          \n\t\t.out_channel          (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_TRANS_WRITE            (178),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (233),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (232),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (234),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (236),\n\t\t.IN_ST_DATA_W                  (237),\n\t\t.OUT_PKT_ADDR_H                (49),\n\t\t.OUT_PKT_ADDR_L                (18),\n\t\t.OUT_PKT_DATA_H                (15),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (17),\n\t\t.OUT_PKT_BYTEEN_L              (16),\n\t\t.OUT_PKT_BYTE_CNT_H            (64),\n\t\t.OUT_PKT_BYTE_CNT_L            (56),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (50),\n\t\t.OUT_PKT_BURST_SIZE_H          (76),\n\t\t.OUT_PKT_BURST_SIZE_L          (74),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (107),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (106),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (55),\n\t\t.OUT_PKT_BURST_TYPE_H          (78),\n\t\t.OUT_PKT_BURST_TYPE_L          (77),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (108),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (110),\n\t\t.OUT_ST_DATA_W                 (111),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                       \n\t\t.reset                (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),        \n\t\t.in_valid             (cmd_demux_001_src1_valid),                                                     \n\t\t.in_channel           (cmd_demux_001_src1_channel),                                                   \n\t\t.in_startofpacket     (cmd_demux_001_src1_startofpacket),                                             \n\t\t.in_endofpacket       (cmd_demux_001_src1_endofpacket),                                               \n\t\t.in_ready             (cmd_demux_001_src1_ready),                                                     \n\t\t.in_data              (cmd_demux_001_src1_data),                                                      \n\t\t.out_endofpacket      (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_data),          \n\t\t.out_channel          (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                        \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_TRANS_WRITE            (178),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (233),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (232),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (234),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (236),\n\t\t.IN_ST_DATA_W                  (237),\n\t\t.OUT_PKT_ADDR_H                (67),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (82),\n\t\t.OUT_PKT_BYTE_CNT_L            (74),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (68),\n\t\t.OUT_PKT_BURST_SIZE_H          (94),\n\t\t.OUT_PKT_BURST_SIZE_L          (92),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (125),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (124),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (73),\n\t\t.OUT_PKT_BURST_TYPE_H          (96),\n\t\t.OUT_PKT_BURST_TYPE_L          (95),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (126),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (128),\n\t\t.OUT_ST_DATA_W                 (129),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                             \n\t\t.reset                (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),              \n\t\t.in_valid             (cmd_demux_001_src2_valid),                                                           \n\t\t.in_channel           (cmd_demux_001_src2_channel),                                                         \n\t\t.in_startofpacket     (cmd_demux_001_src2_startofpacket),                                                   \n\t\t.in_endofpacket       (cmd_demux_001_src2_endofpacket),                                                     \n\t\t.in_ready             (cmd_demux_001_src2_ready),                                                           \n\t\t.in_data              (cmd_demux_001_src2_data),                                                            \n\t\t.out_endofpacket      (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_data),          \n\t\t.out_channel          (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                              \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (40),\n\t\t.IN_PKT_ADDR_L                 (9),\n\t\t.IN_PKT_DATA_H                 (7),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (8),\n\t\t.IN_PKT_BYTEEN_L               (8),\n\t\t.IN_PKT_BYTE_CNT_H             (55),\n\t\t.IN_PKT_BYTE_CNT_L             (47),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (41),\n\t\t.IN_PKT_TRANS_WRITE            (43),\n\t\t.IN_PKT_BURSTWRAP_H            (64),\n\t\t.IN_PKT_BURSTWRAP_L            (56),\n\t\t.IN_PKT_BURST_SIZE_H           (67),\n\t\t.IN_PKT_BURST_SIZE_L           (65),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (98),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (97),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (46),\n\t\t.IN_PKT_BURST_TYPE_H           (69),\n\t\t.IN_PKT_BURST_TYPE_L           (68),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (99),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (101),\n\t\t.IN_ST_DATA_W                  (102),\n\t\t.OUT_PKT_ADDR_H                (49),\n\t\t.OUT_PKT_ADDR_L                (18),\n\t\t.OUT_PKT_DATA_H                (15),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (17),\n\t\t.OUT_PKT_BYTEEN_L              (16),\n\t\t.OUT_PKT_BYTE_CNT_H            (64),\n\t\t.OUT_PKT_BYTE_CNT_L            (56),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (50),\n\t\t.OUT_PKT_BURST_SIZE_H          (76),\n\t\t.OUT_PKT_BURST_SIZE_L          (74),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (107),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (106),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (55),\n\t\t.OUT_PKT_BURST_TYPE_H          (78),\n\t\t.OUT_PKT_BURST_TYPE_L          (77),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (108),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (110),\n\t\t.OUT_ST_DATA_W                 (111),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                         \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                        \n\t\t.in_valid             (cmd_demux_002_src0_valid),                                                       \n\t\t.in_channel           (cmd_demux_002_src0_channel),                                                     \n\t\t.in_startofpacket     (cmd_demux_002_src0_startofpacket),                                               \n\t\t.in_endofpacket       (cmd_demux_002_src0_endofpacket),                                                 \n\t\t.in_ready             (cmd_demux_002_src0_ready),                                                       \n\t\t.in_data              (cmd_demux_002_src0_data),                                                        \n\t\t.out_endofpacket      (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_data),          \n\t\t.out_channel          (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                          \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (40),\n\t\t.IN_PKT_ADDR_L                 (9),\n\t\t.IN_PKT_DATA_H                 (7),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (8),\n\t\t.IN_PKT_BYTEEN_L               (8),\n\t\t.IN_PKT_BYTE_CNT_H             (55),\n\t\t.IN_PKT_BYTE_CNT_L             (47),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (41),\n\t\t.IN_PKT_TRANS_WRITE            (43),\n\t\t.IN_PKT_BURSTWRAP_H            (64),\n\t\t.IN_PKT_BURSTWRAP_L            (56),\n\t\t.IN_PKT_BURST_SIZE_H           (67),\n\t\t.IN_PKT_BURST_SIZE_L           (65),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (98),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (97),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (46),\n\t\t.IN_PKT_BURST_TYPE_H           (69),\n\t\t.IN_PKT_BURST_TYPE_L           (68),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (99),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (101),\n\t\t.IN_ST_DATA_W                  (102),\n\t\t.OUT_PKT_ADDR_H                (67),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (82),\n\t\t.OUT_PKT_BYTE_CNT_L            (74),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (68),\n\t\t.OUT_PKT_BURST_SIZE_H          (94),\n\t\t.OUT_PKT_BURST_SIZE_L          (92),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (125),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (124),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (73),\n\t\t.OUT_PKT_BURST_TYPE_H          (96),\n\t\t.OUT_PKT_BURST_TYPE_L          (95),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (126),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (128),\n\t\t.OUT_ST_DATA_W                 (129),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                               \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                              \n\t\t.in_valid             (cmd_demux_002_src1_valid),                                                             \n\t\t.in_channel           (cmd_demux_002_src1_channel),                                                           \n\t\t.in_startofpacket     (cmd_demux_002_src1_startofpacket),                                                     \n\t\t.in_endofpacket       (cmd_demux_002_src1_endofpacket),                                                       \n\t\t.in_ready             (cmd_demux_002_src1_ready),                                                             \n\t\t.in_data              (cmd_demux_002_src1_data),                                                              \n\t\t.out_endofpacket      (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_data),          \n\t\t.out_channel          (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                                \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (40),\n\t\t.IN_PKT_ADDR_L                 (9),\n\t\t.IN_PKT_DATA_H                 (7),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (8),\n\t\t.IN_PKT_BYTEEN_L               (8),\n\t\t.IN_PKT_BYTE_CNT_H             (55),\n\t\t.IN_PKT_BYTE_CNT_L             (47),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (41),\n\t\t.IN_PKT_TRANS_WRITE            (43),\n\t\t.IN_PKT_BURSTWRAP_H            (64),\n\t\t.IN_PKT_BURSTWRAP_L            (56),\n\t\t.IN_PKT_BURST_SIZE_H           (67),\n\t\t.IN_PKT_BURST_SIZE_L           (65),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (98),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (97),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (46),\n\t\t.IN_PKT_BURST_TYPE_H           (69),\n\t\t.IN_PKT_BURST_TYPE_L           (68),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (99),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (101),\n\t\t.IN_ST_DATA_W                  (102),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (233),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (232),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (234),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (236),\n\t\t.OUT_ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                                             \n\t\t.in_valid             (rsp_demux_src0_valid),                                                                                \n\t\t.in_channel           (rsp_demux_src0_channel),                                                                              \n\t\t.in_startofpacket     (rsp_demux_src0_startofpacket),                                                                        \n\t\t.in_endofpacket       (rsp_demux_src0_endofpacket),                                                                          \n\t\t.in_ready             (rsp_demux_src0_ready),                                                                                \n\t\t.in_data              (rsp_demux_src0_data),                                                                                 \n\t\t.out_endofpacket      (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          \n\t\t.out_channel          (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (40),\n\t\t.IN_PKT_ADDR_L                 (9),\n\t\t.IN_PKT_DATA_H                 (7),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (8),\n\t\t.IN_PKT_BYTEEN_L               (8),\n\t\t.IN_PKT_BYTE_CNT_H             (55),\n\t\t.IN_PKT_BYTE_CNT_L             (47),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (41),\n\t\t.IN_PKT_TRANS_WRITE            (43),\n\t\t.IN_PKT_BURSTWRAP_H            (64),\n\t\t.IN_PKT_BURSTWRAP_L            (56),\n\t\t.IN_PKT_BURST_SIZE_H           (67),\n\t\t.IN_PKT_BURST_SIZE_L           (65),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (98),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (97),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (46),\n\t\t.IN_PKT_BURST_TYPE_H           (69),\n\t\t.IN_PKT_BURST_TYPE_L           (68),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (99),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (101),\n\t\t.IN_ST_DATA_W                  (102),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (233),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (232),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (234),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (236),\n\t\t.OUT_ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                                             \n\t\t.in_valid             (rsp_demux_src1_valid),                                                                                \n\t\t.in_channel           (rsp_demux_src1_channel),                                                                              \n\t\t.in_startofpacket     (rsp_demux_src1_startofpacket),                                                                        \n\t\t.in_endofpacket       (rsp_demux_src1_endofpacket),                                                                          \n\t\t.in_ready             (rsp_demux_src1_ready),                                                                                \n\t\t.in_data              (rsp_demux_src1_data),                                                                                 \n\t\t.out_endofpacket      (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          \n\t\t.out_channel          (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (49),\n\t\t.IN_PKT_ADDR_L                 (18),\n\t\t.IN_PKT_DATA_H                 (15),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (17),\n\t\t.IN_PKT_BYTEEN_L               (16),\n\t\t.IN_PKT_BYTE_CNT_H             (64),\n\t\t.IN_PKT_BYTE_CNT_L             (56),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (50),\n\t\t.IN_PKT_TRANS_WRITE            (52),\n\t\t.IN_PKT_BURSTWRAP_H            (73),\n\t\t.IN_PKT_BURSTWRAP_L            (65),\n\t\t.IN_PKT_BURST_SIZE_H           (76),\n\t\t.IN_PKT_BURST_SIZE_L           (74),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (107),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (106),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (55),\n\t\t.IN_PKT_BURST_TYPE_H           (78),\n\t\t.IN_PKT_BURST_TYPE_L           (77),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (108),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (110),\n\t\t.IN_ST_DATA_W                  (111),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (233),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (232),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (234),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (236),\n\t\t.OUT_ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                       \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                      \n\t\t.in_valid             (rsp_demux_001_src0_valid),                                                     \n\t\t.in_channel           (rsp_demux_001_src0_channel),                                                   \n\t\t.in_startofpacket     (rsp_demux_001_src0_startofpacket),                                             \n\t\t.in_endofpacket       (rsp_demux_001_src0_endofpacket),                                               \n\t\t.in_ready             (rsp_demux_001_src0_ready),                                                     \n\t\t.in_data              (rsp_demux_001_src0_data),                                                      \n\t\t.out_endofpacket      (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          \n\t\t.out_channel          (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                        \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (49),\n\t\t.IN_PKT_ADDR_L                 (18),\n\t\t.IN_PKT_DATA_H                 (15),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (17),\n\t\t.IN_PKT_BYTEEN_L               (16),\n\t\t.IN_PKT_BYTE_CNT_H             (64),\n\t\t.IN_PKT_BYTE_CNT_L             (56),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (50),\n\t\t.IN_PKT_TRANS_WRITE            (52),\n\t\t.IN_PKT_BURSTWRAP_H            (73),\n\t\t.IN_PKT_BURSTWRAP_L            (65),\n\t\t.IN_PKT_BURST_SIZE_H           (76),\n\t\t.IN_PKT_BURST_SIZE_L           (74),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (107),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (106),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (55),\n\t\t.IN_PKT_BURST_TYPE_H           (78),\n\t\t.IN_PKT_BURST_TYPE_L           (77),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (108),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (110),\n\t\t.IN_ST_DATA_W                  (111),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (233),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (232),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (234),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (236),\n\t\t.OUT_ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                       \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                      \n\t\t.in_valid             (rsp_demux_001_src1_valid),                                                     \n\t\t.in_channel           (rsp_demux_001_src1_channel),                                                   \n\t\t.in_startofpacket     (rsp_demux_001_src1_startofpacket),                                             \n\t\t.in_endofpacket       (rsp_demux_001_src1_endofpacket),                                               \n\t\t.in_ready             (rsp_demux_001_src1_ready),                                                     \n\t\t.in_data              (rsp_demux_001_src1_data),                                                      \n\t\t.out_endofpacket      (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          \n\t\t.out_channel          (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                        \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (49),\n\t\t.IN_PKT_ADDR_L                 (18),\n\t\t.IN_PKT_DATA_H                 (15),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (17),\n\t\t.IN_PKT_BYTEEN_L               (16),\n\t\t.IN_PKT_BYTE_CNT_H             (64),\n\t\t.IN_PKT_BYTE_CNT_L             (56),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (50),\n\t\t.IN_PKT_TRANS_WRITE            (52),\n\t\t.IN_PKT_BURSTWRAP_H            (73),\n\t\t.IN_PKT_BURSTWRAP_L            (65),\n\t\t.IN_PKT_BURST_SIZE_H           (76),\n\t\t.IN_PKT_BURST_SIZE_L           (74),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (107),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (106),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (55),\n\t\t.IN_PKT_BURST_TYPE_H           (78),\n\t\t.IN_PKT_BURST_TYPE_L           (77),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (108),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (110),\n\t\t.IN_ST_DATA_W                  (111),\n\t\t.OUT_PKT_ADDR_H                (40),\n\t\t.OUT_PKT_ADDR_L                (9),\n\t\t.OUT_PKT_DATA_H                (7),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (8),\n\t\t.OUT_PKT_BYTEEN_L              (8),\n\t\t.OUT_PKT_BYTE_CNT_H            (55),\n\t\t.OUT_PKT_BYTE_CNT_L            (47),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (41),\n\t\t.OUT_PKT_BURST_SIZE_H          (67),\n\t\t.OUT_PKT_BURST_SIZE_L          (65),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (98),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (97),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (46),\n\t\t.OUT_PKT_BURST_TYPE_H          (69),\n\t\t.OUT_PKT_BURST_TYPE_L          (68),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (99),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (101),\n\t\t.OUT_ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (1),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                         \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                        \n\t\t.in_valid             (rsp_demux_001_src2_valid),                                                       \n\t\t.in_channel           (rsp_demux_001_src2_channel),                                                     \n\t\t.in_startofpacket     (rsp_demux_001_src2_startofpacket),                                               \n\t\t.in_endofpacket       (rsp_demux_001_src2_endofpacket),                                                 \n\t\t.in_ready             (rsp_demux_001_src2_ready),                                                       \n\t\t.in_data              (rsp_demux_001_src2_data),                                                        \n\t\t.out_endofpacket      (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_data),          \n\t\t.out_channel          (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                          \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (67),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (82),\n\t\t.IN_PKT_BYTE_CNT_L             (74),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (68),\n\t\t.IN_PKT_TRANS_WRITE            (70),\n\t\t.IN_PKT_BURSTWRAP_H            (91),\n\t\t.IN_PKT_BURSTWRAP_L            (83),\n\t\t.IN_PKT_BURST_SIZE_H           (94),\n\t\t.IN_PKT_BURST_SIZE_L           (92),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (125),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (124),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (73),\n\t\t.IN_PKT_BURST_TYPE_H           (96),\n\t\t.IN_PKT_BURST_TYPE_L           (95),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (126),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (128),\n\t\t.IN_ST_DATA_W                  (129),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (233),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (232),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (234),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (236),\n\t\t.OUT_ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                             \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                            \n\t\t.in_valid             (rsp_demux_002_src0_valid),                                                           \n\t\t.in_channel           (rsp_demux_002_src0_channel),                                                         \n\t\t.in_startofpacket     (rsp_demux_002_src0_startofpacket),                                                   \n\t\t.in_endofpacket       (rsp_demux_002_src0_endofpacket),                                                     \n\t\t.in_ready             (rsp_demux_002_src0_ready),                                                           \n\t\t.in_data              (rsp_demux_002_src0_data),                                                            \n\t\t.out_endofpacket      (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          \n\t\t.out_channel          (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                              \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (67),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (82),\n\t\t.IN_PKT_BYTE_CNT_L             (74),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (68),\n\t\t.IN_PKT_TRANS_WRITE            (70),\n\t\t.IN_PKT_BURSTWRAP_H            (91),\n\t\t.IN_PKT_BURSTWRAP_L            (83),\n\t\t.IN_PKT_BURST_SIZE_H           (94),\n\t\t.IN_PKT_BURST_SIZE_L           (92),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (125),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (124),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (73),\n\t\t.IN_PKT_BURST_TYPE_H           (96),\n\t\t.IN_PKT_BURST_TYPE_L           (95),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (126),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (128),\n\t\t.IN_ST_DATA_W                  (129),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (233),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (232),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (234),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (236),\n\t\t.OUT_ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                             \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                            \n\t\t.in_valid             (rsp_demux_002_src1_valid),                                                           \n\t\t.in_channel           (rsp_demux_002_src1_channel),                                                         \n\t\t.in_startofpacket     (rsp_demux_002_src1_startofpacket),                                                   \n\t\t.in_endofpacket       (rsp_demux_002_src1_endofpacket),                                                     \n\t\t.in_ready             (rsp_demux_002_src1_ready),                                                           \n\t\t.in_data              (rsp_demux_002_src1_data),                                                            \n\t\t.out_endofpacket      (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          \n\t\t.out_channel          (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                              \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (67),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (82),\n\t\t.IN_PKT_BYTE_CNT_L             (74),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (68),\n\t\t.IN_PKT_TRANS_WRITE            (70),\n\t\t.IN_PKT_BURSTWRAP_H            (91),\n\t\t.IN_PKT_BURSTWRAP_L            (83),\n\t\t.IN_PKT_BURST_SIZE_H           (94),\n\t\t.IN_PKT_BURST_SIZE_L           (92),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (125),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (124),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (73),\n\t\t.IN_PKT_BURST_TYPE_H           (96),\n\t\t.IN_PKT_BURST_TYPE_L           (95),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (126),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (128),\n\t\t.IN_ST_DATA_W                  (129),\n\t\t.OUT_PKT_ADDR_H                (40),\n\t\t.OUT_PKT_ADDR_L                (9),\n\t\t.OUT_PKT_DATA_H                (7),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (8),\n\t\t.OUT_PKT_BYTEEN_L              (8),\n\t\t.OUT_PKT_BYTE_CNT_H            (55),\n\t\t.OUT_PKT_BYTE_CNT_L            (47),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (41),\n\t\t.OUT_PKT_BURST_SIZE_H          (67),\n\t\t.OUT_PKT_BURST_SIZE_L          (65),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (98),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (97),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (46),\n\t\t.OUT_PKT_BURST_TYPE_H          (69),\n\t\t.OUT_PKT_BURST_TYPE_L          (68),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (99),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (101),\n\t\t.OUT_ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (1),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                               \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                              \n\t\t.in_valid             (rsp_demux_003_src0_valid),                                                             \n\t\t.in_channel           (rsp_demux_003_src0_channel),                                                           \n\t\t.in_startofpacket     (rsp_demux_003_src0_startofpacket),                                                     \n\t\t.in_endofpacket       (rsp_demux_003_src0_endofpacket),                                                       \n\t\t.in_ready             (rsp_demux_003_src0_ready),                                                             \n\t\t.in_data              (rsp_demux_003_src0_data),                                                              \n\t\t.out_endofpacket      (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_data),          \n\t\t.out_channel          (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                                \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (10),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (10),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (10),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                     \n\t\t.in_rst_0_reset (SDRAM_reset_reset_bridge_in_reset_reset),                    \n\t\t.in_0_data      (vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_out_0_data),                               \n\t\t.out_0_valid    (avalon_st_adapter_out_0_valid),                              \n\t\t.out_0_ready    (avalon_st_adapter_out_0_ready),                              \n\t\t.out_0_error    (avalon_st_adapter_out_0_error)                               \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_001 #(\n\t\t.inBitsPerSymbol (18),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (18),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (18),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_001 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                  \n\t\t.in_rst_0_reset (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (sdram_s1_agent_rdata_fifo_out_data),      \n\t\t.in_0_valid     (sdram_s1_agent_rdata_fifo_out_valid),     \n\t\t.in_0_ready     (sdram_s1_agent_rdata_fifo_out_ready),     \n\t\t.out_0_data     (avalon_st_adapter_001_out_0_data),        \n\t\t.out_0_valid    (avalon_st_adapter_001_out_0_valid),       \n\t\t.out_0_ready    (avalon_st_adapter_001_out_0_ready),       \n\t\t.out_0_error    (avalon_st_adapter_001_out_0_error)        \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_002 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                    \n\t\t.in_rst_0_reset (SDRAM_reset_reset_bridge_in_reset_reset),   \n\t\t.in_0_data      (onchip_sram_s1_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (onchip_sram_s1_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (onchip_sram_s1_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_002_out_0_data),          \n\t\t.out_0_valid    (avalon_st_adapter_002_out_0_valid),         \n\t\t.out_0_ready    (avalon_st_adapter_002_out_0_ready),         \n\t\t.out_0_error    (avalon_st_adapter_002_out_0_error)          \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_003 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                    \n\t\t.in_rst_0_reset (SDRAM_reset_reset_bridge_in_reset_reset),   \n\t\t.in_0_data      (onchip_sram_s2_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (onchip_sram_s2_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (onchip_sram_s2_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_003_out_0_data),          \n\t\t.out_0_valid    (avalon_st_adapter_003_out_0_valid),         \n\t\t.out_0_ready    (avalon_st_adapter_003_out_0_ready),         \n\t\t.out_0_error    (avalon_st_adapter_003_out_0_error)          \n\t);\n\nendmodule\n```"
        },
        {
            "role": "user",
            "content": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
        },
        {
            "role": "assistant",
            "content": "Module name: Computer_System_mm_interconnect_1. Module specification: This module is an interconnect component in a computer system, managing connections and data transfers between various system components such as the ARM A9 HPS, VGA subsystem, SDRAM, and on-chip SRAM. It handles address translation, data width adaptation, burst transfers, and arbitration between multiple masters and slaves. The module has numerous input and output ports, including AXI master interfaces for the ARM A9 HPS, Avalon-MM interfaces for other components, and various control signals. Internal signals are used for routing, demultiplexing, and adapting data between different interfaces. The module is composed of several sub-blocks, including AXI and Avalon-MM agents, routers, demultiplexers, width adapters, burst adapters, and response FIFOs. These components work together to facilitate efficient communication"
        }
    ],
    "claude-message": [
        {
            "role": "user",
            "content": [
                {
                    "type": "text",
                    "text": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
                },
                {
                    "type": "text",
                    "text": "Name of the module and its functionality is as follows: \nModule name: Computer_System_mm_interconnect_1\n\nExplanation: This module appears to be an interconnect component in a computer system, likely part of a memory-mapped bus structure. It manages connections and data transfers between various system components such as the ARM A9 HPS (Hard Processor System), VGA subsystem, SDRAM, and on-chip SRAM. The module handles address translation, data width adaptation, burst transfers, and arbitration between multiple masters and slaves. It includes components like routers, demultiplexers, width adapters, and burst adapters to facilitate efficient communication between different parts of the system with varying interface requirements."
                },
                {
                    "type": "text",
                    "text": "Input and output ports and their explanation is as follows: \nI'll provide a summary of the input and output ports for the Computer_System_mm_interconnect_1 module based on the given code:\n\nInput ports:\n- ARM_A9_HPS_h2f_axi_master_awid, awaddr, awlen, awsize, awburst, awlock, awcache, awprot, awvalid, wid, wdata, wstrb, wlast, wvalid, bready, arid, araddr, arlen, arsize, arburst, arlock, arcache, arprot, arvalid, rready\n- System_PLL_sys_clk_clk\n- ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset\n- SDRAM_reset_reset_bridge_in_reset_reset\n- VGA_Subsystem_sys_reset_reset_bridge_in_reset_reset\n- VGA_Subsystem_pixel_dma_master_address, read, lock\n- Onchip_SRAM_s1_readdata, s2_readdata\n- SDRAM_s1_readdata, readdatavalid, waitrequest\n- VGA_Subsystem_char_buffer_slave_readdata, waitrequest\n\nExplanation: These inputs include AXI master signals from the ARM A9 HPS, system clock and reset signals, and various slave interfaces for memory and VGA subsystems.\n\nOutput ports:\n- ARM_A9_HPS_h2f_axi_master_awready, wready, bid, bresp, bvalid, arready, rid, rdata, rresp, rlast, rvalid\n- VGA_Subsystem_pixel_dma_master_waitrequest, readdata, readdatavalid\n- Onchip_SRAM_s1_address, write, writedata, byteenable, chipselect, clken\n- Onchip_SRAM_s2_address, write, writedata, byteenable, chipselect, clken\n- SDRAM_s1_address, write, read, writedata, byteenable, chipselect\n- VGA_Subsystem_char_buffer_slave_address, write, read, writedata, byteenable, chipselect\n\nExplanation: These outputs include AXI slave signals to the ARM A9 HPS, control and data signals for memory interfaces (SDRAM, on-chip SRAM), and signals for the VGA subsystem's character buffer slave interface. They allow the interconnect to control and communicate with various system components."
                },
                {
                    "type": "text",
                    "text": "Internal signals and their explanation is as follows: \nInternal signals:\nvga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_waitrequest, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdata, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_debugaccess, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_address, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_read, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_byteenable, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_lock, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_write, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_writedata, vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_burstcount, arm_a9_hps_h2f_axi_master_agent_write_cp_valid, arm_a9_hps_h2f_axi_master_agent_write_cp_data, arm_a9_hps_h2f_axi_master_agent_write_cp_startofpacket, arm_a9_hps_h2f_axi_master_agent_write_cp_endofpacket, arm_a9_hps_h2f_axi_master_agent_read_cp_valid, arm_a9_hps_h2f_axi_master_agent_read_cp_data, arm_a9_hps_h2f_axi_master_agent_read_cp_startofpacket, arm_a9_hps_h2f_axi_master_agent_read_cp_endofpacket, vga_subsystem_pixel_dma_master_agent_cp_valid, vga_subsystem_pixel_dma_master_agent_cp_data, vga_subsystem_pixel_dma_master_agent_cp_startofpacket, vga_subsystem_pixel_dma_master_agent_cp_endofpacket, cmd_demux_src0_valid, cmd_demux_src0_data, cmd_demux_src0_channel, cmd_demux_src0_startofpacket, cmd_demux_src0_endofpacket, rsp_demux_src0_valid, rsp_demux_src0_data, rsp_demux_src0_channel, rsp_demux_src0_startofpacket, rsp_demux_src0_endofpacket.\n\nExplanation: These internal signals are used for communication between different components within the interconnect module. They include signals for the VGA subsystem's pixel DMA master interface, ARM A9 HPS AXI master interface, and various command and response demultiplexers. These signals carry information such as read/write requests, data, addresses, and control signals between different parts of the interconnect, enabling proper routing and handling of transactions between masters and slaves in the system."
                },
                {
                    "type": "text",
                    "text": "Original Verilog code is as follows: \n<code>\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule Computer_System_mm_interconnect_1 (\n\t\tinput  wire [11:0]  ARM_A9_HPS_h2f_axi_master_awid,                                        \n\t\tinput  wire [29:0]  ARM_A9_HPS_h2f_axi_master_awaddr,                                      \n\t\tinput  wire [3:0]   ARM_A9_HPS_h2f_axi_master_awlen,                                       \n\t\tinput  wire [2:0]   ARM_A9_HPS_h2f_axi_master_awsize,                                      \n\t\tinput  wire [1:0]   ARM_A9_HPS_h2f_axi_master_awburst,                                     \n\t\tinput  wire [1:0]   ARM_A9_HPS_h2f_axi_master_awlock,                                      \n\t\tinput  wire [3:0]   ARM_A9_HPS_h2f_axi_master_awcache,                                     \n\t\tinput  wire [2:0]   ARM_A9_HPS_h2f_axi_master_awprot,                                      \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_awvalid,                                     \n\t\toutput wire         ARM_A9_HPS_h2f_axi_master_awready,                                     \n\t\tinput  wire [11:0]  ARM_A9_HPS_h2f_axi_master_wid,                                         \n\t\tinput  wire [127:0] ARM_A9_HPS_h2f_axi_master_wdata,                                       \n\t\tinput  wire [15:0]  ARM_A9_HPS_h2f_axi_master_wstrb,                                       \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_wlast,                                       \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_wvalid,                                      \n\t\toutput wire         ARM_A9_HPS_h2f_axi_master_wready,                                      \n\t\toutput wire [11:0]  ARM_A9_HPS_h2f_axi_master_bid,                                         \n\t\toutput wire [1:0]   ARM_A9_HPS_h2f_axi_master_bresp,                                       \n\t\toutput wire         ARM_A9_HPS_h2f_axi_master_bvalid,                                      \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_bready,                                      \n\t\tinput  wire [11:0]  ARM_A9_HPS_h2f_axi_master_arid,                                        \n\t\tinput  wire [29:0]  ARM_A9_HPS_h2f_axi_master_araddr,                                      \n\t\tinput  wire [3:0]   ARM_A9_HPS_h2f_axi_master_arlen,                                       \n\t\tinput  wire [2:0]   ARM_A9_HPS_h2f_axi_master_arsize,                                      \n\t\tinput  wire [1:0]   ARM_A9_HPS_h2f_axi_master_arburst,                                     \n\t\tinput  wire [1:0]   ARM_A9_HPS_h2f_axi_master_arlock,                                      \n\t\tinput  wire [3:0]   ARM_A9_HPS_h2f_axi_master_arcache,                                     \n\t\tinput  wire [2:0]   ARM_A9_HPS_h2f_axi_master_arprot,                                      \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_arvalid,                                     \n\t\toutput wire         ARM_A9_HPS_h2f_axi_master_arready,                                     \n\t\toutput wire [11:0]  ARM_A9_HPS_h2f_axi_master_rid,                                         \n\t\toutput wire [127:0] ARM_A9_HPS_h2f_axi_master_rdata,                                       \n\t\toutput wire [1:0]   ARM_A9_HPS_h2f_axi_master_rresp,                                       \n\t\toutput wire         ARM_A9_HPS_h2f_axi_master_rlast,                                       \n\t\toutput wire         ARM_A9_HPS_h2f_axi_master_rvalid,                                      \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_rready,                                      \n\t\tinput  wire         System_PLL_sys_clk_clk,                                                \n\t\tinput  wire         ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, \n\t\tinput  wire         SDRAM_reset_reset_bridge_in_reset_reset,                               \n\t\tinput  wire         VGA_Subsystem_sys_reset_reset_bridge_in_reset_reset,                   \n\t\tinput  wire [31:0]  VGA_Subsystem_pixel_dma_master_address,                                \n\t\toutput wire         VGA_Subsystem_pixel_dma_master_waitrequest,                            \n\t\tinput  wire         VGA_Subsystem_pixel_dma_master_read,                                   \n\t\toutput wire [7:0]   VGA_Subsystem_pixel_dma_master_readdata,                               \n\t\toutput wire         VGA_Subsystem_pixel_dma_master_readdatavalid,                          \n\t\tinput  wire         VGA_Subsystem_pixel_dma_master_lock,                                   \n\t\toutput wire [15:0]  Onchip_SRAM_s1_address,                                                \n\t\toutput wire         Onchip_SRAM_s1_write,                                                  \n\t\tinput  wire [31:0]  Onchip_SRAM_s1_readdata,                                               \n\t\toutput wire [31:0]  Onchip_SRAM_s1_writedata,                                              \n\t\toutput wire [3:0]   Onchip_SRAM_s1_byteenable,                                             \n\t\toutput wire         Onchip_SRAM_s1_chipselect,                                             \n\t\toutput wire         Onchip_SRAM_s1_clken,                                                  \n\t\toutput wire [15:0]  Onchip_SRAM_s2_address,                                                \n\t\toutput wire         Onchip_SRAM_s2_write,                                                  \n\t\tinput  wire [31:0]  Onchip_SRAM_s2_readdata,                                               \n\t\toutput wire [31:0]  Onchip_SRAM_s2_writedata,                                              \n\t\toutput wire [3:0]   Onchip_SRAM_s2_byteenable,                                             \n\t\toutput wire         Onchip_SRAM_s2_chipselect,                                             \n\t\toutput wire         Onchip_SRAM_s2_clken,                                                  \n\t\toutput wire [24:0]  SDRAM_s1_address,                                                      \n\t\toutput wire         SDRAM_s1_write,                                                        \n\t\toutput wire         SDRAM_s1_read,                                                         \n\t\tinput  wire [15:0]  SDRAM_s1_readdata,                                                     \n\t\toutput wire [15:0]  SDRAM_s1_writedata,                                                    \n\t\toutput wire [1:0]   SDRAM_s1_byteenable,                                                   \n\t\tinput  wire         SDRAM_s1_readdatavalid,                                                \n\t\tinput  wire         SDRAM_s1_waitrequest,                                                  \n\t\toutput wire         SDRAM_s1_chipselect,                                                   \n\t\toutput wire [12:0]  VGA_Subsystem_char_buffer_slave_address,                               \n\t\toutput wire         VGA_Subsystem_char_buffer_slave_write,                                 \n\t\toutput wire         VGA_Subsystem_char_buffer_slave_read,                                  \n\t\tinput  wire [7:0]   VGA_Subsystem_char_buffer_slave_readdata,                              \n\t\toutput wire [7:0]   VGA_Subsystem_char_buffer_slave_writedata,                             \n\t\toutput wire [0:0]   VGA_Subsystem_char_buffer_slave_byteenable,                            \n\t\tinput  wire         VGA_Subsystem_char_buffer_slave_waitrequest,                           \n\t\toutput wire         VGA_Subsystem_char_buffer_slave_chipselect                             \n\t);\n\n\twire          vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_waitrequest;                     \n\twire    [7:0] vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdata;                        \n\twire          vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_debugaccess;                     \n\twire   [31:0] vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_address;                         \n\twire          vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_read;                            \n\twire    [0:0] vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_byteenable;                      \n\twire          vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid;                   \n\twire          vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_lock;                            \n\twire          vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_write;                           \n\twire    [7:0] vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_writedata;                       \n\twire    [0:0] vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_burstcount;                      \n\twire    [7:0] vga_subsystem_char_buffer_slave_agent_m0_readdata;                                                   \n\twire          vga_subsystem_char_buffer_slave_agent_m0_waitrequest;                                                \n\twire          vga_subsystem_char_buffer_slave_agent_m0_debugaccess;                                                \n\twire   [31:0] vga_subsystem_char_buffer_slave_agent_m0_address;                                                    \n\twire    [0:0] vga_subsystem_char_buffer_slave_agent_m0_byteenable;                                                 \n\twire          vga_subsystem_char_buffer_slave_agent_m0_read;                                                       \n\twire          vga_subsystem_char_buffer_slave_agent_m0_readdatavalid;                                              \n\twire          vga_subsystem_char_buffer_slave_agent_m0_lock;                                                       \n\twire    [7:0] vga_subsystem_char_buffer_slave_agent_m0_writedata;                                                  \n\twire          vga_subsystem_char_buffer_slave_agent_m0_write;                                                      \n\twire    [0:0] vga_subsystem_char_buffer_slave_agent_m0_burstcount;                                                 \n\twire          vga_subsystem_char_buffer_slave_agent_rf_source_valid;                                               \n\twire  [102:0] vga_subsystem_char_buffer_slave_agent_rf_source_data;                                                \n\twire          vga_subsystem_char_buffer_slave_agent_rf_source_ready;                                               \n\twire          vga_subsystem_char_buffer_slave_agent_rf_source_startofpacket;                                       \n\twire          vga_subsystem_char_buffer_slave_agent_rf_source_endofpacket;                                         \n\twire          vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_valid;                                            \n\twire  [102:0] vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_data;                                             \n\twire          vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_ready;                                            \n\twire          vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_startofpacket;                                    \n\twire          vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_endofpacket;                                      \n\twire          vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_valid;                                          \n\twire    [9:0] vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_data;                                           \n\twire          vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_ready;                                          \n\twire   [15:0] sdram_s1_agent_m0_readdata;                                                                          \n\twire          sdram_s1_agent_m0_waitrequest;                                                                       \n\twire          sdram_s1_agent_m0_debugaccess;                                                                       \n\twire   [31:0] sdram_s1_agent_m0_address;                                                                           \n\twire    [1:0] sdram_s1_agent_m0_byteenable;                                                                        \n\twire          sdram_s1_agent_m0_read;                                                                              \n\twire          sdram_s1_agent_m0_readdatavalid;                                                                     \n\twire          sdram_s1_agent_m0_lock;                                                                              \n\twire   [15:0] sdram_s1_agent_m0_writedata;                                                                         \n\twire          sdram_s1_agent_m0_write;                                                                             \n\twire    [1:0] sdram_s1_agent_m0_burstcount;                                                                        \n\twire          sdram_s1_agent_rf_source_valid;                                                                      \n\twire  [111:0] sdram_s1_agent_rf_source_data;                                                                       \n\twire          sdram_s1_agent_rf_source_ready;                                                                      \n\twire          sdram_s1_agent_rf_source_startofpacket;                                                              \n\twire          sdram_s1_agent_rf_source_endofpacket;                                                                \n\twire          sdram_s1_agent_rsp_fifo_out_valid;                                                                   \n\twire  [111:0] sdram_s1_agent_rsp_fifo_out_data;                                                                    \n\twire          sdram_s1_agent_rsp_fifo_out_ready;                                                                   \n\twire          sdram_s1_agent_rsp_fifo_out_startofpacket;                                                           \n\twire          sdram_s1_agent_rsp_fifo_out_endofpacket;                                                             \n\twire          sdram_s1_agent_rdata_fifo_src_valid;                                                                 \n\twire   [17:0] sdram_s1_agent_rdata_fifo_src_data;                                                                  \n\twire          sdram_s1_agent_rdata_fifo_src_ready;                                                                 \n\twire   [31:0] onchip_sram_s1_agent_m0_readdata;                                                                    \n\twire          onchip_sram_s1_agent_m0_waitrequest;                                                                 \n\twire          onchip_sram_s1_agent_m0_debugaccess;                                                                 \n\twire   [31:0] onchip_sram_s1_agent_m0_address;                                                                     \n\twire    [3:0] onchip_sram_s1_agent_m0_byteenable;                                                                  \n\twire          onchip_sram_s1_agent_m0_read;                                                                        \n\twire          onchip_sram_s1_agent_m0_readdatavalid;                                                               \n\twire          onchip_sram_s1_agent_m0_lock;                                                                        \n\twire   [31:0] onchip_sram_s1_agent_m0_writedata;                                                                   \n\twire          onchip_sram_s1_agent_m0_write;                                                                       \n\twire    [2:0] onchip_sram_s1_agent_m0_burstcount;                                                                  \n\twire          onchip_sram_s1_agent_rf_source_valid;                                                                \n\twire  [129:0] onchip_sram_s1_agent_rf_source_data;                                                                 \n\twire          onchip_sram_s1_agent_rf_source_ready;                                                                \n\twire          onchip_sram_s1_agent_rf_source_startofpacket;                                                        \n\twire          onchip_sram_s1_agent_rf_source_endofpacket;                                                          \n\twire          onchip_sram_s1_agent_rsp_fifo_out_valid;                                                             \n\twire  [129:0] onchip_sram_s1_agent_rsp_fifo_out_data;                                                              \n\twire          onchip_sram_s1_agent_rsp_fifo_out_ready;                                                             \n\twire          onchip_sram_s1_agent_rsp_fifo_out_startofpacket;                                                     \n\twire          onchip_sram_s1_agent_rsp_fifo_out_endofpacket;                                                       \n\twire          onchip_sram_s1_agent_rdata_fifo_src_valid;                                                           \n\twire   [33:0] onchip_sram_s1_agent_rdata_fifo_src_data;                                                            \n\twire          onchip_sram_s1_agent_rdata_fifo_src_ready;                                                           \n\twire   [31:0] onchip_sram_s2_agent_m0_readdata;                                                                    \n\twire          onchip_sram_s2_agent_m0_waitrequest;                                                                 \n\twire          onchip_sram_s2_agent_m0_debugaccess;                                                                 \n\twire   [31:0] onchip_sram_s2_agent_m0_address;                                                                     \n\twire    [3:0] onchip_sram_s2_agent_m0_byteenable;                                                                  \n\twire          onchip_sram_s2_agent_m0_read;                                                                        \n\twire          onchip_sram_s2_agent_m0_readdatavalid;                                                               \n\twire          onchip_sram_s2_agent_m0_lock;                                                                        \n\twire   [31:0] onchip_sram_s2_agent_m0_writedata;                                                                   \n\twire          onchip_sram_s2_agent_m0_write;                                                                       \n\twire    [2:0] onchip_sram_s2_agent_m0_burstcount;                                                                  \n\twire          onchip_sram_s2_agent_rf_source_valid;                                                                \n\twire  [129:0] onchip_sram_s2_agent_rf_source_data;                                                                 \n\twire          onchip_sram_s2_agent_rf_source_ready;                                                                \n\twire          onchip_sram_s2_agent_rf_source_startofpacket;                                                        \n\twire          onchip_sram_s2_agent_rf_source_endofpacket;                                                          \n\twire          onchip_sram_s2_agent_rsp_fifo_out_valid;                                                             \n\twire  [129:0] onchip_sram_s2_agent_rsp_fifo_out_data;                                                              \n\twire          onchip_sram_s2_agent_rsp_fifo_out_ready;                                                             \n\twire          onchip_sram_s2_agent_rsp_fifo_out_startofpacket;                                                     \n\twire          onchip_sram_s2_agent_rsp_fifo_out_endofpacket;                                                       \n\twire          onchip_sram_s2_agent_rdata_fifo_src_valid;                                                           \n\twire   [33:0] onchip_sram_s2_agent_rdata_fifo_src_data;                                                            \n\twire          onchip_sram_s2_agent_rdata_fifo_src_ready;                                                           \n\twire          arm_a9_hps_h2f_axi_master_agent_write_cp_valid;                                                      \n\twire  [236:0] arm_a9_hps_h2f_axi_master_agent_write_cp_data;                                                       \n\twire          arm_a9_hps_h2f_axi_master_agent_write_cp_ready;                                                      \n\twire          arm_a9_hps_h2f_axi_master_agent_write_cp_startofpacket;                                              \n\twire          arm_a9_hps_h2f_axi_master_agent_write_cp_endofpacket;                                                \n\twire          arm_a9_hps_h2f_axi_master_agent_read_cp_valid;                                                       \n\twire  [236:0] arm_a9_hps_h2f_axi_master_agent_read_cp_data;                                                        \n\twire          arm_a9_hps_h2f_axi_master_agent_read_cp_ready;                                                       \n\twire          arm_a9_hps_h2f_axi_master_agent_read_cp_startofpacket;                                               \n\twire          arm_a9_hps_h2f_axi_master_agent_read_cp_endofpacket;                                                 \n\twire          vga_subsystem_pixel_dma_master_agent_cp_valid;                                                       \n\twire  [101:0] vga_subsystem_pixel_dma_master_agent_cp_data;                                                        \n\twire          vga_subsystem_pixel_dma_master_agent_cp_ready;                                                       \n\twire          vga_subsystem_pixel_dma_master_agent_cp_startofpacket;                                               \n\twire          vga_subsystem_pixel_dma_master_agent_cp_endofpacket;                                                 \n\twire          vga_subsystem_char_buffer_slave_agent_rp_valid;                                                      \n\twire  [101:0] vga_subsystem_char_buffer_slave_agent_rp_data;                                                       \n\twire          vga_subsystem_char_buffer_slave_agent_rp_ready;                                                      \n\twire          vga_subsystem_char_buffer_slave_agent_rp_startofpacket;                                              \n\twire          vga_subsystem_char_buffer_slave_agent_rp_endofpacket;                                                \n\twire          router_003_src_valid;                                                                                \n\twire  [101:0] router_003_src_data;                                                                                 \n\twire          router_003_src_ready;                                                                                \n\twire    [3:0] router_003_src_channel;                                                                              \n\twire          router_003_src_startofpacket;                                                                        \n\twire          router_003_src_endofpacket;                                                                          \n\twire          sdram_s1_agent_rp_valid;                                                                             \n\twire  [110:0] sdram_s1_agent_rp_data;                                                                              \n\twire          sdram_s1_agent_rp_ready;                                                                             \n\twire          sdram_s1_agent_rp_startofpacket;                                                                     \n\twire          sdram_s1_agent_rp_endofpacket;                                                                       \n\twire          router_004_src_valid;                                                                                \n\twire  [110:0] router_004_src_data;                                                                                 \n\twire          router_004_src_ready;                                                                                \n\twire    [3:0] router_004_src_channel;                                                                              \n\twire          router_004_src_startofpacket;                                                                        \n\twire          router_004_src_endofpacket;                                                                          \n\twire          onchip_sram_s1_agent_rp_valid;                                                                       \n\twire  [128:0] onchip_sram_s1_agent_rp_data;                                                                        \n\twire          onchip_sram_s1_agent_rp_ready;                                                                       \n\twire          onchip_sram_s1_agent_rp_startofpacket;                                                               \n\twire          onchip_sram_s1_agent_rp_endofpacket;                                                                 \n\twire          router_005_src_valid;                                                                                \n\twire  [128:0] router_005_src_data;                                                                                 \n\twire          router_005_src_ready;                                                                                \n\twire    [3:0] router_005_src_channel;                                                                              \n\twire          router_005_src_startofpacket;                                                                        \n\twire          router_005_src_endofpacket;                                                                          \n\twire          onchip_sram_s2_agent_rp_valid;                                                                       \n\twire  [128:0] onchip_sram_s2_agent_rp_data;                                                                        \n\twire          onchip_sram_s2_agent_rp_ready;                                                                       \n\twire          onchip_sram_s2_agent_rp_startofpacket;                                                               \n\twire          onchip_sram_s2_agent_rp_endofpacket;                                                                 \n\twire          router_006_src_valid;                                                                                \n\twire  [128:0] router_006_src_data;                                                                                 \n\twire          router_006_src_ready;                                                                                \n\twire    [3:0] router_006_src_channel;                                                                              \n\twire          router_006_src_startofpacket;                                                                        \n\twire          router_006_src_endofpacket;                                                                          \n\twire          router_src_valid;                                                                                    \n\twire  [236:0] router_src_data;                                                                                     \n\twire          router_src_ready;                                                                                    \n\twire    [3:0] router_src_channel;                                                                                  \n\twire          router_src_startofpacket;                                                                            \n\twire          router_src_endofpacket;                                                                              \n\twire  [236:0] arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_data;                                                   \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_ready;                                                  \n\twire    [3:0] arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_channel;                                                \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_startofpacket;                                          \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_endofpacket;                                            \n\twire          rsp_mux_src_valid;                                                                                   \n\twire  [236:0] rsp_mux_src_data;                                                                                    \n\twire          rsp_mux_src_ready;                                                                                   \n\twire    [3:0] rsp_mux_src_channel;                                                                                 \n\twire          rsp_mux_src_startofpacket;                                                                           \n\twire          rsp_mux_src_endofpacket;                                                                             \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_valid;                                                  \n\twire  [236:0] arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_data;                                                   \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_ready;                                                  \n\twire    [3:0] arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_channel;                                                \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_startofpacket;                                          \n\twire          arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_endofpacket;                                            \n\twire          router_001_src_valid;                                                                                \n\twire  [236:0] router_001_src_data;                                                                                 \n\twire          router_001_src_ready;                                                                                \n\twire    [3:0] router_001_src_channel;                                                                              \n\twire          router_001_src_startofpacket;                                                                        \n\twire          router_001_src_endofpacket;                                                                          \n\twire  [236:0] arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_data;                                                   \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_ready;                                                  \n\twire    [3:0] arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_channel;                                                \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_startofpacket;                                          \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_endofpacket;                                            \n\twire          rsp_mux_001_src_valid;                                                                               \n\twire  [236:0] rsp_mux_001_src_data;                                                                                \n\twire          rsp_mux_001_src_ready;                                                                               \n\twire    [3:0] rsp_mux_001_src_channel;                                                                             \n\twire          rsp_mux_001_src_startofpacket;                                                                       \n\twire          rsp_mux_001_src_endofpacket;                                                                         \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_valid;                                                  \n\twire  [236:0] arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_data;                                                   \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_ready;                                                  \n\twire    [3:0] arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_channel;                                                \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_startofpacket;                                          \n\twire          arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_endofpacket;                                            \n\twire          router_002_src_valid;                                                                                \n\twire  [101:0] router_002_src_data;                                                                                 \n\twire          router_002_src_ready;                                                                                \n\twire    [3:0] router_002_src_channel;                                                                              \n\twire          router_002_src_startofpacket;                                                                        \n\twire          router_002_src_endofpacket;                                                                          \n\twire  [101:0] vga_subsystem_pixel_dma_master_limiter_cmd_src_data;                                                 \n\twire          vga_subsystem_pixel_dma_master_limiter_cmd_src_ready;                                                \n\twire    [3:0] vga_subsystem_pixel_dma_master_limiter_cmd_src_channel;                                              \n\twire          vga_subsystem_pixel_dma_master_limiter_cmd_src_startofpacket;                                        \n\twire          vga_subsystem_pixel_dma_master_limiter_cmd_src_endofpacket;                                          \n\twire          rsp_mux_002_src_valid;                                                                               \n\twire  [101:0] rsp_mux_002_src_data;                                                                                \n\twire          rsp_mux_002_src_ready;                                                                               \n\twire    [3:0] rsp_mux_002_src_channel;                                                                             \n\twire          rsp_mux_002_src_startofpacket;                                                                       \n\twire          rsp_mux_002_src_endofpacket;                                                                         \n\twire          vga_subsystem_pixel_dma_master_limiter_rsp_src_valid;                                                \n\twire  [101:0] vga_subsystem_pixel_dma_master_limiter_rsp_src_data;                                                 \n\twire          vga_subsystem_pixel_dma_master_limiter_rsp_src_ready;                                                \n\twire    [3:0] vga_subsystem_pixel_dma_master_limiter_rsp_src_channel;                                              \n\twire          vga_subsystem_pixel_dma_master_limiter_rsp_src_startofpacket;                                        \n\twire          vga_subsystem_pixel_dma_master_limiter_rsp_src_endofpacket;                                          \n\twire          cmd_mux_src_valid;                                                                                   \n\twire  [101:0] cmd_mux_src_data;                                                                                    \n\twire          cmd_mux_src_ready;                                                                                   \n\twire    [3:0] cmd_mux_src_channel;                                                                                 \n\twire          cmd_mux_src_startofpacket;                                                                           \n\twire          cmd_mux_src_endofpacket;                                                                             \n\twire          vga_subsystem_char_buffer_slave_burst_adapter_source0_valid;                                         \n\twire  [101:0] vga_subsystem_char_buffer_slave_burst_adapter_source0_data;                                          \n\twire          vga_subsystem_char_buffer_slave_burst_adapter_source0_ready;                                         \n\twire    [3:0] vga_subsystem_char_buffer_slave_burst_adapter_source0_channel;                                       \n\twire          vga_subsystem_char_buffer_slave_burst_adapter_source0_startofpacket;                                 \n\twire          vga_subsystem_char_buffer_slave_burst_adapter_source0_endofpacket;                                   \n\twire          cmd_mux_001_src_valid;                                                                               \n\twire  [110:0] cmd_mux_001_src_data;                                                                                \n\twire          cmd_mux_001_src_ready;                                                                               \n\twire    [3:0] cmd_mux_001_src_channel;                                                                             \n\twire          cmd_mux_001_src_startofpacket;                                                                       \n\twire          cmd_mux_001_src_endofpacket;                                                                         \n\twire          sdram_s1_burst_adapter_source0_valid;                                                                \n\twire  [110:0] sdram_s1_burst_adapter_source0_data;                                                                 \n\twire          sdram_s1_burst_adapter_source0_ready;                                                                \n\twire    [3:0] sdram_s1_burst_adapter_source0_channel;                                                              \n\twire          sdram_s1_burst_adapter_source0_startofpacket;                                                        \n\twire          sdram_s1_burst_adapter_source0_endofpacket;                                                          \n\twire          cmd_mux_002_src_valid;                                                                               \n\twire  [128:0] cmd_mux_002_src_data;                                                                                \n\twire          cmd_mux_002_src_ready;                                                                               \n\twire    [3:0] cmd_mux_002_src_channel;                                                                             \n\twire          cmd_mux_002_src_startofpacket;                                                                       \n\twire          cmd_mux_002_src_endofpacket;                                                                         \n\twire          onchip_sram_s1_burst_adapter_source0_valid;                                                          \n\twire  [128:0] onchip_sram_s1_burst_adapter_source0_data;                                                           \n\twire          onchip_sram_s1_burst_adapter_source0_ready;                                                          \n\twire    [3:0] onchip_sram_s1_burst_adapter_source0_channel;                                                        \n\twire          onchip_sram_s1_burst_adapter_source0_startofpacket;                                                  \n\twire          onchip_sram_s1_burst_adapter_source0_endofpacket;                                                    \n\twire          cmd_mux_003_src_valid;                                                                               \n\twire  [128:0] cmd_mux_003_src_data;                                                                                \n\twire          cmd_mux_003_src_ready;                                                                               \n\twire    [3:0] cmd_mux_003_src_channel;                                                                             \n\twire          cmd_mux_003_src_startofpacket;                                                                       \n\twire          cmd_mux_003_src_endofpacket;                                                                         \n\twire          onchip_sram_s2_burst_adapter_source0_valid;                                                          \n\twire  [128:0] onchip_sram_s2_burst_adapter_source0_data;                                                           \n\twire          onchip_sram_s2_burst_adapter_source0_ready;                                                          \n\twire    [3:0] onchip_sram_s2_burst_adapter_source0_channel;                                                        \n\twire          onchip_sram_s2_burst_adapter_source0_startofpacket;                                                  \n\twire          onchip_sram_s2_burst_adapter_source0_endofpacket;                                                    \n\twire          cmd_demux_src0_valid;                                                                                \n\twire  [236:0] cmd_demux_src0_data;                                                                                 \n\twire          cmd_demux_src0_ready;                                                                                \n\twire    [3:0] cmd_demux_src0_channel;                                                                              \n\twire          cmd_demux_src0_startofpacket;                                                                        \n\twire          cmd_demux_src0_endofpacket;                                                                          \n\twire          arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_valid;         \n\twire  [101:0] arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_data;          \n\twire          arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_ready;         \n\twire    [3:0] arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_channel;       \n\twire          arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_startofpacket; \n\twire          arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_endofpacket;   \n\twire          cmd_demux_src1_valid;                                                                                \n\twire  [236:0] cmd_demux_src1_data;                                                                                 \n\twire          cmd_demux_src1_ready;                                                                                \n\twire    [3:0] cmd_demux_src1_channel;                                                                              \n\twire          cmd_demux_src1_startofpacket;                                                                        \n\twire          cmd_demux_src1_endofpacket;                                                                          \n\twire          arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_valid;                                \n\twire  [110:0] arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_data;                                 \n\twire          arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_ready;                                \n\twire    [3:0] arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_channel;                              \n\twire          arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_startofpacket;                        \n\twire          arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_endofpacket;                          \n\twire          cmd_demux_src2_valid;                                                                                \n\twire  [236:0] cmd_demux_src2_data;                                                                                 \n\twire          cmd_demux_src2_ready;                                                                                \n\twire    [3:0] cmd_demux_src2_channel;                                                                              \n\twire          cmd_demux_src2_startofpacket;                                                                        \n\twire          cmd_demux_src2_endofpacket;                                                                          \n\twire          arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_valid;                          \n\twire  [128:0] arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_data;                           \n\twire          arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_ready;                          \n\twire    [3:0] arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_channel;                        \n\twire          arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_startofpacket;                  \n\twire          arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_endofpacket;                    \n\twire          cmd_demux_001_src0_valid;                                                                            \n\twire  [236:0] cmd_demux_001_src0_data;                                                                             \n\twire          cmd_demux_001_src0_ready;                                                                            \n\twire    [3:0] cmd_demux_001_src0_channel;                                                                          \n\twire          cmd_demux_001_src0_startofpacket;                                                                    \n\twire          cmd_demux_001_src0_endofpacket;                                                                      \n\twire          arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_valid;         \n\twire  [101:0] arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_data;          \n\twire          arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_ready;         \n\twire    [3:0] arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_channel;       \n\twire          arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_startofpacket; \n\twire          arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_endofpacket;   \n\twire          cmd_demux_001_src1_valid;                                                                            \n\twire  [236:0] cmd_demux_001_src1_data;                                                                             \n\twire          cmd_demux_001_src1_ready;                                                                            \n\twire    [3:0] cmd_demux_001_src1_channel;                                                                          \n\twire          cmd_demux_001_src1_startofpacket;                                                                    \n\twire          cmd_demux_001_src1_endofpacket;                                                                      \n\twire          arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_valid;                                \n\twire  [110:0] arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_data;                                 \n\twire          arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_ready;                                \n\twire    [3:0] arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_channel;                              \n\twire          arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_startofpacket;                        \n\twire          arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_endofpacket;                          \n\twire          cmd_demux_001_src2_valid;                                                                            \n\twire  [236:0] cmd_demux_001_src2_data;                                                                             \n\twire          cmd_demux_001_src2_ready;                                                                            \n\twire    [3:0] cmd_demux_001_src2_channel;                                                                          \n\twire          cmd_demux_001_src2_startofpacket;                                                                    \n\twire          cmd_demux_001_src2_endofpacket;                                                                      \n\twire          arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_valid;                          \n\twire  [128:0] arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_data;                           \n\twire          arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_ready;                          \n\twire    [3:0] arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_channel;                        \n\twire          arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_startofpacket;                  \n\twire          arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_endofpacket;                    \n\twire          cmd_demux_002_src0_valid;                                                                            \n\twire  [101:0] cmd_demux_002_src0_data;                                                                             \n\twire          cmd_demux_002_src0_ready;                                                                            \n\twire    [3:0] cmd_demux_002_src0_channel;                                                                          \n\twire          cmd_demux_002_src0_startofpacket;                                                                    \n\twire          cmd_demux_002_src0_endofpacket;                                                                      \n\twire          vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_valid;                              \n\twire  [110:0] vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_data;                               \n\twire          vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_ready;                              \n\twire    [3:0] vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_channel;                            \n\twire          vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_startofpacket;                      \n\twire          vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_endofpacket;                        \n\twire          cmd_demux_002_src1_valid;                                                                            \n\twire  [101:0] cmd_demux_002_src1_data;                                                                             \n\twire          cmd_demux_002_src1_ready;                                                                            \n\twire    [3:0] cmd_demux_002_src1_channel;                                                                          \n\twire          cmd_demux_002_src1_startofpacket;                                                                    \n\twire          cmd_demux_002_src1_endofpacket;                                                                      \n\twire          vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_valid;                        \n\twire  [128:0] vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_data;                         \n\twire          vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_ready;                        \n\twire    [3:0] vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_channel;                      \n\twire          vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_startofpacket;                \n\twire          vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_endofpacket;                  \n\twire          rsp_demux_src0_valid;                                                                                \n\twire  [101:0] rsp_demux_src0_data;                                                                                 \n\twire          rsp_demux_src0_ready;                                                                                \n\twire    [3:0] rsp_demux_src0_channel;                                                                              \n\twire          rsp_demux_src0_startofpacket;                                                                        \n\twire          rsp_demux_src0_endofpacket;                                                                          \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid;         \n\twire  [236:0] vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data;          \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready;         \n\twire    [3:0] vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel;       \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket; \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket;   \n\twire          rsp_demux_src1_valid;                                                                                \n\twire  [101:0] rsp_demux_src1_data;                                                                                 \n\twire          rsp_demux_src1_ready;                                                                                \n\twire    [3:0] rsp_demux_src1_channel;                                                                              \n\twire          rsp_demux_src1_startofpacket;                                                                        \n\twire          rsp_demux_src1_endofpacket;                                                                          \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid;         \n\twire  [236:0] vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data;          \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready;         \n\twire    [3:0] vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel;       \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket; \n\twire          vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket;   \n\twire          rsp_demux_001_src0_valid;                                                                            \n\twire  [110:0] rsp_demux_001_src0_data;                                                                             \n\twire          rsp_demux_001_src0_ready;                                                                            \n\twire    [3:0] rsp_demux_001_src0_channel;                                                                          \n\twire          rsp_demux_001_src0_startofpacket;                                                                    \n\twire          rsp_demux_001_src0_endofpacket;                                                                      \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid;                                \n\twire  [236:0] sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data;                                 \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready;                                \n\twire    [3:0] sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel;                              \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket;                        \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket;                          \n\twire          rsp_demux_001_src1_valid;                                                                            \n\twire  [110:0] rsp_demux_001_src1_data;                                                                             \n\twire          rsp_demux_001_src1_ready;                                                                            \n\twire    [3:0] rsp_demux_001_src1_channel;                                                                          \n\twire          rsp_demux_001_src1_startofpacket;                                                                    \n\twire          rsp_demux_001_src1_endofpacket;                                                                      \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid;                                \n\twire  [236:0] sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data;                                 \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready;                                \n\twire    [3:0] sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel;                              \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket;                        \n\twire          sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket;                          \n\twire          rsp_demux_001_src2_valid;                                                                            \n\twire  [110:0] rsp_demux_001_src2_data;                                                                             \n\twire          rsp_demux_001_src2_ready;                                                                            \n\twire    [3:0] rsp_demux_001_src2_channel;                                                                          \n\twire          rsp_demux_001_src2_startofpacket;                                                                    \n\twire          rsp_demux_001_src2_endofpacket;                                                                      \n\twire          sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_valid;                              \n\twire  [101:0] sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_data;                               \n\twire          sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_ready;                              \n\twire    [3:0] sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_channel;                            \n\twire          sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_startofpacket;                      \n\twire          sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_endofpacket;                        \n\twire          rsp_demux_002_src0_valid;                                                                            \n\twire  [128:0] rsp_demux_002_src0_data;                                                                             \n\twire          rsp_demux_002_src0_ready;                                                                            \n\twire    [3:0] rsp_demux_002_src0_channel;                                                                          \n\twire          rsp_demux_002_src0_startofpacket;                                                                    \n\twire          rsp_demux_002_src0_endofpacket;                                                                      \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid;                          \n\twire  [236:0] onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data;                           \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready;                          \n\twire    [3:0] onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel;                        \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket;                  \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket;                    \n\twire          rsp_demux_002_src1_valid;                                                                            \n\twire  [128:0] rsp_demux_002_src1_data;                                                                             \n\twire          rsp_demux_002_src1_ready;                                                                            \n\twire    [3:0] rsp_demux_002_src1_channel;                                                                          \n\twire          rsp_demux_002_src1_startofpacket;                                                                    \n\twire          rsp_demux_002_src1_endofpacket;                                                                      \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid;                          \n\twire  [236:0] onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data;                           \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready;                          \n\twire    [3:0] onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel;                        \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket;                  \n\twire          onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket;                    \n\twire          rsp_demux_003_src0_valid;                                                                            \n\twire  [128:0] rsp_demux_003_src0_data;                                                                             \n\twire          rsp_demux_003_src0_ready;                                                                            \n\twire    [3:0] rsp_demux_003_src0_channel;                                                                          \n\twire          rsp_demux_003_src0_startofpacket;                                                                    \n\twire          rsp_demux_003_src0_endofpacket;                                                                      \n\twire          onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_valid;                        \n\twire  [101:0] onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_data;                         \n\twire          onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_ready;                        \n\twire    [3:0] onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_channel;                      \n\twire          onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_startofpacket;                \n\twire          onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_endofpacket;                  \n\twire    [3:0] arm_a9_hps_h2f_axi_master_wr_limiter_cmd_valid_data;                                                 \n\twire    [3:0] arm_a9_hps_h2f_axi_master_rd_limiter_cmd_valid_data;                                                 \n\twire    [3:0] vga_subsystem_pixel_dma_master_limiter_cmd_valid_data;                                               \n\twire          vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_valid;                                          \n\twire    [9:0] vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_data;                                           \n\twire          vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_ready;                                          \n\twire          avalon_st_adapter_out_0_valid;                                                                       \n\twire    [9:0] avalon_st_adapter_out_0_data;                                                                        \n\twire          avalon_st_adapter_out_0_ready;                                                                       \n\twire    [0:0] avalon_st_adapter_out_0_error;                                                                       \n\twire          sdram_s1_agent_rdata_fifo_out_valid;                                                                 \n\twire   [17:0] sdram_s1_agent_rdata_fifo_out_data;                                                                  \n\twire          sdram_s1_agent_rdata_fifo_out_ready;                                                                 \n\twire          avalon_st_adapter_001_out_0_valid;                                                                   \n\twire   [17:0] avalon_st_adapter_001_out_0_data;                                                                    \n\twire          avalon_st_adapter_001_out_0_ready;                                                                   \n\twire    [0:0] avalon_st_adapter_001_out_0_error;                                                                   \n\twire          onchip_sram_s1_agent_rdata_fifo_out_valid;                                                           \n\twire   [33:0] onchip_sram_s1_agent_rdata_fifo_out_data;                                                            \n\twire          onchip_sram_s1_agent_rdata_fifo_out_ready;                                                           \n\twire          avalon_st_adapter_002_out_0_valid;                                                                   \n\twire   [33:0] avalon_st_adapter_002_out_0_data;                                                                    \n\twire          avalon_st_adapter_002_out_0_ready;                                                                   \n\twire    [0:0] avalon_st_adapter_002_out_0_error;                                                                   \n\twire          onchip_sram_s2_agent_rdata_fifo_out_valid;                                                           \n\twire   [33:0] onchip_sram_s2_agent_rdata_fifo_out_data;                                                            \n\twire          onchip_sram_s2_agent_rdata_fifo_out_ready;                                                           \n\twire          avalon_st_adapter_003_out_0_valid;                                                                   \n\twire   [33:0] avalon_st_adapter_003_out_0_data;                                                                    \n\twire          avalon_st_adapter_003_out_0_ready;                                                                   \n\twire    [0:0] avalon_st_adapter_003_out_0_error;                                                                   \n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (32),\n\t\t.AV_DATA_W                   (8),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (1),\n\t\t.UAV_ADDRESS_W               (32),\n\t\t.UAV_BURSTCOUNT_W            (1),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (0),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (1),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) vga_subsystem_pixel_dma_master_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                            \n\t\t.reset                  (SDRAM_reset_reset_bridge_in_reset_reset),                                           \n\t\t.uav_address            (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount         (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read               (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write              (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest        (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid      (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable         (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata           (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata          (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock               (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess        (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address             (VGA_Subsystem_pixel_dma_master_address),                                            \n\t\t.av_waitrequest         (VGA_Subsystem_pixel_dma_master_waitrequest),                                        \n\t\t.av_read                (VGA_Subsystem_pixel_dma_master_read),                                               \n\t\t.av_readdata            (VGA_Subsystem_pixel_dma_master_readdata),                                           \n\t\t.av_readdatavalid       (VGA_Subsystem_pixel_dma_master_readdatavalid),                                      \n\t\t.av_lock                (VGA_Subsystem_pixel_dma_master_lock),                                               \n\t\t.av_burstcount          (1'b1),                                                                              \n\t\t.av_byteenable          (1'b1),                                                                              \n\t\t.av_beginbursttransfer  (1'b0),                                                                              \n\t\t.av_begintransfer       (1'b0),                                                                              \n\t\t.av_chipselect          (1'b0),                                                                              \n\t\t.av_write               (1'b0),                                                                              \n\t\t.av_writedata           (8'b00000000),                                                                       \n\t\t.av_debugaccess         (1'b0),                                                                              \n\t\t.uav_clken              (),                                                                                  \n\t\t.av_clken               (1'b1),                                                                              \n\t\t.uav_response           (2'b00),                                                                             \n\t\t.av_response            (),                                                                                  \n\t\t.uav_writeresponsevalid (1'b0),                                                                              \n\t\t.av_writeresponsevalid  ()                                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (13),\n\t\t.AV_DATA_W                      (8),\n\t\t.UAV_DATA_W                     (8),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (1),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (1),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (1),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) vga_subsystem_char_buffer_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                 \n\t\t.reset                  (SDRAM_reset_reset_bridge_in_reset_reset),                \n\t\t.uav_address            (vga_subsystem_char_buffer_slave_agent_m0_address),       \n\t\t.uav_burstcount         (vga_subsystem_char_buffer_slave_agent_m0_burstcount),    \n\t\t.uav_read               (vga_subsystem_char_buffer_slave_agent_m0_read),          \n\t\t.uav_write              (vga_subsystem_char_buffer_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (vga_subsystem_char_buffer_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (vga_subsystem_char_buffer_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (vga_subsystem_char_buffer_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (vga_subsystem_char_buffer_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (vga_subsystem_char_buffer_slave_agent_m0_writedata),     \n\t\t.uav_lock               (vga_subsystem_char_buffer_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (vga_subsystem_char_buffer_slave_agent_m0_debugaccess),   \n\t\t.av_address             (VGA_Subsystem_char_buffer_slave_address),                \n\t\t.av_write               (VGA_Subsystem_char_buffer_slave_write),                  \n\t\t.av_read                (VGA_Subsystem_char_buffer_slave_read),                   \n\t\t.av_readdata            (VGA_Subsystem_char_buffer_slave_readdata),               \n\t\t.av_writedata           (VGA_Subsystem_char_buffer_slave_writedata),              \n\t\t.av_byteenable          (VGA_Subsystem_char_buffer_slave_byteenable),             \n\t\t.av_waitrequest         (VGA_Subsystem_char_buffer_slave_waitrequest),            \n\t\t.av_chipselect          (VGA_Subsystem_char_buffer_slave_chipselect),             \n\t\t.av_begintransfer       (),                                                       \n\t\t.av_beginbursttransfer  (),                                                       \n\t\t.av_burstcount          (),                                                       \n\t\t.av_readdatavalid       (1'b0),                                                   \n\t\t.av_writebyteenable     (),                                                       \n\t\t.av_lock                (),                                                       \n\t\t.av_clken               (),                                                       \n\t\t.uav_clken              (1'b0),                                                   \n\t\t.av_debugaccess         (),                                                       \n\t\t.av_outputenable        (),                                                       \n\t\t.uav_response           (),                                                       \n\t\t.av_response            (2'b00),                                                  \n\t\t.uav_writeresponsevalid (),                                                       \n\t\t.av_writeresponsevalid  (1'b0)                                                    \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (25),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (16),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (2),\n\t\t.UAV_BYTEENABLE_W               (2),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (2),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (1),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (2),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sdram_s1_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                  \n\t\t.reset                  (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (sdram_s1_agent_m0_address),               \n\t\t.uav_burstcount         (sdram_s1_agent_m0_burstcount),            \n\t\t.uav_read               (sdram_s1_agent_m0_read),                  \n\t\t.uav_write              (sdram_s1_agent_m0_write),                 \n\t\t.uav_waitrequest        (sdram_s1_agent_m0_waitrequest),           \n\t\t.uav_readdatavalid      (sdram_s1_agent_m0_readdatavalid),         \n\t\t.uav_byteenable         (sdram_s1_agent_m0_byteenable),            \n\t\t.uav_readdata           (sdram_s1_agent_m0_readdata),              \n\t\t.uav_writedata          (sdram_s1_agent_m0_writedata),             \n\t\t.uav_lock               (sdram_s1_agent_m0_lock),                  \n\t\t.uav_debugaccess        (sdram_s1_agent_m0_debugaccess),           \n\t\t.av_address             (SDRAM_s1_address),                        \n\t\t.av_write               (SDRAM_s1_write),                          \n\t\t.av_read                (SDRAM_s1_read),                           \n\t\t.av_readdata            (SDRAM_s1_readdata),                       \n\t\t.av_writedata           (SDRAM_s1_writedata),                      \n\t\t.av_byteenable          (SDRAM_s1_byteenable),                     \n\t\t.av_readdatavalid       (SDRAM_s1_readdatavalid),                  \n\t\t.av_waitrequest         (SDRAM_s1_waitrequest),                    \n\t\t.av_chipselect          (SDRAM_s1_chipselect),                     \n\t\t.av_begintransfer       (),                                        \n\t\t.av_beginbursttransfer  (),                                        \n\t\t.av_burstcount          (),                                        \n\t\t.av_writebyteenable     (),                                        \n\t\t.av_lock                (),                                        \n\t\t.av_clken               (),                                        \n\t\t.uav_clken              (1'b0),                                    \n\t\t.av_debugaccess         (),                                        \n\t\t.av_outputenable        (),                                        \n\t\t.uav_response           (),                                        \n\t\t.av_response            (2'b00),                                   \n\t\t.uav_writeresponsevalid (),                                        \n\t\t.av_writeresponsevalid  (1'b0)                                     \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (16),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) onchip_sram_s1_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                  \n\t\t.reset                  (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (onchip_sram_s1_agent_m0_address),         \n\t\t.uav_burstcount         (onchip_sram_s1_agent_m0_burstcount),      \n\t\t.uav_read               (onchip_sram_s1_agent_m0_read),            \n\t\t.uav_write              (onchip_sram_s1_agent_m0_write),           \n\t\t.uav_waitrequest        (onchip_sram_s1_agent_m0_waitrequest),     \n\t\t.uav_readdatavalid      (onchip_sram_s1_agent_m0_readdatavalid),   \n\t\t.uav_byteenable         (onchip_sram_s1_agent_m0_byteenable),      \n\t\t.uav_readdata           (onchip_sram_s1_agent_m0_readdata),        \n\t\t.uav_writedata          (onchip_sram_s1_agent_m0_writedata),       \n\t\t.uav_lock               (onchip_sram_s1_agent_m0_lock),            \n\t\t.uav_debugaccess        (onchip_sram_s1_agent_m0_debugaccess),     \n\t\t.av_address             (Onchip_SRAM_s1_address),                  \n\t\t.av_write               (Onchip_SRAM_s1_write),                    \n\t\t.av_readdata            (Onchip_SRAM_s1_readdata),                 \n\t\t.av_writedata           (Onchip_SRAM_s1_writedata),                \n\t\t.av_byteenable          (Onchip_SRAM_s1_byteenable),               \n\t\t.av_chipselect          (Onchip_SRAM_s1_chipselect),               \n\t\t.av_clken               (Onchip_SRAM_s1_clken),                    \n\t\t.av_read                (),                                        \n\t\t.av_begintransfer       (),                                        \n\t\t.av_beginbursttransfer  (),                                        \n\t\t.av_burstcount          (),                                        \n\t\t.av_readdatavalid       (1'b0),                                    \n\t\t.av_waitrequest         (1'b0),                                    \n\t\t.av_writebyteenable     (),                                        \n\t\t.av_lock                (),                                        \n\t\t.uav_clken              (1'b0),                                    \n\t\t.av_debugaccess         (),                                        \n\t\t.av_outputenable        (),                                        \n\t\t.uav_response           (),                                        \n\t\t.av_response            (2'b00),                                   \n\t\t.uav_writeresponsevalid (),                                        \n\t\t.av_writeresponsevalid  (1'b0)                                     \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (16),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) onchip_sram_s2_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                  \n\t\t.reset                  (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (onchip_sram_s2_agent_m0_address),         \n\t\t.uav_burstcount         (onchip_sram_s2_agent_m0_burstcount),      \n\t\t.uav_read               (onchip_sram_s2_agent_m0_read),            \n\t\t.uav_write              (onchip_sram_s2_agent_m0_write),           \n\t\t.uav_waitrequest        (onchip_sram_s2_agent_m0_waitrequest),     \n\t\t.uav_readdatavalid      (onchip_sram_s2_agent_m0_readdatavalid),   \n\t\t.uav_byteenable         (onchip_sram_s2_agent_m0_byteenable),      \n\t\t.uav_readdata           (onchip_sram_s2_agent_m0_readdata),        \n\t\t.uav_writedata          (onchip_sram_s2_agent_m0_writedata),       \n\t\t.uav_lock               (onchip_sram_s2_agent_m0_lock),            \n\t\t.uav_debugaccess        (onchip_sram_s2_agent_m0_debugaccess),     \n\t\t.av_address             (Onchip_SRAM_s2_address),                  \n\t\t.av_write               (Onchip_SRAM_s2_write),                    \n\t\t.av_readdata            (Onchip_SRAM_s2_readdata),                 \n\t\t.av_writedata           (Onchip_SRAM_s2_writedata),                \n\t\t.av_byteenable          (Onchip_SRAM_s2_byteenable),               \n\t\t.av_chipselect          (Onchip_SRAM_s2_chipselect),               \n\t\t.av_clken               (Onchip_SRAM_s2_clken),                    \n\t\t.av_read                (),                                        \n\t\t.av_begintransfer       (),                                        \n\t\t.av_beginbursttransfer  (),                                        \n\t\t.av_burstcount          (),                                        \n\t\t.av_readdatavalid       (1'b0),                                    \n\t\t.av_waitrequest         (1'b0),                                    \n\t\t.av_writebyteenable     (),                                        \n\t\t.av_lock                (),                                        \n\t\t.uav_clken              (1'b0),                                    \n\t\t.av_debugaccess         (),                                        \n\t\t.av_outputenable        (),                                        \n\t\t.uav_response           (),                                        \n\t\t.av_response            (2'b00),                                   \n\t\t.uav_writeresponsevalid (),                                        \n\t\t.av_writeresponsevalid  (1'b0)                                     \n\t);\n\n\taltera_merlin_axi_master_ni #(\n\t\t.ID_WIDTH                  (12),\n\t\t.ADDR_WIDTH                (30),\n\t\t.RDATA_WIDTH               (128),\n\t\t.WDATA_WIDTH               (128),\n\t\t.ADDR_USER_WIDTH           (1),\n\t\t.DATA_USER_WIDTH           (1),\n\t\t.AXI_BURST_LENGTH_WIDTH    (4),\n\t\t.AXI_LOCK_WIDTH            (2),\n\t\t.AXI_VERSION               (\"AXI3\"),\n\t\t.WRITE_ISSUING_CAPABILITY  (8),\n\t\t.READ_ISSUING_CAPABILITY   (8),\n\t\t.PKT_BEGIN_BURST           (207),\n\t\t.PKT_CACHE_H               (231),\n\t\t.PKT_CACHE_L               (228),\n\t\t.PKT_ADDR_SIDEBAND_H       (205),\n\t\t.PKT_ADDR_SIDEBAND_L       (205),\n\t\t.PKT_PROTECTION_H          (227),\n\t\t.PKT_PROTECTION_L          (225),\n\t\t.PKT_BURST_SIZE_H          (202),\n\t\t.PKT_BURST_SIZE_L          (200),\n\t\t.PKT_BURST_TYPE_H          (204),\n\t\t.PKT_BURST_TYPE_L          (203),\n\t\t.PKT_RESPONSE_STATUS_L     (232),\n\t\t.PKT_RESPONSE_STATUS_H     (233),\n\t\t.PKT_BURSTWRAP_H           (199),\n\t\t.PKT_BURSTWRAP_L           (191),\n\t\t.PKT_BYTE_CNT_H            (190),\n\t\t.PKT_BYTE_CNT_L            (182),\n\t\t.PKT_ADDR_H                (175),\n\t\t.PKT_ADDR_L                (144),\n\t\t.PKT_TRANS_EXCLUSIVE       (181),\n\t\t.PKT_TRANS_LOCK            (180),\n\t\t.PKT_TRANS_COMPRESSED_READ (176),\n\t\t.PKT_TRANS_POSTED          (177),\n\t\t.PKT_TRANS_WRITE           (178),\n\t\t.PKT_TRANS_READ            (179),\n\t\t.PKT_DATA_H                (127),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (143),\n\t\t.PKT_BYTEEN_L              (128),\n\t\t.PKT_SRC_ID_H              (210),\n\t\t.PKT_SRC_ID_L              (209),\n\t\t.PKT_DEST_ID_H             (212),\n\t\t.PKT_DEST_ID_L             (211),\n\t\t.PKT_THREAD_ID_H           (224),\n\t\t.PKT_THREAD_ID_L           (213),\n\t\t.PKT_QOS_L                 (208),\n\t\t.PKT_QOS_H                 (208),\n\t\t.PKT_ORI_BURST_SIZE_L      (234),\n\t\t.PKT_ORI_BURST_SIZE_H      (236),\n\t\t.PKT_DATA_SIDEBAND_H       (206),\n\t\t.PKT_DATA_SIDEBAND_L       (206),\n\t\t.ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.ID                        (0)\n\t) arm_a9_hps_h2f_axi_master_agent (\n\t\t.aclk                   (System_PLL_sys_clk_clk),                                                 \n\t\t.aresetn                (~ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.write_cp_valid         (arm_a9_hps_h2f_axi_master_agent_write_cp_valid),                         \n\t\t.write_cp_data          (arm_a9_hps_h2f_axi_master_agent_write_cp_data),                          \n\t\t.write_cp_startofpacket (arm_a9_hps_h2f_axi_master_agent_write_cp_startofpacket),                 \n\t\t.write_cp_endofpacket   (arm_a9_hps_h2f_axi_master_agent_write_cp_endofpacket),                   \n\t\t.write_cp_ready         (arm_a9_hps_h2f_axi_master_agent_write_cp_ready),                         \n\t\t.write_rp_valid         (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_valid),                     \n\t\t.write_rp_data          (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_data),                      \n\t\t.write_rp_channel       (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_channel),                   \n\t\t.write_rp_startofpacket (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_startofpacket),             \n\t\t.write_rp_endofpacket   (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_endofpacket),               \n\t\t.write_rp_ready         (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_ready),                     \n\t\t.read_cp_valid          (arm_a9_hps_h2f_axi_master_agent_read_cp_valid),                          \n\t\t.read_cp_data           (arm_a9_hps_h2f_axi_master_agent_read_cp_data),                           \n\t\t.read_cp_startofpacket  (arm_a9_hps_h2f_axi_master_agent_read_cp_startofpacket),                  \n\t\t.read_cp_endofpacket    (arm_a9_hps_h2f_axi_master_agent_read_cp_endofpacket),                    \n\t\t.read_cp_ready          (arm_a9_hps_h2f_axi_master_agent_read_cp_ready),                          \n\t\t.read_rp_valid          (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_valid),                     \n\t\t.read_rp_data           (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_data),                      \n\t\t.read_rp_channel        (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_channel),                   \n\t\t.read_rp_startofpacket  (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_startofpacket),             \n\t\t.read_rp_endofpacket    (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_endofpacket),               \n\t\t.read_rp_ready          (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_ready),                     \n\t\t.awid                   (ARM_A9_HPS_h2f_axi_master_awid),                                         \n\t\t.awaddr                 (ARM_A9_HPS_h2f_axi_master_awaddr),                                       \n\t\t.awlen                  (ARM_A9_HPS_h2f_axi_master_awlen),                                        \n\t\t.awsize                 (ARM_A9_HPS_h2f_axi_master_awsize),                                       \n\t\t.awburst                (ARM_A9_HPS_h2f_axi_master_awburst),                                      \n\t\t.awlock                 (ARM_A9_HPS_h2f_axi_master_awlock),                                       \n\t\t.awcache                (ARM_A9_HPS_h2f_axi_master_awcache),                                      \n\t\t.awprot                 (ARM_A9_HPS_h2f_axi_master_awprot),                                       \n\t\t.awvalid                (ARM_A9_HPS_h2f_axi_master_awvalid),                                      \n\t\t.awready                (ARM_A9_HPS_h2f_axi_master_awready),                                      \n\t\t.wid                    (ARM_A9_HPS_h2f_axi_master_wid),                                          \n\t\t.wdata                  (ARM_A9_HPS_h2f_axi_master_wdata),                                        \n\t\t.wstrb                  (ARM_A9_HPS_h2f_axi_master_wstrb),                                        \n\t\t.wlast                  (ARM_A9_HPS_h2f_axi_master_wlast),                                        \n\t\t.wvalid                 (ARM_A9_HPS_h2f_axi_master_wvalid),                                       \n\t\t.wready                 (ARM_A9_HPS_h2f_axi_master_wready),                                       \n\t\t.bid                    (ARM_A9_HPS_h2f_axi_master_bid),                                          \n\t\t.bresp                  (ARM_A9_HPS_h2f_axi_master_bresp),                                        \n\t\t.bvalid                 (ARM_A9_HPS_h2f_axi_master_bvalid),                                       \n\t\t.bready                 (ARM_A9_HPS_h2f_axi_master_bready),                                       \n\t\t.arid                   (ARM_A9_HPS_h2f_axi_master_arid),                                         \n\t\t.araddr                 (ARM_A9_HPS_h2f_axi_master_araddr),                                       \n\t\t.arlen                  (ARM_A9_HPS_h2f_axi_master_arlen),                                        \n\t\t.arsize                 (ARM_A9_HPS_h2f_axi_master_arsize),                                       \n\t\t.arburst                (ARM_A9_HPS_h2f_axi_master_arburst),                                      \n\t\t.arlock                 (ARM_A9_HPS_h2f_axi_master_arlock),                                       \n\t\t.arcache                (ARM_A9_HPS_h2f_axi_master_arcache),                                      \n\t\t.arprot                 (ARM_A9_HPS_h2f_axi_master_arprot),                                       \n\t\t.arvalid                (ARM_A9_HPS_h2f_axi_master_arvalid),                                      \n\t\t.arready                (ARM_A9_HPS_h2f_axi_master_arready),                                      \n\t\t.rid                    (ARM_A9_HPS_h2f_axi_master_rid),                                          \n\t\t.rdata                  (ARM_A9_HPS_h2f_axi_master_rdata),                                        \n\t\t.rresp                  (ARM_A9_HPS_h2f_axi_master_rresp),                                        \n\t\t.rlast                  (ARM_A9_HPS_h2f_axi_master_rlast),                                        \n\t\t.rvalid                 (ARM_A9_HPS_h2f_axi_master_rvalid),                                       \n\t\t.rready                 (ARM_A9_HPS_h2f_axi_master_rready),                                       \n\t\t.awuser                 (1'b0),                                                                   \n\t\t.aruser                 (1'b0),                                                                   \n\t\t.awqos                  (4'b0000),                                                                \n\t\t.arqos                  (4'b0000),                                                                \n\t\t.awregion               (4'b0000),                                                                \n\t\t.arregion               (4'b0000),                                                                \n\t\t.wuser                  (1'b0),                                                                   \n\t\t.ruser                  (),                                                                       \n\t\t.buser                  ()                                                                        \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (101),\n\t\t.PKT_ORI_BURST_SIZE_L      (99),\n\t\t.PKT_RESPONSE_STATUS_H     (98),\n\t\t.PKT_RESPONSE_STATUS_L     (97),\n\t\t.PKT_QOS_H                 (73),\n\t\t.PKT_QOS_L                 (73),\n\t\t.PKT_DATA_SIDEBAND_H       (71),\n\t\t.PKT_DATA_SIDEBAND_L       (71),\n\t\t.PKT_ADDR_SIDEBAND_H       (70),\n\t\t.PKT_ADDR_SIDEBAND_L       (70),\n\t\t.PKT_BURST_TYPE_H          (69),\n\t\t.PKT_BURST_TYPE_L          (68),\n\t\t.PKT_CACHE_H               (96),\n\t\t.PKT_CACHE_L               (93),\n\t\t.PKT_THREAD_ID_H           (89),\n\t\t.PKT_THREAD_ID_L           (78),\n\t\t.PKT_BURST_SIZE_H          (67),\n\t\t.PKT_BURST_SIZE_L          (65),\n\t\t.PKT_TRANS_EXCLUSIVE       (46),\n\t\t.PKT_TRANS_LOCK            (45),\n\t\t.PKT_BEGIN_BURST           (72),\n\t\t.PKT_PROTECTION_H          (92),\n\t\t.PKT_PROTECTION_L          (90),\n\t\t.PKT_BURSTWRAP_H           (64),\n\t\t.PKT_BURSTWRAP_L           (56),\n\t\t.PKT_BYTE_CNT_H            (55),\n\t\t.PKT_BYTE_CNT_L            (47),\n\t\t.PKT_ADDR_H                (40),\n\t\t.PKT_ADDR_L                (9),\n\t\t.PKT_TRANS_COMPRESSED_READ (41),\n\t\t.PKT_TRANS_POSTED          (42),\n\t\t.PKT_TRANS_WRITE           (43),\n\t\t.PKT_TRANS_READ            (44),\n\t\t.PKT_DATA_H                (7),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (8),\n\t\t.PKT_BYTEEN_L              (8),\n\t\t.PKT_SRC_ID_H              (75),\n\t\t.PKT_SRC_ID_L              (74),\n\t\t.PKT_DEST_ID_H             (77),\n\t\t.PKT_DEST_ID_L             (76),\n\t\t.ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.AV_BURSTCOUNT_W           (1),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (1),\n\t\t.ID                        (1),\n\t\t.BURSTWRAP_VALUE           (511),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) vga_subsystem_pixel_dma_master_agent (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                                            \n\t\t.reset                 (SDRAM_reset_reset_bridge_in_reset_reset),                                           \n\t\t.av_address            (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_address),       \n\t\t.av_write              (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_write),         \n\t\t.av_read               (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_read),          \n\t\t.av_writedata          (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_writedata),     \n\t\t.av_readdata           (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdata),      \n\t\t.av_waitrequest        (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.av_readdatavalid      (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.av_byteenable         (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.av_burstcount         (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.av_debugaccess        (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_lock               (vga_subsystem_pixel_dma_master_translator_avalon_universal_master_0_lock),          \n\t\t.cp_valid              (vga_subsystem_pixel_dma_master_agent_cp_valid),                                     \n\t\t.cp_data               (vga_subsystem_pixel_dma_master_agent_cp_data),                                      \n\t\t.cp_startofpacket      (vga_subsystem_pixel_dma_master_agent_cp_startofpacket),                             \n\t\t.cp_endofpacket        (vga_subsystem_pixel_dma_master_agent_cp_endofpacket),                               \n\t\t.cp_ready              (vga_subsystem_pixel_dma_master_agent_cp_ready),                                     \n\t\t.rp_valid              (vga_subsystem_pixel_dma_master_limiter_rsp_src_valid),                              \n\t\t.rp_data               (vga_subsystem_pixel_dma_master_limiter_rsp_src_data),                               \n\t\t.rp_channel            (vga_subsystem_pixel_dma_master_limiter_rsp_src_channel),                            \n\t\t.rp_startofpacket      (vga_subsystem_pixel_dma_master_limiter_rsp_src_startofpacket),                      \n\t\t.rp_endofpacket        (vga_subsystem_pixel_dma_master_limiter_rsp_src_endofpacket),                        \n\t\t.rp_ready              (vga_subsystem_pixel_dma_master_limiter_rsp_src_ready),                              \n\t\t.av_response           (),                                                                                  \n\t\t.av_writeresponsevalid ()                                                                                   \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (101),\n\t\t.PKT_ORI_BURST_SIZE_L      (99),\n\t\t.PKT_RESPONSE_STATUS_H     (98),\n\t\t.PKT_RESPONSE_STATUS_L     (97),\n\t\t.PKT_BURST_SIZE_H          (67),\n\t\t.PKT_BURST_SIZE_L          (65),\n\t\t.PKT_TRANS_LOCK            (45),\n\t\t.PKT_BEGIN_BURST           (72),\n\t\t.PKT_PROTECTION_H          (92),\n\t\t.PKT_PROTECTION_L          (90),\n\t\t.PKT_BURSTWRAP_H           (64),\n\t\t.PKT_BURSTWRAP_L           (56),\n\t\t.PKT_BYTE_CNT_H            (55),\n\t\t.PKT_BYTE_CNT_L            (47),\n\t\t.PKT_ADDR_H                (40),\n\t\t.PKT_ADDR_L                (9),\n\t\t.PKT_TRANS_COMPRESSED_READ (41),\n\t\t.PKT_TRANS_POSTED          (42),\n\t\t.PKT_TRANS_WRITE           (43),\n\t\t.PKT_TRANS_READ            (44),\n\t\t.PKT_DATA_H                (7),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (8),\n\t\t.PKT_BYTEEN_L              (8),\n\t\t.PKT_SRC_ID_H              (75),\n\t\t.PKT_SRC_ID_L              (74),\n\t\t.PKT_DEST_ID_H             (77),\n\t\t.PKT_DEST_ID_L             (76),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.ST_DATA_W                 (102),\n\t\t.AVS_BURSTCOUNT_W          (1),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) vga_subsystem_char_buffer_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                              \n\t\t.reset                   (SDRAM_reset_reset_bridge_in_reset_reset),                             \n\t\t.m0_address              (vga_subsystem_char_buffer_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (vga_subsystem_char_buffer_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (vga_subsystem_char_buffer_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (vga_subsystem_char_buffer_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (vga_subsystem_char_buffer_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (vga_subsystem_char_buffer_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (vga_subsystem_char_buffer_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (vga_subsystem_char_buffer_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (vga_subsystem_char_buffer_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (vga_subsystem_char_buffer_slave_agent_m0_writedata),                  \n\t\t.m0_write                (vga_subsystem_char_buffer_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (vga_subsystem_char_buffer_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (vga_subsystem_char_buffer_slave_agent_rp_ready),                      \n\t\t.rp_valid                (vga_subsystem_char_buffer_slave_agent_rp_valid),                      \n\t\t.rp_data                 (vga_subsystem_char_buffer_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (vga_subsystem_char_buffer_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (vga_subsystem_char_buffer_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (vga_subsystem_char_buffer_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (vga_subsystem_char_buffer_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (vga_subsystem_char_buffer_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (vga_subsystem_char_buffer_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (vga_subsystem_char_buffer_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (vga_subsystem_char_buffer_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (vga_subsystem_char_buffer_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (vga_subsystem_char_buffer_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (vga_subsystem_char_buffer_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (vga_subsystem_char_buffer_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                       \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                       \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                        \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                       \n\t\t.rdata_fifo_src_ready    (vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                               \n\t\t.m0_writeresponsevalid   (1'b0)                                                                 \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (103),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) vga_subsystem_char_buffer_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                           \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),                          \n\t\t.in_data           (vga_subsystem_char_buffer_slave_agent_rf_source_data),             \n\t\t.in_valid          (vga_subsystem_char_buffer_slave_agent_rf_source_valid),            \n\t\t.in_ready          (vga_subsystem_char_buffer_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (vga_subsystem_char_buffer_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (vga_subsystem_char_buffer_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (vga_subsystem_char_buffer_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                            \n\t\t.csr_read          (1'b0),                                                             \n\t\t.csr_write         (1'b0),                                                             \n\t\t.csr_readdata      (),                                                                 \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                             \n\t\t.almost_full_data  (),                                                                 \n\t\t.almost_empty_data (),                                                                 \n\t\t.in_empty          (1'b0),                                                             \n\t\t.out_empty         (),                                                                 \n\t\t.in_error          (1'b0),                                                             \n\t\t.out_error         (),                                                                 \n\t\t.in_channel        (1'b0),                                                             \n\t\t.out_channel       ()                                                                  \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (10),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) vga_subsystem_char_buffer_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                     \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),                    \n\t\t.in_data           (vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (vga_subsystem_char_buffer_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                      \n\t\t.csr_read          (1'b0),                                                       \n\t\t.csr_write         (1'b0),                                                       \n\t\t.csr_readdata      (),                                                           \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                       \n\t\t.almost_full_data  (),                                                           \n\t\t.almost_empty_data (),                                                           \n\t\t.in_startofpacket  (1'b0),                                                       \n\t\t.in_endofpacket    (1'b0),                                                       \n\t\t.out_startofpacket (),                                                           \n\t\t.out_endofpacket   (),                                                           \n\t\t.in_empty          (1'b0),                                                       \n\t\t.out_empty         (),                                                           \n\t\t.in_error          (1'b0),                                                       \n\t\t.out_error         (),                                                           \n\t\t.in_channel        (1'b0),                                                       \n\t\t.out_channel       ()                                                            \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (110),\n\t\t.PKT_ORI_BURST_SIZE_L      (108),\n\t\t.PKT_RESPONSE_STATUS_H     (107),\n\t\t.PKT_RESPONSE_STATUS_L     (106),\n\t\t.PKT_BURST_SIZE_H          (76),\n\t\t.PKT_BURST_SIZE_L          (74),\n\t\t.PKT_TRANS_LOCK            (54),\n\t\t.PKT_BEGIN_BURST           (81),\n\t\t.PKT_PROTECTION_H          (101),\n\t\t.PKT_PROTECTION_L          (99),\n\t\t.PKT_BURSTWRAP_H           (73),\n\t\t.PKT_BURSTWRAP_L           (65),\n\t\t.PKT_BYTE_CNT_H            (64),\n\t\t.PKT_BYTE_CNT_L            (56),\n\t\t.PKT_ADDR_H                (49),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_TRANS_COMPRESSED_READ (50),\n\t\t.PKT_TRANS_POSTED          (51),\n\t\t.PKT_TRANS_WRITE           (52),\n\t\t.PKT_TRANS_READ            (53),\n\t\t.PKT_DATA_H                (15),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_SRC_ID_H              (84),\n\t\t.PKT_SRC_ID_L              (83),\n\t\t.PKT_DEST_ID_H             (86),\n\t\t.PKT_DEST_ID_L             (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.ST_DATA_W                 (111),\n\t\t.AVS_BURSTCOUNT_W          (2),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) sdram_s1_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                       \n\t\t.reset                   (SDRAM_reset_reset_bridge_in_reset_reset),      \n\t\t.m0_address              (sdram_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (sdram_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (sdram_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (sdram_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (sdram_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (sdram_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (sdram_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (sdram_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (sdram_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (sdram_s1_agent_m0_writedata),                  \n\t\t.m0_write                (sdram_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (sdram_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (sdram_s1_agent_rp_ready),                      \n\t\t.rp_valid                (sdram_s1_agent_rp_valid),                      \n\t\t.rp_data                 (sdram_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (sdram_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (sdram_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (sdram_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (sdram_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (sdram_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (sdram_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (sdram_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (sdram_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (sdram_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (sdram_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (sdram_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (sdram_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (sdram_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (sdram_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (sdram_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (sdram_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (sdram_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),            \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),            \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),             \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),            \n\t\t.rdata_fifo_src_ready    (sdram_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (sdram_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (sdram_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                        \n\t\t.m0_writeresponsevalid   (1'b0)                                          \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (112),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                    \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),   \n\t\t.in_data           (sdram_s1_agent_rf_source_data),             \n\t\t.in_valid          (sdram_s1_agent_rf_source_valid),            \n\t\t.in_ready          (sdram_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sdram_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sdram_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (sdram_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sdram_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sdram_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sdram_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sdram_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                     \n\t\t.csr_read          (1'b0),                                      \n\t\t.csr_write         (1'b0),                                      \n\t\t.csr_readdata      (),                                          \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),      \n\t\t.almost_full_data  (),                                          \n\t\t.almost_empty_data (),                                          \n\t\t.in_empty          (1'b0),                                      \n\t\t.out_empty         (),                                          \n\t\t.in_error          (1'b0),                                      \n\t\t.out_error         (),                                          \n\t\t.in_channel        (1'b0),                                      \n\t\t.out_channel       ()                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (18),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (3),\n\t\t.USE_MEMORY_BLOCKS   (1),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                  \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (sdram_s1_agent_rdata_fifo_src_data),      \n\t\t.in_valid          (sdram_s1_agent_rdata_fifo_src_valid),     \n\t\t.in_ready          (sdram_s1_agent_rdata_fifo_src_ready),     \n\t\t.out_data          (sdram_s1_agent_rdata_fifo_out_data),      \n\t\t.out_valid         (sdram_s1_agent_rdata_fifo_out_valid),     \n\t\t.out_ready         (sdram_s1_agent_rdata_fifo_out_ready),     \n\t\t.csr_address       (2'b00),                                   \n\t\t.csr_read          (1'b0),                                    \n\t\t.csr_write         (1'b0),                                    \n\t\t.csr_readdata      (),                                        \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),    \n\t\t.almost_full_data  (),                                        \n\t\t.almost_empty_data (),                                        \n\t\t.in_startofpacket  (1'b0),                                    \n\t\t.in_endofpacket    (1'b0),                                    \n\t\t.out_startofpacket (),                                        \n\t\t.out_endofpacket   (),                                        \n\t\t.in_empty          (1'b0),                                    \n\t\t.out_empty         (),                                        \n\t\t.in_error          (1'b0),                                    \n\t\t.out_error         (),                                        \n\t\t.in_channel        (1'b0),                                    \n\t\t.out_channel       ()                                         \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (128),\n\t\t.PKT_ORI_BURST_SIZE_L      (126),\n\t\t.PKT_RESPONSE_STATUS_H     (125),\n\t\t.PKT_RESPONSE_STATUS_L     (124),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_PROTECTION_H          (119),\n\t\t.PKT_PROTECTION_L          (117),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (102),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (104),\n\t\t.PKT_DEST_ID_L             (103),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.ST_DATA_W                 (129),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) onchip_sram_s1_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                             \n\t\t.reset                   (SDRAM_reset_reset_bridge_in_reset_reset),            \n\t\t.m0_address              (onchip_sram_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (onchip_sram_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (onchip_sram_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (onchip_sram_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (onchip_sram_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (onchip_sram_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (onchip_sram_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (onchip_sram_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (onchip_sram_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (onchip_sram_s1_agent_m0_writedata),                  \n\t\t.m0_write                (onchip_sram_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (onchip_sram_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (onchip_sram_s1_agent_rp_ready),                      \n\t\t.rp_valid                (onchip_sram_s1_agent_rp_valid),                      \n\t\t.rp_data                 (onchip_sram_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (onchip_sram_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (onchip_sram_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (onchip_sram_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (onchip_sram_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (onchip_sram_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (onchip_sram_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (onchip_sram_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (onchip_sram_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (onchip_sram_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (onchip_sram_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (onchip_sram_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (onchip_sram_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (onchip_sram_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (onchip_sram_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (onchip_sram_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (onchip_sram_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (onchip_sram_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                  \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                  \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                   \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                  \n\t\t.rdata_fifo_src_ready    (onchip_sram_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (onchip_sram_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (onchip_sram_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (130),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_sram_s1_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                          \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),         \n\t\t.in_data           (onchip_sram_s1_agent_rf_source_data),             \n\t\t.in_valid          (onchip_sram_s1_agent_rf_source_valid),            \n\t\t.in_ready          (onchip_sram_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (onchip_sram_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (onchip_sram_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (onchip_sram_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (onchip_sram_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (onchip_sram_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (onchip_sram_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (onchip_sram_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                           \n\t\t.csr_read          (1'b0),                                            \n\t\t.csr_write         (1'b0),                                            \n\t\t.csr_readdata      (),                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),            \n\t\t.almost_full_data  (),                                                \n\t\t.almost_empty_data (),                                                \n\t\t.in_empty          (1'b0),                                            \n\t\t.out_empty         (),                                                \n\t\t.in_error          (1'b0),                                            \n\t\t.out_error         (),                                                \n\t\t.in_channel        (1'b0),                                            \n\t\t.out_channel       ()                                                 \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_sram_s1_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                    \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),   \n\t\t.in_data           (onchip_sram_s1_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (onchip_sram_s1_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (onchip_sram_s1_agent_rdata_fifo_src_ready), \n\t\t.out_data          (onchip_sram_s1_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (onchip_sram_s1_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (onchip_sram_s1_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                     \n\t\t.csr_read          (1'b0),                                      \n\t\t.csr_write         (1'b0),                                      \n\t\t.csr_readdata      (),                                          \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),      \n\t\t.almost_full_data  (),                                          \n\t\t.almost_empty_data (),                                          \n\t\t.in_startofpacket  (1'b0),                                      \n\t\t.in_endofpacket    (1'b0),                                      \n\t\t.out_startofpacket (),                                          \n\t\t.out_endofpacket   (),                                          \n\t\t.in_empty          (1'b0),                                      \n\t\t.out_empty         (),                                          \n\t\t.in_error          (1'b0),                                      \n\t\t.out_error         (),                                          \n\t\t.in_channel        (1'b0),                                      \n\t\t.out_channel       ()                                           \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (128),\n\t\t.PKT_ORI_BURST_SIZE_L      (126),\n\t\t.PKT_RESPONSE_STATUS_H     (125),\n\t\t.PKT_RESPONSE_STATUS_L     (124),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_PROTECTION_H          (119),\n\t\t.PKT_PROTECTION_L          (117),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (102),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (104),\n\t\t.PKT_DEST_ID_L             (103),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.ST_DATA_W                 (129),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) onchip_sram_s2_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                             \n\t\t.reset                   (SDRAM_reset_reset_bridge_in_reset_reset),            \n\t\t.m0_address              (onchip_sram_s2_agent_m0_address),                    \n\t\t.m0_burstcount           (onchip_sram_s2_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (onchip_sram_s2_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (onchip_sram_s2_agent_m0_debugaccess),                \n\t\t.m0_lock                 (onchip_sram_s2_agent_m0_lock),                       \n\t\t.m0_readdata             (onchip_sram_s2_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (onchip_sram_s2_agent_m0_readdatavalid),              \n\t\t.m0_read                 (onchip_sram_s2_agent_m0_read),                       \n\t\t.m0_waitrequest          (onchip_sram_s2_agent_m0_waitrequest),                \n\t\t.m0_writedata            (onchip_sram_s2_agent_m0_writedata),                  \n\t\t.m0_write                (onchip_sram_s2_agent_m0_write),                      \n\t\t.rp_endofpacket          (onchip_sram_s2_agent_rp_endofpacket),                \n\t\t.rp_ready                (onchip_sram_s2_agent_rp_ready),                      \n\t\t.rp_valid                (onchip_sram_s2_agent_rp_valid),                      \n\t\t.rp_data                 (onchip_sram_s2_agent_rp_data),                       \n\t\t.rp_startofpacket        (onchip_sram_s2_agent_rp_startofpacket),              \n\t\t.cp_ready                (onchip_sram_s2_burst_adapter_source0_ready),         \n\t\t.cp_valid                (onchip_sram_s2_burst_adapter_source0_valid),         \n\t\t.cp_data                 (onchip_sram_s2_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (onchip_sram_s2_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (onchip_sram_s2_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (onchip_sram_s2_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (onchip_sram_s2_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (onchip_sram_s2_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (onchip_sram_s2_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (onchip_sram_s2_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (onchip_sram_s2_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (onchip_sram_s2_agent_rf_source_ready),               \n\t\t.rf_source_valid         (onchip_sram_s2_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (onchip_sram_s2_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (onchip_sram_s2_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (onchip_sram_s2_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                  \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                  \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                   \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                  \n\t\t.rdata_fifo_src_ready    (onchip_sram_s2_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (onchip_sram_s2_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (onchip_sram_s2_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (130),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_sram_s2_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                          \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),         \n\t\t.in_data           (onchip_sram_s2_agent_rf_source_data),             \n\t\t.in_valid          (onchip_sram_s2_agent_rf_source_valid),            \n\t\t.in_ready          (onchip_sram_s2_agent_rf_source_ready),            \n\t\t.in_startofpacket  (onchip_sram_s2_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (onchip_sram_s2_agent_rf_source_endofpacket),      \n\t\t.out_data          (onchip_sram_s2_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (onchip_sram_s2_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (onchip_sram_s2_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (onchip_sram_s2_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (onchip_sram_s2_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                           \n\t\t.csr_read          (1'b0),                                            \n\t\t.csr_write         (1'b0),                                            \n\t\t.csr_readdata      (),                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),            \n\t\t.almost_full_data  (),                                                \n\t\t.almost_empty_data (),                                                \n\t\t.in_empty          (1'b0),                                            \n\t\t.out_empty         (),                                                \n\t\t.in_error          (1'b0),                                            \n\t\t.out_error         (),                                                \n\t\t.in_channel        (1'b0),                                            \n\t\t.out_channel       ()                                                 \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_sram_s2_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                    \n\t\t.reset             (SDRAM_reset_reset_bridge_in_reset_reset),   \n\t\t.in_data           (onchip_sram_s2_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (onchip_sram_s2_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (onchip_sram_s2_agent_rdata_fifo_src_ready), \n\t\t.out_data          (onchip_sram_s2_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (onchip_sram_s2_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (onchip_sram_s2_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                     \n\t\t.csr_read          (1'b0),                                      \n\t\t.csr_write         (1'b0),                                      \n\t\t.csr_readdata      (),                                          \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),      \n\t\t.almost_full_data  (),                                          \n\t\t.almost_empty_data (),                                          \n\t\t.in_startofpacket  (1'b0),                                      \n\t\t.in_endofpacket    (1'b0),                                      \n\t\t.out_startofpacket (),                                          \n\t\t.out_endofpacket   (),                                          \n\t\t.in_empty          (1'b0),                                      \n\t\t.out_empty         (),                                          \n\t\t.in_error          (1'b0),                                      \n\t\t.out_error         (),                                          \n\t\t.in_channel        (1'b0),                                      \n\t\t.out_channel       ()                                           \n\t);\n\n\tComputer_System_mm_interconnect_1_router router (\n\t\t.sink_ready         (arm_a9_hps_h2f_axi_master_agent_write_cp_ready),                        \n\t\t.sink_valid         (arm_a9_hps_h2f_axi_master_agent_write_cp_valid),                        \n\t\t.sink_data          (arm_a9_hps_h2f_axi_master_agent_write_cp_data),                         \n\t\t.sink_startofpacket (arm_a9_hps_h2f_axi_master_agent_write_cp_startofpacket),                \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_axi_master_agent_write_cp_endofpacket),                  \n\t\t.clk                (System_PLL_sys_clk_clk),                                                \n\t\t.reset              (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_src_ready),                                                      \n\t\t.src_valid          (router_src_valid),                                                      \n\t\t.src_data           (router_src_data),                                                       \n\t\t.src_channel        (router_src_channel),                                                    \n\t\t.src_startofpacket  (router_src_startofpacket),                                              \n\t\t.src_endofpacket    (router_src_endofpacket)                                                 \n\t);\n\n\tComputer_System_mm_interconnect_1_router router_001 (\n\t\t.sink_ready         (arm_a9_hps_h2f_axi_master_agent_read_cp_ready),                         \n\t\t.sink_valid         (arm_a9_hps_h2f_axi_master_agent_read_cp_valid),                         \n\t\t.sink_data          (arm_a9_hps_h2f_axi_master_agent_read_cp_data),                          \n\t\t.sink_startofpacket (arm_a9_hps_h2f_axi_master_agent_read_cp_startofpacket),                 \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_axi_master_agent_read_cp_endofpacket),                   \n\t\t.clk                (System_PLL_sys_clk_clk),                                                \n\t\t.reset              (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_001_src_ready),                                                  \n\t\t.src_valid          (router_001_src_valid),                                                  \n\t\t.src_data           (router_001_src_data),                                                   \n\t\t.src_channel        (router_001_src_channel),                                                \n\t\t.src_startofpacket  (router_001_src_startofpacket),                                          \n\t\t.src_endofpacket    (router_001_src_endofpacket)                                             \n\t);\n\n\tComputer_System_mm_interconnect_1_router_002 router_002 (\n\t\t.sink_ready         (vga_subsystem_pixel_dma_master_agent_cp_ready),         \n\t\t.sink_valid         (vga_subsystem_pixel_dma_master_agent_cp_valid),         \n\t\t.sink_data          (vga_subsystem_pixel_dma_master_agent_cp_data),          \n\t\t.sink_startofpacket (vga_subsystem_pixel_dma_master_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (vga_subsystem_pixel_dma_master_agent_cp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset),               \n\t\t.src_ready          (router_002_src_ready),                                  \n\t\t.src_valid          (router_002_src_valid),                                  \n\t\t.src_data           (router_002_src_data),                                   \n\t\t.src_channel        (router_002_src_channel),                                \n\t\t.src_startofpacket  (router_002_src_startofpacket),                          \n\t\t.src_endofpacket    (router_002_src_endofpacket)                             \n\t);\n\n\tComputer_System_mm_interconnect_1_router_003 router_003 (\n\t\t.sink_ready         (vga_subsystem_char_buffer_slave_agent_rp_ready),         \n\t\t.sink_valid         (vga_subsystem_char_buffer_slave_agent_rp_valid),         \n\t\t.sink_data          (vga_subsystem_char_buffer_slave_agent_rp_data),          \n\t\t.sink_startofpacket (vga_subsystem_char_buffer_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (vga_subsystem_char_buffer_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                 \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset),                \n\t\t.src_ready          (router_003_src_ready),                                   \n\t\t.src_valid          (router_003_src_valid),                                   \n\t\t.src_data           (router_003_src_data),                                    \n\t\t.src_channel        (router_003_src_channel),                                 \n\t\t.src_startofpacket  (router_003_src_startofpacket),                           \n\t\t.src_endofpacket    (router_003_src_endofpacket)                              \n\t);\n\n\tComputer_System_mm_interconnect_1_router_004 router_004 (\n\t\t.sink_ready         (sdram_s1_agent_rp_ready),                 \n\t\t.sink_valid         (sdram_s1_agent_rp_valid),                 \n\t\t.sink_data          (sdram_s1_agent_rp_data),                  \n\t\t.sink_startofpacket (sdram_s1_agent_rp_startofpacket),         \n\t\t.sink_endofpacket   (sdram_s1_agent_rp_endofpacket),           \n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_004_src_ready),                    \n\t\t.src_valid          (router_004_src_valid),                    \n\t\t.src_data           (router_004_src_data),                     \n\t\t.src_channel        (router_004_src_channel),                  \n\t\t.src_startofpacket  (router_004_src_startofpacket),            \n\t\t.src_endofpacket    (router_004_src_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_1_router_005 router_005 (\n\t\t.sink_ready         (onchip_sram_s1_agent_rp_ready),           \n\t\t.sink_valid         (onchip_sram_s1_agent_rp_valid),           \n\t\t.sink_data          (onchip_sram_s1_agent_rp_data),            \n\t\t.sink_startofpacket (onchip_sram_s1_agent_rp_startofpacket),   \n\t\t.sink_endofpacket   (onchip_sram_s1_agent_rp_endofpacket),     \n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_005_src_ready),                    \n\t\t.src_valid          (router_005_src_valid),                    \n\t\t.src_data           (router_005_src_data),                     \n\t\t.src_channel        (router_005_src_channel),                  \n\t\t.src_startofpacket  (router_005_src_startofpacket),            \n\t\t.src_endofpacket    (router_005_src_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_1_router_006 router_006 (\n\t\t.sink_ready         (onchip_sram_s2_agent_rp_ready),           \n\t\t.sink_valid         (onchip_sram_s2_agent_rp_valid),           \n\t\t.sink_data          (onchip_sram_s2_agent_rp_data),            \n\t\t.sink_startofpacket (onchip_sram_s2_agent_rp_startofpacket),   \n\t\t.sink_endofpacket   (onchip_sram_s2_agent_rp_endofpacket),     \n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_006_src_ready),                    \n\t\t.src_valid          (router_006_src_valid),                    \n\t\t.src_data           (router_006_src_data),                     \n\t\t.src_channel        (router_006_src_channel),                  \n\t\t.src_startofpacket  (router_006_src_startofpacket),            \n\t\t.src_endofpacket    (router_006_src_endofpacket)               \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (212),\n\t\t.PKT_DEST_ID_L             (211),\n\t\t.PKT_SRC_ID_H              (210),\n\t\t.PKT_SRC_ID_L              (209),\n\t\t.PKT_BYTE_CNT_H            (190),\n\t\t.PKT_BYTE_CNT_L            (182),\n\t\t.PKT_BYTEEN_H              (143),\n\t\t.PKT_BYTEEN_L              (128),\n\t\t.PKT_TRANS_POSTED          (177),\n\t\t.PKT_TRANS_WRITE           (178),\n\t\t.MAX_OUTSTANDING_RESPONSES (9),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.VALID_WIDTH               (4),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) arm_a9_hps_h2f_axi_master_wr_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                \n\t\t.reset                  (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (router_src_ready),                                                      \n\t\t.cmd_sink_valid         (router_src_valid),                                                      \n\t\t.cmd_sink_data          (router_src_data),                                                       \n\t\t.cmd_sink_channel       (router_src_channel),                                                    \n\t\t.cmd_sink_startofpacket (router_src_startofpacket),                                              \n\t\t.cmd_sink_endofpacket   (router_src_endofpacket),                                                \n\t\t.cmd_src_ready          (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_ready),                    \n\t\t.cmd_src_data           (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_data),                     \n\t\t.cmd_src_channel        (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_channel),                  \n\t\t.cmd_src_startofpacket  (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_startofpacket),            \n\t\t.cmd_src_endofpacket    (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_endofpacket),              \n\t\t.rsp_sink_ready         (rsp_mux_src_ready),                                                     \n\t\t.rsp_sink_valid         (rsp_mux_src_valid),                                                     \n\t\t.rsp_sink_channel       (rsp_mux_src_channel),                                                   \n\t\t.rsp_sink_data          (rsp_mux_src_data),                                                      \n\t\t.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                             \n\t\t.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                               \n\t\t.rsp_src_ready          (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_ready),                    \n\t\t.rsp_src_valid          (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_valid),                    \n\t\t.rsp_src_data           (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_data),                     \n\t\t.rsp_src_channel        (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_channel),                  \n\t\t.rsp_src_startofpacket  (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_startofpacket),            \n\t\t.rsp_src_endofpacket    (arm_a9_hps_h2f_axi_master_wr_limiter_rsp_src_endofpacket),              \n\t\t.cmd_src_valid          (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_valid_data)                    \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (212),\n\t\t.PKT_DEST_ID_L             (211),\n\t\t.PKT_SRC_ID_H              (210),\n\t\t.PKT_SRC_ID_L              (209),\n\t\t.PKT_BYTE_CNT_H            (190),\n\t\t.PKT_BYTE_CNT_L            (182),\n\t\t.PKT_BYTEEN_H              (143),\n\t\t.PKT_BYTEEN_L              (128),\n\t\t.PKT_TRANS_POSTED          (177),\n\t\t.PKT_TRANS_WRITE           (178),\n\t\t.MAX_OUTSTANDING_RESPONSES (9),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.VALID_WIDTH               (4),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) arm_a9_hps_h2f_axi_master_rd_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                \n\t\t.reset                  (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (router_001_src_ready),                                                  \n\t\t.cmd_sink_valid         (router_001_src_valid),                                                  \n\t\t.cmd_sink_data          (router_001_src_data),                                                   \n\t\t.cmd_sink_channel       (router_001_src_channel),                                                \n\t\t.cmd_sink_startofpacket (router_001_src_startofpacket),                                          \n\t\t.cmd_sink_endofpacket   (router_001_src_endofpacket),                                            \n\t\t.cmd_src_ready          (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_ready),                    \n\t\t.cmd_src_data           (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_data),                     \n\t\t.cmd_src_channel        (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_channel),                  \n\t\t.cmd_src_startofpacket  (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_startofpacket),            \n\t\t.cmd_src_endofpacket    (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_endofpacket),              \n\t\t.rsp_sink_ready         (rsp_mux_001_src_ready),                                                 \n\t\t.rsp_sink_valid         (rsp_mux_001_src_valid),                                                 \n\t\t.rsp_sink_channel       (rsp_mux_001_src_channel),                                               \n\t\t.rsp_sink_data          (rsp_mux_001_src_data),                                                  \n\t\t.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                                         \n\t\t.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                           \n\t\t.rsp_src_ready          (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_ready),                    \n\t\t.rsp_src_valid          (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_valid),                    \n\t\t.rsp_src_data           (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_data),                     \n\t\t.rsp_src_channel        (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_channel),                  \n\t\t.rsp_src_startofpacket  (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_startofpacket),            \n\t\t.rsp_src_endofpacket    (arm_a9_hps_h2f_axi_master_rd_limiter_rsp_src_endofpacket),              \n\t\t.cmd_src_valid          (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_valid_data)                    \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (77),\n\t\t.PKT_DEST_ID_L             (76),\n\t\t.PKT_SRC_ID_H              (75),\n\t\t.PKT_SRC_ID_L              (74),\n\t\t.PKT_BYTE_CNT_H            (55),\n\t\t.PKT_BYTE_CNT_L            (47),\n\t\t.PKT_BYTEEN_H              (8),\n\t\t.PKT_BYTEEN_L              (8),\n\t\t.PKT_TRANS_POSTED          (42),\n\t\t.PKT_TRANS_WRITE           (43),\n\t\t.MAX_OUTSTANDING_RESPONSES (9),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.VALID_WIDTH               (4),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) vga_subsystem_pixel_dma_master_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                       \n\t\t.reset                  (SDRAM_reset_reset_bridge_in_reset_reset),                      \n\t\t.cmd_sink_ready         (router_002_src_ready),                                         \n\t\t.cmd_sink_valid         (router_002_src_valid),                                         \n\t\t.cmd_sink_data          (router_002_src_data),                                          \n\t\t.cmd_sink_channel       (router_002_src_channel),                                       \n\t\t.cmd_sink_startofpacket (router_002_src_startofpacket),                                 \n\t\t.cmd_sink_endofpacket   (router_002_src_endofpacket),                                   \n\t\t.cmd_src_ready          (vga_subsystem_pixel_dma_master_limiter_cmd_src_ready),         \n\t\t.cmd_src_data           (vga_subsystem_pixel_dma_master_limiter_cmd_src_data),          \n\t\t.cmd_src_channel        (vga_subsystem_pixel_dma_master_limiter_cmd_src_channel),       \n\t\t.cmd_src_startofpacket  (vga_subsystem_pixel_dma_master_limiter_cmd_src_startofpacket), \n\t\t.cmd_src_endofpacket    (vga_subsystem_pixel_dma_master_limiter_cmd_src_endofpacket),   \n\t\t.rsp_sink_ready         (rsp_mux_002_src_ready),                                        \n\t\t.rsp_sink_valid         (rsp_mux_002_src_valid),                                        \n\t\t.rsp_sink_channel       (rsp_mux_002_src_channel),                                      \n\t\t.rsp_sink_data          (rsp_mux_002_src_data),                                         \n\t\t.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                                \n\t\t.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                                  \n\t\t.rsp_src_ready          (vga_subsystem_pixel_dma_master_limiter_rsp_src_ready),         \n\t\t.rsp_src_valid          (vga_subsystem_pixel_dma_master_limiter_rsp_src_valid),         \n\t\t.rsp_src_data           (vga_subsystem_pixel_dma_master_limiter_rsp_src_data),          \n\t\t.rsp_src_channel        (vga_subsystem_pixel_dma_master_limiter_rsp_src_channel),       \n\t\t.rsp_src_startofpacket  (vga_subsystem_pixel_dma_master_limiter_rsp_src_startofpacket), \n\t\t.rsp_src_endofpacket    (vga_subsystem_pixel_dma_master_limiter_rsp_src_endofpacket),   \n\t\t.cmd_src_valid          (vga_subsystem_pixel_dma_master_limiter_cmd_valid_data)         \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (40),\n\t\t.PKT_ADDR_L                (9),\n\t\t.PKT_BEGIN_BURST           (72),\n\t\t.PKT_BYTE_CNT_H            (55),\n\t\t.PKT_BYTE_CNT_L            (47),\n\t\t.PKT_BYTEEN_H              (8),\n\t\t.PKT_BYTEEN_L              (8),\n\t\t.PKT_BURST_SIZE_H          (67),\n\t\t.PKT_BURST_SIZE_L          (65),\n\t\t.PKT_BURST_TYPE_H          (69),\n\t\t.PKT_BURST_TYPE_L          (68),\n\t\t.PKT_BURSTWRAP_H           (64),\n\t\t.PKT_BURSTWRAP_L           (56),\n\t\t.PKT_TRANS_COMPRESSED_READ (41),\n\t\t.PKT_TRANS_WRITE           (43),\n\t\t.PKT_TRANS_READ            (44),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.OUT_BYTE_CNT_H            (47),\n\t\t.OUT_BURSTWRAP_H           (64),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) vga_subsystem_char_buffer_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                              \n\t\t.reset                 (SDRAM_reset_reset_bridge_in_reset_reset),                             \n\t\t.sink0_valid           (cmd_mux_src_valid),                                                   \n\t\t.sink0_data            (cmd_mux_src_data),                                                    \n\t\t.sink0_channel         (cmd_mux_src_channel),                                                 \n\t\t.sink0_startofpacket   (cmd_mux_src_startofpacket),                                           \n\t\t.sink0_endofpacket     (cmd_mux_src_endofpacket),                                             \n\t\t.sink0_ready           (cmd_mux_src_ready),                                                   \n\t\t.source0_valid         (vga_subsystem_char_buffer_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (vga_subsystem_char_buffer_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (vga_subsystem_char_buffer_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (vga_subsystem_char_buffer_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (vga_subsystem_char_buffer_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (vga_subsystem_char_buffer_slave_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (49),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_BEGIN_BURST           (81),\n\t\t.PKT_BYTE_CNT_H            (64),\n\t\t.PKT_BYTE_CNT_L            (56),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_BURST_SIZE_H          (76),\n\t\t.PKT_BURST_SIZE_L          (74),\n\t\t.PKT_BURST_TYPE_H          (78),\n\t\t.PKT_BURST_TYPE_L          (77),\n\t\t.PKT_BURSTWRAP_H           (73),\n\t\t.PKT_BURSTWRAP_L           (65),\n\t\t.PKT_TRANS_COMPRESSED_READ (50),\n\t\t.PKT_TRANS_WRITE           (52),\n\t\t.PKT_TRANS_READ            (53),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (111),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.OUT_BYTE_CNT_H            (57),\n\t\t.OUT_BURSTWRAP_H           (73),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) sdram_s1_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                       \n\t\t.reset                 (SDRAM_reset_reset_bridge_in_reset_reset),      \n\t\t.sink0_valid           (cmd_mux_001_src_valid),                        \n\t\t.sink0_data            (cmd_mux_001_src_data),                         \n\t\t.sink0_channel         (cmd_mux_001_src_channel),                      \n\t\t.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                \n\t\t.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                  \n\t\t.sink0_ready           (cmd_mux_001_src_ready),                        \n\t\t.source0_valid         (sdram_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (sdram_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (sdram_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (sdram_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (sdram_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (sdram_s1_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (129),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) onchip_sram_s1_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                             \n\t\t.reset                 (SDRAM_reset_reset_bridge_in_reset_reset),            \n\t\t.sink0_valid           (cmd_mux_002_src_valid),                              \n\t\t.sink0_data            (cmd_mux_002_src_data),                               \n\t\t.sink0_channel         (cmd_mux_002_src_channel),                            \n\t\t.sink0_startofpacket   (cmd_mux_002_src_startofpacket),                      \n\t\t.sink0_endofpacket     (cmd_mux_002_src_endofpacket),                        \n\t\t.sink0_ready           (cmd_mux_002_src_ready),                              \n\t\t.source0_valid         (onchip_sram_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (onchip_sram_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (onchip_sram_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (onchip_sram_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (onchip_sram_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (onchip_sram_s1_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (129),\n\t\t.ST_CHANNEL_W              (4),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (0),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (511),\n\t\t.BURSTWRAP_CONST_VALUE     (511),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) onchip_sram_s2_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                             \n\t\t.reset                 (SDRAM_reset_reset_bridge_in_reset_reset),            \n\t\t.sink0_valid           (cmd_mux_003_src_valid),                              \n\t\t.sink0_data            (cmd_mux_003_src_data),                               \n\t\t.sink0_channel         (cmd_mux_003_src_channel),                            \n\t\t.sink0_startofpacket   (cmd_mux_003_src_startofpacket),                      \n\t\t.sink0_endofpacket     (cmd_mux_003_src_endofpacket),                        \n\t\t.sink0_ready           (cmd_mux_003_src_ready),                              \n\t\t.source0_valid         (onchip_sram_s2_burst_adapter_source0_valid),         \n\t\t.source0_data          (onchip_sram_s2_burst_adapter_source0_data),          \n\t\t.source0_channel       (onchip_sram_s2_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (onchip_sram_s2_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (onchip_sram_s2_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (onchip_sram_s2_burst_adapter_source0_ready)          \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_demux cmd_demux (\n\t\t.clk                (System_PLL_sys_clk_clk),                                                \n\t\t.reset              (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_ready),                    \n\t\t.sink_channel       (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_channel),                  \n\t\t.sink_data          (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_data),                     \n\t\t.sink_startofpacket (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_startofpacket),            \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_src_endofpacket),              \n\t\t.sink_valid         (arm_a9_hps_h2f_axi_master_wr_limiter_cmd_valid_data),                   \n\t\t.src0_ready         (cmd_demux_src0_ready),                                                  \n\t\t.src0_valid         (cmd_demux_src0_valid),                                                  \n\t\t.src0_data          (cmd_demux_src0_data),                                                   \n\t\t.src0_channel       (cmd_demux_src0_channel),                                                \n\t\t.src0_startofpacket (cmd_demux_src0_startofpacket),                                          \n\t\t.src0_endofpacket   (cmd_demux_src0_endofpacket),                                            \n\t\t.src1_ready         (cmd_demux_src1_ready),                                                  \n\t\t.src1_valid         (cmd_demux_src1_valid),                                                  \n\t\t.src1_data          (cmd_demux_src1_data),                                                   \n\t\t.src1_channel       (cmd_demux_src1_channel),                                                \n\t\t.src1_startofpacket (cmd_demux_src1_startofpacket),                                          \n\t\t.src1_endofpacket   (cmd_demux_src1_endofpacket),                                            \n\t\t.src2_ready         (cmd_demux_src2_ready),                                                  \n\t\t.src2_valid         (cmd_demux_src2_valid),                                                  \n\t\t.src2_data          (cmd_demux_src2_data),                                                   \n\t\t.src2_channel       (cmd_demux_src2_channel),                                                \n\t\t.src2_startofpacket (cmd_demux_src2_startofpacket),                                          \n\t\t.src2_endofpacket   (cmd_demux_src2_endofpacket)                                             \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_demux cmd_demux_001 (\n\t\t.clk                (System_PLL_sys_clk_clk),                                                \n\t\t.reset              (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_ready),                    \n\t\t.sink_channel       (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_channel),                  \n\t\t.sink_data          (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_data),                     \n\t\t.sink_startofpacket (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_startofpacket),            \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_src_endofpacket),              \n\t\t.sink_valid         (arm_a9_hps_h2f_axi_master_rd_limiter_cmd_valid_data),                   \n\t\t.src0_ready         (cmd_demux_001_src0_ready),                                              \n\t\t.src0_valid         (cmd_demux_001_src0_valid),                                              \n\t\t.src0_data          (cmd_demux_001_src0_data),                                               \n\t\t.src0_channel       (cmd_demux_001_src0_channel),                                            \n\t\t.src0_startofpacket (cmd_demux_001_src0_startofpacket),                                      \n\t\t.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                                        \n\t\t.src1_ready         (cmd_demux_001_src1_ready),                                              \n\t\t.src1_valid         (cmd_demux_001_src1_valid),                                              \n\t\t.src1_data          (cmd_demux_001_src1_data),                                               \n\t\t.src1_channel       (cmd_demux_001_src1_channel),                                            \n\t\t.src1_startofpacket (cmd_demux_001_src1_startofpacket),                                      \n\t\t.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                                        \n\t\t.src2_ready         (cmd_demux_001_src2_ready),                                              \n\t\t.src2_valid         (cmd_demux_001_src2_valid),                                              \n\t\t.src2_data          (cmd_demux_001_src2_data),                                               \n\t\t.src2_channel       (cmd_demux_001_src2_channel),                                            \n\t\t.src2_startofpacket (cmd_demux_001_src2_startofpacket),                                      \n\t\t.src2_endofpacket   (cmd_demux_001_src2_endofpacket)                                         \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_demux_002 cmd_demux_002 (\n\t\t.clk                (System_PLL_sys_clk_clk),                                       \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset),                      \n\t\t.sink_ready         (vga_subsystem_pixel_dma_master_limiter_cmd_src_ready),         \n\t\t.sink_channel       (vga_subsystem_pixel_dma_master_limiter_cmd_src_channel),       \n\t\t.sink_data          (vga_subsystem_pixel_dma_master_limiter_cmd_src_data),          \n\t\t.sink_startofpacket (vga_subsystem_pixel_dma_master_limiter_cmd_src_startofpacket), \n\t\t.sink_endofpacket   (vga_subsystem_pixel_dma_master_limiter_cmd_src_endofpacket),   \n\t\t.sink_valid         (vga_subsystem_pixel_dma_master_limiter_cmd_valid_data),        \n\t\t.src0_ready         (cmd_demux_002_src0_ready),                                     \n\t\t.src0_valid         (cmd_demux_002_src0_valid),                                     \n\t\t.src0_data          (cmd_demux_002_src0_data),                                      \n\t\t.src0_channel       (cmd_demux_002_src0_channel),                                   \n\t\t.src0_startofpacket (cmd_demux_002_src0_startofpacket),                             \n\t\t.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                               \n\t\t.src1_ready         (cmd_demux_002_src1_ready),                                     \n\t\t.src1_valid         (cmd_demux_002_src1_valid),                                     \n\t\t.src1_data          (cmd_demux_002_src1_data),                                      \n\t\t.src1_channel       (cmd_demux_002_src1_channel),                                   \n\t\t.src1_startofpacket (cmd_demux_002_src1_startofpacket),                             \n\t\t.src1_endofpacket   (cmd_demux_002_src1_endofpacket)                                \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_mux cmd_mux (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset               (SDRAM_reset_reset_bridge_in_reset_reset),                                                             \n\t\t.src_ready           (cmd_mux_src_ready),                                                                                   \n\t\t.src_valid           (cmd_mux_src_valid),                                                                                   \n\t\t.src_data            (cmd_mux_src_data),                                                                                    \n\t\t.src_channel         (cmd_mux_src_channel),                                                                                 \n\t\t.src_startofpacket   (cmd_mux_src_startofpacket),                                                                           \n\t\t.src_endofpacket     (cmd_mux_src_endofpacket),                                                                             \n\t\t.sink0_ready         (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_ready),         \n\t\t.sink0_valid         (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_valid),         \n\t\t.sink0_channel       (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_channel),       \n\t\t.sink0_data          (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_data),          \n\t\t.sink0_startofpacket (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_startofpacket), \n\t\t.sink0_endofpacket   (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_endofpacket),   \n\t\t.sink1_ready         (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_ready),         \n\t\t.sink1_valid         (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_valid),         \n\t\t.sink1_channel       (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_channel),       \n\t\t.sink1_data          (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_data),          \n\t\t.sink1_startofpacket (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_startofpacket), \n\t\t.sink1_endofpacket   (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_endofpacket)    \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_mux_001 cmd_mux_001 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                         \n\t\t.reset               (SDRAM_reset_reset_bridge_in_reset_reset),                                        \n\t\t.src_ready           (cmd_mux_001_src_ready),                                                          \n\t\t.src_valid           (cmd_mux_001_src_valid),                                                          \n\t\t.src_data            (cmd_mux_001_src_data),                                                           \n\t\t.src_channel         (cmd_mux_001_src_channel),                                                        \n\t\t.src_startofpacket   (cmd_mux_001_src_startofpacket),                                                  \n\t\t.src_endofpacket     (cmd_mux_001_src_endofpacket),                                                    \n\t\t.sink0_ready         (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_ready),           \n\t\t.sink0_valid         (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_valid),           \n\t\t.sink0_channel       (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_channel),         \n\t\t.sink0_data          (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_data),            \n\t\t.sink0_startofpacket (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_startofpacket),   \n\t\t.sink0_endofpacket   (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_endofpacket),     \n\t\t.sink1_ready         (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_ready),           \n\t\t.sink1_valid         (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_valid),           \n\t\t.sink1_channel       (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_channel),         \n\t\t.sink1_data          (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_data),            \n\t\t.sink1_startofpacket (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_startofpacket),   \n\t\t.sink1_endofpacket   (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_endofpacket),     \n\t\t.sink2_ready         (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_ready),         \n\t\t.sink2_valid         (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_valid),         \n\t\t.sink2_channel       (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_channel),       \n\t\t.sink2_data          (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_data),          \n\t\t.sink2_startofpacket (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.sink2_endofpacket   (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_endofpacket)    \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_mux_002 cmd_mux_002 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                             \n\t\t.reset               (SDRAM_reset_reset_bridge_in_reset_reset),                                            \n\t\t.src_ready           (cmd_mux_002_src_ready),                                                              \n\t\t.src_valid           (cmd_mux_002_src_valid),                                                              \n\t\t.src_data            (cmd_mux_002_src_data),                                                               \n\t\t.src_channel         (cmd_mux_002_src_channel),                                                            \n\t\t.src_startofpacket   (cmd_mux_002_src_startofpacket),                                                      \n\t\t.src_endofpacket     (cmd_mux_002_src_endofpacket),                                                        \n\t\t.sink0_ready         (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_ready),         \n\t\t.sink0_valid         (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_valid),         \n\t\t.sink0_channel       (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_channel),       \n\t\t.sink0_data          (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_data),          \n\t\t.sink0_startofpacket (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.sink0_endofpacket   (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.sink1_ready         (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_ready),         \n\t\t.sink1_valid         (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_valid),         \n\t\t.sink1_channel       (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_channel),       \n\t\t.sink1_data          (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_data),          \n\t\t.sink1_startofpacket (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.sink1_endofpacket   (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_endofpacket)    \n\t);\n\n\tComputer_System_mm_interconnect_1_cmd_mux_003 cmd_mux_003 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                               \n\t\t.reset               (SDRAM_reset_reset_bridge_in_reset_reset),                                              \n\t\t.src_ready           (cmd_mux_003_src_ready),                                                                \n\t\t.src_valid           (cmd_mux_003_src_valid),                                                                \n\t\t.src_data            (cmd_mux_003_src_data),                                                                 \n\t\t.src_channel         (cmd_mux_003_src_channel),                                                              \n\t\t.src_startofpacket   (cmd_mux_003_src_startofpacket),                                                        \n\t\t.src_endofpacket     (cmd_mux_003_src_endofpacket),                                                          \n\t\t.sink0_ready         (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_ready),         \n\t\t.sink0_valid         (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_valid),         \n\t\t.sink0_channel       (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_channel),       \n\t\t.sink0_data          (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_data),          \n\t\t.sink0_startofpacket (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_startofpacket), \n\t\t.sink0_endofpacket   (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_endofpacket)    \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_demux rsp_demux (\n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_003_src_ready),                    \n\t\t.sink_channel       (router_003_src_channel),                  \n\t\t.sink_data          (router_003_src_data),                     \n\t\t.sink_startofpacket (router_003_src_startofpacket),            \n\t\t.sink_endofpacket   (router_003_src_endofpacket),              \n\t\t.sink_valid         (router_003_src_valid),                    \n\t\t.src0_ready         (rsp_demux_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_src0_valid),                    \n\t\t.src0_data          (rsp_demux_src0_data),                     \n\t\t.src0_channel       (rsp_demux_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_src1_valid),                    \n\t\t.src1_data          (rsp_demux_src1_data),                     \n\t\t.src1_channel       (rsp_demux_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_src1_endofpacket)               \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_demux_001 rsp_demux_001 (\n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_004_src_ready),                    \n\t\t.sink_channel       (router_004_src_channel),                  \n\t\t.sink_data          (router_004_src_data),                     \n\t\t.sink_startofpacket (router_004_src_startofpacket),            \n\t\t.sink_endofpacket   (router_004_src_endofpacket),              \n\t\t.sink_valid         (router_004_src_valid),                    \n\t\t.src0_ready         (rsp_demux_001_src0_ready),                \n\t\t.src0_valid         (rsp_demux_001_src0_valid),                \n\t\t.src0_data          (rsp_demux_001_src0_data),                 \n\t\t.src0_channel       (rsp_demux_001_src0_channel),              \n\t\t.src0_startofpacket (rsp_demux_001_src0_startofpacket),        \n\t\t.src0_endofpacket   (rsp_demux_001_src0_endofpacket),          \n\t\t.src1_ready         (rsp_demux_001_src1_ready),                \n\t\t.src1_valid         (rsp_demux_001_src1_valid),                \n\t\t.src1_data          (rsp_demux_001_src1_data),                 \n\t\t.src1_channel       (rsp_demux_001_src1_channel),              \n\t\t.src1_startofpacket (rsp_demux_001_src1_startofpacket),        \n\t\t.src1_endofpacket   (rsp_demux_001_src1_endofpacket),          \n\t\t.src2_ready         (rsp_demux_001_src2_ready),                \n\t\t.src2_valid         (rsp_demux_001_src2_valid),                \n\t\t.src2_data          (rsp_demux_001_src2_data),                 \n\t\t.src2_channel       (rsp_demux_001_src2_channel),              \n\t\t.src2_startofpacket (rsp_demux_001_src2_startofpacket),        \n\t\t.src2_endofpacket   (rsp_demux_001_src2_endofpacket)           \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_demux_002 rsp_demux_002 (\n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_005_src_ready),                    \n\t\t.sink_channel       (router_005_src_channel),                  \n\t\t.sink_data          (router_005_src_data),                     \n\t\t.sink_startofpacket (router_005_src_startofpacket),            \n\t\t.sink_endofpacket   (router_005_src_endofpacket),              \n\t\t.sink_valid         (router_005_src_valid),                    \n\t\t.src0_ready         (rsp_demux_002_src0_ready),                \n\t\t.src0_valid         (rsp_demux_002_src0_valid),                \n\t\t.src0_data          (rsp_demux_002_src0_data),                 \n\t\t.src0_channel       (rsp_demux_002_src0_channel),              \n\t\t.src0_startofpacket (rsp_demux_002_src0_startofpacket),        \n\t\t.src0_endofpacket   (rsp_demux_002_src0_endofpacket),          \n\t\t.src1_ready         (rsp_demux_002_src1_ready),                \n\t\t.src1_valid         (rsp_demux_002_src1_valid),                \n\t\t.src1_data          (rsp_demux_002_src1_data),                 \n\t\t.src1_channel       (rsp_demux_002_src1_channel),              \n\t\t.src1_startofpacket (rsp_demux_002_src1_startofpacket),        \n\t\t.src1_endofpacket   (rsp_demux_002_src1_endofpacket)           \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_demux_003 rsp_demux_003 (\n\t\t.clk                (System_PLL_sys_clk_clk),                  \n\t\t.reset              (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_006_src_ready),                    \n\t\t.sink_channel       (router_006_src_channel),                  \n\t\t.sink_data          (router_006_src_data),                     \n\t\t.sink_startofpacket (router_006_src_startofpacket),            \n\t\t.sink_endofpacket   (router_006_src_endofpacket),              \n\t\t.sink_valid         (router_006_src_valid),                    \n\t\t.src0_ready         (rsp_demux_003_src0_ready),                \n\t\t.src0_valid         (rsp_demux_003_src0_valid),                \n\t\t.src0_data          (rsp_demux_003_src0_data),                 \n\t\t.src0_channel       (rsp_demux_003_src0_channel),              \n\t\t.src0_startofpacket (rsp_demux_003_src0_startofpacket),        \n\t\t.src0_endofpacket   (rsp_demux_003_src0_endofpacket)           \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_mux rsp_mux (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset               (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                               \n\t\t.src_ready           (rsp_mux_src_ready),                                                                                   \n\t\t.src_valid           (rsp_mux_src_valid),                                                                                   \n\t\t.src_data            (rsp_mux_src_data),                                                                                    \n\t\t.src_channel         (rsp_mux_src_channel),                                                                                 \n\t\t.src_startofpacket   (rsp_mux_src_startofpacket),                                                                           \n\t\t.src_endofpacket     (rsp_mux_src_endofpacket),                                                                             \n\t\t.sink0_ready         (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         \n\t\t.sink0_valid         (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         \n\t\t.sink0_channel       (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       \n\t\t.sink0_data          (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          \n\t\t.sink0_startofpacket (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), \n\t\t.sink0_endofpacket   (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),   \n\t\t.sink1_ready         (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),                                \n\t\t.sink1_valid         (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),                                \n\t\t.sink1_channel       (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),                              \n\t\t.sink1_data          (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),                                 \n\t\t.sink1_startofpacket (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket),                        \n\t\t.sink1_endofpacket   (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),                          \n\t\t.sink2_ready         (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),                          \n\t\t.sink2_valid         (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),                          \n\t\t.sink2_channel       (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),                        \n\t\t.sink2_data          (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),                           \n\t\t.sink2_startofpacket (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket),                  \n\t\t.sink2_endofpacket   (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket)                     \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_mux rsp_mux_001 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset               (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                               \n\t\t.src_ready           (rsp_mux_001_src_ready),                                                                               \n\t\t.src_valid           (rsp_mux_001_src_valid),                                                                               \n\t\t.src_data            (rsp_mux_001_src_data),                                                                                \n\t\t.src_channel         (rsp_mux_001_src_channel),                                                                             \n\t\t.src_startofpacket   (rsp_mux_001_src_startofpacket),                                                                       \n\t\t.src_endofpacket     (rsp_mux_001_src_endofpacket),                                                                         \n\t\t.sink0_ready         (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         \n\t\t.sink0_valid         (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         \n\t\t.sink0_channel       (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       \n\t\t.sink0_data          (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          \n\t\t.sink0_startofpacket (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), \n\t\t.sink0_endofpacket   (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),   \n\t\t.sink1_ready         (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),                                \n\t\t.sink1_valid         (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),                                \n\t\t.sink1_channel       (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),                              \n\t\t.sink1_data          (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),                                 \n\t\t.sink1_startofpacket (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket),                        \n\t\t.sink1_endofpacket   (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),                          \n\t\t.sink2_ready         (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),                          \n\t\t.sink2_valid         (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),                          \n\t\t.sink2_channel       (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),                        \n\t\t.sink2_data          (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),                           \n\t\t.sink2_startofpacket (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket),                  \n\t\t.sink2_endofpacket   (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket)                     \n\t);\n\n\tComputer_System_mm_interconnect_1_rsp_mux_002 rsp_mux_002 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                               \n\t\t.reset               (SDRAM_reset_reset_bridge_in_reset_reset),                                              \n\t\t.src_ready           (rsp_mux_002_src_ready),                                                                \n\t\t.src_valid           (rsp_mux_002_src_valid),                                                                \n\t\t.src_data            (rsp_mux_002_src_data),                                                                 \n\t\t.src_channel         (rsp_mux_002_src_channel),                                                              \n\t\t.src_startofpacket   (rsp_mux_002_src_startofpacket),                                                        \n\t\t.src_endofpacket     (rsp_mux_002_src_endofpacket),                                                          \n\t\t.sink0_ready         (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_ready),               \n\t\t.sink0_valid         (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_valid),               \n\t\t.sink0_channel       (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_channel),             \n\t\t.sink0_data          (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_data),                \n\t\t.sink0_startofpacket (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_startofpacket),       \n\t\t.sink0_endofpacket   (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_endofpacket),         \n\t\t.sink1_ready         (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_ready),         \n\t\t.sink1_valid         (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_valid),         \n\t\t.sink1_channel       (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_channel),       \n\t\t.sink1_data          (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_data),          \n\t\t.sink1_startofpacket (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_startofpacket), \n\t\t.sink1_endofpacket   (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_endofpacket)    \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_TRANS_WRITE            (178),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (233),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (232),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (234),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (236),\n\t\t.IN_ST_DATA_W                  (237),\n\t\t.OUT_PKT_ADDR_H                (40),\n\t\t.OUT_PKT_ADDR_L                (9),\n\t\t.OUT_PKT_DATA_H                (7),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (8),\n\t\t.OUT_PKT_BYTEEN_L              (8),\n\t\t.OUT_PKT_BYTE_CNT_H            (55),\n\t\t.OUT_PKT_BYTE_CNT_L            (47),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (41),\n\t\t.OUT_PKT_BURST_SIZE_H          (67),\n\t\t.OUT_PKT_BURST_SIZE_L          (65),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (98),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (97),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (46),\n\t\t.OUT_PKT_BURST_TYPE_H          (69),\n\t\t.OUT_PKT_BURST_TYPE_L          (68),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (99),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (101),\n\t\t.OUT_ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset                (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                               \n\t\t.in_valid             (cmd_demux_src0_valid),                                                                                \n\t\t.in_channel           (cmd_demux_src0_channel),                                                                              \n\t\t.in_startofpacket     (cmd_demux_src0_startofpacket),                                                                        \n\t\t.in_endofpacket       (cmd_demux_src0_endofpacket),                                                                          \n\t\t.in_ready             (cmd_demux_src0_ready),                                                                                \n\t\t.in_data              (cmd_demux_src0_data),                                                                                 \n\t\t.out_endofpacket      (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_data),          \n\t\t.out_channel          (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_TRANS_WRITE            (178),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (233),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (232),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (234),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (236),\n\t\t.IN_ST_DATA_W                  (237),\n\t\t.OUT_PKT_ADDR_H                (49),\n\t\t.OUT_PKT_ADDR_L                (18),\n\t\t.OUT_PKT_DATA_H                (15),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (17),\n\t\t.OUT_PKT_BYTEEN_L              (16),\n\t\t.OUT_PKT_BYTE_CNT_H            (64),\n\t\t.OUT_PKT_BYTE_CNT_L            (56),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (50),\n\t\t.OUT_PKT_BURST_SIZE_H          (76),\n\t\t.OUT_PKT_BURST_SIZE_L          (74),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (107),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (106),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (55),\n\t\t.OUT_PKT_BURST_TYPE_H          (78),\n\t\t.OUT_PKT_BURST_TYPE_L          (77),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (108),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (110),\n\t\t.OUT_ST_DATA_W                 (111),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                       \n\t\t.reset                (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),        \n\t\t.in_valid             (cmd_demux_src1_valid),                                                         \n\t\t.in_channel           (cmd_demux_src1_channel),                                                       \n\t\t.in_startofpacket     (cmd_demux_src1_startofpacket),                                                 \n\t\t.in_endofpacket       (cmd_demux_src1_endofpacket),                                                   \n\t\t.in_ready             (cmd_demux_src1_ready),                                                         \n\t\t.in_data              (cmd_demux_src1_data),                                                          \n\t\t.out_endofpacket      (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_data),          \n\t\t.out_channel          (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                        \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_TRANS_WRITE            (178),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (233),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (232),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (234),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (236),\n\t\t.IN_ST_DATA_W                  (237),\n\t\t.OUT_PKT_ADDR_H                (67),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (82),\n\t\t.OUT_PKT_BYTE_CNT_L            (74),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (68),\n\t\t.OUT_PKT_BURST_SIZE_H          (94),\n\t\t.OUT_PKT_BURST_SIZE_L          (92),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (125),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (124),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (73),\n\t\t.OUT_PKT_BURST_TYPE_H          (96),\n\t\t.OUT_PKT_BURST_TYPE_L          (95),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (126),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (128),\n\t\t.OUT_ST_DATA_W                 (129),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                             \n\t\t.reset                (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),              \n\t\t.in_valid             (cmd_demux_src2_valid),                                                               \n\t\t.in_channel           (cmd_demux_src2_channel),                                                             \n\t\t.in_startofpacket     (cmd_demux_src2_startofpacket),                                                       \n\t\t.in_endofpacket       (cmd_demux_src2_endofpacket),                                                         \n\t\t.in_ready             (cmd_demux_src2_ready),                                                               \n\t\t.in_data              (cmd_demux_src2_data),                                                                \n\t\t.out_endofpacket      (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_data),          \n\t\t.out_channel          (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                              \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_TRANS_WRITE            (178),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (233),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (232),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (234),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (236),\n\t\t.IN_ST_DATA_W                  (237),\n\t\t.OUT_PKT_ADDR_H                (40),\n\t\t.OUT_PKT_ADDR_L                (9),\n\t\t.OUT_PKT_DATA_H                (7),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (8),\n\t\t.OUT_PKT_BYTEEN_L              (8),\n\t\t.OUT_PKT_BYTE_CNT_H            (55),\n\t\t.OUT_PKT_BYTE_CNT_L            (47),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (41),\n\t\t.OUT_PKT_BURST_SIZE_H          (67),\n\t\t.OUT_PKT_BURST_SIZE_L          (65),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (98),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (97),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (46),\n\t\t.OUT_PKT_BURST_TYPE_H          (69),\n\t\t.OUT_PKT_BURST_TYPE_L          (68),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (99),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (101),\n\t\t.OUT_ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset                (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                               \n\t\t.in_valid             (cmd_demux_001_src0_valid),                                                                            \n\t\t.in_channel           (cmd_demux_001_src0_channel),                                                                          \n\t\t.in_startofpacket     (cmd_demux_001_src0_startofpacket),                                                                    \n\t\t.in_endofpacket       (cmd_demux_001_src0_endofpacket),                                                                      \n\t\t.in_ready             (cmd_demux_001_src0_ready),                                                                            \n\t\t.in_data              (cmd_demux_001_src0_data),                                                                             \n\t\t.out_endofpacket      (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_data),          \n\t\t.out_channel          (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_TRANS_WRITE            (178),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (233),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (232),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (234),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (236),\n\t\t.IN_ST_DATA_W                  (237),\n\t\t.OUT_PKT_ADDR_H                (49),\n\t\t.OUT_PKT_ADDR_L                (18),\n\t\t.OUT_PKT_DATA_H                (15),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (17),\n\t\t.OUT_PKT_BYTEEN_L              (16),\n\t\t.OUT_PKT_BYTE_CNT_H            (64),\n\t\t.OUT_PKT_BYTE_CNT_L            (56),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (50),\n\t\t.OUT_PKT_BURST_SIZE_H          (76),\n\t\t.OUT_PKT_BURST_SIZE_L          (74),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (107),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (106),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (55),\n\t\t.OUT_PKT_BURST_TYPE_H          (78),\n\t\t.OUT_PKT_BURST_TYPE_L          (77),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (108),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (110),\n\t\t.OUT_ST_DATA_W                 (111),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                       \n\t\t.reset                (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),        \n\t\t.in_valid             (cmd_demux_001_src1_valid),                                                     \n\t\t.in_channel           (cmd_demux_001_src1_channel),                                                   \n\t\t.in_startofpacket     (cmd_demux_001_src1_startofpacket),                                             \n\t\t.in_endofpacket       (cmd_demux_001_src1_endofpacket),                                               \n\t\t.in_ready             (cmd_demux_001_src1_ready),                                                     \n\t\t.in_data              (cmd_demux_001_src1_data),                                                      \n\t\t.out_endofpacket      (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_data),          \n\t\t.out_channel          (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                        \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_TRANS_WRITE            (178),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (233),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (232),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (234),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (236),\n\t\t.IN_ST_DATA_W                  (237),\n\t\t.OUT_PKT_ADDR_H                (67),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (82),\n\t\t.OUT_PKT_BYTE_CNT_L            (74),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (68),\n\t\t.OUT_PKT_BURST_SIZE_H          (94),\n\t\t.OUT_PKT_BURST_SIZE_L          (92),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (125),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (124),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (73),\n\t\t.OUT_PKT_BURST_TYPE_H          (96),\n\t\t.OUT_PKT_BURST_TYPE_L          (95),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (126),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (128),\n\t\t.OUT_ST_DATA_W                 (129),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                             \n\t\t.reset                (ARM_A9_HPS_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),              \n\t\t.in_valid             (cmd_demux_001_src2_valid),                                                           \n\t\t.in_channel           (cmd_demux_001_src2_channel),                                                         \n\t\t.in_startofpacket     (cmd_demux_001_src2_startofpacket),                                                   \n\t\t.in_endofpacket       (cmd_demux_001_src2_endofpacket),                                                     \n\t\t.in_ready             (cmd_demux_001_src2_ready),                                                           \n\t\t.in_data              (cmd_demux_001_src2_data),                                                            \n\t\t.out_endofpacket      (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_data),          \n\t\t.out_channel          (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                              \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (40),\n\t\t.IN_PKT_ADDR_L                 (9),\n\t\t.IN_PKT_DATA_H                 (7),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (8),\n\t\t.IN_PKT_BYTEEN_L               (8),\n\t\t.IN_PKT_BYTE_CNT_H             (55),\n\t\t.IN_PKT_BYTE_CNT_L             (47),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (41),\n\t\t.IN_PKT_TRANS_WRITE            (43),\n\t\t.IN_PKT_BURSTWRAP_H            (64),\n\t\t.IN_PKT_BURSTWRAP_L            (56),\n\t\t.IN_PKT_BURST_SIZE_H           (67),\n\t\t.IN_PKT_BURST_SIZE_L           (65),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (98),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (97),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (46),\n\t\t.IN_PKT_BURST_TYPE_H           (69),\n\t\t.IN_PKT_BURST_TYPE_L           (68),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (99),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (101),\n\t\t.IN_ST_DATA_W                  (102),\n\t\t.OUT_PKT_ADDR_H                (49),\n\t\t.OUT_PKT_ADDR_L                (18),\n\t\t.OUT_PKT_DATA_H                (15),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (17),\n\t\t.OUT_PKT_BYTEEN_L              (16),\n\t\t.OUT_PKT_BYTE_CNT_H            (64),\n\t\t.OUT_PKT_BYTE_CNT_L            (56),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (50),\n\t\t.OUT_PKT_BURST_SIZE_H          (76),\n\t\t.OUT_PKT_BURST_SIZE_L          (74),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (107),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (106),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (55),\n\t\t.OUT_PKT_BURST_TYPE_H          (78),\n\t\t.OUT_PKT_BURST_TYPE_L          (77),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (108),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (110),\n\t\t.OUT_ST_DATA_W                 (111),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                         \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                        \n\t\t.in_valid             (cmd_demux_002_src0_valid),                                                       \n\t\t.in_channel           (cmd_demux_002_src0_channel),                                                     \n\t\t.in_startofpacket     (cmd_demux_002_src0_startofpacket),                                               \n\t\t.in_endofpacket       (cmd_demux_002_src0_endofpacket),                                                 \n\t\t.in_ready             (cmd_demux_002_src0_ready),                                                       \n\t\t.in_data              (cmd_demux_002_src0_data),                                                        \n\t\t.out_endofpacket      (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_data),          \n\t\t.out_channel          (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                          \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (40),\n\t\t.IN_PKT_ADDR_L                 (9),\n\t\t.IN_PKT_DATA_H                 (7),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (8),\n\t\t.IN_PKT_BYTEEN_L               (8),\n\t\t.IN_PKT_BYTE_CNT_H             (55),\n\t\t.IN_PKT_BYTE_CNT_L             (47),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (41),\n\t\t.IN_PKT_TRANS_WRITE            (43),\n\t\t.IN_PKT_BURSTWRAP_H            (64),\n\t\t.IN_PKT_BURSTWRAP_L            (56),\n\t\t.IN_PKT_BURST_SIZE_H           (67),\n\t\t.IN_PKT_BURST_SIZE_L           (65),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (98),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (97),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (46),\n\t\t.IN_PKT_BURST_TYPE_H           (69),\n\t\t.IN_PKT_BURST_TYPE_L           (68),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (99),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (101),\n\t\t.IN_ST_DATA_W                  (102),\n\t\t.OUT_PKT_ADDR_H                (67),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (82),\n\t\t.OUT_PKT_BYTE_CNT_L            (74),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (68),\n\t\t.OUT_PKT_BURST_SIZE_H          (94),\n\t\t.OUT_PKT_BURST_SIZE_L          (92),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (125),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (124),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (73),\n\t\t.OUT_PKT_BURST_TYPE_H          (96),\n\t\t.OUT_PKT_BURST_TYPE_L          (95),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (126),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (128),\n\t\t.OUT_ST_DATA_W                 (129),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                               \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                              \n\t\t.in_valid             (cmd_demux_002_src1_valid),                                                             \n\t\t.in_channel           (cmd_demux_002_src1_channel),                                                           \n\t\t.in_startofpacket     (cmd_demux_002_src1_startofpacket),                                                     \n\t\t.in_endofpacket       (cmd_demux_002_src1_endofpacket),                                                       \n\t\t.in_ready             (cmd_demux_002_src1_ready),                                                             \n\t\t.in_data              (cmd_demux_002_src1_data),                                                              \n\t\t.out_endofpacket      (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_data),          \n\t\t.out_channel          (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                                \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (40),\n\t\t.IN_PKT_ADDR_L                 (9),\n\t\t.IN_PKT_DATA_H                 (7),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (8),\n\t\t.IN_PKT_BYTEEN_L               (8),\n\t\t.IN_PKT_BYTE_CNT_H             (55),\n\t\t.IN_PKT_BYTE_CNT_L             (47),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (41),\n\t\t.IN_PKT_TRANS_WRITE            (43),\n\t\t.IN_PKT_BURSTWRAP_H            (64),\n\t\t.IN_PKT_BURSTWRAP_L            (56),\n\t\t.IN_PKT_BURST_SIZE_H           (67),\n\t\t.IN_PKT_BURST_SIZE_L           (65),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (98),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (97),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (46),\n\t\t.IN_PKT_BURST_TYPE_H           (69),\n\t\t.IN_PKT_BURST_TYPE_L           (68),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (99),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (101),\n\t\t.IN_ST_DATA_W                  (102),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (233),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (232),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (234),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (236),\n\t\t.OUT_ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                                             \n\t\t.in_valid             (rsp_demux_src0_valid),                                                                                \n\t\t.in_channel           (rsp_demux_src0_channel),                                                                              \n\t\t.in_startofpacket     (rsp_demux_src0_startofpacket),                                                                        \n\t\t.in_endofpacket       (rsp_demux_src0_endofpacket),                                                                          \n\t\t.in_ready             (rsp_demux_src0_ready),                                                                                \n\t\t.in_data              (rsp_demux_src0_data),                                                                                 \n\t\t.out_endofpacket      (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          \n\t\t.out_channel          (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (40),\n\t\t.IN_PKT_ADDR_L                 (9),\n\t\t.IN_PKT_DATA_H                 (7),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (8),\n\t\t.IN_PKT_BYTEEN_L               (8),\n\t\t.IN_PKT_BYTE_CNT_H             (55),\n\t\t.IN_PKT_BYTE_CNT_L             (47),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (41),\n\t\t.IN_PKT_TRANS_WRITE            (43),\n\t\t.IN_PKT_BURSTWRAP_H            (64),\n\t\t.IN_PKT_BURSTWRAP_L            (56),\n\t\t.IN_PKT_BURST_SIZE_H           (67),\n\t\t.IN_PKT_BURST_SIZE_L           (65),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (98),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (97),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (46),\n\t\t.IN_PKT_BURST_TYPE_H           (69),\n\t\t.IN_PKT_BURST_TYPE_L           (68),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (99),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (101),\n\t\t.IN_ST_DATA_W                  (102),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (233),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (232),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (234),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (236),\n\t\t.OUT_ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                                              \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                                             \n\t\t.in_valid             (rsp_demux_src1_valid),                                                                                \n\t\t.in_channel           (rsp_demux_src1_channel),                                                                              \n\t\t.in_startofpacket     (rsp_demux_src1_startofpacket),                                                                        \n\t\t.in_endofpacket       (rsp_demux_src1_endofpacket),                                                                          \n\t\t.in_ready             (rsp_demux_src1_ready),                                                                                \n\t\t.in_data              (rsp_demux_src1_data),                                                                                 \n\t\t.out_endofpacket      (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          \n\t\t.out_channel          (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (49),\n\t\t.IN_PKT_ADDR_L                 (18),\n\t\t.IN_PKT_DATA_H                 (15),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (17),\n\t\t.IN_PKT_BYTEEN_L               (16),\n\t\t.IN_PKT_BYTE_CNT_H             (64),\n\t\t.IN_PKT_BYTE_CNT_L             (56),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (50),\n\t\t.IN_PKT_TRANS_WRITE            (52),\n\t\t.IN_PKT_BURSTWRAP_H            (73),\n\t\t.IN_PKT_BURSTWRAP_L            (65),\n\t\t.IN_PKT_BURST_SIZE_H           (76),\n\t\t.IN_PKT_BURST_SIZE_L           (74),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (107),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (106),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (55),\n\t\t.IN_PKT_BURST_TYPE_H           (78),\n\t\t.IN_PKT_BURST_TYPE_L           (77),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (108),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (110),\n\t\t.IN_ST_DATA_W                  (111),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (233),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (232),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (234),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (236),\n\t\t.OUT_ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                       \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                      \n\t\t.in_valid             (rsp_demux_001_src0_valid),                                                     \n\t\t.in_channel           (rsp_demux_001_src0_channel),                                                   \n\t\t.in_startofpacket     (rsp_demux_001_src0_startofpacket),                                             \n\t\t.in_endofpacket       (rsp_demux_001_src0_endofpacket),                                               \n\t\t.in_ready             (rsp_demux_001_src0_ready),                                                     \n\t\t.in_data              (rsp_demux_001_src0_data),                                                      \n\t\t.out_endofpacket      (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          \n\t\t.out_channel          (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                        \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (49),\n\t\t.IN_PKT_ADDR_L                 (18),\n\t\t.IN_PKT_DATA_H                 (15),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (17),\n\t\t.IN_PKT_BYTEEN_L               (16),\n\t\t.IN_PKT_BYTE_CNT_H             (64),\n\t\t.IN_PKT_BYTE_CNT_L             (56),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (50),\n\t\t.IN_PKT_TRANS_WRITE            (52),\n\t\t.IN_PKT_BURSTWRAP_H            (73),\n\t\t.IN_PKT_BURSTWRAP_L            (65),\n\t\t.IN_PKT_BURST_SIZE_H           (76),\n\t\t.IN_PKT_BURST_SIZE_L           (74),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (107),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (106),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (55),\n\t\t.IN_PKT_BURST_TYPE_H           (78),\n\t\t.IN_PKT_BURST_TYPE_L           (77),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (108),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (110),\n\t\t.IN_ST_DATA_W                  (111),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (233),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (232),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (234),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (236),\n\t\t.OUT_ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                       \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                      \n\t\t.in_valid             (rsp_demux_001_src1_valid),                                                     \n\t\t.in_channel           (rsp_demux_001_src1_channel),                                                   \n\t\t.in_startofpacket     (rsp_demux_001_src1_startofpacket),                                             \n\t\t.in_endofpacket       (rsp_demux_001_src1_endofpacket),                                               \n\t\t.in_ready             (rsp_demux_001_src1_ready),                                                     \n\t\t.in_data              (rsp_demux_001_src1_data),                                                      \n\t\t.out_endofpacket      (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          \n\t\t.out_channel          (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                        \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (49),\n\t\t.IN_PKT_ADDR_L                 (18),\n\t\t.IN_PKT_DATA_H                 (15),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (17),\n\t\t.IN_PKT_BYTEEN_L               (16),\n\t\t.IN_PKT_BYTE_CNT_H             (64),\n\t\t.IN_PKT_BYTE_CNT_L             (56),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (50),\n\t\t.IN_PKT_TRANS_WRITE            (52),\n\t\t.IN_PKT_BURSTWRAP_H            (73),\n\t\t.IN_PKT_BURSTWRAP_L            (65),\n\t\t.IN_PKT_BURST_SIZE_H           (76),\n\t\t.IN_PKT_BURST_SIZE_L           (74),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (107),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (106),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (55),\n\t\t.IN_PKT_BURST_TYPE_H           (78),\n\t\t.IN_PKT_BURST_TYPE_L           (77),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (108),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (110),\n\t\t.IN_ST_DATA_W                  (111),\n\t\t.OUT_PKT_ADDR_H                (40),\n\t\t.OUT_PKT_ADDR_L                (9),\n\t\t.OUT_PKT_DATA_H                (7),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (8),\n\t\t.OUT_PKT_BYTEEN_L              (8),\n\t\t.OUT_PKT_BYTE_CNT_H            (55),\n\t\t.OUT_PKT_BYTE_CNT_L            (47),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (41),\n\t\t.OUT_PKT_BURST_SIZE_H          (67),\n\t\t.OUT_PKT_BURST_SIZE_L          (65),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (98),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (97),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (46),\n\t\t.OUT_PKT_BURST_TYPE_H          (69),\n\t\t.OUT_PKT_BURST_TYPE_L          (68),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (99),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (101),\n\t\t.OUT_ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (1),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                         \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                        \n\t\t.in_valid             (rsp_demux_001_src2_valid),                                                       \n\t\t.in_channel           (rsp_demux_001_src2_channel),                                                     \n\t\t.in_startofpacket     (rsp_demux_001_src2_startofpacket),                                               \n\t\t.in_endofpacket       (rsp_demux_001_src2_endofpacket),                                                 \n\t\t.in_ready             (rsp_demux_001_src2_ready),                                                       \n\t\t.in_data              (rsp_demux_001_src2_data),                                                        \n\t\t.out_endofpacket      (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_data),          \n\t\t.out_channel          (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                          \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (67),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (82),\n\t\t.IN_PKT_BYTE_CNT_L             (74),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (68),\n\t\t.IN_PKT_TRANS_WRITE            (70),\n\t\t.IN_PKT_BURSTWRAP_H            (91),\n\t\t.IN_PKT_BURSTWRAP_L            (83),\n\t\t.IN_PKT_BURST_SIZE_H           (94),\n\t\t.IN_PKT_BURST_SIZE_L           (92),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (125),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (124),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (73),\n\t\t.IN_PKT_BURST_TYPE_H           (96),\n\t\t.IN_PKT_BURST_TYPE_L           (95),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (126),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (128),\n\t\t.IN_ST_DATA_W                  (129),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (233),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (232),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (234),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (236),\n\t\t.OUT_ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                             \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                            \n\t\t.in_valid             (rsp_demux_002_src0_valid),                                                           \n\t\t.in_channel           (rsp_demux_002_src0_channel),                                                         \n\t\t.in_startofpacket     (rsp_demux_002_src0_startofpacket),                                                   \n\t\t.in_endofpacket       (rsp_demux_002_src0_endofpacket),                                                     \n\t\t.in_ready             (rsp_demux_002_src0_ready),                                                           \n\t\t.in_data              (rsp_demux_002_src0_data),                                                            \n\t\t.out_endofpacket      (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          \n\t\t.out_channel          (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                              \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (67),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (82),\n\t\t.IN_PKT_BYTE_CNT_L             (74),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (68),\n\t\t.IN_PKT_TRANS_WRITE            (70),\n\t\t.IN_PKT_BURSTWRAP_H            (91),\n\t\t.IN_PKT_BURSTWRAP_L            (83),\n\t\t.IN_PKT_BURST_SIZE_H           (94),\n\t\t.IN_PKT_BURST_SIZE_L           (92),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (125),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (124),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (73),\n\t\t.IN_PKT_BURST_TYPE_H           (96),\n\t\t.IN_PKT_BURST_TYPE_L           (95),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (126),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (128),\n\t\t.IN_ST_DATA_W                  (129),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (233),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (232),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (234),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (236),\n\t\t.OUT_ST_DATA_W                 (237),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                             \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                            \n\t\t.in_valid             (rsp_demux_002_src1_valid),                                                           \n\t\t.in_channel           (rsp_demux_002_src1_channel),                                                         \n\t\t.in_startofpacket     (rsp_demux_002_src1_startofpacket),                                                   \n\t\t.in_endofpacket       (rsp_demux_002_src1_endofpacket),                                                     \n\t\t.in_ready             (rsp_demux_002_src1_ready),                                                           \n\t\t.in_data              (rsp_demux_002_src1_data),                                                            \n\t\t.out_endofpacket      (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          \n\t\t.out_channel          (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                              \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (67),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (82),\n\t\t.IN_PKT_BYTE_CNT_L             (74),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (68),\n\t\t.IN_PKT_TRANS_WRITE            (70),\n\t\t.IN_PKT_BURSTWRAP_H            (91),\n\t\t.IN_PKT_BURSTWRAP_L            (83),\n\t\t.IN_PKT_BURST_SIZE_H           (94),\n\t\t.IN_PKT_BURST_SIZE_L           (92),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (125),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (124),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (73),\n\t\t.IN_PKT_BURST_TYPE_H           (96),\n\t\t.IN_PKT_BURST_TYPE_L           (95),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (126),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (128),\n\t\t.IN_ST_DATA_W                  (129),\n\t\t.OUT_PKT_ADDR_H                (40),\n\t\t.OUT_PKT_ADDR_L                (9),\n\t\t.OUT_PKT_DATA_H                (7),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (8),\n\t\t.OUT_PKT_BYTEEN_L              (8),\n\t\t.OUT_PKT_BYTE_CNT_H            (55),\n\t\t.OUT_PKT_BYTE_CNT_L            (47),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (41),\n\t\t.OUT_PKT_BURST_SIZE_H          (67),\n\t\t.OUT_PKT_BURST_SIZE_L          (65),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (98),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (97),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (46),\n\t\t.OUT_PKT_BURST_TYPE_H          (69),\n\t\t.OUT_PKT_BURST_TYPE_L          (68),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (99),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (101),\n\t\t.OUT_ST_DATA_W                 (102),\n\t\t.ST_CHANNEL_W                  (4),\n\t\t.OPTIMIZE_FOR_RSP              (1),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (1)\n\t) onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter (\n\t\t.clk                  (System_PLL_sys_clk_clk),                                                               \n\t\t.reset                (SDRAM_reset_reset_bridge_in_reset_reset),                                              \n\t\t.in_valid             (rsp_demux_003_src0_valid),                                                             \n\t\t.in_channel           (rsp_demux_003_src0_channel),                                                           \n\t\t.in_startofpacket     (rsp_demux_003_src0_startofpacket),                                                     \n\t\t.in_endofpacket       (rsp_demux_003_src0_endofpacket),                                                       \n\t\t.in_ready             (rsp_demux_003_src0_ready),                                                             \n\t\t.in_data              (rsp_demux_003_src0_data),                                                              \n\t\t.out_endofpacket      (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_data),          \n\t\t.out_channel          (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                                                                \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (10),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (10),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (10),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                     \n\t\t.in_rst_0_reset (SDRAM_reset_reset_bridge_in_reset_reset),                    \n\t\t.in_0_data      (vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (vga_subsystem_char_buffer_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_out_0_data),                               \n\t\t.out_0_valid    (avalon_st_adapter_out_0_valid),                              \n\t\t.out_0_ready    (avalon_st_adapter_out_0_ready),                              \n\t\t.out_0_error    (avalon_st_adapter_out_0_error)                               \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_001 #(\n\t\t.inBitsPerSymbol (18),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (18),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (18),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_001 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                  \n\t\t.in_rst_0_reset (SDRAM_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (sdram_s1_agent_rdata_fifo_out_data),      \n\t\t.in_0_valid     (sdram_s1_agent_rdata_fifo_out_valid),     \n\t\t.in_0_ready     (sdram_s1_agent_rdata_fifo_out_ready),     \n\t\t.out_0_data     (avalon_st_adapter_001_out_0_data),        \n\t\t.out_0_valid    (avalon_st_adapter_001_out_0_valid),       \n\t\t.out_0_ready    (avalon_st_adapter_001_out_0_ready),       \n\t\t.out_0_error    (avalon_st_adapter_001_out_0_error)        \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_002 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                    \n\t\t.in_rst_0_reset (SDRAM_reset_reset_bridge_in_reset_reset),   \n\t\t.in_0_data      (onchip_sram_s1_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (onchip_sram_s1_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (onchip_sram_s1_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_002_out_0_data),          \n\t\t.out_0_valid    (avalon_st_adapter_002_out_0_valid),         \n\t\t.out_0_ready    (avalon_st_adapter_002_out_0_ready),         \n\t\t.out_0_error    (avalon_st_adapter_002_out_0_error)          \n\t);\n\n\tComputer_System_mm_interconnect_1_avalon_st_adapter_002 #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_003 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                    \n\t\t.in_rst_0_reset (SDRAM_reset_reset_bridge_in_reset_reset),   \n\t\t.in_0_data      (onchip_sram_s2_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (onchip_sram_s2_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (onchip_sram_s2_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_003_out_0_data),          \n\t\t.out_0_valid    (avalon_st_adapter_003_out_0_valid),         \n\t\t.out_0_ready    (avalon_st_adapter_003_out_0_ready),         \n\t\t.out_0_error    (avalon_st_adapter_003_out_0_error)          \n\t);\n\nendmodule\n</code>"
                },
                {
                    "type": "text",
                    "text": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
                },
                {
                    "type": "text",
                    "text": "Module name: Computer_System_mm_interconnect_1. Module specification: This module is an interconnect component in a computer system, managing connections and data transfers between various system components such as the ARM A9 HPS, VGA subsystem, SDRAM, and on-chip SRAM. It handles address translation, data width adaptation, burst transfers, and arbitration between multiple masters and slaves. The module has numerous input and output ports, including AXI master interfaces for the ARM A9 HPS, Avalon-MM interfaces for other components, and various control signals. Internal signals are used for routing, demultiplexing, and adapting data between different interfaces. The module is composed of several sub-blocks, including AXI and Avalon-MM agents, routers, demultiplexers, width adapters, burst adapters, and response FIFOs. These components work together to facilitate efficient communication"
                }
            ]
        }
    ]
}