#include <arm/armv8-m.dtsi>
#include <nordic/mem.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m33";
			reg = <0>;
		};
	};

	flash-controller@50080000 {
			compatible = "nrf,nrf52-flash-controller";
			reg = <0x50080000 0x550>;

			#address-cells = <1>;
			#size-cells = <1>;

			label="NRF5_FLASH_DRV_NAME";

			flash0: flash@00000000 {
				compatible = "soc-nv-flash";
				reg = <0x00000000 DT_FLASH_SIZE>;
				write-block-size = <4>;
			};
	};

	sram0: memory@20000000 {
		device_type = "memory";
		compatible = "mmio-sram";
		reg = <0x20000000 DT_SRAM_SIZE>;
	};

	soc {
		uart0: uart@50008000 {
			compatible = "nordic,nrf-uarte", "nordic,nrf-uart";
			reg = <0x50008000 0x1000>;
			interrupts = <2 1>;
			status = "disabled";
			label = "UART_0";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
