// Seed: 1808266319
module module_0 (
    output wand id_0,
    output wor id_1,
    input wor id_2
    , id_5,
    output supply1 id_3
);
  assign id_5 = id_2;
  parameter id_6 = 1 !=? -1'd0;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output wand id_2,
    input supply0 id_3,
    input wand id_4,
    output wand id_5,
    input tri id_6,
    output wor id_7
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_5
  );
  always @(posedge id_3 or posedge -1) begin : LABEL_0
    return id_1;
  end
  logic id_9, id_10;
endmodule
