Oh no...

Cycle: 0
RARS instruction number: 1	Instruction: lui x5,-136484
Expected:	Register Write to Reg: 0x05 Val: 0xDEADC000
Got     :	Register Write to Reg: 0x05 Val: 0xFFFDEADC
Incorrect write

Cycle: 1
RARS instruction number: 2	Instruction: addi x5,x5,-273
Expected:	Register Write to Reg: 0x05 Val: 0xDEADBEEF
Got     :	Register Write to Reg: 0x05 Val: 0xFFFDE9CB
Incorrect write

Cycle: 3
RARS instruction number: 4	Instruction: auipc x7,64528
Expected:	Register Write to Reg: 0x07 Val: 0x1001000C
Got     :	Register Write to Reg: 0x07 Val: 0x0000FC10
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


