<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'hcr_controller' consists of the following:&#xA;&#x9;'call' operation ('_ln0') to 'scheduler_cycle_exac' [163]  (4.7 ns)" projectName="hcr_controller" solutionName="solution1" date="2021-11-24T00:10:35.946+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (4.704ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns)." projectName="hcr_controller" solutionName="solution1" date="2021-11-24T00:10:35.943+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'scheduler_cycle_exac' consists of the following:&#xA;&#x9;multiplexor before 'phi' operation ('prt_clock_1', hcr_controller/hcr_controller.cpp:348) with incoming values : ('prt_clock', hcr_controller/hcr_controller.cpp:348) [119]  (0.835 ns)&#xA;&#x9;'phi' operation ('prt_clock_1', hcr_controller/hcr_controller.cpp:348) with incoming values : ('prt_clock', hcr_controller/hcr_controller.cpp:348) [119]  (0 ns)&#xA;&#x9;'add' operation ('prt_clock', hcr_controller/hcr_controller.cpp:339) [213]  (1.49 ns)&#xA;&#x9;'icmp' operation ('icmp_ln348', hcr_controller/hcr_controller.cpp:348) [217]  (1.14 ns)&#xA;&#x9;'select' operation ('prt_clock', hcr_controller/hcr_controller.cpp:348) [218]  (0.44 ns)&#xA;&#x9;'phi' operation ('prt_clock') with incoming values : ('prt_clock', hcr_controller/hcr_controller.cpp:348) [59]  (0 ns)&#xA;&#x9;'icmp' operation ('icmp_ln311', hcr_controller/hcr_controller.cpp:311) [63]  (1.14 ns)" projectName="hcr_controller" solutionName="solution1" date="2021-11-24T00:10:35.663+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (5.041ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns)." projectName="hcr_controller" solutionName="solution1" date="2021-11-24T00:10:35.658+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'scheduler_cycle_exact' to 'scheduler_cycle_exac' (hcr_controller/hcr_controller.cpp:275)" projectName="hcr_controller" solutionName="solution1" date="2021-11-24T00:10:34.515+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] Argument 'pps' has read operations in process function 'scheduler_cycle_exact'." projectName="hcr_controller" solutionName="solution1" date="2021-11-24T00:10:33.589+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] Reading dataflow channel 'pps' in the middle of dataflow may stall the dataflow pipeline:" projectName="hcr_controller" solutionName="solution1" date="2021-11-24T00:10:33.580+0000" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] hcr_controller/hcr_controller.cpp:322: variable-indexed range selection may cause suboptimal QoR." projectName="hcr_controller" solutionName="solution1" date="2021-11-24T00:10:32.408+0000" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xA;## set cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group [add_wave_group cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return(axi_slave) -into $cinoutgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/interrupt -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_BRESP -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_BREADY -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_BVALID -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_RRESP -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_RDATA -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_RREADY -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_RVALID -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_ARREADY -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_ARVALID -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_ARADDR -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_WSTRB -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_WDATA -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_WREADY -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_WVALID -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_AWREADY -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_AWVALID -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/s_axi_cfg_bus_AWADDR -into $cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set pulse_metadata_ch2_group [add_wave_group pulse_metadata_ch2(axis) -into $coutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pulse_metadata_ch2_V_TREADY -into $pulse_metadata_ch2_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pulse_metadata_ch2_V_TVALID -into $pulse_metadata_ch2_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pulse_metadata_ch2_V_TDATA -into $pulse_metadata_ch2_group -radix hex&#xA;## set pulse_metadata_ch1_group [add_wave_group pulse_metadata_ch1(axis) -into $coutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pulse_metadata_ch1_V_TREADY -into $pulse_metadata_ch1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pulse_metadata_ch1_V_TVALID -into $pulse_metadata_ch1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pulse_metadata_ch1_V_TDATA -into $pulse_metadata_ch1_group -radix hex&#xA;## set pulse_metadata_ch0_group [add_wave_group pulse_metadata_ch0(axis) -into $coutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pulse_metadata_ch0_V_TREADY -into $pulse_metadata_ch0_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pulse_metadata_ch0_V_TVALID -into $pulse_metadata_ch0_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pulse_metadata_ch0_V_TDATA -into $pulse_metadata_ch0_group -radix hex&#xA;## set filter_select_ch2_group [add_wave_group filter_select_ch2(wire) -into $coutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/filter_select_ch2_V_ap_vld -into $filter_select_ch2_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/filter_select_ch2_V -into $filter_select_ch2_group -radix hex&#xA;## set filter_select_ch1_group [add_wave_group filter_select_ch1(wire) -into $coutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/filter_select_ch1_V_ap_vld -into $filter_select_ch1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/filter_select_ch1_V -into $filter_select_ch1_group -radix hex&#xA;## set filter_select_ch0_group [add_wave_group filter_select_ch0(wire) -into $coutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/filter_select_ch0_V_ap_vld -into $filter_select_ch0_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/filter_select_ch0_V -into $filter_select_ch0_group -radix hex&#xA;## set control_hvn_group [add_wave_group control_hvn(wire) -into $coutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/control_hvn_ap_vld -into $control_hvn_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/control_hvn -into $control_hvn_group -radix hex&#xA;## set control_flags_group [add_wave_group control_flags(wire) -into $coutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/control_flags_V_ap_vld -into $control_flags_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/control_flags_V -into $control_flags_group -radix hex&#xA;## set mt_pulse_group [add_wave_group mt_pulse(wire) -into $coutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/mt_pulse_V_ap_vld -into $mt_pulse_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/mt_pulse_V -into $mt_pulse_group -radix hex&#xA;## set coef_ch2_group [add_wave_group coef_ch2(axis) -into $coutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/coef_ch2_V_V_TREADY -into $coef_ch2_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/coef_ch2_V_V_TVALID -into $coef_ch2_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/coef_ch2_V_V_TDATA -into $coef_ch2_group -radix hex&#xA;## set coef_ch1_group [add_wave_group coef_ch1(axis) -into $coutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/coef_ch1_V_V_TREADY -into $coef_ch1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/coef_ch1_V_V_TVALID -into $coef_ch1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/coef_ch1_V_V_TDATA -into $coef_ch1_group -radix hex&#xA;## set coef_ch0_group [add_wave_group coef_ch0(axis) -into $coutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/coef_ch0_V_V_TREADY -into $coef_ch0_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/coef_ch0_V_V_TVALID -into $coef_ch0_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/coef_ch0_V_V_TDATA -into $coef_ch0_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set pps_group [add_wave_group pps(memory) -into $cinputgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pps_we0 -into $pps_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pps_q0 -into $pps_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pps_d0 -into $pps_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pps_ce0 -into $pps_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/pps_address0 -into $pps_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/ap_start -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_hcr_controller_top/AESL_inst_hcr_controller/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_hcr_controller_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_start_stop_indexes -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_num_pulses_to_execute -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_total_decimation -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_post_decimation -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_num_pulses_per_xfer -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_enabled_channel_vector -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_prt_0 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_prt_1 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_num_pulses -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_block_post_time -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_control_flags -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_polarization_mode -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_filter_select_ch0 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_filter_select_ch1 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_filter_select_ch2 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_offset_0 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_offset_1 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_offset_2 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_offset_3 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_offset_4 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_offset_5 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_offset_6 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_offset_7 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_width_0 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_width_1 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_width_2 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_width_3 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_width_4 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_width_5 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_width_6 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_pulse_sequence_timer_width_7 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_filter_coefs_ch0 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_filter_coefs_ch1 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_cfg_filter_coefs_ch2 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_coef_ch0_V_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_coef_ch1_V_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_coef_ch2_V_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_mt_pulse_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_control_flags_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_control_hvn -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_filter_select_ch0_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_filter_select_ch1_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_filter_select_ch2_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_pulse_metadata_ch0_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_pulse_metadata_ch1_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_pulse_metadata_ch2_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/LENGTH_pps -into $tb_portdepth_group -radix hex&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xA;## set tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group [add_wave_group cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return(axi_slave) -into $tbcinoutgroup]&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_INTERRUPT -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_BRESP -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_BREADY -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_BVALID -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_RRESP -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_RDATA -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_RREADY -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_RVALID -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_ARREADY -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_ARVALID -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_ARADDR -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_WSTRB -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_WDATA -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_WREADY -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_WVALID -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_AWREADY -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_AWVALID -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/cfg_bus_AWADDR -into $tb_cfg_pulse_sequence_start_stop_indexes__cfg_num_pulses_to_execute__cfg_total_decimation__cfg_post_decimation__cfg_num_pulses_per_xfer__cfg_enabled_channel_vector__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_pulse_sequence__cfg_filter_coefs_ch0__cfg_filter_coefs_ch1__cfg_filter_coefs_ch2__return_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_pulse_metadata_ch2_group [add_wave_group pulse_metadata_ch2(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/pulse_metadata_ch2_V_TREADY -into $tb_pulse_metadata_ch2_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/pulse_metadata_ch2_V_TVALID -into $tb_pulse_metadata_ch2_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/pulse_metadata_ch2_V_TDATA -into $tb_pulse_metadata_ch2_group -radix hex&#xA;## set tb_pulse_metadata_ch1_group [add_wave_group pulse_metadata_ch1(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/pulse_metadata_ch1_V_TREADY -into $tb_pulse_metadata_ch1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/pulse_metadata_ch1_V_TVALID -into $tb_pulse_metadata_ch1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/pulse_metadata_ch1_V_TDATA -into $tb_pulse_metadata_ch1_group -radix hex&#xA;## set tb_pulse_metadata_ch0_group [add_wave_group pulse_metadata_ch0(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/pulse_metadata_ch0_V_TREADY -into $tb_pulse_metadata_ch0_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/pulse_metadata_ch0_V_TVALID -into $tb_pulse_metadata_ch0_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/pulse_metadata_ch0_V_TDATA -into $tb_pulse_metadata_ch0_group -radix hex&#xA;## set tb_filter_select_ch2_group [add_wave_group filter_select_ch2(wire) -into $tbcoutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/filter_select_ch2_V_ap_vld -into $tb_filter_select_ch2_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/filter_select_ch2_V -into $tb_filter_select_ch2_group -radix hex&#xA;## set tb_filter_select_ch1_group [add_wave_group filter_select_ch1(wire) -into $tbcoutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/filter_select_ch1_V_ap_vld -into $tb_filter_select_ch1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/filter_select_ch1_V -into $tb_filter_select_ch1_group -radix hex&#xA;## set tb_filter_select_ch0_group [add_wave_group filter_select_ch0(wire) -into $tbcoutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/filter_select_ch0_V_ap_vld -into $tb_filter_select_ch0_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/filter_select_ch0_V -into $tb_filter_select_ch0_group -radix hex&#xA;## set tb_control_hvn_group [add_wave_group control_hvn(wire) -into $tbcoutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/control_hvn_ap_vld -into $tb_control_hvn_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/control_hvn -into $tb_control_hvn_group -radix hex&#xA;## set tb_control_flags_group [add_wave_group control_flags(wire) -into $tbcoutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/control_flags_V_ap_vld -into $tb_control_flags_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/control_flags_V -into $tb_control_flags_group -radix hex&#xA;## set tb_mt_pulse_group [add_wave_group mt_pulse(wire) -into $tbcoutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/mt_pulse_V_ap_vld -into $tb_mt_pulse_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/mt_pulse_V -into $tb_mt_pulse_group -radix hex&#xA;## set tb_coef_ch2_group [add_wave_group coef_ch2(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/coef_ch2_V_V_TREADY -into $tb_coef_ch2_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/coef_ch2_V_V_TVALID -into $tb_coef_ch2_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/coef_ch2_V_V_TDATA -into $tb_coef_ch2_group -radix hex&#xA;## set tb_coef_ch1_group [add_wave_group coef_ch1(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/coef_ch1_V_V_TREADY -into $tb_coef_ch1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/coef_ch1_V_V_TVALID -into $tb_coef_ch1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/coef_ch1_V_V_TDATA -into $tb_coef_ch1_group -radix hex&#xA;## set tb_coef_ch0_group [add_wave_group coef_ch0(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_hcr_controller_top/coef_ch0_V_V_TREADY -into $tb_coef_ch0_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/coef_ch0_V_V_TVALID -into $tb_coef_ch0_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/coef_ch0_V_V_TDATA -into $tb_coef_ch0_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_pps_group [add_wave_group pps(memory) -into $tbcinputgroup]&#xA;## add_wave /apatb_hcr_controller_top/pps_we0 -into $tb_pps_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/pps_q0 -into $tb_pps_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/pps_d0 -into $tb_pps_group -radix hex&#xA;## add_wave /apatb_hcr_controller_top/pps_ce0 -into $tb_pps_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_hcr_controller_top/pps_address0 -into $tb_pps_group -radix hex&#xA;## save_wave_config hcr_controller.wcfg&#xA;## run all&#xA;Note: simulation done!&#xA;Time: 159187500 ps  Iteration: 1  Process: /apatb_hcr_controller_top/generate_sim_done_proc  File: /home/karboski/git/HCR_instrument/fpga/Pentek821/IP/EOL/hls/hcr_controller/solution1/sim/vhdl/hcr_controller.autotb.vhd&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;Time: 159187500 ps  Iteration: 1  Process: /apatb_hcr_controller_top/generate_sim_done_proc  File: /home/karboski/git/HCR_instrument/fpga/Pentek821/IP/EOL/hls/hcr_controller/solution1/sim/vhdl/hcr_controller.autotb.vhd&#xA;$finish called at time : 159187500 ps&#xA;## quit" projectName="hcr_controller" solutionName="solution1" date="2021-11-24T00:11:47.298+0000" type="Warning"/>
        <logs message="WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging." projectName="hcr_controller" solutionName="solution1" date="2021-11-24T00:11:07.680+0000" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
