// Seed: 868523330
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input supply1 id_4
);
  type_11 id_5 (
      .id_0(id_2),
      .id_1(1),
      .id_2(id_2 & 1),
      .id_3(1)
  );
  assign id_3 = id_4[""];
  logic id_6;
  logic id_7;
endmodule
