{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 10:32:26 2018 " "Info: Processing started: Thu Oct 25 10:32:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off registrador -c registrador --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off registrador -c registrador --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iKEY\[0\] " "Info: Assuming node \"iKEY\[0\]\" is an undefined clock" {  } { { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iKEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iKEY\[0\] " "Info: No valid register-to-register data paths exist for clock \"iKEY\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "flipflopT:bit3\|QB iSW\[3\] iKEY\[0\] 3.443 ns register " "Info: tsu for register \"flipflopT:bit3\|QB\" (data pin = \"iSW\[3\]\", clock pin = \"iKEY\[0\]\") is 3.443 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.215 ns + Longest pin register " "Info: + Longest pin to register delay is 7.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns iSW\[3\] 1 PIN PIN_AC27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'iSW\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[3] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.997 ns) + CELL(0.366 ns) 7.215 ns flipflopT:bit3\|QB 2 REG LCFF_X67_Y4_N19 7 " "Info: 2: + IC(5.997 ns) + CELL(0.366 ns) = 7.215 ns; Loc. = LCFF_X67_Y4_N19; Fanout = 7; REG Node = 'flipflopT:bit3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.363 ns" { iSW[3] flipflopT:bit3|QB } "NODE_NAME" } } { "FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.218 ns ( 16.88 % ) " "Info: Total cell delay = 1.218 ns ( 16.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.997 ns ( 83.12 % ) " "Info: Total interconnect delay = 5.997 ns ( 83.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.215 ns" { iSW[3] flipflopT:bit3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.215 ns" { iSW[3] {} iSW[3]~combout {} flipflopT:bit3|QB {} } { 0.000ns 0.000ns 5.997ns } { 0.000ns 0.852ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.736 ns - Shortest register " "Info: - Shortest clock path from clock \"iKEY\[0\]\" to destination register is 3.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.357 ns) + CELL(0.537 ns) 3.736 ns flipflopT:bit3\|QB 2 REG LCFF_X67_Y4_N19 7 " "Info: 2: + IC(2.357 ns) + CELL(0.537 ns) = 3.736 ns; Loc. = LCFF_X67_Y4_N19; Fanout = 7; REG Node = 'flipflopT:bit3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { iKEY[0] flipflopT:bit3|QB } "NODE_NAME" } } { "FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.91 % ) " "Info: Total cell delay = 1.379 ns ( 36.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.357 ns ( 63.09 % ) " "Info: Total interconnect delay = 2.357 ns ( 63.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.736 ns" { iKEY[0] flipflopT:bit3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.736 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:bit3|QB {} } { 0.000ns 0.000ns 2.357ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.215 ns" { iSW[3] flipflopT:bit3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.215 ns" { iSW[3] {} iSW[3]~combout {} flipflopT:bit3|QB {} } { 0.000ns 0.000ns 5.997ns } { 0.000ns 0.852ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.736 ns" { iKEY[0] flipflopT:bit3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.736 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:bit3|QB {} } { 0.000ns 0.000ns 2.357ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iKEY\[0\] oHEX0_D\[0\] flipflopT:bit1\|QB 12.310 ns register " "Info: tco from clock \"iKEY\[0\]\" to destination pin \"oHEX0_D\[0\]\" through register \"flipflopT:bit1\|QB\" is 12.310 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 3.736 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to source register is 3.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.357 ns) + CELL(0.537 ns) 3.736 ns flipflopT:bit1\|QB 2 REG LCFF_X67_Y4_N31 7 " "Info: 2: + IC(2.357 ns) + CELL(0.537 ns) = 3.736 ns; Loc. = LCFF_X67_Y4_N31; Fanout = 7; REG Node = 'flipflopT:bit1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { iKEY[0] flipflopT:bit1|QB } "NODE_NAME" } } { "FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.91 % ) " "Info: Total cell delay = 1.379 ns ( 36.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.357 ns ( 63.09 % ) " "Info: Total interconnect delay = 2.357 ns ( 63.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.736 ns" { iKEY[0] flipflopT:bit1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.736 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:bit1|QB {} } { 0.000ns 0.000ns 2.357ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.324 ns + Longest register pin " "Info: + Longest register to pin delay is 8.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flipflopT:bit1\|QB 1 REG LCFF_X67_Y4_N31 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X67_Y4_N31; Fanout = 7; REG Node = 'flipflopT:bit1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flipflopT:bit1|QB } "NODE_NAME" } } { "FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.437 ns) 0.959 ns BinToHex8:display\|BinToHex4:display1\|oHEX0_D\[0\]~0 2 COMB LCCOMB_X67_Y4_N24 1 " "Info: 2: + IC(0.522 ns) + CELL(0.437 ns) = 0.959 ns; Loc. = LCCOMB_X67_Y4_N24; Fanout = 1; COMB Node = 'BinToHex8:display\|BinToHex4:display1\|oHEX0_D\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { flipflopT:bit1|QB BinToHex8:display|BinToHex4:display1|oHEX0_D[0]~0 } "NODE_NAME" } } { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.597 ns) + CELL(2.768 ns) 8.324 ns oHEX0_D\[0\] 3 PIN PIN_AE8 0 " "Info: 3: + IC(4.597 ns) + CELL(2.768 ns) = 8.324 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'oHEX0_D\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.365 ns" { BinToHex8:display|BinToHex4:display1|oHEX0_D[0]~0 oHEX0_D[0] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.205 ns ( 38.50 % ) " "Info: Total cell delay = 3.205 ns ( 38.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.119 ns ( 61.50 % ) " "Info: Total interconnect delay = 5.119 ns ( 61.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.324 ns" { flipflopT:bit1|QB BinToHex8:display|BinToHex4:display1|oHEX0_D[0]~0 oHEX0_D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.324 ns" { flipflopT:bit1|QB {} BinToHex8:display|BinToHex4:display1|oHEX0_D[0]~0 {} oHEX0_D[0] {} } { 0.000ns 0.522ns 4.597ns } { 0.000ns 0.437ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.736 ns" { iKEY[0] flipflopT:bit1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.736 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:bit1|QB {} } { 0.000ns 0.000ns 2.357ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.324 ns" { flipflopT:bit1|QB BinToHex8:display|BinToHex4:display1|oHEX0_D[0]~0 oHEX0_D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.324 ns" { flipflopT:bit1|QB {} BinToHex8:display|BinToHex4:display1|oHEX0_D[0]~0 {} oHEX0_D[0] {} } { 0.000ns 0.522ns 4.597ns } { 0.000ns 0.437ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "flipflopT:bit4\|QB iSW\[4\] iKEY\[0\] -2.573 ns register " "Info: th for register \"flipflopT:bit4\|QB\" (data pin = \"iSW\[4\]\", clock pin = \"iKEY\[0\]\") is -2.573 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.736 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to destination register is 3.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.357 ns) + CELL(0.537 ns) 3.736 ns flipflopT:bit4\|QB 2 REG LCFF_X67_Y4_N23 7 " "Info: 2: + IC(2.357 ns) + CELL(0.537 ns) = 3.736 ns; Loc. = LCFF_X67_Y4_N23; Fanout = 7; REG Node = 'flipflopT:bit4\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { iKEY[0] flipflopT:bit4|QB } "NODE_NAME" } } { "FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.91 % ) " "Info: Total cell delay = 1.379 ns ( 36.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.357 ns ( 63.09 % ) " "Info: Total interconnect delay = 2.357 ns ( 63.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.736 ns" { iKEY[0] flipflopT:bit4|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.736 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:bit4|QB {} } { 0.000ns 0.000ns 2.357ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.575 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[4\] 1 PIN PIN_AC26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 1; PIN Node = 'iSW\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[4] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.377 ns) + CELL(0.366 ns) 6.575 ns flipflopT:bit4\|QB 2 REG LCFF_X67_Y4_N23 7 " "Info: 2: + IC(5.377 ns) + CELL(0.366 ns) = 6.575 ns; Loc. = LCFF_X67_Y4_N23; Fanout = 7; REG Node = 'flipflopT:bit4\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.743 ns" { iSW[4] flipflopT:bit4|QB } "NODE_NAME" } } { "FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 18.22 % ) " "Info: Total cell delay = 1.198 ns ( 18.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.377 ns ( 81.78 % ) " "Info: Total interconnect delay = 5.377 ns ( 81.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.575 ns" { iSW[4] flipflopT:bit4|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.575 ns" { iSW[4] {} iSW[4]~combout {} flipflopT:bit4|QB {} } { 0.000ns 0.000ns 5.377ns } { 0.000ns 0.832ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.736 ns" { iKEY[0] flipflopT:bit4|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.736 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:bit4|QB {} } { 0.000ns 0.000ns 2.357ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.575 ns" { iSW[4] flipflopT:bit4|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.575 ns" { iSW[4] {} iSW[4]~combout {} flipflopT:bit4|QB {} } { 0.000ns 0.000ns 5.377ns } { 0.000ns 0.832ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 10:32:26 2018 " "Info: Processing ended: Thu Oct 25 10:32:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
