<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_usart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_usart.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__usart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_USART_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_USART_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_usart.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_usart.html#a5225fafecbc5312be25a9982420f3de7">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_usart.html#a5225fafecbc5312be25a9982420f3de7">US_CR</a>;         </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_usart.html#a4d866bcd7c5fba22e24bee1c2cd2d314">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#a4d866bcd7c5fba22e24bee1c2cd2d314">US_MR</a>;         </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_usart.html#a4b0948e675e48c7f0aba2241344ad8a3">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_usart.html#a4b0948e675e48c7f0aba2241344ad8a3">US_IER</a>;        </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_usart.html#a0f60dd2917139eed1c1ce68a8dbe32c6">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_usart.html#a0f60dd2917139eed1c1ce68a8dbe32c6">US_IDR</a>;        </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_usart.html#af1bc8c7004e0eddd41f3cbd85e1c9fea">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_usart.html#af1bc8c7004e0eddd41f3cbd85e1c9fea">US_IMR</a>;        </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_usart.html#a251fa7f4c647bde7724d41c4c77c87c2">   52</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_usart.html#a251fa7f4c647bde7724d41c4c77c87c2">US_CSR</a>;        </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_usart.html#a6574b3347b9f7a0899d97efdf80b144e">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_usart.html#a6574b3347b9f7a0899d97efdf80b144e">US_RHR</a>;        </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_usart.html#a3c67e47038d8d733dcf2c94db46fbaad">   54</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_usart.html#a3c67e47038d8d733dcf2c94db46fbaad">US_THR</a>;        </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_usart.html#a842fbc31bcd7bfbe5df63c135697542d">   55</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#a842fbc31bcd7bfbe5df63c135697542d">US_BRGR</a>;       </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_usart.html#a417e1e10965a489bad1e491274525c7f">   56</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#a417e1e10965a489bad1e491274525c7f">US_RTOR</a>;       </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_usart.html#af4a291c41ee58a4e9c1bccbc80b788c1">   57</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#af4a291c41ee58a4e9c1bccbc80b788c1">US_TTGR</a>;       </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_usart.html#a4d2b0da147fd4785848a8f6d95a90108">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[5];</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_usart.html#a4cf32c07a802fad509abf0316c4fc725">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#a4cf32c07a802fad509abf0316c4fc725">US_FIDI</a>;       </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_usart.html#a735f76010cbe0a7f1708454f518a1db5">   60</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_usart.html#a735f76010cbe0a7f1708454f518a1db5">US_NER</a>;        </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_usart.html#a50663b9bd8cd286acdcf7c422caa0f8d">   61</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[1];</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_usart.html#af1bf38c1673cce48fa78763fc1a93a6f">   62</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#af1bf38c1673cce48fa78763fc1a93a6f">US_IF</a>;         </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_usart.html#ad9684995564dad633bd05f7af566b43a">   63</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#ad9684995564dad633bd05f7af566b43a">US_MAN</a>;        </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_usart.html#adf3b29c8b6a27eeb3b92ccb1820d40b0">   64</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#adf3b29c8b6a27eeb3b92ccb1820d40b0">US_LINMR</a>;      </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_usart.html#ad2560990d692643a5ca773097617156c">   65</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#ad2560990d692643a5ca773097617156c">US_LINIR</a>;      </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_usart.html#aa85230112c7c2f73cfd6ccc08572cd16">   66</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[34];</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_usart.html#ab8dfe8e88f7427790af1ae0849668c5e">   67</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#ab8dfe8e88f7427790af1ae0849668c5e">US_WPMR</a>;       </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_usart.html#a507f2e143efdb8a08a339974c1666bc8">   68</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_usart.html#a507f2e143efdb8a08a339974c1666bc8">US_WPSR</a>;       </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_usart.html#ac3d15845b8ffa5c33f1a94ab576693ee">   69</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[5];</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_usart.html#a46ef4b092c418dd97adf54913d72e543">   70</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#a46ef4b092c418dd97adf54913d72e543">US_RPR</a>;        </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_usart.html#ab458399cb4d85219b12c27ff813a04a9">   71</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#ab458399cb4d85219b12c27ff813a04a9">US_RCR</a>;        </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_usart.html#a3472caa4201e0a4f1c012dc02ed95779">   72</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#a3472caa4201e0a4f1c012dc02ed95779">US_TPR</a>;        </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_usart.html#aac9cabb307e68bce79506143d3b90e3d">   73</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#aac9cabb307e68bce79506143d3b90e3d">US_TCR</a>;        </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_usart.html#a6ab4653d3923c7f047d70805adf06e61">   74</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#a6ab4653d3923c7f047d70805adf06e61">US_RNPR</a>;       </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_usart.html#aa71b8a905c97d03250b3c86e205b8188">   75</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#aa71b8a905c97d03250b3c86e205b8188">US_RNCR</a>;       </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_usart.html#a70ab512019d4ac949e99a4423733d0be">   76</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#a70ab512019d4ac949e99a4423733d0be">US_TNPR</a>;       </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_usart.html#a1e92b3a099fdce060a8efd8f546cce9e">   77</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_usart.html#a1e92b3a099fdce060a8efd8f546cce9e">US_TNCR</a>;       </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_usart.html#a85fed2121ba4c039e3f1fd30e748f197">   78</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_usart.html#a85fed2121ba4c039e3f1fd30e748f197">US_PTCR</a>;       </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_usart.html#a4326fff9dd36acd9ddb061195718ee06">   79</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_usart.html#a4326fff9dd36acd9ddb061195718ee06">US_PTSR</a>;       </div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;} <a class="code" href="struct_usart.html">Usart</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* -------- US_CR : (USART Offset: 0x0000) Control Register -------- */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga289015c89f844f43f1be6c29833d356e">   83</a></span>&#160;<span class="preprocessor">#define US_CR_RSTRX (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa07f6e4568ce71892cfb8c1a1a313a04">   84</a></span>&#160;<span class="preprocessor">#define US_CR_RSTTX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gac12ad99304bacf5e2b8c0da6ec3f4f36">   85</a></span>&#160;<span class="preprocessor">#define US_CR_RXEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga51a36c4766a595e9d869932ac42abe17">   86</a></span>&#160;<span class="preprocessor">#define US_CR_RXDIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga633f8a52c37664add6f179677ed747f8">   87</a></span>&#160;<span class="preprocessor">#define US_CR_TXEN (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga6a84fef45605c27ae80196c239337222">   88</a></span>&#160;<span class="preprocessor">#define US_CR_TXDIS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga87fef988175697a83a1668452804858a">   89</a></span>&#160;<span class="preprocessor">#define US_CR_RSTSTA (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga38fd9dd2978d5f71f0a13cd12b54a51b">   90</a></span>&#160;<span class="preprocessor">#define US_CR_STTBRK (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gab301e4d5c1654197d0bae12f4cbf859d">   91</a></span>&#160;<span class="preprocessor">#define US_CR_STPBRK (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga9537e0455ba8c2f60aa564096671bdfa">   92</a></span>&#160;<span class="preprocessor">#define US_CR_STTTO (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga7ed059b63de79497dcf0488650540df9">   93</a></span>&#160;<span class="preprocessor">#define US_CR_SENDA (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga6b36503b13b7a6b0e156ad264b2bd6b2">   94</a></span>&#160;<span class="preprocessor">#define US_CR_RSTIT (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gab1c6fd111495dbe134b378a7101cd341">   95</a></span>&#160;<span class="preprocessor">#define US_CR_RSTNACK (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga2c3ab23df2c3d1c0ac1d1e9aa9bc4a91">   96</a></span>&#160;<span class="preprocessor">#define US_CR_RETTO (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1e0a263a9247861720ed730f23f4fee1">   97</a></span>&#160;<span class="preprocessor">#define US_CR_RTSEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae78f80fc64e7dd43cdb8b05ec5c1cfec">   98</a></span>&#160;<span class="preprocessor">#define US_CR_FCS (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga2942e9a6d89edc090f35e916edabf00a">   99</a></span>&#160;<span class="preprocessor">#define US_CR_RTSDIS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gad3773dfe792a68f513c2e124130cdbdc">  100</a></span>&#160;<span class="preprocessor">#define US_CR_RCS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga416e7a151e6871309b23b98dfda258ec">  101</a></span>&#160;<span class="preprocessor">#define US_CR_LINABT (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga889eca179a64756fb623766210079b13">  102</a></span>&#160;<span class="preprocessor">#define US_CR_LINWKUP (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_MR : (USART Offset: 0x0004) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga18e6bd120f73b26865513ab6311b27d2">  104</a></span>&#160;<span class="preprocessor">#define US_MR_USART_MODE_Pos 0</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga391f9579ecccc9b7443bcd6b97a641f6">  105</a></span>&#160;<span class="preprocessor">#define US_MR_USART_MODE_Msk (0xfu &lt;&lt; US_MR_USART_MODE_Pos) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gadf759179d18a5c09c135067302cb6c49">  106</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_NORMAL (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga0214bd1dae36f06951cd00ea2d7acca4">  107</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_RS485 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gad91fe03d2558a3a53282014fec996d0f">  108</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_HW_HANDSHAKING (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga8fb6b8259bdeba5c81950a0a6ac640ff">  109</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_IS07816_T_0 (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga561f83e0e3aa887d206ba3cb0f665283">  110</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_IS07816_T_1 (0x6u &lt;&lt; 0) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga31a11a75994d88501dc4130e7a86d731">  111</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_IRDA (0x8u &lt;&lt; 0) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga2b5328a285c4083ae7e9d2c6be7f6fe5">  112</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_LIN_MASTER (0xAu &lt;&lt; 0) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga9f108f11d89cd36a74be7a3bd333b33c">  113</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_LIN_SLAVE (0xBu &lt;&lt; 0) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga67e5f2a65c10ff49f192f553cdd28c6c">  114</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_SPI_MASTER (0xEu &lt;&lt; 0) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae309c5e0f300b7b975794109ee299c06">  115</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_SPI_SLAVE (0xFu &lt;&lt; 0) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga7af624d8e966e0e7ae10516635a1dffa">  116</a></span>&#160;<span class="preprocessor">#define US_MR_USCLKS_Pos 4</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaee59364806aa47527898f4224f566c26">  117</a></span>&#160;<span class="preprocessor">#define US_MR_USCLKS_Msk (0x3u &lt;&lt; US_MR_USCLKS_Pos) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga7733911b186e511a30653235075fd92e">  118</a></span>&#160;<span class="preprocessor">#define   US_MR_USCLKS_MCK (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga004a4afefc5fb8b6d940b1bab06be3d5">  119</a></span>&#160;<span class="preprocessor">#define   US_MR_USCLKS_DIV (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gad6d80cc136e170cfd806d62bdcf1f90b">  120</a></span>&#160;<span class="preprocessor">#define   US_MR_USCLKS_SCK (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaac172d272b96e71c64b61d3873004790">  121</a></span>&#160;<span class="preprocessor">#define US_MR_CHRL_Pos 6</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga43c3d69dae2e65898f6e04255eb569eb">  122</a></span>&#160;<span class="preprocessor">#define US_MR_CHRL_Msk (0x3u &lt;&lt; US_MR_CHRL_Pos) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga069469109ace33ba48d7fb82131082ac">  123</a></span>&#160;<span class="preprocessor">#define   US_MR_CHRL_5_BIT (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga78cbcdb3e14aeb019b921b935eb5555d">  124</a></span>&#160;<span class="preprocessor">#define   US_MR_CHRL_6_BIT (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga91a3ac6e5428ca9f13ba77f6ed65b672">  125</a></span>&#160;<span class="preprocessor">#define   US_MR_CHRL_7_BIT (0x2u &lt;&lt; 6) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga89f742aa35c144273e5dd30e957fd25e">  126</a></span>&#160;<span class="preprocessor">#define   US_MR_CHRL_8_BIT (0x3u &lt;&lt; 6) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gabaa2196c67d72cd07afe92bb2332d590">  127</a></span>&#160;<span class="preprocessor">#define US_MR_SYNC (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaaaa6a132061fd60383577289dd8382c1">  128</a></span>&#160;<span class="preprocessor">#define US_MR_CPHA (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga89a69d50a501cfe2f7b2c05c898c5dd5">  129</a></span>&#160;<span class="preprocessor">#define US_MR_PAR_Pos 9</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga747ea04f1cfc173edab9b1437dcb7ce1">  130</a></span>&#160;<span class="preprocessor">#define US_MR_PAR_Msk (0x7u &lt;&lt; US_MR_PAR_Pos) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gafb5cfcf9f8a7e9993d7c6e79227e47f4">  131</a></span>&#160;<span class="preprocessor">#define   US_MR_PAR_EVEN (0x0u &lt;&lt; 9) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga3dda7092d66b6ccf31f95b20b1fb7d63">  132</a></span>&#160;<span class="preprocessor">#define   US_MR_PAR_ODD (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga6c2dfe7ff8193cc373f48a31870f3f7e">  133</a></span>&#160;<span class="preprocessor">#define   US_MR_PAR_SPACE (0x2u &lt;&lt; 9) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga5f4ac88c5acd2a096733867b9e4ca201">  134</a></span>&#160;<span class="preprocessor">#define   US_MR_PAR_MARK (0x3u &lt;&lt; 9) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga46dab6c5f7c5e581d55ee038e2e9de7f">  135</a></span>&#160;<span class="preprocessor">#define   US_MR_PAR_NO (0x4u &lt;&lt; 9) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gacdc45965ead02f56f2777d984e3e456f">  136</a></span>&#160;<span class="preprocessor">#define   US_MR_PAR_MULTIDROP (0x6u &lt;&lt; 9) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gabbbe36c7551317eef4e5883d7a933b97">  137</a></span>&#160;<span class="preprocessor">#define US_MR_NBSTOP_Pos 12</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga594dda49a1880663607221e3699c01f0">  138</a></span>&#160;<span class="preprocessor">#define US_MR_NBSTOP_Msk (0x3u &lt;&lt; US_MR_NBSTOP_Pos) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga8355916969a4df4881c757a72e2e8f49">  139</a></span>&#160;<span class="preprocessor">#define   US_MR_NBSTOP_1_BIT (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gabc926898e96d94d605220f5e7d4547bf">  140</a></span>&#160;<span class="preprocessor">#define   US_MR_NBSTOP_1_5_BIT (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga9b79484af4f9388a4af6374f355b683c">  141</a></span>&#160;<span class="preprocessor">#define   US_MR_NBSTOP_2_BIT (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga0d78f683a5cb91aa10b61dd49b610fd7">  142</a></span>&#160;<span class="preprocessor">#define US_MR_CHMODE_Pos 14</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga2512d10851d28c2088958c74252a95e2">  143</a></span>&#160;<span class="preprocessor">#define US_MR_CHMODE_Msk (0x3u &lt;&lt; US_MR_CHMODE_Pos) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga6af970a54b2e8f3a1867c7f216fbe4d3">  144</a></span>&#160;<span class="preprocessor">#define   US_MR_CHMODE_NORMAL (0x0u &lt;&lt; 14) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga057ee9f1e6f3a41375befc125b901b02">  145</a></span>&#160;<span class="preprocessor">#define   US_MR_CHMODE_AUTOMATIC (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga296783db11c3b81ded2ba40aea8ca881">  146</a></span>&#160;<span class="preprocessor">#define   US_MR_CHMODE_LOCAL_LOOPBACK (0x2u &lt;&lt; 14) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga14eba40ea16b23ba00883a4c1312a559">  147</a></span>&#160;<span class="preprocessor">#define   US_MR_CHMODE_REMOTE_LOOPBACK (0x3u &lt;&lt; 14) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga469db6fceea00e7836f01e6be31d7d4e">  148</a></span>&#160;<span class="preprocessor">#define US_MR_MSBF (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga9371c744be8c58e82876f1c4b9f7fac1">  149</a></span>&#160;<span class="preprocessor">#define US_MR_CPOL (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gab519a1f3353ca3654d5750a371c59781">  150</a></span>&#160;<span class="preprocessor">#define US_MR_MODE9 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1add06cd0911361c6ee44a68b35b8e32">  151</a></span>&#160;<span class="preprocessor">#define US_MR_CLKO (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaedaa2023c626f194078a901f54319391">  152</a></span>&#160;<span class="preprocessor">#define US_MR_OVER (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaea75d07588599553140243d921ba9cb8">  153</a></span>&#160;<span class="preprocessor">#define US_MR_INACK (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga23cf4e529dee20b6133714966e3c7849">  154</a></span>&#160;<span class="preprocessor">#define US_MR_DSNACK (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa2a6ab3c4110c938bb6bebb41574e577">  155</a></span>&#160;<span class="preprocessor">#define US_MR_VAR_SYNC (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gab629a83ceeb144fe4483aeb5230389de">  156</a></span>&#160;<span class="preprocessor">#define US_MR_INVDATA (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga23b790f28eeb4cca14f881f12d03f20b">  157</a></span>&#160;<span class="preprocessor">#define US_MR_MAX_ITERATION_Pos 24</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga4680acd338dba9d030568721e575938f">  158</a></span>&#160;<span class="preprocessor">#define US_MR_MAX_ITERATION_Msk (0x7u &lt;&lt; US_MR_MAX_ITERATION_Pos) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1e27f4cb92e751af91160d656c3dfe60">  159</a></span>&#160;<span class="preprocessor">#define US_MR_MAX_ITERATION(value) ((US_MR_MAX_ITERATION_Msk &amp; ((value) &lt;&lt; US_MR_MAX_ITERATION_Pos)))</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1b72ab69619b27bc382a63ef45b3ace9">  160</a></span>&#160;<span class="preprocessor">#define US_MR_FILTER (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga5bae820d4630b71850526c8631b05630">  161</a></span>&#160;<span class="preprocessor">#define US_MR_MAN (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga737c1c04c0c789958976cd2e7567575b">  162</a></span>&#160;<span class="preprocessor">#define US_MR_MODSYNC (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa3daf73fd54bb938dc60bca32b15b316">  163</a></span>&#160;<span class="preprocessor">#define US_MR_ONEBIT (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_IER : (USART Offset: 0x0008) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga69f7e8a9cc096027f7357c97810837f8">  165</a></span>&#160;<span class="preprocessor">#define US_IER_RXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga7febb9688526233aa9694685c3e8c76f">  166</a></span>&#160;<span class="preprocessor">#define US_IER_TXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaf8788ac377bf4815a9d1e87ac09dddea">  167</a></span>&#160;<span class="preprocessor">#define US_IER_RXBRK (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa0192a05ef6682823c311848ecc93735">  168</a></span>&#160;<span class="preprocessor">#define US_IER_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga61e18658b524b2b842ceb49edc02e23e">  169</a></span>&#160;<span class="preprocessor">#define US_IER_ENDTX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga10a7e10c1a09d3c3db88a85fe5d4a6f3">  170</a></span>&#160;<span class="preprocessor">#define US_IER_OVRE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga783b1334f6b7b22633ff845b918388cb">  171</a></span>&#160;<span class="preprocessor">#define US_IER_FRAME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga4fea2a8cb7efc17f8a1c477ea9e5f824">  172</a></span>&#160;<span class="preprocessor">#define US_IER_PARE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae7166a0a562b66d69d270e41b26c8f87">  173</a></span>&#160;<span class="preprocessor">#define US_IER_TIMEOUT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga250eb27df8772dda77f009ee0dda603f">  174</a></span>&#160;<span class="preprocessor">#define US_IER_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga94c1b46fbf6fab653b7e78ed94800bd6">  175</a></span>&#160;<span class="preprocessor">#define US_IER_ITER (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga8c123db487d35e3ded13fef368871b63">  176</a></span>&#160;<span class="preprocessor">#define US_IER_UNRE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae57d04ee9f30b3f09449b1f9b0cb6290">  177</a></span>&#160;<span class="preprocessor">#define US_IER_TXBUFE (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa79b5f589248ceb850c4d5856fbbacd6">  178</a></span>&#160;<span class="preprocessor">#define US_IER_RXBUFF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga576697ae726b020ab568c2eae2b641d3">  179</a></span>&#160;<span class="preprocessor">#define US_IER_NACK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga2cbb0707c0f4837e88d6731e5be5b92c">  180</a></span>&#160;<span class="preprocessor">#define US_IER_LINBK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga3e6eb023d8a41986aec77e66b36c5703">  181</a></span>&#160;<span class="preprocessor">#define US_IER_LINID (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa63180f20c79e0aaf11b1cbbc3880d96">  182</a></span>&#160;<span class="preprocessor">#define US_IER_LINTC (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga101e48a8626ce087edd6d00eef4bae53">  183</a></span>&#160;<span class="preprocessor">#define US_IER_CTSIC (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga3b48a60f353ccee7317ab3863dbdfc12">  184</a></span>&#160;<span class="preprocessor">#define US_IER_MANE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa88bb8c4708f614dcc589235b8148392">  185</a></span>&#160;<span class="preprocessor">#define US_IER_LINBE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga845bbcf5240edb57d96be130b2cb72b0">  186</a></span>&#160;<span class="preprocessor">#define US_IER_LINISFE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaaf3f9e47263be170c5d061dff2f04fee">  187</a></span>&#160;<span class="preprocessor">#define US_IER_LINIPE (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga7aab7c83c46712174888484c1434265d">  188</a></span>&#160;<span class="preprocessor">#define US_IER_LINCE (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gac8f74cecedbf0b0de3f2ca971becc597">  189</a></span>&#160;<span class="preprocessor">#define US_IER_LINSNRE (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_IDR : (USART Offset: 0x000C) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga58bb5dfeb9579c7d06c21438430e4bea">  191</a></span>&#160;<span class="preprocessor">#define US_IDR_RXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaef923cfe741e3e0989e9ca0beb1abf53">  192</a></span>&#160;<span class="preprocessor">#define US_IDR_TXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaf0f32efb9cf2a1cd92d86c905662f389">  193</a></span>&#160;<span class="preprocessor">#define US_IDR_RXBRK (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gad1406ab3bdfcac0dde7f1cda1d6d201a">  194</a></span>&#160;<span class="preprocessor">#define US_IDR_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gad5eb381da00d742676e77b8697811b1d">  195</a></span>&#160;<span class="preprocessor">#define US_IDR_ENDTX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1d7b182c47282447de1a5d0e346ddb85">  196</a></span>&#160;<span class="preprocessor">#define US_IDR_OVRE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga96dd0f0ad80f2e4b77a0597b6d415e5e">  197</a></span>&#160;<span class="preprocessor">#define US_IDR_FRAME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga8201459971f233b74a5d65b424dfd40a">  198</a></span>&#160;<span class="preprocessor">#define US_IDR_PARE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1646fd9bdbcb810a1b3f1538683f5d20">  199</a></span>&#160;<span class="preprocessor">#define US_IDR_TIMEOUT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaae7da827f74444f5d35f49c17f9a379f">  200</a></span>&#160;<span class="preprocessor">#define US_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaf4a1beffcea3e9d3c9f48e23935df935">  201</a></span>&#160;<span class="preprocessor">#define US_IDR_ITER (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga8359697b6006ec9a807eb7799e274844">  202</a></span>&#160;<span class="preprocessor">#define US_IDR_UNRE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1ab9f8765a9d4cd72e7b61d169bc552e">  203</a></span>&#160;<span class="preprocessor">#define US_IDR_TXBUFE (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga84e17a3f83cd42971671b4b1ff81a663">  204</a></span>&#160;<span class="preprocessor">#define US_IDR_RXBUFF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga05dd653448acc9f4ad9994fa5c814951">  205</a></span>&#160;<span class="preprocessor">#define US_IDR_NACK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa9926f90451d155e064fd30d5c71adf6">  206</a></span>&#160;<span class="preprocessor">#define US_IDR_LINBK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga37d305c7c8a2be06b94c20b24f332491">  207</a></span>&#160;<span class="preprocessor">#define US_IDR_LINID (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gad0ed2910f9630f57e71526602048ddf3">  208</a></span>&#160;<span class="preprocessor">#define US_IDR_LINTC (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga70a3bc6e3b8db0e7c2a9f9a446c9060b">  209</a></span>&#160;<span class="preprocessor">#define US_IDR_CTSIC (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaeff7ea7514fb8a6769028d282830f386">  210</a></span>&#160;<span class="preprocessor">#define US_IDR_MANE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae109102b34ea227a55a9a4ea03d19168">  211</a></span>&#160;<span class="preprocessor">#define US_IDR_LINBE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga85b1c257e035b4009ae8ea879ab293cd">  212</a></span>&#160;<span class="preprocessor">#define US_IDR_LINISFE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga77b15db6bd36f2b6c70f6db33a2527ab">  213</a></span>&#160;<span class="preprocessor">#define US_IDR_LINIPE (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga25b74ce0655697f934d38eb034b5ce72">  214</a></span>&#160;<span class="preprocessor">#define US_IDR_LINCE (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gac17cfb1b438ae95b0701630182bf6b87">  215</a></span>&#160;<span class="preprocessor">#define US_IDR_LINSNRE (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_IMR : (USART Offset: 0x0010) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga16219bddb2458da5950d31843045baaf">  217</a></span>&#160;<span class="preprocessor">#define US_IMR_RXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga602b2667efb3699cace42e9016315692">  218</a></span>&#160;<span class="preprocessor">#define US_IMR_TXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga32f426d52088e2d3de553a02b782f52f">  219</a></span>&#160;<span class="preprocessor">#define US_IMR_RXBRK (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gac7ae37ad8d3adddd2db225ceea3761d9">  220</a></span>&#160;<span class="preprocessor">#define US_IMR_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaec7299574944f11bc82c9601f6e7145b">  221</a></span>&#160;<span class="preprocessor">#define US_IMR_ENDTX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1649c088824223149b740643fae6c44a">  222</a></span>&#160;<span class="preprocessor">#define US_IMR_OVRE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaf33d643a9bb4ba4da69709b5aee8699e">  223</a></span>&#160;<span class="preprocessor">#define US_IMR_FRAME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga37609544c98340a2607180e910166c6d">  224</a></span>&#160;<span class="preprocessor">#define US_IMR_PARE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga19ed0c724bb8095d45bda1211cecaf08">  225</a></span>&#160;<span class="preprocessor">#define US_IMR_TIMEOUT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaaf4a2c62f7d904dc8113e746ef55e514">  226</a></span>&#160;<span class="preprocessor">#define US_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga9120c66961ca8132a21daf3d304e0190">  227</a></span>&#160;<span class="preprocessor">#define US_IMR_ITER (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gacebd5ec83984d6b1d61f754cee5cd6ef">  228</a></span>&#160;<span class="preprocessor">#define US_IMR_UNRE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga21788dbc37f7c8b3cfa5aafe80c70307">  229</a></span>&#160;<span class="preprocessor">#define US_IMR_TXBUFE (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga4a7ffc0210cf3a10cb9aa4ad69b9d7c6">  230</a></span>&#160;<span class="preprocessor">#define US_IMR_RXBUFF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gac5ce462de3ae34351bc1da33e5a3a8d3">  231</a></span>&#160;<span class="preprocessor">#define US_IMR_NACK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga933dce85c1725203078c43f90f46dfb7">  232</a></span>&#160;<span class="preprocessor">#define US_IMR_LINBK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga3cea5831c8e54e4ee59bb24791d11b62">  233</a></span>&#160;<span class="preprocessor">#define US_IMR_LINID (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga5ffa5b161f4c12c100ed7acfac2bfdb2">  234</a></span>&#160;<span class="preprocessor">#define US_IMR_LINTC (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaf6072a01dd41460ed440131f209abce0">  235</a></span>&#160;<span class="preprocessor">#define US_IMR_CTSIC (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga3608c9957c38751ccd18e7b8d5ba0732">  236</a></span>&#160;<span class="preprocessor">#define US_IMR_MANE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaffea6dacfa2580bbbe4f72ad0bb78a27">  237</a></span>&#160;<span class="preprocessor">#define US_IMR_LINBE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gad5510ebb0c25bfb31993545871c7f49a">  238</a></span>&#160;<span class="preprocessor">#define US_IMR_LINISFE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae3f225ca4bb1901aa79fd3457cd8142c">  239</a></span>&#160;<span class="preprocessor">#define US_IMR_LINIPE (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaf2f48f675fff05c1261374b5881cac27">  240</a></span>&#160;<span class="preprocessor">#define US_IMR_LINCE (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga0013400c33226fcebbefc705c1135fd0">  241</a></span>&#160;<span class="preprocessor">#define US_IMR_LINSNRE (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_CSR : (USART Offset: 0x0014) Channel Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga7621104c8da6f6ed914db2c659fd799b">  243</a></span>&#160;<span class="preprocessor">#define US_CSR_RXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga9b5dedc9d37df7ce85a1541463de7adc">  244</a></span>&#160;<span class="preprocessor">#define US_CSR_TXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaaf13a0e45aff03e12076e11c580b595a">  245</a></span>&#160;<span class="preprocessor">#define US_CSR_RXBRK (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gab27030a673a6d1da8eb85a593615d4c4">  246</a></span>&#160;<span class="preprocessor">#define US_CSR_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga590bb439c563b38642b1a0abcfae9216">  247</a></span>&#160;<span class="preprocessor">#define US_CSR_ENDTX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gad3f3d7b8d7385d2c7d1d8711e3e11e80">  248</a></span>&#160;<span class="preprocessor">#define US_CSR_OVRE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga8cf5208403cfa404ed9bdf78d6ba58e6">  249</a></span>&#160;<span class="preprocessor">#define US_CSR_FRAME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga98a00944d7ef8740735f4f338bf3655e">  250</a></span>&#160;<span class="preprocessor">#define US_CSR_PARE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga25bdb22091df2bb86bd19344b7db5111">  251</a></span>&#160;<span class="preprocessor">#define US_CSR_TIMEOUT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga963036529afc1d52a24e2b44a3293fae">  252</a></span>&#160;<span class="preprocessor">#define US_CSR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga77c857302ed051433c00015e142acdef">  253</a></span>&#160;<span class="preprocessor">#define US_CSR_ITER (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gafcec58a022e7dc1cf53431b547d1aec7">  254</a></span>&#160;<span class="preprocessor">#define US_CSR_UNRE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaf6d59fdc26aed28bb02353ea1bce7213">  255</a></span>&#160;<span class="preprocessor">#define US_CSR_TXBUFE (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gad407b8529f299b30fd55d9cceaa8d212">  256</a></span>&#160;<span class="preprocessor">#define US_CSR_RXBUFF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga7c77bea39fba86fdf890e5716d3f4884">  257</a></span>&#160;<span class="preprocessor">#define US_CSR_NACK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga8fbff719f434e39b8e27048f4d81cf63">  258</a></span>&#160;<span class="preprocessor">#define US_CSR_LINBK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga606357407615049ca14a0d6f85451402">  259</a></span>&#160;<span class="preprocessor">#define US_CSR_LINID (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa9e4d7571cb3bd336ebf1eaf27acbaa6">  260</a></span>&#160;<span class="preprocessor">#define US_CSR_LINTC (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga04e6782273af0cae94739e11d4b092e3">  261</a></span>&#160;<span class="preprocessor">#define US_CSR_CTSIC (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gad4107dfc2b86dee4a36b6e0dc41fe73b">  262</a></span>&#160;<span class="preprocessor">#define US_CSR_CTS (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga054aedb45a086282cb27b2de6045a13f">  263</a></span>&#160;<span class="preprocessor">#define US_CSR_LINBLS (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae320c0de2fbc0bb089d222bcfb44c186">  264</a></span>&#160;<span class="preprocessor">#define US_CSR_MANERR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga3740885109635cf0b194123cf9d908ec">  265</a></span>&#160;<span class="preprocessor">#define US_CSR_LINBE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga6704f66e42921130c66e0fcc17cafb2c">  266</a></span>&#160;<span class="preprocessor">#define US_CSR_LINISFE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gacfa55207a0e8d39a4701264944d1473e">  267</a></span>&#160;<span class="preprocessor">#define US_CSR_LINIPE (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga4da9e06333150c3141323694add3ceb3">  268</a></span>&#160;<span class="preprocessor">#define US_CSR_LINCE (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaeca02ab975030ec58c52de7c49f3b89a">  269</a></span>&#160;<span class="preprocessor">#define US_CSR_LINSNRE (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_RHR : (USART Offset: 0x0018) Receiver Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga295658467d5ed5002a7fa2a9de13eab7">  271</a></span>&#160;<span class="preprocessor">#define US_RHR_RXCHR_Pos 0</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaffa6b5dfcafbc38df8072b70afb43494">  272</a></span>&#160;<span class="preprocessor">#define US_RHR_RXCHR_Msk (0x1ffu &lt;&lt; US_RHR_RXCHR_Pos) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaf5ab8f8994ad8836c2a6b1fd4025ef74">  273</a></span>&#160;<span class="preprocessor">#define US_RHR_RXSYNH (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_THR : (USART Offset: 0x001C) Transmitter Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga542e396b85d06318f89c96c099546563">  275</a></span>&#160;<span class="preprocessor">#define US_THR_TXCHR_Pos 0</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga576c7f2329de91e8e2489ded0f3cca59">  276</a></span>&#160;<span class="preprocessor">#define US_THR_TXCHR_Msk (0x1ffu &lt;&lt; US_THR_TXCHR_Pos) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga07d887c3649ff7894f7efba0a74032ce">  277</a></span>&#160;<span class="preprocessor">#define US_THR_TXCHR(value) ((US_THR_TXCHR_Msk &amp; ((value) &lt;&lt; US_THR_TXCHR_Pos)))</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga26c2a6b7a0c0710beaf41a8ea875df9b">  278</a></span>&#160;<span class="preprocessor">#define US_THR_TXSYNH (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_BRGR : (USART Offset: 0x0020) Baud Rate Generator Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gad632e47e5d0ba7ba4f79ec19ced522b6">  280</a></span>&#160;<span class="preprocessor">#define US_BRGR_CD_Pos 0</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga0b17f9efd8463ee64487114c44cf06dd">  281</a></span>&#160;<span class="preprocessor">#define US_BRGR_CD_Msk (0xffffu &lt;&lt; US_BRGR_CD_Pos) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga289c4c3f2833f65ac12736e0a677efc4">  282</a></span>&#160;<span class="preprocessor">#define US_BRGR_CD(value) ((US_BRGR_CD_Msk &amp; ((value) &lt;&lt; US_BRGR_CD_Pos)))</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaba2e927d8998c287403c05c34cb9993c">  283</a></span>&#160;<span class="preprocessor">#define US_BRGR_FP_Pos 16</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gac5996fae48e9e7a0ccf6dfa18f8cfc21">  284</a></span>&#160;<span class="preprocessor">#define US_BRGR_FP_Msk (0x7u &lt;&lt; US_BRGR_FP_Pos) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga9ac78466da47fcc8641d9f25d6f70bff">  285</a></span>&#160;<span class="preprocessor">#define US_BRGR_FP(value) ((US_BRGR_FP_Msk &amp; ((value) &lt;&lt; US_BRGR_FP_Pos)))</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/* -------- US_RTOR : (USART Offset: 0x0024) Receiver Time-out Register -------- */</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga5dd19307556c64daf8b731f1d250c5f5">  287</a></span>&#160;<span class="preprocessor">#define US_RTOR_TO_Pos 0</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gab482f9730cf521fcdedc56d3b26dbbb8">  288</a></span>&#160;<span class="preprocessor">#define US_RTOR_TO_Msk (0x1ffffu &lt;&lt; US_RTOR_TO_Pos) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga53e2476bec2e0c99f42a10e5d497ea9e">  289</a></span>&#160;<span class="preprocessor">#define US_RTOR_TO(value) ((US_RTOR_TO_Msk &amp; ((value) &lt;&lt; US_RTOR_TO_Pos)))</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/* -------- US_TTGR : (USART Offset: 0x0028) Transmitter Timeguard Register -------- */</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga656cf9f53bf232f45776fa3ceabd76a2">  291</a></span>&#160;<span class="preprocessor">#define US_TTGR_TG_Pos 0</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa008f1e11bc961b0f56ca7f6a6def9cf">  292</a></span>&#160;<span class="preprocessor">#define US_TTGR_TG_Msk (0xffu &lt;&lt; US_TTGR_TG_Pos) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga86c74aecb33d37ca789ed20e3d6aedfe">  293</a></span>&#160;<span class="preprocessor">#define US_TTGR_TG(value) ((US_TTGR_TG_Msk &amp; ((value) &lt;&lt; US_TTGR_TG_Pos)))</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/* -------- US_FIDI : (USART Offset: 0x0040) FI DI Ratio Register -------- */</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gafa73e46cf9b2c3b90516ce5173cb2851">  295</a></span>&#160;<span class="preprocessor">#define US_FIDI_FI_DI_RATIO_Pos 0</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae26f1bc9f0944d6085531976862d9026">  296</a></span>&#160;<span class="preprocessor">#define US_FIDI_FI_DI_RATIO_Msk (0x7ffu &lt;&lt; US_FIDI_FI_DI_RATIO_Pos) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa579592b81dac833f84078bdf7723d0d">  297</a></span>&#160;<span class="preprocessor">#define US_FIDI_FI_DI_RATIO(value) ((US_FIDI_FI_DI_RATIO_Msk &amp; ((value) &lt;&lt; US_FIDI_FI_DI_RATIO_Pos)))</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* -------- US_NER : (USART Offset: 0x0044) Number of Errors Register -------- */</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga599563c3703325944b9b8946ae784e57">  299</a></span>&#160;<span class="preprocessor">#define US_NER_NB_ERRORS_Pos 0</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga4780877d1a0e5f649a7f4adb27f5bb0a">  300</a></span>&#160;<span class="preprocessor">#define US_NER_NB_ERRORS_Msk (0xffu &lt;&lt; US_NER_NB_ERRORS_Pos) </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_IF : (USART Offset: 0x004C) IrDA Filter Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gac6df1daf7a68a90d3553c9ab09144645">  302</a></span>&#160;<span class="preprocessor">#define US_IF_IRDA_FILTER_Pos 0</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae378ad83a08252423e3fff0a6947e516">  303</a></span>&#160;<span class="preprocessor">#define US_IF_IRDA_FILTER_Msk (0xffu &lt;&lt; US_IF_IRDA_FILTER_Pos) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga41081dcce1d69cced85fe94688d31b34">  304</a></span>&#160;<span class="preprocessor">#define US_IF_IRDA_FILTER(value) ((US_IF_IRDA_FILTER_Msk &amp; ((value) &lt;&lt; US_IF_IRDA_FILTER_Pos)))</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* -------- US_MAN : (USART Offset: 0x0050) Manchester Encoder Decoder Register -------- */</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gac38ddd418c3d307d8dd626dbf0005aff">  306</a></span>&#160;<span class="preprocessor">#define US_MAN_TX_PL_Pos 0</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga2886463962c53e2423a526032539fe72">  307</a></span>&#160;<span class="preprocessor">#define US_MAN_TX_PL_Msk (0xfu &lt;&lt; US_MAN_TX_PL_Pos) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1e3373c2f26136f48d6b2f14a8857b52">  308</a></span>&#160;<span class="preprocessor">#define US_MAN_TX_PL(value) ((US_MAN_TX_PL_Msk &amp; ((value) &lt;&lt; US_MAN_TX_PL_Pos)))</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa3b853263446e0f5179b5af542ac723a">  309</a></span>&#160;<span class="preprocessor">#define US_MAN_TX_PP_Pos 8</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga8f75c922efbdc164583d7c306ebd3597">  310</a></span>&#160;<span class="preprocessor">#define US_MAN_TX_PP_Msk (0x3u &lt;&lt; US_MAN_TX_PP_Pos) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga2061c4d45406bbf130db3779a74cae9a">  311</a></span>&#160;<span class="preprocessor">#define   US_MAN_TX_PP_ALL_ONE (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gac0b2e5adeea5ff17d642b90c1791e777">  312</a></span>&#160;<span class="preprocessor">#define   US_MAN_TX_PP_ALL_ZERO (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga900f4d32de1a9064102fcb856cdd3afe">  313</a></span>&#160;<span class="preprocessor">#define   US_MAN_TX_PP_ZERO_ONE (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae15249ab227567cf22469dca61ea15ee">  314</a></span>&#160;<span class="preprocessor">#define   US_MAN_TX_PP_ONE_ZERO (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga9545db2f59fcbb89e74b721d7e984849">  315</a></span>&#160;<span class="preprocessor">#define US_MAN_TX_MPOL (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga9dff3cdc86039686600b26cca82dcd25">  316</a></span>&#160;<span class="preprocessor">#define US_MAN_RX_PL_Pos 16</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga0e71a73f21a408e324dcc9040cc4410c">  317</a></span>&#160;<span class="preprocessor">#define US_MAN_RX_PL_Msk (0xfu &lt;&lt; US_MAN_RX_PL_Pos) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga3c69fa4ae18188f88d10f76cbeb9265c">  318</a></span>&#160;<span class="preprocessor">#define US_MAN_RX_PL(value) ((US_MAN_RX_PL_Msk &amp; ((value) &lt;&lt; US_MAN_RX_PL_Pos)))</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga05a37836ce2ba0d10eb373297dd95893">  319</a></span>&#160;<span class="preprocessor">#define US_MAN_RX_PP_Pos 24</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gab5d4bb7462a390a15c2fe6b61ec5f8e2">  320</a></span>&#160;<span class="preprocessor">#define US_MAN_RX_PP_Msk (0x3u &lt;&lt; US_MAN_RX_PP_Pos) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga3e222f5aef50ece6194eea0f6ead2c9a">  321</a></span>&#160;<span class="preprocessor">#define   US_MAN_RX_PP_ALL_ONE (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gad860d4aa311569818cac083627818511">  322</a></span>&#160;<span class="preprocessor">#define   US_MAN_RX_PP_ALL_ZERO (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga666173cfd8ca665002fc730b28ea60b2">  323</a></span>&#160;<span class="preprocessor">#define   US_MAN_RX_PP_ZERO_ONE (0x2u &lt;&lt; 24) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga32d7fe33a64a17eba00cf73bb318a136">  324</a></span>&#160;<span class="preprocessor">#define   US_MAN_RX_PP_ONE_ZERO (0x3u &lt;&lt; 24) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaf57138925229331781456483e799baa2">  325</a></span>&#160;<span class="preprocessor">#define US_MAN_RX_MPOL (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1a1cd3970748eb9067591e2a2ab2a635">  326</a></span>&#160;<span class="preprocessor">#define US_MAN_STUCKTO1 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga5eecdaf6057642b346f5d3afdeeb5124">  327</a></span>&#160;<span class="preprocessor">#define US_MAN_DRIFT (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_LINMR : (USART Offset: 0x0054) LIN Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga04ef6016a4ac83cd579b282b2c031796">  329</a></span>&#160;<span class="preprocessor">#define US_LINMR_NACT_Pos 0</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga5f6e8c5607c9dc9c63062a8408ec41b5">  330</a></span>&#160;<span class="preprocessor">#define US_LINMR_NACT_Msk (0x3u &lt;&lt; US_LINMR_NACT_Pos) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaaba3b5a9dd898a4ef377cb1de0d24b48">  331</a></span>&#160;<span class="preprocessor">#define   US_LINMR_NACT_PUBLISH (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gab35ef94024511b727a0963b295b7f7e5">  332</a></span>&#160;<span class="preprocessor">#define   US_LINMR_NACT_SUBSCRIBE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga7711a59f6885f2360b187f592dd7a886">  333</a></span>&#160;<span class="preprocessor">#define   US_LINMR_NACT_IGNORE (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga50ad8a71a97bec3ea70622f5518bb4c3">  334</a></span>&#160;<span class="preprocessor">#define US_LINMR_PARDIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae3a60ed9f4d89741595c000fb2a7ce87">  335</a></span>&#160;<span class="preprocessor">#define US_LINMR_CHKDIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga3489cdbe4a255161778ed7d78bdeb28d">  336</a></span>&#160;<span class="preprocessor">#define US_LINMR_CHKTYP (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga5a1006aad29b6459b0aa1f054f9d695f">  337</a></span>&#160;<span class="preprocessor">#define US_LINMR_DLM (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga243314b91ca039d4ae2c60d4130e33c6">  338</a></span>&#160;<span class="preprocessor">#define US_LINMR_FSDIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gab6106d2485a35fbdcaca89aca41bd308">  339</a></span>&#160;<span class="preprocessor">#define US_LINMR_WKUPTYP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga9111df91b80d48786ffeea8f31bef7b3">  340</a></span>&#160;<span class="preprocessor">#define US_LINMR_DLC_Pos 8</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae13035d9e076fa7607f1c2c94a684b19">  341</a></span>&#160;<span class="preprocessor">#define US_LINMR_DLC_Msk (0xffu &lt;&lt; US_LINMR_DLC_Pos) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gac22d261d5fd657054eb0de228c9a1446">  342</a></span>&#160;<span class="preprocessor">#define US_LINMR_DLC(value) ((US_LINMR_DLC_Msk &amp; ((value) &lt;&lt; US_LINMR_DLC_Pos)))</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaa629f7b5269a09b4d3b456bed2f34c35">  343</a></span>&#160;<span class="preprocessor">#define US_LINMR_PDCM (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_LINIR : (USART Offset: 0x0058) LIN Identifier Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gae10105ba319c402fd317fcc1e4e7111c">  345</a></span>&#160;<span class="preprocessor">#define US_LINIR_IDCHR_Pos 0</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga6a36f296810cf989e72c9fd46f9e8253">  346</a></span>&#160;<span class="preprocessor">#define US_LINIR_IDCHR_Msk (0xffu &lt;&lt; US_LINIR_IDCHR_Pos) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga805faf31adfb26accd126ceaab762aa9">  347</a></span>&#160;<span class="preprocessor">#define US_LINIR_IDCHR(value) ((US_LINIR_IDCHR_Msk &amp; ((value) &lt;&lt; US_LINIR_IDCHR_Pos)))</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* -------- US_WPMR : (USART Offset: 0xE4) Write Protect Mode Register -------- */</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaafe843516c5c2b970682b5219b7b03b1">  349</a></span>&#160;<span class="preprocessor">#define US_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaadd69469b96a6c9552f5eaa6eb3cfccd">  350</a></span>&#160;<span class="preprocessor">#define US_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga68e18606d5ce0c902f7078f5e84a95b8">  351</a></span>&#160;<span class="preprocessor">#define US_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; US_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga92f71dcb8627780f24fc0bca4fb16f7a">  352</a></span>&#160;<span class="preprocessor">#define US_WPMR_WPKEY(value) ((US_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; US_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/* -------- US_WPSR : (USART Offset: 0xE8) Write Protect Status Register -------- */</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gacf130470a00a755e30a2bf46a9ccbbbd">  354</a></span>&#160;<span class="preprocessor">#define US_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gac198da9d630bfa55ed0d2ce929f49d73">  355</a></span>&#160;<span class="preprocessor">#define US_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga4241a13f49c2c191c0080cce67d4aa90">  356</a></span>&#160;<span class="preprocessor">#define US_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; US_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_RPR : (USART Offset: 0x100) Receive Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1687a18676dd33c0d09b28948cd27f78">  358</a></span>&#160;<span class="preprocessor">#define US_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga90fcd37face7645d3337acd88ffd97e1">  359</a></span>&#160;<span class="preprocessor">#define US_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; US_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gabc7818c83e086fea66ef19a0b5354de3">  360</a></span>&#160;<span class="preprocessor">#define US_RPR_RXPTR(value) ((US_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; US_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* -------- US_RCR : (USART Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga46c8a377ce8c6f6541da40b961019812">  362</a></span>&#160;<span class="preprocessor">#define US_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1f69d3e305b642c4b3a1af2393220d00">  363</a></span>&#160;<span class="preprocessor">#define US_RCR_RXCTR_Msk (0xffffu &lt;&lt; US_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga8ee2c55c5f4ef0f08b056ba044229321">  364</a></span>&#160;<span class="preprocessor">#define US_RCR_RXCTR(value) ((US_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; US_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* -------- US_TPR : (USART Offset: 0x108) Transmit Pointer Register -------- */</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga038b2209b05c9aa7b3045faaaec64b55">  366</a></span>&#160;<span class="preprocessor">#define US_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga7eec8f1697decf54c2ab0562195bff49">  367</a></span>&#160;<span class="preprocessor">#define US_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; US_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga24496bbe4f1ac2c447064c08aaa35918">  368</a></span>&#160;<span class="preprocessor">#define US_TPR_TXPTR(value) ((US_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; US_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/* -------- US_TCR : (USART Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gacd3f4d258afd6fe38d1f337f36ffa6a7">  370</a></span>&#160;<span class="preprocessor">#define US_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga26ead1dd67bdac03e4f74b97142dd8bd">  371</a></span>&#160;<span class="preprocessor">#define US_TCR_TXCTR_Msk (0xffffu &lt;&lt; US_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga245e0abd067001b2f7c397b4b6c249c3">  372</a></span>&#160;<span class="preprocessor">#define US_TCR_TXCTR(value) ((US_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; US_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* -------- US_RNPR : (USART Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga283ee829cb3ecb565b0c27f18655d8e6">  374</a></span>&#160;<span class="preprocessor">#define US_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga7cb24cbc61704595a2d73fed266357f0">  375</a></span>&#160;<span class="preprocessor">#define US_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; US_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1f705d8938ef7e7e33cf3e2c1e5e4180">  376</a></span>&#160;<span class="preprocessor">#define US_RNPR_RXNPTR(value) ((US_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; US_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/* -------- US_RNCR : (USART Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gab44ef62be8df37584732f97b26aef59e">  378</a></span>&#160;<span class="preprocessor">#define US_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga7ddb6f11d9de7d18fc45b929e26b6969">  379</a></span>&#160;<span class="preprocessor">#define US_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; US_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gacf580fbdcda64f3c8ff368af1fc5eff9">  380</a></span>&#160;<span class="preprocessor">#define US_RNCR_RXNCTR(value) ((US_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; US_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/* -------- US_TNPR : (USART Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gac136a03ef91fc4844454f3f1ea4de2e8">  382</a></span>&#160;<span class="preprocessor">#define US_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga50b4e255ce161e8ab35dab4467376792">  383</a></span>&#160;<span class="preprocessor">#define US_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; US_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga41f6f9ade480253c02f797934a8d53d8">  384</a></span>&#160;<span class="preprocessor">#define US_TNPR_TXNPTR(value) ((US_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; US_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* -------- US_TNCR : (USART Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga7a834b2ea202f7f229adde17ccad6666">  386</a></span>&#160;<span class="preprocessor">#define US_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gacd5b48a34dd4a90772b50e535aa410ef">  387</a></span>&#160;<span class="preprocessor">#define US_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; US_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga2ff379f09bed3af9757b42d27cc256af">  388</a></span>&#160;<span class="preprocessor">#define US_TNCR_TXNCTR(value) ((US_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; US_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* -------- US_PTCR : (USART Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#gaee4171b438f4fa34e0b42eb89e374872">  390</a></span>&#160;<span class="preprocessor">#define US_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga07fe2b1891be02081a52ba010faede65">  391</a></span>&#160;<span class="preprocessor">#define US_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga810b32e18951855db64f01d73603509d">  392</a></span>&#160;<span class="preprocessor">#define US_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga1315b53bd2825a7f4afe0abe56a8d93e">  393</a></span>&#160;<span class="preprocessor">#define US_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_PTSR : (USART Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga4c322b7a10909fd131ab22f0c4be5cad">  395</a></span>&#160;<span class="preprocessor">#define US_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_s_a_r_t.html#ga5724518ba976c691a61501a27bf3f50d">  396</a></span>&#160;<span class="preprocessor">#define US_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;}</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_USART_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="struct_usart_html_ad9684995564dad633bd05f7af566b43a"><div class="ttname"><a href="struct_usart.html#ad9684995564dad633bd05f7af566b43a">Usart::US_MAN</a></div><div class="ttdeci">RwReg US_MAN</div><div class="ttdoc">(Usart Offset: 0x0050) Manchester Encoder Decoder Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00063">component_usart.h:63</a></div></div>
<div class="ttc" id="struct_usart_html_a0f60dd2917139eed1c1ce68a8dbe32c6"><div class="ttname"><a href="struct_usart.html#a0f60dd2917139eed1c1ce68a8dbe32c6">Usart::US_IDR</a></div><div class="ttdeci">WoReg US_IDR</div><div class="ttdoc">(Usart Offset: 0x000C) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00050">component_usart.h:50</a></div></div>
<div class="ttc" id="struct_usart_html_a251fa7f4c647bde7724d41c4c77c87c2"><div class="ttname"><a href="struct_usart.html#a251fa7f4c647bde7724d41c4c77c87c2">Usart::US_CSR</a></div><div class="ttdeci">RoReg US_CSR</div><div class="ttdoc">(Usart Offset: 0x0014) Channel Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00052">component_usart.h:52</a></div></div>
<div class="ttc" id="struct_usart_html_a6ab4653d3923c7f047d70805adf06e61"><div class="ttname"><a href="struct_usart.html#a6ab4653d3923c7f047d70805adf06e61">Usart::US_RNPR</a></div><div class="ttdeci">RwReg US_RNPR</div><div class="ttdoc">(Usart Offset: 0x110) Receive Next Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00074">component_usart.h:74</a></div></div>
<div class="ttc" id="struct_usart_html_af1bf38c1673cce48fa78763fc1a93a6f"><div class="ttname"><a href="struct_usart.html#af1bf38c1673cce48fa78763fc1a93a6f">Usart::US_IF</a></div><div class="ttdeci">RwReg US_IF</div><div class="ttdoc">(Usart Offset: 0x004C) IrDA Filter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00062">component_usart.h:62</a></div></div>
<div class="ttc" id="struct_usart_html_aa71b8a905c97d03250b3c86e205b8188"><div class="ttname"><a href="struct_usart.html#aa71b8a905c97d03250b3c86e205b8188">Usart::US_RNCR</a></div><div class="ttdeci">RwReg US_RNCR</div><div class="ttdoc">(Usart Offset: 0x114) Receive Next Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00075">component_usart.h:75</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_usart_html_af1bc8c7004e0eddd41f3cbd85e1c9fea"><div class="ttname"><a href="struct_usart.html#af1bc8c7004e0eddd41f3cbd85e1c9fea">Usart::US_IMR</a></div><div class="ttdeci">RoReg US_IMR</div><div class="ttdoc">(Usart Offset: 0x0010) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00051">component_usart.h:51</a></div></div>
<div class="ttc" id="struct_usart_html_ad2560990d692643a5ca773097617156c"><div class="ttname"><a href="struct_usart.html#ad2560990d692643a5ca773097617156c">Usart::US_LINIR</a></div><div class="ttdeci">RwReg US_LINIR</div><div class="ttdoc">(Usart Offset: 0x0058) LIN Identifier Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00065">component_usart.h:65</a></div></div>
<div class="ttc" id="struct_usart_html_adf3b29c8b6a27eeb3b92ccb1820d40b0"><div class="ttname"><a href="struct_usart.html#adf3b29c8b6a27eeb3b92ccb1820d40b0">Usart::US_LINMR</a></div><div class="ttdeci">RwReg US_LINMR</div><div class="ttdoc">(Usart Offset: 0x0054) LIN Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00064">component_usart.h:64</a></div></div>
<div class="ttc" id="struct_usart_html_a4d866bcd7c5fba22e24bee1c2cd2d314"><div class="ttname"><a href="struct_usart.html#a4d866bcd7c5fba22e24bee1c2cd2d314">Usart::US_MR</a></div><div class="ttdeci">RwReg US_MR</div><div class="ttdoc">(Usart Offset: 0x0004) Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00048">component_usart.h:48</a></div></div>
<div class="ttc" id="struct_usart_html_af4a291c41ee58a4e9c1bccbc80b788c1"><div class="ttname"><a href="struct_usart.html#af4a291c41ee58a4e9c1bccbc80b788c1">Usart::US_TTGR</a></div><div class="ttdeci">RwReg US_TTGR</div><div class="ttdoc">(Usart Offset: 0x0028) Transmitter Timeguard Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00057">component_usart.h:57</a></div></div>
<div class="ttc" id="struct_usart_html_a735f76010cbe0a7f1708454f518a1db5"><div class="ttname"><a href="struct_usart.html#a735f76010cbe0a7f1708454f518a1db5">Usart::US_NER</a></div><div class="ttdeci">RoReg US_NER</div><div class="ttdoc">(Usart Offset: 0x0044) Number of Errors Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00060">component_usart.h:60</a></div></div>
<div class="ttc" id="struct_usart_html_ab458399cb4d85219b12c27ff813a04a9"><div class="ttname"><a href="struct_usart.html#ab458399cb4d85219b12c27ff813a04a9">Usart::US_RCR</a></div><div class="ttdeci">RwReg US_RCR</div><div class="ttdoc">(Usart Offset: 0x104) Receive Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00071">component_usart.h:71</a></div></div>
<div class="ttc" id="struct_usart_html_a85fed2121ba4c039e3f1fd30e748f197"><div class="ttname"><a href="struct_usart.html#a85fed2121ba4c039e3f1fd30e748f197">Usart::US_PTCR</a></div><div class="ttdeci">WoReg US_PTCR</div><div class="ttdoc">(Usart Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00078">component_usart.h:78</a></div></div>
<div class="ttc" id="struct_usart_html_aac9cabb307e68bce79506143d3b90e3d"><div class="ttname"><a href="struct_usart.html#aac9cabb307e68bce79506143d3b90e3d">Usart::US_TCR</a></div><div class="ttdeci">RwReg US_TCR</div><div class="ttdoc">(Usart Offset: 0x10C) Transmit Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00073">component_usart.h:73</a></div></div>
<div class="ttc" id="struct_usart_html_a70ab512019d4ac949e99a4423733d0be"><div class="ttname"><a href="struct_usart.html#a70ab512019d4ac949e99a4423733d0be">Usart::US_TNPR</a></div><div class="ttdeci">RwReg US_TNPR</div><div class="ttdoc">(Usart Offset: 0x118) Transmit Next Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00076">component_usart.h:76</a></div></div>
<div class="ttc" id="struct_usart_html_a46ef4b092c418dd97adf54913d72e543"><div class="ttname"><a href="struct_usart.html#a46ef4b092c418dd97adf54913d72e543">Usart::US_RPR</a></div><div class="ttdeci">RwReg US_RPR</div><div class="ttdoc">(Usart Offset: 0x100) Receive Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00070">component_usart.h:70</a></div></div>
<div class="ttc" id="struct_usart_html_a3c67e47038d8d733dcf2c94db46fbaad"><div class="ttname"><a href="struct_usart.html#a3c67e47038d8d733dcf2c94db46fbaad">Usart::US_THR</a></div><div class="ttdeci">WoReg US_THR</div><div class="ttdoc">(Usart Offset: 0x001C) Transmitter Holding Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00054">component_usart.h:54</a></div></div>
<div class="ttc" id="struct_usart_html_a507f2e143efdb8a08a339974c1666bc8"><div class="ttname"><a href="struct_usart.html#a507f2e143efdb8a08a339974c1666bc8">Usart::US_WPSR</a></div><div class="ttdeci">RoReg US_WPSR</div><div class="ttdoc">(Usart Offset: 0xE8) Write Protect Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00068">component_usart.h:68</a></div></div>
<div class="ttc" id="struct_usart_html"><div class="ttname"><a href="struct_usart.html">Usart</a></div><div class="ttdoc">Usart hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00046">component_usart.h:46</a></div></div>
<div class="ttc" id="struct_usart_html_a417e1e10965a489bad1e491274525c7f"><div class="ttname"><a href="struct_usart.html#a417e1e10965a489bad1e491274525c7f">Usart::US_RTOR</a></div><div class="ttdeci">RwReg US_RTOR</div><div class="ttdoc">(Usart Offset: 0x0024) Receiver Time-out Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00056">component_usart.h:56</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_usart_html_a4cf32c07a802fad509abf0316c4fc725"><div class="ttname"><a href="struct_usart.html#a4cf32c07a802fad509abf0316c4fc725">Usart::US_FIDI</a></div><div class="ttdeci">RwReg US_FIDI</div><div class="ttdoc">(Usart Offset: 0x0040) FI DI Ratio Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00059">component_usart.h:59</a></div></div>
<div class="ttc" id="struct_usart_html_a6574b3347b9f7a0899d97efdf80b144e"><div class="ttname"><a href="struct_usart.html#a6574b3347b9f7a0899d97efdf80b144e">Usart::US_RHR</a></div><div class="ttdeci">RoReg US_RHR</div><div class="ttdoc">(Usart Offset: 0x0018) Receiver Holding Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00053">component_usart.h:53</a></div></div>
<div class="ttc" id="struct_usart_html_a842fbc31bcd7bfbe5df63c135697542d"><div class="ttname"><a href="struct_usart.html#a842fbc31bcd7bfbe5df63c135697542d">Usart::US_BRGR</a></div><div class="ttdeci">RwReg US_BRGR</div><div class="ttdoc">(Usart Offset: 0x0020) Baud Rate Generator Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00055">component_usart.h:55</a></div></div>
<div class="ttc" id="struct_usart_html_a4326fff9dd36acd9ddb061195718ee06"><div class="ttname"><a href="struct_usart.html#a4326fff9dd36acd9ddb061195718ee06">Usart::US_PTSR</a></div><div class="ttdeci">RoReg US_PTSR</div><div class="ttdoc">(Usart Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00079">component_usart.h:79</a></div></div>
<div class="ttc" id="struct_usart_html_a1e92b3a099fdce060a8efd8f546cce9e"><div class="ttname"><a href="struct_usart.html#a1e92b3a099fdce060a8efd8f546cce9e">Usart::US_TNCR</a></div><div class="ttdeci">RwReg US_TNCR</div><div class="ttdoc">(Usart Offset: 0x11C) Transmit Next Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00077">component_usart.h:77</a></div></div>
<div class="ttc" id="struct_usart_html_a3472caa4201e0a4f1c012dc02ed95779"><div class="ttname"><a href="struct_usart.html#a3472caa4201e0a4f1c012dc02ed95779">Usart::US_TPR</a></div><div class="ttdeci">RwReg US_TPR</div><div class="ttdoc">(Usart Offset: 0x108) Transmit Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00072">component_usart.h:72</a></div></div>
<div class="ttc" id="struct_usart_html_ab8dfe8e88f7427790af1ae0849668c5e"><div class="ttname"><a href="struct_usart.html#ab8dfe8e88f7427790af1ae0849668c5e">Usart::US_WPMR</a></div><div class="ttdeci">RwReg US_WPMR</div><div class="ttdoc">(Usart Offset: 0xE4) Write Protect Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00067">component_usart.h:67</a></div></div>
<div class="ttc" id="struct_usart_html_a4b0948e675e48c7f0aba2241344ad8a3"><div class="ttname"><a href="struct_usart.html#a4b0948e675e48c7f0aba2241344ad8a3">Usart::US_IER</a></div><div class="ttdeci">WoReg US_IER</div><div class="ttdoc">(Usart Offset: 0x0008) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00049">component_usart.h:49</a></div></div>
<div class="ttc" id="struct_usart_html_a5225fafecbc5312be25a9982420f3de7"><div class="ttname"><a href="struct_usart.html#a5225fafecbc5312be25a9982420f3de7">Usart::US_CR</a></div><div class="ttdeci">WoReg US_CR</div><div class="ttdoc">(Usart Offset: 0x0000) Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__usart_8h_source.html#l00047">component_usart.h:47</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
