Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Aug 27 17:50:19 2025
| Host         : DESKTOP-BU99R80 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pmod_ssd_timing_summary_routed.rpt -pb pmod_ssd_timing_summary_routed.pb -rpx pmod_ssd_timing_summary_routed.rpx -warn_on_violation
| Design       : pmod_ssd
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    14          
TIMING-18  Warning   Missing input or output delay   8           
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: binary_cnt_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: binary_cnt_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: binary_cnt_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: binary_cnt_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.925        0.000                      0                   68        0.250        0.000                      0                   68        3.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.925        0.000                      0                   54        0.250        0.000                      0                   54        3.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.582        0.000                      0                   14        0.627        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.964ns (23.823%)  route 3.082ns (76.177%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.861     5.935    sys_clk_IBUF_BUFG
    SLICE_X110Y87        FDCE                                         r  timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.419     6.354 f  timer_cnt_reg[24]/Q
                         net (fo=2, routed)           1.252     7.605    timer_cnt[24]
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.297     7.902 f  binary_cnt[3]_i_3/O
                         net (fo=1, routed)           0.789     8.691    binary_cnt[3]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.815 f  binary_cnt[3]_i_1/O
                         net (fo=36, routed)          1.042     9.857    binary_cnt[3]_i_1_n_0
    SLICE_X110Y88        LUT2 (Prop_lut2_I1_O)        0.124     9.981 r  timer_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     9.981    p_0_in[30]
    SLICE_X110Y88        FDCE                                         r  timer_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    13.447    sys_clk_IBUF_BUFG
    SLICE_X110Y88        FDCE                                         r  timer_cnt_reg[30]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X110Y88        FDCE (Setup_fdce_C_D)        0.031    13.906    timer_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.994ns (24.384%)  route 3.082ns (75.616%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.861     5.935    sys_clk_IBUF_BUFG
    SLICE_X110Y87        FDCE                                         r  timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.419     6.354 f  timer_cnt_reg[24]/Q
                         net (fo=2, routed)           1.252     7.605    timer_cnt[24]
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.297     7.902 f  binary_cnt[3]_i_3/O
                         net (fo=1, routed)           0.789     8.691    binary_cnt[3]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.815 f  binary_cnt[3]_i_1/O
                         net (fo=36, routed)          1.042     9.857    binary_cnt[3]_i_1_n_0
    SLICE_X110Y88        LUT2 (Prop_lut2_I1_O)        0.154    10.011 r  timer_cnt[31]_i_1/O
                         net (fo=1, routed)           0.000    10.011    p_0_in[31]
    SLICE_X110Y88        FDCE                                         r  timer_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    13.447    sys_clk_IBUF_BUFG
    SLICE_X110Y88        FDCE                                         r  timer_cnt_reg[31]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X110Y88        FDCE (Setup_fdce_C_D)        0.075    13.950    timer_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 timer_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 2.457ns (61.558%)  route 1.534ns (38.442%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  timer_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.419     6.349 r  timer_cnt_reg[1]/Q
                         net (fo=1, routed)           0.686     7.034    timer_cnt[1]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.865 r  timer_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    timer_cnt_reg[4]_i_2_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  timer_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    timer_cnt_reg[8]_i_2_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  timer_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    timer_cnt_reg[12]_i_2_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  timer_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    timer_cnt_reg[16]_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  timer_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    timer_cnt_reg[20]_i_2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  timer_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    timer_cnt_reg[24]_i_2_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.769 r  timer_cnt_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.849     9.618    timer_cnt0[26]
    SLICE_X110Y88        LUT2 (Prop_lut2_I0_O)        0.303     9.921 r  timer_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     9.921    p_0_in[26]
    SLICE_X110Y88        FDCE                                         r  timer_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    13.447    sys_clk_IBUF_BUFG
    SLICE_X110Y88        FDCE                                         r  timer_cnt_reg[26]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X110Y88        FDCE (Setup_fdce_C_D)        0.029    13.904    timer_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 timer_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 2.483ns (62.127%)  route 1.514ns (37.873%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  timer_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.419     6.349 r  timer_cnt_reg[1]/Q
                         net (fo=1, routed)           0.686     7.034    timer_cnt[1]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.865 r  timer_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    timer_cnt_reg[4]_i_2_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  timer_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    timer_cnt_reg[8]_i_2_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  timer_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    timer_cnt_reg[12]_i_2_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  timer_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    timer_cnt_reg[16]_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  timer_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    timer_cnt_reg[20]_i_2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  timer_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    timer_cnt_reg[24]_i_2_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  timer_cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.549    timer_cnt_reg[28]_i_2_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.771 r  timer_cnt_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.828     9.599    timer_cnt0[29]
    SLICE_X110Y88        LUT2 (Prop_lut2_I0_O)        0.327     9.926 r  timer_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     9.926    p_0_in[29]
    SLICE_X110Y88        FDCE                                         r  timer_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    13.447    sys_clk_IBUF_BUFG
    SLICE_X110Y88        FDCE                                         r  timer_cnt_reg[29]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X110Y88        FDCE (Setup_fdce_C_D)        0.075    13.950    timer_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 timer_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 2.369ns (60.955%)  route 1.517ns (39.045%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  timer_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.419     6.349 r  timer_cnt_reg[1]/Q
                         net (fo=1, routed)           0.686     7.034    timer_cnt[1]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.865 r  timer_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    timer_cnt_reg[4]_i_2_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  timer_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    timer_cnt_reg[8]_i_2_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  timer_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    timer_cnt_reg[12]_i_2_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  timer_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    timer_cnt_reg[16]_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  timer_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    timer_cnt_reg[20]_i_2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  timer_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    timer_cnt_reg[24]_i_2_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.657 r  timer_cnt_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.832     9.489    timer_cnt0[25]
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.327     9.816 r  timer_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.816    p_0_in[25]
    SLICE_X109Y87        FDCE                                         r  timer_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.679    13.443    sys_clk_IBUF_BUFG
    SLICE_X109Y87        FDCE                                         r  timer_cnt_reg[25]/C
                         clock pessimism              0.423    13.867    
                         clock uncertainty           -0.035    13.831    
    SLICE_X109Y87        FDCE (Setup_fdce_C_D)        0.075    13.906    timer_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.964ns (24.798%)  route 2.923ns (75.202%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.861     5.935    sys_clk_IBUF_BUFG
    SLICE_X110Y87        FDCE                                         r  timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.419     6.354 f  timer_cnt_reg[24]/Q
                         net (fo=2, routed)           1.252     7.605    timer_cnt[24]
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.297     7.902 f  binary_cnt[3]_i_3/O
                         net (fo=1, routed)           0.789     8.691    binary_cnt[3]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.815 f  binary_cnt[3]_i_1/O
                         net (fo=36, routed)          0.883     9.698    binary_cnt[3]_i_1_n_0
    SLICE_X110Y87        LUT2 (Prop_lut2_I1_O)        0.124     9.822 r  timer_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.822    p_0_in[23]
    SLICE_X110Y87        FDCE                                         r  timer_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.682    13.446    sys_clk_IBUF_BUFG
    SLICE_X110Y87        FDCE                                         r  timer_cnt_reg[23]/C
                         clock pessimism              0.488    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X110Y87        FDCE (Setup_fdce_C_D)        0.031    13.930    timer_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.994ns (25.374%)  route 2.923ns (74.626%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.861     5.935    sys_clk_IBUF_BUFG
    SLICE_X110Y87        FDCE                                         r  timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.419     6.354 f  timer_cnt_reg[24]/Q
                         net (fo=2, routed)           1.252     7.605    timer_cnt[24]
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.297     7.902 f  binary_cnt[3]_i_3/O
                         net (fo=1, routed)           0.789     8.691    binary_cnt[3]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.815 f  binary_cnt[3]_i_1/O
                         net (fo=36, routed)          0.883     9.698    binary_cnt[3]_i_1_n_0
    SLICE_X110Y87        LUT2 (Prop_lut2_I1_O)        0.154     9.852 r  timer_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.852    p_0_in[24]
    SLICE_X110Y87        FDCE                                         r  timer_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.682    13.446    sys_clk_IBUF_BUFG
    SLICE_X110Y87        FDCE                                         r  timer_cnt_reg[24]/C
                         clock pessimism              0.488    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X110Y87        FDCE (Setup_fdce_C_D)        0.075    13.974    timer_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.964ns (25.374%)  route 2.835ns (74.626%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.861     5.935    sys_clk_IBUF_BUFG
    SLICE_X110Y87        FDCE                                         r  timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.419     6.354 f  timer_cnt_reg[24]/Q
                         net (fo=2, routed)           1.252     7.605    timer_cnt[24]
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.297     7.902 f  binary_cnt[3]_i_3/O
                         net (fo=1, routed)           0.789     8.691    binary_cnt[3]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.815 f  binary_cnt[3]_i_1/O
                         net (fo=36, routed)          0.794     9.610    binary_cnt[3]_i_1_n_0
    SLICE_X109Y87        LUT2 (Prop_lut2_I1_O)        0.124     9.734 r  timer_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.734    p_0_in[22]
    SLICE_X109Y87        FDCE                                         r  timer_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.679    13.443    sys_clk_IBUF_BUFG
    SLICE_X109Y87        FDCE                                         r  timer_cnt_reg[22]/C
                         clock pessimism              0.423    13.867    
                         clock uncertainty           -0.035    13.831    
    SLICE_X109Y87        FDCE (Setup_fdce_C_D)        0.029    13.860    timer_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.860    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.964ns (25.356%)  route 2.838ns (74.644%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 13.444 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.861     5.935    sys_clk_IBUF_BUFG
    SLICE_X110Y87        FDCE                                         r  timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.419     6.354 f  timer_cnt_reg[24]/Q
                         net (fo=2, routed)           1.252     7.605    timer_cnt[24]
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.297     7.902 f  binary_cnt[3]_i_3/O
                         net (fo=1, routed)           0.789     8.691    binary_cnt[3]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.815 f  binary_cnt[3]_i_1/O
                         net (fo=36, routed)          0.797     9.612    binary_cnt[3]_i_1_n_0
    SLICE_X110Y84        LUT2 (Prop_lut2_I1_O)        0.124     9.736 r  timer_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.736    p_0_in[10]
    SLICE_X110Y84        FDCE                                         r  timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.680    13.444    sys_clk_IBUF_BUFG
    SLICE_X110Y84        FDCE                                         r  timer_cnt_reg[10]/C
                         clock pessimism              0.463    13.908    
                         clock uncertainty           -0.035    13.872    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.029    13.901    timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.964ns (25.431%)  route 2.827ns (74.569%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 13.444 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.861     5.935    sys_clk_IBUF_BUFG
    SLICE_X110Y87        FDCE                                         r  timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.419     6.354 f  timer_cnt_reg[24]/Q
                         net (fo=2, routed)           1.252     7.605    timer_cnt[24]
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.297     7.902 f  binary_cnt[3]_i_3/O
                         net (fo=1, routed)           0.789     8.691    binary_cnt[3]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.815 f  binary_cnt[3]_i_1/O
                         net (fo=36, routed)          0.786     9.601    binary_cnt[3]_i_1_n_0
    SLICE_X110Y84        LUT2 (Prop_lut2_I1_O)        0.124     9.725 r  timer_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.725    p_0_in[11]
    SLICE_X110Y84        FDCE                                         r  timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.680    13.444    sys_clk_IBUF_BUFG
    SLICE_X110Y84        FDCE                                         r  timer_cnt_reg[11]/C
                         clock pessimism              0.463    13.908    
                         clock uncertainty           -0.035    13.872    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.031    13.903    timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  4.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            binary_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.399%)  route 0.115ns (33.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 f  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          0.115     1.960    binary_cnt_reg[2]
    SLICE_X109Y85        LUT4 (Prop_lut4_I0_O)        0.099     2.059 r  binary_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.059    p_0_in__0[0]
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[0]/C
                         clock pessimism             -0.525     1.717    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.092     1.809    binary_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            binary_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  binary_cnt_reg[1]/Q
                         net (fo=25, routed)          0.204     2.062    binary_cnt_reg[1]
    SLICE_X109Y85        LUT4 (Prop_lut4_I1_O)        0.042     2.104 r  binary_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.104    p_0_in__0[2]
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
                         clock pessimism             -0.525     1.717    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.107     1.824    binary_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            binary_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  binary_cnt_reg[1]/Q
                         net (fo=25, routed)          0.204     2.062    binary_cnt_reg[1]
    SLICE_X109Y85        LUT4 (Prop_lut4_I1_O)        0.045     2.107 r  binary_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.107    p_0_in__0[1]
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/C
                         clock pessimism             -0.525     1.717    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.091     1.808    binary_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.226ns (42.159%)  route 0.310ns (57.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  binary_cnt_reg[3]/Q
                         net (fo=25, routed)          0.177     2.022    binary_cnt_reg[3]
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.098     2.120 r  ssd[6]_C_i_1/O
                         net (fo=2, routed)           0.133     2.253    seven_seg[6]
    SLICE_X110Y86        FDCE                                         r  ssd_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X110Y86        FDCE                                         r  ssd_reg[6]_C/C
                         clock pessimism             -0.490     1.755    
    SLICE_X110Y86        FDCE (Hold_fdce_C_D)         0.070     1.825    ssd_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.850%)  route 0.348ns (65.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141     1.858 f  binary_cnt_reg[1]/Q
                         net (fo=25, routed)          0.281     2.140    binary_cnt_reg[1]
    SLICE_X113Y85        LUT4 (Prop_lut4_I1_O)        0.045     2.185 r  ssd[1]_C_i_1/O
                         net (fo=2, routed)           0.066     2.251    seven_seg[1]
    SLICE_X112Y85        FDCE                                         r  ssd_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  ssd_reg[1]_C/C
                         clock pessimism             -0.490     1.755    
    SLICE_X112Y85        FDCE (Hold_fdce_C_D)         0.059     1.814    ssd_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.226ns (42.572%)  route 0.305ns (57.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  binary_cnt_reg[3]/Q
                         net (fo=25, routed)          0.177     2.022    binary_cnt_reg[3]
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.098     2.120 r  ssd[6]_C_i_1/O
                         net (fo=2, routed)           0.128     2.248    seven_seg[6]
    SLICE_X108Y86        FDPE                                         r  ssd_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X108Y86        FDPE                                         r  ssd_reg[6]_P/C
                         clock pessimism             -0.510     1.732    
    SLICE_X108Y86        FDPE (Hold_fdpe_C_D)         0.059     1.791    ssd_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.869%)  route 0.380ns (67.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.630     1.716    sys_clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.141     1.857 f  timer_cnt_reg[0]/Q
                         net (fo=2, routed)           0.380     2.237    timer_cnt[0]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.045     2.282 r  timer_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.282    p_0_in[0]
    SLICE_X110Y82        FDCE                                         r  timer_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  timer_cnt_reg[0]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X110Y82        FDCE (Hold_fdce_C_D)         0.091     1.807    timer_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 timer_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.634     1.720    sys_clk_IBUF_BUFG
    SLICE_X110Y88        FDCE                                         r  timer_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  timer_cnt_reg[27]/Q
                         net (fo=2, routed)           0.062     1.923    timer_cnt[27]
    SLICE_X111Y88        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.034 r  timer_cnt_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.161     2.195    timer_cnt0[27]
    SLICE_X110Y88        LUT2 (Prop_lut2_I0_O)        0.108     2.303 r  timer_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.303    p_0_in[27]
    SLICE_X110Y88        FDCE                                         r  timer_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.906     2.248    sys_clk_IBUF_BUFG
    SLICE_X110Y88        FDCE                                         r  timer_cnt_reg[27]/C
                         clock pessimism             -0.528     1.720    
    SLICE_X110Y88        FDCE (Hold_fdce_C_D)         0.092     1.812    timer_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 timer_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  timer_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  timer_cnt_reg[7]/Q
                         net (fo=2, routed)           0.063     1.921    timer_cnt[7]
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.032 r  timer_cnt_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161     2.193    timer_cnt0[7]
    SLICE_X110Y83        LUT2 (Prop_lut2_I0_O)        0.108     2.301 r  timer_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.301    p_0_in[7]
    SLICE_X110Y83        FDCE                                         r  timer_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  timer_cnt_reg[7]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X110Y83        FDCE (Hold_fdce_C_D)         0.092     1.809    timer_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 timer_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.632     1.718    sys_clk_IBUF_BUFG
    SLICE_X110Y85        FDCE                                         r  timer_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  timer_cnt_reg[15]/Q
                         net (fo=2, routed)           0.063     1.922    timer_cnt[15]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.033 r  timer_cnt_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.161     2.194    timer_cnt0[15]
    SLICE_X110Y85        LUT2 (Prop_lut2_I0_O)        0.108     2.302 r  timer_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.302    p_0_in[15]
    SLICE_X110Y85        FDCE                                         r  timer_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X110Y85        FDCE                                         r  timer_cnt_reg[15]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X110Y85        FDCE (Hold_fdce_C_D)         0.092     1.810    timer_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y85   binary_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y85   binary_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y85   binary_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y85   binary_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y86   ssd_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X112Y87   ssd_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   ssd_reg[1]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X111Y85   ssd_reg[1]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y84   ssd_reg[2]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   ssd_reg[0]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   ssd_reg[0]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   binary_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   ssd_reg[0]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   ssd_reg[0]_C/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.715ns (24.538%)  route 2.199ns (75.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 13.444 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  binary_cnt_reg[3]/Q
                         net (fo=25, routed)          0.946     7.296    binary_cnt_reg[3]
    SLICE_X112Y85        LUT5 (Prop_lut5_I1_O)        0.296     7.592 f  ssd_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           1.253     8.846    ssd_reg[2]_LDC_i_2_n_0
    SLICE_X111Y84        FDCE                                         f  ssd_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.680    13.444    sys_clk_IBUF_BUFG
    SLICE_X111Y84        FDCE                                         r  ssd_reg[2]_C/C
                         clock pessimism              0.423    13.868    
                         clock uncertainty           -0.035    13.832    
    SLICE_X111Y84        FDCE (Recov_fdce_C_CLR)     -0.405    13.427    ssd_reg[2]_C
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.747ns (27.297%)  route 1.990ns (72.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 r  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          1.022     7.373    binary_cnt_reg[2]
    SLICE_X112Y86        LUT5 (Prop_lut5_I1_O)        0.328     7.701 f  ssd_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.967     8.668    ssd_reg[0]_LDC_i_1_n_0
    SLICE_X112Y87        FDPE                                         f  ssd_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.682    13.446    sys_clk_IBUF_BUFG
    SLICE_X112Y87        FDPE                                         r  ssd_reg[0]_P/C
                         clock pessimism              0.423    13.870    
                         clock uncertainty           -0.035    13.834    
    SLICE_X112Y87        FDPE (Recov_fdpe_C_PRE)     -0.568    13.266    ssd_reg[0]_P
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.610ns (23.552%)  route 1.980ns (76.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.456     6.388 r  binary_cnt_reg[1]/Q
                         net (fo=25, routed)          1.151     7.539    binary_cnt_reg[1]
    SLICE_X113Y85        LUT5 (Prop_lut5_I2_O)        0.154     7.693 f  ssd_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.829     8.522    ssd_reg[1]_LDC_i_1_n_0
    SLICE_X111Y85        FDPE                                         f  ssd_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.681    13.445    sys_clk_IBUF_BUFG
    SLICE_X111Y85        FDPE                                         r  ssd_reg[1]_P/C
                         clock pessimism              0.423    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X111Y85        FDPE (Recov_fdpe_C_PRE)     -0.562    13.271    ssd_reg[1]_P
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[6]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.743ns (30.633%)  route 1.682ns (69.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 r  binary_cnt_reg[3]/Q
                         net (fo=25, routed)          0.891     7.242    binary_cnt_reg[3]
    SLICE_X109Y86        LUT5 (Prop_lut5_I1_O)        0.324     7.566 f  ssd_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.792     8.357    ssd_reg[6]_LDC_i_1_n_0
    SLICE_X108Y86        FDPE                                         f  ssd_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.678    13.442    sys_clk_IBUF_BUFG
    SLICE_X108Y86        FDPE                                         r  ssd_reg[6]_P/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X108Y86        FDPE (Recov_fdpe_C_PRE)     -0.563    13.308    ssd_reg[6]_P
  -------------------------------------------------------------------
                         required time                         13.308    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.741ns (31.140%)  route 1.639ns (68.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 r  binary_cnt_reg[3]/Q
                         net (fo=25, routed)          0.946     7.296    binary_cnt_reg[3]
    SLICE_X112Y85        LUT5 (Prop_lut5_I2_O)        0.322     7.618 f  ssd_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.693     8.311    ssd_reg[2]_LDC_i_1_n_0
    SLICE_X109Y84        FDPE                                         f  ssd_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.677    13.441    sys_clk_IBUF_BUFG
    SLICE_X109Y84        FDPE                                         r  ssd_reg[2]_P/C
                         clock pessimism              0.464    13.906    
                         clock uncertainty           -0.035    13.870    
    SLICE_X109Y84        FDPE (Recov_fdpe_C_PRE)     -0.563    13.307    ssd_reg[2]_P
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.743ns (32.003%)  route 1.579ns (67.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 r  binary_cnt_reg[3]/Q
                         net (fo=25, routed)          0.933     7.283    binary_cnt_reg[3]
    SLICE_X113Y85        LUT5 (Prop_lut5_I3_O)        0.324     7.607 f  ssd_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.646     8.253    ssd_reg[5]_LDC_i_1_n_0
    SLICE_X113Y83        FDPE                                         f  ssd_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.679    13.443    sys_clk_IBUF_BUFG
    SLICE_X113Y83        FDPE                                         r  ssd_reg[5]_P/C
                         clock pessimism              0.423    13.867    
                         clock uncertainty           -0.035    13.831    
    SLICE_X113Y83        FDPE (Recov_fdpe_C_PRE)     -0.567    13.264    ssd_reg[5]_P
  -------------------------------------------------------------------
                         required time                         13.264    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.608ns (27.701%)  route 1.587ns (72.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.456     6.388 f  binary_cnt_reg[0]/Q
                         net (fo=25, routed)          1.045     7.433    binary_cnt_reg[0]
    SLICE_X112Y86        LUT5 (Prop_lut5_I3_O)        0.152     7.585 f  ssd_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.542     8.127    ssd_reg[0]_LDC_i_2_n_0
    SLICE_X111Y86        FDCE                                         f  ssd_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.681    13.445    sys_clk_IBUF_BUFG
    SLICE_X111Y86        FDCE                                         r  ssd_reg[0]_C/C
                         clock pessimism              0.423    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X111Y86        FDCE (Recov_fdce_C_CLR)     -0.629    13.204    ssd_reg[0]_C
  -------------------------------------------------------------------
                         required time                         13.204    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.580ns (23.991%)  route 1.838ns (76.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.456     6.388 r  binary_cnt_reg[0]/Q
                         net (fo=25, routed)          1.045     7.433    binary_cnt_reg[0]
    SLICE_X112Y86        LUT5 (Prop_lut5_I2_O)        0.124     7.557 f  ssd_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.792     8.349    ssd_reg[3]_LDC_i_1_n_0
    SLICE_X112Y88        FDPE                                         f  ssd_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    13.447    sys_clk_IBUF_BUFG
    SLICE_X112Y88        FDPE                                         r  ssd_reg[3]_P/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X112Y88        FDPE (Recov_fdpe_C_PRE)     -0.361    13.474    ssd_reg[3]_P
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.718ns (31.508%)  route 1.561ns (68.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 13.444 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          1.022     7.373    binary_cnt_reg[2]
    SLICE_X112Y86        LUT5 (Prop_lut5_I0_O)        0.299     7.672 f  ssd_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.539     8.210    ssd_reg[5]_LDC_i_2_n_0
    SLICE_X113Y84        FDCE                                         f  ssd_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.680    13.444    sys_clk_IBUF_BUFG
    SLICE_X113Y84        FDCE                                         r  ssd_reg[5]_C/C
                         clock pessimism              0.423    13.868    
                         clock uncertainty           -0.035    13.832    
    SLICE_X113Y84        FDCE (Recov_fdce_C_CLR)     -0.405    13.427    ssd_reg[5]_C
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.610ns (28.503%)  route 1.530ns (71.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.456     6.388 r  binary_cnt_reg[1]/Q
                         net (fo=25, routed)          1.026     7.414    binary_cnt_reg[1]
    SLICE_X110Y85        LUT5 (Prop_lut5_I3_O)        0.154     7.568 f  ssd_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.504     8.072    ssd_reg[4]_LDC_i_1_n_0
    SLICE_X107Y85        FDPE                                         f  ssd_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.678    13.442    sys_clk_IBUF_BUFG
    SLICE_X107Y85        FDPE                                         r  ssd_reg[4]_P/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X107Y85        FDPE (Recov_fdpe_C_PRE)     -0.562    13.309    ssd_reg[4]_P
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  5.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.110%)  route 0.412ns (68.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141     1.858 f  binary_cnt_reg[1]/Q
                         net (fo=25, routed)          0.283     2.142    binary_cnt_reg[1]
    SLICE_X113Y85        LUT5 (Prop_lut5_I2_O)        0.045     2.187 f  ssd_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.129     2.315    ssd_reg[1]_LDC_i_2_n_0
    SLICE_X112Y85        FDCE                                         f  ssd_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  ssd_reg[1]_C/C
                         clock pessimism             -0.490     1.755    
    SLICE_X112Y85        FDCE (Remov_fdce_C_CLR)     -0.067     1.688    ssd_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[6]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.162%)  route 0.431ns (69.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  binary_cnt_reg[0]/Q
                         net (fo=25, routed)          0.236     2.094    binary_cnt_reg[0]
    SLICE_X109Y86        LUT5 (Prop_lut5_I0_O)        0.045     2.139 f  ssd_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.195     2.334    ssd_reg[6]_LDC_i_2_n_0
    SLICE_X110Y86        FDCE                                         f  ssd_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X110Y86        FDCE                                         r  ssd_reg[6]_C/C
                         clock pessimism             -0.490     1.755    
    SLICE_X110Y86        FDCE (Remov_fdce_C_CLR)     -0.092     1.663    ssd_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.227ns (34.943%)  route 0.423ns (65.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          0.234     2.079    binary_cnt_reg[2]
    SLICE_X110Y85        LUT5 (Prop_lut5_I1_O)        0.099     2.178 f  ssd_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.188     2.367    ssd_reg[4]_LDC_i_2_n_0
    SLICE_X108Y84        FDCE                                         f  ssd_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.899     2.241    sys_clk_IBUF_BUFG
    SLICE_X108Y84        FDCE                                         r  ssd_reg[4]_C/C
                         clock pessimism             -0.510     1.731    
    SLICE_X108Y84        FDCE (Remov_fdce_C_CLR)     -0.067     1.664    ssd_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.227ns (32.804%)  route 0.465ns (67.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          0.279     2.124    binary_cnt_reg[2]
    SLICE_X113Y85        LUT5 (Prop_lut5_I3_O)        0.099     2.223 f  ssd_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.186     2.409    ssd_reg[3]_LDC_i_2_n_0
    SLICE_X113Y88        FDCE                                         f  ssd_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.906     2.248    sys_clk_IBUF_BUFG
    SLICE_X113Y88        FDCE                                         r  ssd_reg[3]_C/C
                         clock pessimism             -0.490     1.758    
    SLICE_X113Y88        FDCE (Remov_fdce_C_CLR)     -0.092     1.666    ssd_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.233ns (35.574%)  route 0.422ns (64.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          0.234     2.079    binary_cnt_reg[2]
    SLICE_X110Y85        LUT5 (Prop_lut5_I4_O)        0.105     2.184 f  ssd_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.188     2.372    ssd_reg[4]_LDC_i_1_n_0
    SLICE_X107Y85        FDPE                                         f  ssd_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X107Y85        FDPE                                         r  ssd_reg[4]_P/C
                         clock pessimism             -0.510     1.732    
    SLICE_X107Y85        FDPE (Remov_fdpe_C_PRE)     -0.160     1.572    ssd_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[6]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.189ns (27.378%)  route 0.501ns (72.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  binary_cnt_reg[0]/Q
                         net (fo=25, routed)          0.236     2.094    binary_cnt_reg[0]
    SLICE_X109Y86        LUT5 (Prop_lut5_I0_O)        0.048     2.142 f  ssd_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.266     2.408    ssd_reg[6]_LDC_i_1_n_0
    SLICE_X108Y86        FDPE                                         f  ssd_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X108Y86        FDPE                                         r  ssd_reg[6]_P/C
                         clock pessimism             -0.510     1.732    
    SLICE_X108Y86        FDPE (Remov_fdpe_C_PRE)     -0.133     1.599    ssd_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[5]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.226ns (29.148%)  route 0.549ns (70.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 f  binary_cnt_reg[3]/Q
                         net (fo=25, routed)          0.361     2.206    binary_cnt_reg[3]
    SLICE_X112Y86        LUT5 (Prop_lut5_I3_O)        0.098     2.304 f  ssd_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.189     2.493    ssd_reg[5]_LDC_i_2_n_0
    SLICE_X113Y84        FDCE                                         f  ssd_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.902     2.244    sys_clk_IBUF_BUFG
    SLICE_X113Y84        FDCE                                         r  ssd_reg[5]_C/C
                         clock pessimism             -0.490     1.754    
    SLICE_X113Y84        FDCE (Remov_fdce_C_CLR)     -0.092     1.662    ssd_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.230ns (32.668%)  route 0.474ns (67.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          0.290     2.136    binary_cnt_reg[2]
    SLICE_X112Y86        LUT5 (Prop_lut5_I1_O)        0.102     2.238 f  ssd_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.421    ssd_reg[0]_LDC_i_2_n_0
    SLICE_X111Y86        FDCE                                         f  ssd_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X111Y86        FDCE                                         r  ssd_reg[0]_C/C
                         clock pessimism             -0.490     1.755    
    SLICE_X111Y86        FDCE (Remov_fdce_C_CLR)     -0.165     1.590    ssd_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.184ns (25.943%)  route 0.525ns (74.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  binary_cnt_reg[1]/Q
                         net (fo=25, routed)          0.283     2.142    binary_cnt_reg[1]
    SLICE_X113Y85        LUT5 (Prop_lut5_I2_O)        0.043     2.185 f  ssd_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.242     2.426    ssd_reg[5]_LDC_i_1_n_0
    SLICE_X113Y83        FDPE                                         f  ssd_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X113Y83        FDPE                                         r  ssd_reg[5]_P/C
                         clock pessimism             -0.490     1.753    
    SLICE_X113Y83        FDPE (Remov_fdpe_C_PRE)     -0.162     1.591    ssd_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.227ns (27.426%)  route 0.601ns (72.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          0.290     2.136    binary_cnt_reg[2]
    SLICE_X112Y86        LUT5 (Prop_lut5_I3_O)        0.099     2.235 f  ssd_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.310     2.545    ssd_reg[3]_LDC_i_1_n_0
    SLICE_X112Y88        FDPE                                         f  ssd_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.906     2.248    sys_clk_IBUF_BUFG
    SLICE_X112Y88        FDPE                                         r  ssd_reg[3]_P/C
                         clock pessimism             -0.490     1.758    
    SLICE_X112Y88        FDPE (Remov_fdpe_C_PRE)     -0.071     1.687    ssd_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.858    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.396ns  (logic 6.545ns (48.855%)  route 6.852ns (51.145%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.435     4.977    rst_n_IBUF
    SLICE_X112Y86        LUT5 (Prop_lut5_I4_O)        0.152     5.129 r  ssd_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.550     5.679    ssd_reg[0]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     1.122     6.801 f  ssd_reg[0]_LDC/Q
                         net (fo=1, routed)           0.806     7.607    ssd_reg[0]_LDC_n_0
    SLICE_X112Y86        LUT3 (Prop_lut3_I1_O)        0.124     7.731 r  ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.061     9.792    ssd_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         3.605    13.396 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.396    ssd[0]
    T11                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.053ns  (logic 6.262ns (47.970%)  route 6.792ns (52.030%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.047     4.589    rst_n_IBUF
    SLICE_X112Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.713 r  ssd_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.631     5.344    ssd_reg[5]_LDC_i_2_n_0
    SLICE_X112Y83        LDCE (SetClr_ldce_CLR_Q)     0.898     6.242 f  ssd_reg[5]_LDC/Q
                         net (fo=1, routed)           0.806     7.048    ssd_reg[5]_LDC_n_0
    SLICE_X113Y83        LUT3 (Prop_lut3_I1_O)        0.124     7.172 r  ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.308     9.480    ssd_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         3.573    13.053 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.053    ssd[5]
    Y19                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.031ns  (logic 6.255ns (47.997%)  route 6.777ns (52.003%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.408     4.951    rst_n_IBUF
    SLICE_X109Y86        LUT5 (Prop_lut5_I4_O)        0.124     5.075 r  ssd_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.539     5.613    ssd_reg[6]_LDC_i_2_n_0
    SLICE_X109Y86        LDCE (SetClr_ldce_CLR_Q)     0.885     6.498 f  ssd_reg[6]_LDC/Q
                         net (fo=1, routed)           0.498     6.997    ssd_reg[6]_LDC_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I1_O)        0.124     7.121 r  ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.331     9.452    ssd_OBUF[6]
    Y18                  OBUF (Prop_obuf_I_O)         3.579    13.031 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.031    ssd[6]
    Y18                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.540ns  (logic 6.343ns (50.583%)  route 6.197ns (49.417%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.076     4.619    rst_n_IBUF
    SLICE_X112Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.743 r  ssd_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.934     5.677    ssd_reg[2]_LDC_i_2_n_0
    SLICE_X112Y84        LDCE (SetClr_ldce_CLR_Q)     0.898     6.575 f  ssd_reg[2]_LDC/Q
                         net (fo=1, routed)           0.521     7.096    ssd_reg[2]_LDC_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I1_O)        0.124     7.220 r  ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.666     8.885    ssd_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         3.655    12.540 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.540    ssd[2]
    W14                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.279ns  (logic 6.312ns (51.407%)  route 5.967ns (48.593%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.069     4.611    rst_n_IBUF
    SLICE_X110Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.735 r  ssd_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.548     5.284    ssd_reg[4]_LDC_i_2_n_0
    SLICE_X108Y85        LDCE (SetClr_ldce_CLR_Q)     0.898     6.182 f  ssd_reg[4]_LDC/Q
                         net (fo=1, routed)           0.521     6.703    ssd_reg[4]_LDC_n_0
    SLICE_X108Y85        LUT3 (Prop_lut3_I1_O)        0.124     6.827 r  ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.828     8.655    ssd_OBUF[4]
    Y16                  OBUF (Prop_obuf_I_O)         3.624    12.279 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.279    ssd[4]
    Y16                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.036ns  (logic 6.310ns (52.426%)  route 5.726ns (47.574%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_n_IBUF_inst/O
                         net (fo=15, routed)          2.687     4.230    rst_n_IBUF
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.354 r  ssd_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.631     4.985    ssd_reg[3]_LDC_i_2_n_0
    SLICE_X112Y89        LDCE (SetClr_ldce_CLR_Q)     0.898     5.883 f  ssd_reg[3]_LDC/Q
                         net (fo=1, routed)           0.594     6.477    ssd_reg[3]_LDC_n_0
    SLICE_X112Y88        LUT3 (Prop_lut3_I1_O)        0.124     6.601 r  ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.813     8.414    ssd_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.622    12.036 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.036    ssd[3]
    Y17                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.603ns  (logic 6.319ns (54.460%)  route 5.284ns (45.540%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_n_IBUF_inst/O
                         net (fo=15, routed)          2.680     4.223    rst_n_IBUF
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.347 r  ssd_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     4.743    ssd_reg[1]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE (SetClr_ldce_CLR_Q)     0.885     5.628 f  ssd_reg[1]_LDC/Q
                         net (fo=1, routed)           0.403     6.031    ssd_reg[1]_LDC_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I1_O)        0.124     6.155 r  ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.804     7.959    ssd_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    11.603 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.603    ssd[1]
    Y14                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.679ns  (logic 1.694ns (29.834%)  route 3.985ns (70.166%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.435     4.977    rst_n_IBUF
    SLICE_X112Y86        LUT5 (Prop_lut5_I4_O)        0.152     5.129 f  ssd_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.550     5.679    ssd_reg[0]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE                                         f  ssd_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.677ns  (logic 1.666ns (29.353%)  route 4.010ns (70.647%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.076     4.619    rst_n_IBUF
    SLICE_X112Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.743 f  ssd_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.934     5.677    ssd_reg[2]_LDC_i_2_n_0
    SLICE_X112Y84        LDCE                                         f  ssd_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.613ns  (logic 1.666ns (29.683%)  route 3.947ns (70.317%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.408     4.951    rst_n_IBUF
    SLICE_X109Y86        LUT5 (Prop_lut5_I4_O)        0.124     5.075 f  ssd_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.539     5.613    ssd_reg[6]_LDC_i_2_n_0
    SLICE_X109Y86        LDCE                                         f  ssd_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.585ns  (logic 0.354ns (22.371%)  route 1.230ns (77.629%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.101     1.411    rst_n_IBUF
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.045     1.456 f  ssd_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.129     1.585    ssd_reg[1]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE                                         f  ssd_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 0.354ns (20.645%)  route 1.363ns (79.355%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.123     1.433    rst_n_IBUF
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.045     1.478 f  ssd_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.239     1.717    ssd_reg[3]_LDC_i_2_n_0
    SLICE_X112Y89        LDCE                                         f  ssd_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 0.354ns (19.671%)  route 1.448ns (80.329%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.255     1.565    rst_n_IBUF
    SLICE_X110Y85        LUT5 (Prop_lut5_I4_O)        0.045     1.610 f  ssd_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.192     1.802    ssd_reg[4]_LDC_i_2_n_0
    SLICE_X108Y85        LDCE                                         f  ssd_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 0.354ns (19.137%)  route 1.498ns (80.863%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.255     1.565    rst_n_IBUF
    SLICE_X112Y86        LUT5 (Prop_lut5_I4_O)        0.045     1.610 f  ssd_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.243     1.852    ssd_reg[5]_LDC_i_2_n_0
    SLICE_X112Y83        LDCE                                         f  ssd_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 0.354ns (18.417%)  route 1.570ns (81.583%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.386     1.696    rst_n_IBUF
    SLICE_X109Y86        LUT5 (Prop_lut5_I4_O)        0.045     1.741 f  ssd_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.184     1.925    ssd_reg[6]_LDC_i_2_n_0
    SLICE_X109Y86        LDCE                                         f  ssd_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 0.354ns (18.270%)  route 1.586ns (81.730%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.390     1.700    rst_n_IBUF
    SLICE_X112Y86        LUT5 (Prop_lut5_I4_O)        0.045     1.745 f  ssd_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.196     1.940    ssd_reg[0]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE                                         f  ssd_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 0.354ns (17.446%)  route 1.677ns (82.554%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.241     1.551    rst_n_IBUF
    SLICE_X112Y85        LUT5 (Prop_lut5_I4_O)        0.045     1.596 f  ssd_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.436     2.032    ssd_reg[2]_LDC_i_2_n_0
    SLICE_X112Y84        LDCE                                         f  ssd_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.545ns (72.826%)  route 0.576ns (27.174%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        LDCE                         0.000     0.000 r  ssd_reg[3]_LDC/G
    SLICE_X112Y89        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ssd_reg[3]_LDC/Q
                         net (fo=1, routed)           0.196     0.374    ssd_reg[3]_LDC_n_0
    SLICE_X112Y88        LUT3 (Prop_lut3_I1_O)        0.045     0.419 r  ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.380     0.799    ssd_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         1.322     2.121 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.121    ssd[3]
    Y17                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.644ns (76.829%)  route 0.496ns (23.171%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        LDCE                         0.000     0.000 r  ssd_reg[2]_LDC/G
    SLICE_X112Y84        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  ssd_reg[2]_LDC/Q
                         net (fo=1, routed)           0.163     0.407    ssd_reg[2]_LDC_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I1_O)        0.045     0.452 r  ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.333     0.785    ssd_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         1.355     2.139 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.139    ssd[2]
    W14                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.611ns (75.182%)  route 0.532ns (24.818%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        LDCE                         0.000     0.000 r  ssd_reg[1]_LDC/G
    SLICE_X113Y85        LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  ssd_reg[1]_LDC/Q
                         net (fo=1, routed)           0.136     0.359    ssd_reg[1]_LDC_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I1_O)        0.045     0.404 r  ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.396     0.800    ssd_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     2.143 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.143    ssd[1]
    Y14                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.080ns  (logic 5.313ns (52.712%)  route 4.767ns (47.288%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 r  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          1.022     7.373    binary_cnt_reg[2]
    SLICE_X112Y86        LUT5 (Prop_lut5_I0_O)        0.299     7.672 r  ssd_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.631     8.303    ssd_reg[5]_LDC_i_2_n_0
    SLICE_X112Y83        LDCE (SetClr_ldce_CLR_Q)     0.898     9.201 f  ssd_reg[5]_LDC/Q
                         net (fo=1, routed)           0.806    10.007    ssd_reg[5]_LDC_n_0
    SLICE_X113Y83        LUT3 (Prop_lut3_I1_O)        0.124    10.131 r  ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.308    12.438    ssd_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         3.573    16.012 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.012    ssd[5]
    Y19                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.920ns  (logic 5.459ns (55.024%)  route 4.462ns (44.976%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.456     6.388 r  binary_cnt_reg[0]/Q
                         net (fo=25, routed)          1.045     7.433    binary_cnt_reg[0]
    SLICE_X112Y86        LUT5 (Prop_lut5_I3_O)        0.152     7.585 r  ssd_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.550     8.135    ssd_reg[0]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     1.122     9.257 f  ssd_reg[0]_LDC/Q
                         net (fo=1, routed)           0.806    10.063    ssd_reg[0]_LDC_n_0
    SLICE_X112Y86        LUT3 (Prop_lut3_I1_O)        0.124    10.187 r  ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.061    12.247    ssd_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         3.605    15.852 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.852    ssd[0]
    T11                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.563ns  (logic 5.303ns (55.460%)  route 4.259ns (44.540%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 r  binary_cnt_reg[3]/Q
                         net (fo=25, routed)          0.891     7.242    binary_cnt_reg[3]
    SLICE_X109Y86        LUT5 (Prop_lut5_I1_O)        0.296     7.538 r  ssd_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.539     8.076    ssd_reg[6]_LDC_i_2_n_0
    SLICE_X109Y86        LDCE (SetClr_ldce_CLR_Q)     0.885     8.961 f  ssd_reg[6]_LDC/Q
                         net (fo=1, routed)           0.498     9.460    ssd_reg[6]_LDC_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I1_O)        0.124     9.584 r  ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.331    11.915    ssd_OBUF[6]
    Y18                  OBUF (Prop_obuf_I_O)         3.579    15.494 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.494    ssd[6]
    Y18                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.458ns  (logic 5.392ns (57.008%)  route 4.066ns (42.992%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 r  binary_cnt_reg[3]/Q
                         net (fo=25, routed)          0.946     7.296    binary_cnt_reg[3]
    SLICE_X112Y85        LUT5 (Prop_lut5_I1_O)        0.296     7.592 r  ssd_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.934     8.526    ssd_reg[2]_LDC_i_2_n_0
    SLICE_X112Y84        LDCE (SetClr_ldce_CLR_Q)     0.898     9.424 f  ssd_reg[2]_LDC/Q
                         net (fo=1, routed)           0.521     9.945    ssd_reg[2]_LDC_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I1_O)        0.124    10.069 r  ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.666    11.735    ssd_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         3.655    15.390 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.390    ssd[2]
    W14                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 5.224ns (55.493%)  route 4.189ns (44.507%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.456     6.388 r  binary_cnt_reg[1]/Q
                         net (fo=25, routed)          1.151     7.539    binary_cnt_reg[1]
    SLICE_X113Y85        LUT5 (Prop_lut5_I1_O)        0.124     7.663 r  ssd_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.631     8.294    ssd_reg[3]_LDC_i_2_n_0
    SLICE_X112Y89        LDCE (SetClr_ldce_CLR_Q)     0.898     9.192 f  ssd_reg[3]_LDC/Q
                         net (fo=1, routed)           0.594     9.786    ssd_reg[3]_LDC_n_0
    SLICE_X112Y88        LUT3 (Prop_lut3_I1_O)        0.124     9.910 r  ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.813    11.723    ssd_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.622    15.345 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.345    ssd[3]
    Y17                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.150ns  (logic 5.226ns (57.115%)  route 3.924ns (42.885%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.456     6.388 r  binary_cnt_reg[1]/Q
                         net (fo=25, routed)          1.026     7.414    binary_cnt_reg[1]
    SLICE_X110Y85        LUT5 (Prop_lut5_I0_O)        0.124     7.538 r  ssd_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.548     8.086    ssd_reg[4]_LDC_i_2_n_0
    SLICE_X108Y85        LDCE (SetClr_ldce_CLR_Q)     0.898     8.984 f  ssd_reg[4]_LDC/Q
                         net (fo=1, routed)           0.521     9.505    ssd_reg[4]_LDC_n_0
    SLICE_X108Y85        LUT3 (Prop_lut3_I1_O)        0.124     9.629 r  ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.828    11.458    ssd_OBUF[4]
    Y16                  OBUF (Prop_obuf_I_O)         3.624    15.081 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.081    ssd[4]
    Y16                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.904ns  (logic 5.368ns (60.284%)  route 3.536ns (39.716%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 r  binary_cnt_reg[3]/Q
                         net (fo=25, routed)          0.933     7.283    binary_cnt_reg[3]
    SLICE_X113Y85        LUT5 (Prop_lut5_I0_O)        0.296     7.579 r  ssd_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     7.976    ssd_reg[1]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE (SetClr_ldce_CLR_Q)     0.885     8.861 f  ssd_reg[1]_LDC/Q
                         net (fo=1, routed)           0.403     9.264    ssd_reg[1]_LDC_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I1_O)        0.124     9.388 r  ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.804    11.192    ssd_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    14.835 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.835    ssd[1]
    Y14                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.595ns  (logic 0.715ns (27.557%)  route 1.880ns (72.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  binary_cnt_reg[3]/Q
                         net (fo=25, routed)          0.946     7.296    binary_cnt_reg[3]
    SLICE_X112Y85        LUT5 (Prop_lut5_I1_O)        0.296     7.592 f  ssd_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.934     8.526    ssd_reg[2]_LDC_i_2_n_0
    SLICE_X112Y84        LDCE                                         f  ssd_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.371ns  (logic 0.718ns (30.284%)  route 1.653ns (69.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          1.022     7.373    binary_cnt_reg[2]
    SLICE_X112Y86        LUT5 (Prop_lut5_I0_O)        0.299     7.672 f  ssd_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.631     8.303    ssd_reg[5]_LDC_i_2_n_0
    SLICE_X112Y83        LDCE                                         f  ssd_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.362ns  (logic 0.580ns (24.554%)  route 1.782ns (75.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858     5.932    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.456     6.388 r  binary_cnt_reg[1]/Q
                         net (fo=25, routed)          1.151     7.539    binary_cnt_reg[1]
    SLICE_X113Y85        LUT5 (Prop_lut5_I1_O)        0.124     7.663 f  ssd_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.631     8.294    ssd_reg[3]_LDC_i_2_n_0
    SLICE_X112Y89        LDCE                                         f  ssd_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.186ns (31.110%)  route 0.412ns (68.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141     1.858 f  binary_cnt_reg[1]/Q
                         net (fo=25, routed)          0.283     2.142    binary_cnt_reg[1]
    SLICE_X113Y85        LUT5 (Prop_lut5_I2_O)        0.045     2.187 f  ssd_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.129     2.315    ssd_reg[1]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE                                         f  ssd_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.186ns (30.714%)  route 0.420ns (69.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  binary_cnt_reg[0]/Q
                         net (fo=25, routed)          0.236     2.094    binary_cnt_reg[0]
    SLICE_X109Y86        LUT5 (Prop_lut5_I0_O)        0.045     2.139 f  ssd_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.323    ssd_reg[6]_LDC_i_2_n_0
    SLICE_X109Y86        LDCE                                         f  ssd_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.227ns (34.736%)  route 0.426ns (65.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          0.234     2.079    binary_cnt_reg[2]
    SLICE_X110Y85        LUT5 (Prop_lut5_I1_O)        0.099     2.178 f  ssd_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.192     2.371    ssd_reg[4]_LDC_i_2_n_0
    SLICE_X108Y85        LDCE                                         f  ssd_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.716ns  (logic 0.230ns (32.121%)  route 0.486ns (67.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          0.290     2.136    binary_cnt_reg[2]
    SLICE_X112Y86        LUT5 (Prop_lut5_I1_O)        0.102     2.238 f  ssd_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.196     2.433    ssd_reg[0]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE                                         f  ssd_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.227ns (30.454%)  route 0.518ns (69.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  binary_cnt_reg[2]/Q
                         net (fo=25, routed)          0.279     2.124    binary_cnt_reg[2]
    SLICE_X113Y85        LUT5 (Prop_lut5_I3_O)        0.099     2.223 f  ssd_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.239     2.463    ssd_reg[3]_LDC_i_2_n_0
    SLICE_X112Y89        LDCE                                         f  ssd_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.226ns (27.248%)  route 0.603ns (72.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 f  binary_cnt_reg[3]/Q
                         net (fo=25, routed)          0.361     2.206    binary_cnt_reg[3]
    SLICE_X112Y86        LUT5 (Prop_lut5_I3_O)        0.098     2.304 f  ssd_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.243     2.547    ssd_reg[5]_LDC_i_2_n_0
    SLICE_X112Y83        LDCE                                         f  ssd_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.906ns  (logic 0.186ns (20.522%)  route 0.720ns (79.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X109Y85        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141     1.858 f  binary_cnt_reg[0]/Q
                         net (fo=25, routed)          0.285     2.143    binary_cnt_reg[0]
    SLICE_X112Y85        LUT5 (Prop_lut5_I0_O)        0.045     2.188 f  ssd_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.436     2.624    ssd_reg[2]_LDC_i_2_n_0
    SLICE_X112Y84        LDCE                                         f  ssd_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.541ns (77.990%)  route 0.435ns (22.010%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.632     1.718    sys_clk_IBUF_BUFG
    SLICE_X111Y84        FDCE                                         r  ssd_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  ssd_reg[2]_C/Q
                         net (fo=1, routed)           0.102     1.961    ssd_reg[2]_C_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I2_O)        0.045     2.006 r  ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.339    ssd_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         1.355     3.694 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.694    ssd[2]
    W14                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.508ns (76.339%)  route 0.467ns (23.661%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.634     1.720    sys_clk_IBUF_BUFG
    SLICE_X113Y88        FDCE                                         r  ssd_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  ssd_reg[3]_C/Q
                         net (fo=1, routed)           0.087     1.948    ssd_reg[3]_C_n_0
    SLICE_X112Y88        LUT3 (Prop_lut3_I2_O)        0.045     1.993 r  ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.380     2.373    ssd_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         1.322     3.695 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.695    ssd[3]
    Y17                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.529ns (75.589%)  route 0.494ns (24.411%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.632     1.718    sys_clk_IBUF_BUFG
    SLICE_X111Y85        FDPE                                         r  ssd_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDPE (Prop_fdpe_C_Q)         0.141     1.859 r  ssd_reg[1]_P/Q
                         net (fo=1, routed)           0.098     1.957    ssd_reg[1]_P_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.045     2.002 r  ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.398    ssd_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     3.741 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.741    ssd[1]
    Y14                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.183ns  (logic 1.666ns (26.948%)  route 4.517ns (73.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.538     5.081    rst_n_IBUF
    SLICE_X109Y87        LUT1 (Prop_lut1_I0_O)        0.124     5.205 f  timer_cnt[31]_i_2/O
                         net (fo=36, routed)          0.978     6.183    timer_cnt[31]_i_2_n_0
    SLICE_X110Y82        FDCE                                         f  timer_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.678     5.442    sys_clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  timer_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.183ns  (logic 1.666ns (26.948%)  route 4.517ns (73.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.538     5.081    rst_n_IBUF
    SLICE_X109Y87        LUT1 (Prop_lut1_I0_O)        0.124     5.205 f  timer_cnt[31]_i_2/O
                         net (fo=36, routed)          0.978     6.183    timer_cnt[31]_i_2_n_0
    SLICE_X110Y82        FDCE                                         f  timer_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.678     5.442    sys_clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  timer_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.183ns  (logic 1.666ns (26.948%)  route 4.517ns (73.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.538     5.081    rst_n_IBUF
    SLICE_X109Y87        LUT1 (Prop_lut1_I0_O)        0.124     5.205 f  timer_cnt[31]_i_2/O
                         net (fo=36, routed)          0.978     6.183    timer_cnt[31]_i_2_n_0
    SLICE_X110Y82        FDCE                                         f  timer_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.678     5.442    sys_clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  timer_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.183ns  (logic 1.666ns (26.948%)  route 4.517ns (73.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.538     5.081    rst_n_IBUF
    SLICE_X109Y87        LUT1 (Prop_lut1_I0_O)        0.124     5.205 f  timer_cnt[31]_i_2/O
                         net (fo=36, routed)          0.978     6.183    timer_cnt[31]_i_2_n_0
    SLICE_X110Y82        FDCE                                         f  timer_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.678     5.442    sys_clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  timer_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.183ns  (logic 1.666ns (26.948%)  route 4.517ns (73.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.538     5.081    rst_n_IBUF
    SLICE_X109Y87        LUT1 (Prop_lut1_I0_O)        0.124     5.205 f  timer_cnt[31]_i_2/O
                         net (fo=36, routed)          0.978     6.183    timer_cnt[31]_i_2_n_0
    SLICE_X110Y82        FDCE                                         f  timer_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.678     5.442    sys_clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  timer_cnt_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.183ns  (logic 1.666ns (26.948%)  route 4.517ns (73.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.538     5.081    rst_n_IBUF
    SLICE_X109Y87        LUT1 (Prop_lut1_I0_O)        0.124     5.205 f  timer_cnt[31]_i_2/O
                         net (fo=36, routed)          0.978     6.183    timer_cnt[31]_i_2_n_0
    SLICE_X110Y82        FDCE                                         f  timer_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.678     5.442    sys_clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  timer_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 1.666ns (27.577%)  route 4.376ns (72.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.538     5.081    rst_n_IBUF
    SLICE_X109Y87        LUT1 (Prop_lut1_I0_O)        0.124     5.205 f  timer_cnt[31]_i_2/O
                         net (fo=36, routed)          0.838     6.042    timer_cnt[31]_i_2_n_0
    SLICE_X110Y83        FDCE                                         f  timer_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.679     5.443    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  timer_cnt_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 1.666ns (27.577%)  route 4.376ns (72.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.538     5.081    rst_n_IBUF
    SLICE_X109Y87        LUT1 (Prop_lut1_I0_O)        0.124     5.205 f  timer_cnt[31]_i_2/O
                         net (fo=36, routed)          0.838     6.042    timer_cnt[31]_i_2_n_0
    SLICE_X110Y83        FDCE                                         f  timer_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.679     5.443    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  timer_cnt_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 1.666ns (27.577%)  route 4.376ns (72.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.538     5.081    rst_n_IBUF
    SLICE_X109Y87        LUT1 (Prop_lut1_I0_O)        0.124     5.205 f  timer_cnt[31]_i_2/O
                         net (fo=36, routed)          0.838     6.042    timer_cnt[31]_i_2_n_0
    SLICE_X110Y83        FDCE                                         f  timer_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.679     5.443    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  timer_cnt_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 1.666ns (27.577%)  route 4.376ns (72.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          3.538     5.081    rst_n_IBUF
    SLICE_X109Y87        LUT1 (Prop_lut1_I0_O)        0.124     5.205 f  timer_cnt[31]_i_2/O
                         net (fo=36, routed)          0.838     6.042    timer_cnt[31]_i_2_n_0
    SLICE_X110Y83        FDCE                                         f  timer_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.679     5.443    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  timer_cnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.354ns (22.371%)  route 1.230ns (77.629%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.101     1.411    rst_n_IBUF
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.045     1.456 f  ssd_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.129     1.585    ssd_reg[1]_LDC_i_2_n_0
    SLICE_X112Y85        FDCE                                         f  ssd_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  ssd_reg[1]_C/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.354ns (21.308%)  route 1.309ns (78.692%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.123     1.433    rst_n_IBUF
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.045     1.478 f  ssd_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.186     1.664    ssd_reg[3]_LDC_i_2_n_0
    SLICE_X113Y88        FDCE                                         f  ssd_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.906     2.248    sys_clk_IBUF_BUFG
    SLICE_X113Y88        FDCE                                         r  ssd_reg[3]_C/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.702ns  (logic 0.358ns (21.063%)  route 1.343ns (78.937%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.101     1.411    rst_n_IBUF
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.049     1.460 f  ssd_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.242     1.702    ssd_reg[5]_LDC_i_1_n_0
    SLICE_X113Y83        FDPE                                         f  ssd_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X113Y83        FDPE                                         r  ssd_reg[5]_P/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.351ns (19.587%)  route 1.443ns (80.413%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.255     1.565    rst_n_IBUF
    SLICE_X110Y85        LUT5 (Prop_lut5_I0_O)        0.042     1.607 f  ssd_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.188     1.794    ssd_reg[4]_LDC_i_1_n_0
    SLICE_X107Y85        FDPE                                         f  ssd_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X107Y85        FDPE                                         r  ssd_reg[4]_P/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.354ns (19.714%)  route 1.444ns (80.286%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.255     1.565    rst_n_IBUF
    SLICE_X110Y85        LUT5 (Prop_lut5_I4_O)        0.045     1.610 f  ssd_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.188     1.798    ssd_reg[4]_LDC_i_2_n_0
    SLICE_X108Y84        FDCE                                         f  ssd_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.899     2.241    sys_clk_IBUF_BUFG
    SLICE_X108Y84        FDCE                                         r  ssd_reg[4]_C/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[5]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.354ns (19.713%)  route 1.444ns (80.287%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.255     1.565    rst_n_IBUF
    SLICE_X112Y86        LUT5 (Prop_lut5_I4_O)        0.045     1.610 f  ssd_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.189     1.798    ssd_reg[5]_LDC_i_2_n_0
    SLICE_X113Y84        FDCE                                         f  ssd_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.902     2.244    sys_clk_IBUF_BUFG
    SLICE_X113Y84        FDCE                                         r  ssd_reg[5]_C/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.353ns (19.181%)  route 1.489ns (80.819%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.241     1.551    rst_n_IBUF
    SLICE_X112Y85        LUT5 (Prop_lut5_I4_O)        0.044     1.595 f  ssd_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.248     1.843    ssd_reg[2]_LDC_i_1_n_0
    SLICE_X109Y84        FDPE                                         f  ssd_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.899     2.241    sys_clk_IBUF_BUFG
    SLICE_X109Y84        FDPE                                         r  ssd_reg[2]_P/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.889ns  (logic 0.360ns (19.084%)  route 1.528ns (80.916%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.123     1.433    rst_n_IBUF
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.051     1.484 f  ssd_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.405     1.889    ssd_reg[1]_LDC_i_1_n_0
    SLICE_X111Y85        FDPE                                         f  ssd_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X111Y85        FDPE                                         r  ssd_reg[1]_P/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.354ns (18.384%)  route 1.574ns (81.616%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.390     1.700    rst_n_IBUF
    SLICE_X112Y86        LUT5 (Prop_lut5_I4_O)        0.045     1.745 f  ssd_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.184     1.928    ssd_reg[0]_LDC_i_2_n_0
    SLICE_X111Y86        FDCE                                         f  ssd_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X111Y86        FDCE                                         r  ssd_reg[0]_C/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.935ns  (logic 0.354ns (18.320%)  route 1.580ns (81.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=15, routed)          1.437     1.747    rst_n_IBUF
    SLICE_X109Y87        LUT1 (Prop_lut1_I0_O)        0.045     1.792 f  timer_cnt[31]_i_2/O
                         net (fo=36, routed)          0.143     1.935    timer_cnt[31]_i_2_n_0
    SLICE_X109Y87        FDCE                                         f  timer_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X109Y87        FDCE                                         r  timer_cnt_reg[22]/C





