Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: LAB2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LAB2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LAB2"
Output Format                      : NGC
Target Device                      : xc3s400a-4-ft256

---- Source Options
Top Module Name                    : LAB2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
loop_iteration_limit               : 2048

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/uadder32.vhd" in Library work.
Architecture behavioral of Entity uadder32 is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/adder32.vhd" in Library work.
Architecture behavioral of Entity adder32 is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/addsub32.vhd" in Library work.
Architecture behavioral of Entity addsub32 is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/uaddsub32.vhd" in Library work.
Architecture behavioral of Entity uaddsub32 is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/mul32.vhd" in Library work.
Architecture behavioral of Entity mul32 is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/div32.vhd" in Library work.
Architecture behavioral of Entity div32 is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/utils.vhd" in Library work.
Architecture utils of Entity utils is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/rom.vhd" in Library work.
Architecture behavioral of Entity rom is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/decode.vhd" in Library work.
Architecture behavioral of Entity decode is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/cpu.vhd" in Library work.
Architecture behavioral of Entity cpu is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/LAB2.vhd" in Library work.
Architecture structural of Entity lab2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LAB2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rom> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decode> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addsub32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uaddsub32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mul32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <div32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <adder32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uadder32> in library <work> (architecture <behavioral>).

INFO:Xst:2555 - '-hierarchy_separator' switch is being deprecated in a future release.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LAB2> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/LAB2.vhd" line 116: Unconnected output port 'UART_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/LAB2.vhd" line 116: Unconnected output port 'GPI1_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/LAB2.vhd" line 116: Unconnected output port 'GPI2_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/LAB2.vhd" line 116: Unconnected output port 'GPI3_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/LAB2.vhd" line 116: Unconnected output port 'GPI4_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/LAB2.vhd" line 116: Unconnected output port 'INTC_IRQ' of component 'mcs'.
WARNING:Xst:2211 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/LAB2.vhd" line 116: Instantiating black box module <mcs>.
Entity <LAB2> analyzed. Unit <LAB2> generated.

Analyzing Entity <cpu> in library <work> (Architecture <behavioral>).
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <rom> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/rom.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/rom.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/rom.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/rom.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <rom> analyzed. Unit <rom> generated.

Analyzing Entity <decode> in library <work> (Architecture <behavioral>).
WARNING:Xst:795 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/decode.vhd" line 95: Size of operands are different : result is <false>.
WARNING:Xst:795 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/decode.vhd" line 95: Size of operands are different : result is <false>.
WARNING:Xst:795 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/decode.vhd" line 95: Size of operands are different : result is <false>.
Entity <decode> analyzed. Unit <decode> generated.

Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <addsub32> in library <work> (Architecture <behavioral>).
Entity <addsub32> analyzed. Unit <addsub32> generated.

Analyzing Entity <adder32> in library <work> (Architecture <behavioral>).
Entity <adder32> analyzed. Unit <adder32> generated.

Analyzing Entity <uaddsub32> in library <work> (Architecture <behavioral>).
Entity <uaddsub32> analyzed. Unit <uaddsub32> generated.

Analyzing Entity <uadder32> in library <work> (Architecture <behavioral>).
Entity <uadder32> analyzed. Unit <uadder32> generated.

Analyzing Entity <mul32> in library <work> (Architecture <behavioral>).
Entity <mul32> analyzed. Unit <mul32> generated.

Analyzing Entity <div32> in library <work> (Architecture <behavioral>).
Entity <div32> analyzed. Unit <div32> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rom>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/rom.vhd".
WARNING:Xst:647 - Input <ADDR<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <rom_data> is used but never assigned. Tied to default value.
    Found 256x8-bit ROM for signal <DATA$varindex0000> created at line 58.
    Found 256x8-bit ROM for signal <DATA$varindex0001> created at line 58.
    Found 256x8-bit ROM for signal <DATA$varindex0002> created at line 58.
    Found 256x8-bit ROM for signal <DATA$varindex0003> created at line 58.
    Found 20-bit adder for signal <rom_data$add0000> created at line 58.
    Found 20-bit adder for signal <rom_data$add0001> created at line 58.
    Found 20-bit adder for signal <rom_data$add0002> created at line 58.
    Summary:
	inferred   4 ROM(s).
	inferred   3 Adder/Subtractor(s).
Unit <rom> synthesized.


Synthesizing Unit <decode>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/decode.vhd".
    Found 32-bit register for signal <lreg>.
    Found 5-bit register for signal <lregAddr>.
    Found 32-bit register for signal <AluOP1>.
    Found 32-bit register for signal <AluOP2>.
    Found 6-bit register for signal <AluControl>.
    Found 5-bit register for signal <RegWBAddr>.
    Found 5-bit register for signal <ControlSignals>.
    Found 32-bit register for signal <registerOut>.
    Found 32-bit 32-to-1 multiplexer for signal <lreg$mux0000> created at line 76.
    Found 1024-bit register for signal <registerFile>.
    Found 32-bit 32-to-1 multiplexer for signal <registerFile$mux0001> created at line 91.
    Found 32-bit 32-to-1 multiplexer for signal <registerFile$mux0002> created at line 102.
    Found 32-bit 4-to-1 multiplexer for signal <registerOut$mux0003>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <registerFile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1173 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
Unit <decode> synthesized.


Synthesizing Unit <mul32>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/mul32.vhd".
WARNING:Xst:1780 - Signal <interResult2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <interResult1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32x32-bit multiplier for signal <combinedResult>.
    Found 64-bit adder for signal <convertedResult>.
    Found 32-bit 4-to-1 multiplexer for signal <newOperand1>.
    Found 32-bit adder for signal <newOperand1$addsub0000> created at line 49.
    Found 32-bit 4-to-1 multiplexer for signal <newOperand2>.
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 53.
    Found 1-bit xor2 for signal <result1$xor0000> created at line 61.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  64 Multiplexer(s).
Unit <mul32> synthesized.


Synthesizing Unit <div32>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/div32.vhd".
    Found 1-bit register for signal <exception>.
    Found 32-bit register for signal <quotient>.
    Found 32-bit register for signal <remainder>.
    Found 1-bit register for signal <cIsSigned>.
    Found 32-bit register for signal <cOperand1>.
    Found 32-bit adder for signal <cOperand1$addsub0000> created at line 74.
    Found 32-bit 4-to-1 multiplexer for signal <cOperand1$mux0001> created at line 66.
    Found 1-bit 32-to-1 multiplexer for signal <cOperand1$mux0002> created at line 87.
    Found 32-bit register for signal <cOperand2>.
    Found 32-bit adder for signal <cOperand2$addsub0000> created at line 80.
    Found 32-bit 4-to-1 multiplexer for signal <cOperand2$mux0001> created at line 66.
    Found 32-bit register for signal <counter>.
    Found 32-bit subtractor for signal <counter$addsub0000> created at line 108.
    Found 32-bit comparator less for signal <counter$cmp_lt0000> created at line 96.
    Found 1-bit register for signal <isDone>.
    Found 32-bit adder for signal <quotient$addsub0000> created at line 101.
    Found 32-bit 4-to-1 multiplexer for signal <quotient$mux0001>.
    Found 1-bit xor2 for signal <quotient$xor0000> created at line 100.
    Found 32-bit comparator greatequal for signal <remainder$cmp_ge0000> created at line 96.
    Found 32-bit register for signal <tquotient>.
    Found 32-bit comparator greatequal for signal <tquotient_13$cmp_ge0000> created at line 89.
    Found 32-bit comparator greatequal for signal <tquotient_13$cmp_ge0001> created at line 89.
    Found 32-bit comparator greatequal for signal <tquotient_13$cmp_ge0002> created at line 89.
    Found 32-bit comparator greatequal for signal <tquotient_13$cmp_ge0003> created at line 89.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0000> created at line 58.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0001> created at line 58.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0002> created at line 58.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0003> created at line 58.
    Found 1-bit xor2 for signal <tquotient_13$xor0000> created at line 58.
    Found 32-bit comparator equal for signal <tquotient_3$cmp_eq0000> created at line 58.
    Found 32-bit comparator equal for signal <tquotient_3$cmp_eq0001> created at line 58.
    Found 32-bit comparator less for signal <tquotient_3$cmp_lt0000> created at line 89.
    Found 32-bit comparator less for signal <tquotient_3$cmp_lt0001> created at line 89.
    Found 32-bit comparator less for signal <tquotient_3$cmp_lt0002> created at line 89.
    Found 32-bit comparator less for signal <tquotient_3$cmp_lt0003> created at line 89.
    Found 32-bit register for signal <tremainder>.
    Found 1-bit xor2 for signal <tremainder$xor0000> created at line 58.
    Found 32-bit comparator equal for signal <tremainder_0$cmp_eq0000> created at line 58.
    Found 32-bit comparator equal for signal <tremainder_0$cmp_eq0003> created at line 58.
    Found 32-bit subtractor for signal <tremainder_31$sub0000> created at line 90.
    Found 32-bit subtractor for signal <tremainder_31$sub0001> created at line 90.
    Found 32-bit subtractor for signal <tremainder_31$sub0002> created at line 90.
    Found 32-bit subtractor for signal <tremainder_31$sub0003> created at line 90.
    Summary:
	inferred 227 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred  18 Comparator(s).
	inferred  97 Multiplexer(s).
Unit <div32> synthesized.


Synthesizing Unit <adder32>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/adder32.vhd".
WARNING:Xst:653 - Signal <maxNegative> is used but never assigned. This sourceless signal will be automatically connected to value 10000000000000000000000000000000.
WARNING:Xst:646 - Signal <complementedAdd<30:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <complementedAdd$addsub0000> created at line 46.
    Found 32-bit adder for signal <complementedAdd$addsub0001> created at line 46.
    Found 32-bit adder for signal <complementedAdd$addsub0002> created at line 46.
    Found 32-bit adder for signal <interResult>.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <adder32> synthesized.


Synthesizing Unit <uadder32>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/uadder32.vhd".
    Found 33-bit adder for signal <largeResult>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <uadder32> synthesized.


Synthesizing Unit <addsub32>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/addsub32.vhd".
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub32> synthesized.


Synthesizing Unit <uaddsub32>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/uaddsub32.vhd".
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <uaddsub32> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/alu.vhd".
    Found 32-bit register for signal <Debug>.
    Found 32-bit register for signal <Result1>.
    Found 32-bit register for signal <Result2>.
    Found 1-bit register for signal <divIsSigned>.
    Found 1-bit register for signal <isAdd>.
    Found 1-bit register for signal <mulIsSigned>.
    Found 32-bit comparator equal for signal <Result1$cmp_eq0068> created at line 196.
    Found 32-bit comparator not equal for signal <Result1$cmp_ne0000> created at line 203.
    Found 32-bit xor2 for signal <Result1$xor0000> created at line 175.
    Summary:
	inferred  99 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <alu> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/cpu.vhd".
WARNING:Xst:646 - Signal <tconcat> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <decode_lregAddr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <currentIns<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <alu_r2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <alu_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | currentState$not0000      (negative)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <currentIns>.
    Found 32-bit register for signal <decode_CurrentInstruction>.
    Found 1-bit register for signal <decode_RegWrite>.
    Found 5-bit register for signal <decode_WriteAddr>.
    Found 32-bit register for signal <decode_WriteData>.
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <pc$share0000>.
    Found 512-bit register for signal <RAM>.
    Found 6-bit adder for signal <RAM$add0000> created at line 274.
    Found 6-bit adder for signal <RAM$add0001> created at line 275.
    Found 6-bit adder for signal <RAM$add0002> created at line 276.
    Found 8-bit 64-to-1 multiplexer for signal <ram_data$mux0000> created at line 72.
    Found 8-bit 64-to-1 multiplexer for signal <ram_data$mux0001> created at line 72.
    Found 8-bit 64-to-1 multiplexer for signal <ram_data$mux0002> created at line 72.
    Found 8-bit 64-to-1 multiplexer for signal <ram_data$mux0003> created at line 72.
    Found 32-bit down counter for signal <waitCounter>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <RAM>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 646 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <cpu> synthesized.


Synthesizing Unit <LAB2>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/LAB2.vhd".
WARNING:Xst:653 - Signal <paddedRegAddr> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <Result2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <Operand2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Operand1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <LAB2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 256x8-bit ROM                                         : 4
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 25
 20-bit adder                                          : 3
 32-bit adder                                          : 12
 32-bit subtractor                                     : 5
 33-bit adder                                          : 1
 6-bit adder                                           : 3
 64-bit adder                                          : 1
# Counters                                             : 1
 32-bit down counter                                   : 1
# Registers                                            : 188
 1-bit register                                        : 71
 32-bit register                                       : 48
 5-bit register                                        : 4
 6-bit register                                        : 1
 8-bit register                                        : 64
# Comparators                                          : 20
 32-bit comparator equal                               : 5
 32-bit comparator greatequal                          : 5
 32-bit comparator less                                : 5
 32-bit comparator not equal                           : 5
# Multiplexers                                         : 14
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 6
 8-bit 64-to-1 multiplexer                             : 4
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cpu0/currentState/FSM> on signal <currentState[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00001
 001   | 00010
 010   | 01000
 011   | 10000
 100   | 00100
-------------------
Reading core <mcs.ngc>.
Loading core <mcs> for timing and area information for instance <mcs0>.
INFO:Xst:2261 - The FF/Latch <ControlSignals_1> in Unit <idecode> is equivalent to the following FF/Latch, which will be removed : <ControlSignals_4> 
WARNING:Xst:2677 - Node <currentIns_16> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_17> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_18> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_19> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_20> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_21> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_22> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_23> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_24> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_25> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_26> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_27> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_28> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_29> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_30> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_31> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2404 -  FFs/Latches <Debug<31:2>> (without init value) have a constant value of 0 in block <alu>.

Synthesizing (advanced) Unit <cpu>.
INFO:Xst:3044 - The ROM <irom_Mrom_DATA_varindex0003> will be implemented as a read-only BLOCK RAM, absorbing the register: <pc>.
INFO:Xst:3225 - The RAM <irom_Mrom_DATA_varindex0003> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <currentState_not0001> | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <rom_DATA>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <cpu> synthesized (advanced).
WARNING:Xst:2677 - Node <currentIns_16> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_17> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_18> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_19> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_20> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_21> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_22> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_23> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_24> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_25> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_26> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_27> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_28> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_29> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_30> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_31> of sequential type is unconnected in block <cpu>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port block RAM                       : 1
# ROMs                                                 : 3
 256x8-bit ROM                                         : 3
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 24
 31-bit subtractor                                     : 3
 32-bit adder                                          : 10
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
 6-bit adder                                           : 3
 64-bit adder                                          : 1
 8-bit adder                                           : 3
# Counters                                             : 1
 32-bit down counter                                   : 1
# Registers                                            : 2103
 Flip-Flops                                            : 2103
# Comparators                                          : 20
 32-bit comparator equal                               : 5
 32-bit comparator greatequal                          : 5
 32-bit comparator less                                : 5
 32-bit comparator not equal                           : 5
# Multiplexers                                         : 14
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 6
 8-bit 64-to-1 multiplexer                             : 4
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ControlSignals_1> in Unit <decode> is equivalent to the following FF/Latch, which will be removed : <ControlSignals_4> 
WARNING:Xst:1293 - FF/Latch <pc_0> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pc_1> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pc_8> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_9> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_10> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_11> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_12> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_13> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_14> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_15> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_16> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_17> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_18> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_19> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_20> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_21> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_22> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_23> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_24> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_25> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_26> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_27> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_28> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_29> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_30> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pc_31> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_6> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_7> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_8> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_9> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_10> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_11> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_12> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_13> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_14> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_15> of sequential type is unconnected in block <cpu>.
WARNING:Xst:1293 - FF/Latch <decode_CurrentInstruction_30> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <decode_CurrentInstruction_9> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decode_CurrentInstruction_25> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <decode_CurrentInstruction_8> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decode_CurrentInstruction_10> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decode_CurrentInstruction_15> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <LAB2> ...

Optimizing unit <decode> ...

Optimizing unit <mul32> ...

Optimizing unit <div32> ...
WARNING:Xst:1293 - FF/Latch <counter_0> has a constant value of 1 in block <div32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_1> has a constant value of 1 in block <div32>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <adder32> ...

Optimizing unit <alu> ...

Optimizing unit <cpu> ...
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_0> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_1> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_2> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_3> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_4> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_5> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_6> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_7> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_8> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_9> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_10> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_11> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_12> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_13> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_14> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_15> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_16> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_17> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_18> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_19> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_20> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_21> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_22> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_23> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_24> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_25> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_26> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_27> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_28> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_29> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_30> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Result2_31> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Debug_0> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Debug_1> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_mult_Mmult_combinedResult_submult_11> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_31> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_30> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_29> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_28> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_27> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_26> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_25> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_24> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_23> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_22> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_21> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_20> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_19> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_18> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_17> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_16> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_15> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_14> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_13> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_12> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_11> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_10> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_9> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_8> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_7> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_6> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_5> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_4> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_3> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_2> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_1> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_quotient_0> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_2> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_1> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_29> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_0> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_28> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_27> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_31> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_30> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_26> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_24> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_19> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_25> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_23> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_18> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_22> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_17> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_16> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_20> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_21> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_14> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_13> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_15> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_11> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_10> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_12> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_exception> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_9> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_8> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_6> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_7> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_5> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_4> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_tquotient_3> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_idecode_lregAddr_0> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_idecode_lregAddr_1> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_idecode_lregAddr_2> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_idecode_lregAddr_3> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_idecode_lregAddr_4> of sequential type is unconnected in block <LAB2>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LAB2, actual ratio is 154.
Optimizing block <LAB2> to meet ratio 100 (+ 5) of 3584 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <LAB2>, final ratio is 136.
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> in Unit <mcs0> is equivalent to the following 28 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/dlmb/POR_FF_I> in Unit <mcs0> is equivalent to the following FF/Latch : <U0/ilmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> in Unit <mcs0> is equivalent to the following 28 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/dlmb/POR_FF_I> in Unit <mcs0> is equivalent to the following FF/Latch : <U0/ilmb/POR_FF_I> 
FlipFlop cpu0_decode_CurrentInstruction_16 has been replicated 1 time(s)
FlipFlop cpu0_decode_WriteAddr_0 has been replicated 1 time(s)
FlipFlop cpu0_ialu_Result1_0 has been replicated 2 time(s)
FlipFlop cpu0_idecode_AluOP1_0 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_10 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_11 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_12 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_13 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_14 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_2 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_21 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_3 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_8 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2000
 Flip-Flops                                            : 2000

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LAB2.ngr
Top Level Output File Name         : LAB2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 13186
#      GND                         : 2
#      INV                         : 291
#      LUT1                        : 13
#      LUT2                        : 342
#      LUT2_D                      : 9
#      LUT2_L                      : 3
#      LUT3                        : 4861
#      LUT3_D                      : 8
#      LUT3_L                      : 9
#      LUT4                        : 3359
#      LUT4_D                      : 6
#      LUT4_L                      : 54
#      MULT_AND                    : 94
#      MUXCY                       : 715
#      MUXCY_L                     : 77
#      MUXF5                       : 1779
#      MUXF6                       : 581
#      MUXF7                       : 290
#      MUXF8                       : 129
#      VCC                         : 2
#      XORCY                       : 562
# FlipFlops/Latches                : 2591
#      FD                          : 92
#      FDE                         : 2040
#      FDR                         : 168
#      FDRE                        : 214
#      FDRS                        : 2
#      FDRSE                       : 12
#      FDS                         : 43
#      FDSE                        : 20
# RAMS                             : 158
#      RAM16X1D                    : 141
#      RAMB16BWE                   : 17
# Shift Registers                  : 50
#      SRL16                       : 1
#      SRL16E                      : 49
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 5
#      OBUF                        : 5
# MULTs                            : 3
#      MULT18X18SIO                : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400aft256-4 

 Number of Slices:                     4870  out of   3584   135% (*) 
 Number of Slice Flip Flops:           2591  out of   7168    36%  
 Number of 4 input LUTs:               9287  out of   7168   129% (*) 
    Number used as logic:              8955
    Number used as Shift registers:      50
    Number used as RAMs:                282
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    195     5%  
 Number of BRAMs:                        17  out of     20    85%  
 Number of MULT18X18SIOs:                 3  out of     20    15%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 2799  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 30.523ns (Maximum Frequency: 32.762MHz)
   Minimum input arrival time before clock: 1.548ns
   Maximum output required time after clock: 5.531ns
   Maximum combinational path delay: 5.816ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 30.523ns (frequency: 32.762MHz)
  Total number of paths / destination ports: 626519790570 / 7400
-------------------------------------------------------------------------
Delay:               30.523ns (Levels of Logic = 167)
  Source:            cpu0_idecode_AluOP1_1 (FF)
  Destination:       cpu0_ialu_div_tremainder_28 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: cpu0_idecode_AluOP1_1 to cpu0_ialu_div_tremainder_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.591   1.085  cpu0_idecode_AluOP1_1 (cpu0_idecode_AluOP1_1)
     INV:I->O              1   0.648   0.000  cpu0_ialu_div_Madd_cOperand1_not0000<1>1_INV_0 (cpu0_ialu_div_Madd_cOperand1_not0000<1>)
     MUXCY:S->O            1   0.632   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>)
     XORCY:CI->O           1   0.844   0.452  cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31> (cpu0_ialu_div_cOperand1_addsub0000<31>)
     LUT3:I2->O            2   0.648   0.000  cpu0_ialu_div_Mmux_cOperand1_mux0001501 (cpu0_ialu_div_Mmux_cOperand1_mux0002_6)
     MUXF5:I1->O           1   0.276   0.000  cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f5 (cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f5)
     MUXF6:I1->O           1   0.291   0.000  cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6 (cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6)
     MUXF7:I1->O           1   0.291   0.000  cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7 (cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7)
     MUXF8:I1->O           5   0.291   0.713  cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8 (cpu0_ialu_div_cOperand1_mux0002)
     LUT2:I1->O            1   0.643   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>)
     MUXCY:S->O            1   0.632   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>)
     MUXCY:CI->O          64   0.269   1.304  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31> (cpu0_ialu_div_tquotient_13_cmp_ge0003)
     LUT3:I2->O            3   0.648   0.531  cpu0_ialu_div_tremainder_0_mux00001 (cpu0_ialu_div_tremainder_0_mux0000)
     MUXCY:DI->O           1   0.787   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>)
     MUXCY:CI->O          92   0.269   1.313  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31> (cpu0_ialu_div_tquotient_13_cmp_ge0002)
     LUT3:I2->O            3   0.648   0.531  cpu0_ialu_div_tremainder_0_mux00011 (cpu0_ialu_div_tremainder_0_mux0001)
     MUXCY:DI->O           1   0.787   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>)
     MUXCY:CI->O          93   0.269   1.313  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31> (cpu0_ialu_div_tquotient_13_cmp_ge0001)
     LUT3:I2->O            2   0.648   0.447  cpu0_ialu_div_tremainder_0_mux00021 (cpu0_ialu_div_tremainder_0_mux0002)
     MUXCY:DI->O           1   0.787   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>)
     MUXCY:CI->O          63   0.269   1.275  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31> (cpu0_ialu_div_tquotient_13_cmp_ge0000)
     LUT4:I3->O            1   0.648   0.000  cpu0_ialu_div_tremainder_9_mux00041 (cpu0_ialu_div_tremainder_9_mux0004)
     FDE:D                     0.252          cpu0_ialu_div_tremainder_9
    ----------------------------------------
    Total                     30.523ns (21.558ns logic, 8.965ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.548ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       mcs0/U0/reset_vec_0 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to mcs0/U0/reset_vec_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.447  Reset_IBUF (D2_OBUF)
     begin scope: 'mcs0'
     FD:D                      0.252          U0/reset_vec_0
    ----------------------------------------
    Total                      1.548ns (1.101ns logic, 0.447ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 2)
  Source:            mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I4/gpo_io_i_2 (FF)
  Destination:       D3 (PAD)
  Source Clock:      Clk rising

  Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I4/gpo_io_i_2 to D3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  U0/iomodule_0/IOModule_Core_I1/GPO_I4/gpo_io_i_2 (GPO4<2>)
     end scope: 'mcs0'
     OBUF:I->O                 4.520          D3_OBUF (D3)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.816ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       D2 (PAD)

  Data Path: Reset to D2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.447  Reset_IBUF (D2_OBUF)
     OBUF:I->O                 4.520          D2_OBUF (D2)
    ----------------------------------------
    Total                      5.816ns (5.369ns logic, 0.447ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================


Total REAL time to Xst completion: 302.00 secs
Total CPU time to Xst completion: 301.83 secs
 
--> 

Total memory usage is 451668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  215 (   0 filtered)
Number of infos    :   16 (   0 filtered)

