

================================================================
== Vitis HLS Report for 'RNI_Pipeline_WEIGHTS_LOOP1'
================================================================
* Date:           Wed Jun 26 20:09:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.331 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   196607|  20.000 ns|  1.966 ms|    2|  196607|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP  |        0|   196605|         4|          3|          1|  0 ~ 65535|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    181|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|     183|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     183|    246|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_163_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln98_fu_149_p2   |         +|   0|  0|  71|          64|           1|
    |sub_ln100_fu_139_p2  |         -|   0|  0|  14|           9|           9|
    |icmp_ln98_fu_130_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 181|         154|          92|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |weight_index_3_fu_44         |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  65|         14|   69|        140|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |NEURONS_MEMBRANE_addr_reg_197  |   8|   0|    9|          1|
    |add_ln102_reg_220              |  16|   0|   16|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |icmp_ln98_reg_202              |   1|   0|    1|          0|
    |neuron_state_reg_211           |   1|   0|    1|          0|
    |weight_index_3_fu_44           |  64|   0|   64|          0|
    |weight_index_reg_191           |  64|   0|   64|          0|
    |zext_ln94_cast_reg_186         |   8|   0|   64|         56|
    |zext_ln98_1_cast_reg_181       |  15|   0|   64|         49|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 183|   0|  289|        106|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP1|  return value|
|zext_ln98                  |   in|   15|     ap_none|                   zext_ln98|        scalar|
|zext_ln94                  |   in|    8|     ap_none|                   zext_ln94|        scalar|
|zext_ln98_1                |   in|   15|     ap_none|                 zext_ln98_1|        scalar|
|trunc_ln3                  |   in|    9|     ap_none|                   trunc_ln3|        scalar|
|NEURONS_STATE_address0     |  out|    9|   ap_memory|               NEURONS_STATE|         array|
|NEURONS_STATE_ce0          |  out|    1|   ap_memory|               NEURONS_STATE|         array|
|NEURONS_STATE_q0           |   in|    1|   ap_memory|               NEURONS_STATE|         array|
|WEIGHTS_address0           |  out|   15|   ap_memory|                     WEIGHTS|         array|
|WEIGHTS_ce0                |  out|    1|   ap_memory|                     WEIGHTS|         array|
|WEIGHTS_q0                 |   in|    8|   ap_memory|                     WEIGHTS|         array|
|NEURONS_MEMBRANE_address0  |  out|    9|   ap_memory|            NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|            NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|            NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|   16|   ap_memory|            NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q0        |   in|   16|   ap_memory|            NEURONS_MEMBRANE|         array|
+---------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_index_3 = alloca i32 1"   --->   Operation 7 'alloca' 'weight_index_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %trunc_ln3"   --->   Operation 8 'read' 'trunc_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln98_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln98_1"   --->   Operation 9 'read' 'zext_ln98_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln94_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln94"   --->   Operation 10 'read' 'zext_ln94_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln98_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln98"   --->   Operation 11 'read' 'zext_ln98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln98_1_cast = zext i15 %zext_ln98_1_read"   --->   Operation 12 'zext' 'zext_ln98_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln94_cast = zext i8 %zext_ln94_read"   --->   Operation 13 'zext' 'zext_ln94_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln98_cast = zext i15 %zext_ln98_read"   --->   Operation 14 'zext' 'zext_ln98_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln98_cast, i64 %weight_index_3"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%weight_index = load i64 %weight_index_3" [src/RNI.cpp:100->src/RNI.cpp:46]   --->   Operation 17 'load' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln94_cast" [src/RNI.cpp:96->src/RNI.cpp:46]   --->   Operation 18 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.52ns)   --->   "%icmp_ln98 = icmp_slt  i64 %weight_index, i64 %zext_ln98_1_cast" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 20 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.end.i258.loopexit.exitStub, void %for.body31.i.split" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 21 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %weight_index" [src/RNI.cpp:100->src/RNI.cpp:46]   --->   Operation 22 'trunc' 'trunc_ln100' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%sub_ln100 = sub i9 %trunc_ln100, i9 %trunc_ln3_read" [src/RNI.cpp:100->src/RNI.cpp:46]   --->   Operation 23 'sub' 'sub_ln100' <Predicate = (icmp_ln98)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i9 %sub_ln100" [src/RNI.cpp:100->src/RNI.cpp:46]   --->   Operation 24 'zext' 'zext_ln100' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln100" [src/RNI.cpp:100->src/RNI.cpp:46]   --->   Operation 25 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.32ns)   --->   "%neuron_state = load i9 %NEURONS_STATE_addr" [src/RNI.cpp:100->src/RNI.cpp:46]   --->   Operation 26 'load' 'neuron_state' <Predicate = (icmp_ln98)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln98 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln98' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 28 'specloopname' 'specloopname_ln98' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%neuron_state = load i9 %NEURONS_STATE_addr" [src/RNI.cpp:100->src/RNI.cpp:46]   --->   Operation 29 'load' 'neuron_state' <Predicate = (icmp_ln98)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %neuron_state, void %for.inc.i256, void %if.then.i255" [src/RNI.cpp:101->src/RNI.cpp:46]   --->   Operation 30 'br' 'br_ln101' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index" [src/RNI.cpp:102->src/RNI.cpp:46]   --->   Operation 31 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln98 & neuron_state)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i15 %WEIGHTS_addr" [src/RNI.cpp:102->src/RNI.cpp:46]   --->   Operation 32 'load' 'WEIGHTS_load' <Predicate = (icmp_ln98 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 22528> <ROM>
ST_3 : Operation 33 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:102->src/RNI.cpp:46]   --->   Operation 33 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln98 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_3 : Operation 34 [1/1] (3.52ns)   --->   "%add_ln98 = add i64 %weight_index, i64 1" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 34 'add' 'add_ln98' <Predicate = (icmp_ln98)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln98 = store i64 %add_ln98, i64 %weight_index_3" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 35 'store' 'store_ln98' <Predicate = (icmp_ln98)> <Delay = 1.58>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.body31.i" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 36 'br' 'br_ln98' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.33>
ST_4 : Operation 37 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i15 %WEIGHTS_addr" [src/RNI.cpp:102->src/RNI.cpp:46]   --->   Operation 37 'load' 'WEIGHTS_load' <Predicate = (icmp_ln98 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 22528> <ROM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i8 %WEIGHTS_load" [src/RNI.cpp:102->src/RNI.cpp:46]   --->   Operation 38 'sext' 'sext_ln102' <Predicate = (icmp_ln98 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:102->src/RNI.cpp:46]   --->   Operation 39 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln98 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_4 : Operation 40 [1/1] (2.07ns)   --->   "%add_ln102 = add i16 %NEURONS_MEMBRANE_load, i16 %sext_ln102" [src/RNI.cpp:102->src/RNI.cpp:46]   --->   Operation 40 'add' 'add_ln102' <Predicate = (icmp_ln98 & neuron_state)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln102 = store i16 %add_ln102, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:102->src/RNI.cpp:46]   --->   Operation 41 'store' 'store_ln102' <Predicate = (neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc.i256" [src/RNI.cpp:102->src/RNI.cpp:46]   --->   Operation 42 'br' 'br_ln102' <Predicate = (neuron_state)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln98]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln94]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln98_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_index_3         (alloca           ) [ 011100]
trunc_ln3_read         (read             ) [ 001000]
zext_ln98_1_read       (read             ) [ 000000]
zext_ln94_read         (read             ) [ 000000]
zext_ln98_read         (read             ) [ 000000]
zext_ln98_1_cast       (zext             ) [ 001000]
zext_ln94_cast         (zext             ) [ 001000]
zext_ln98_cast         (zext             ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
weight_index           (load             ) [ 000100]
NEURONS_MEMBRANE_addr  (getelementptr    ) [ 011111]
specpipeline_ln0       (specpipeline     ) [ 000000]
icmp_ln98              (icmp             ) [ 011110]
br_ln98                (br               ) [ 000000]
trunc_ln100            (trunc            ) [ 000000]
sub_ln100              (sub              ) [ 000000]
zext_ln100             (zext             ) [ 000000]
NEURONS_STATE_addr     (getelementptr    ) [ 000100]
speclooptripcount_ln98 (speclooptripcount) [ 000000]
specloopname_ln98      (specloopname     ) [ 000000]
neuron_state           (load             ) [ 011111]
br_ln101               (br               ) [ 000000]
WEIGHTS_addr           (getelementptr    ) [ 010010]
add_ln98               (add              ) [ 000000]
store_ln98             (store            ) [ 000000]
br_ln98                (br               ) [ 000000]
WEIGHTS_load           (load             ) [ 000000]
sext_ln102             (sext             ) [ 000000]
NEURONS_MEMBRANE_load  (load             ) [ 000000]
add_ln102              (add              ) [ 001001]
store_ln102            (store            ) [ 000000]
br_ln102               (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln98">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln94">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln98_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="WEIGHTS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="weight_index_3_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_index_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="trunc_ln3_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="9" slack="0"/>
<pin id="50" dir="0" index="1" bw="9" slack="0"/>
<pin id="51" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln3_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="zext_ln98_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="15" slack="0"/>
<pin id="56" dir="0" index="1" bw="15" slack="0"/>
<pin id="57" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln98_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln94_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln94_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln98_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="15" slack="0"/>
<pin id="68" dir="0" index="1" bw="15" slack="0"/>
<pin id="69" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln98_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="1"/>
<pin id="76" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="NEURONS_STATE_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="9" slack="0"/>
<pin id="83" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_state/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="WEIGHTS_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="64" slack="1"/>
<pin id="96" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="15" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="1"/>
<pin id="107" dir="0" index="1" bw="16" slack="1"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/3 store_ln102/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln98_1_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="15" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln94_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln98_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="15" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="weight_index_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="1"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln98_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="1"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln100_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sub_ln100_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="9" slack="1"/>
<pin id="142" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln100/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln100_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln98_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln98_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="2"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sext_ln102_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln102_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="weight_index_3_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weight_index_3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="trunc_ln3_read_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="1"/>
<pin id="178" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3_read "/>
</bind>
</comp>

<comp id="181" class="1005" name="zext_ln98_1_cast_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98_1_cast "/>
</bind>
</comp>

<comp id="186" class="1005" name="zext_ln94_cast_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln94_cast "/>
</bind>
</comp>

<comp id="191" class="1005" name="weight_index_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="197" class="1005" name="NEURONS_MEMBRANE_addr_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="1"/>
<pin id="199" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln98_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="206" class="1005" name="NEURONS_STATE_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="1"/>
<pin id="208" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_addr "/>
</bind>
</comp>

<comp id="211" class="1005" name="neuron_state_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="neuron_state "/>
</bind>
</comp>

<comp id="215" class="1005" name="WEIGHTS_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="15" slack="1"/>
<pin id="217" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="add_ln102_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="1"/>
<pin id="222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln102 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="113"><net_src comp="54" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="60" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="66" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="127" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="149" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="99" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="105" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="44" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="179"><net_src comp="48" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="184"><net_src comp="110" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="189"><net_src comp="114" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="194"><net_src comp="127" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="200"><net_src comp="72" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="205"><net_src comp="130" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="79" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="214"><net_src comp="86" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="92" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="223"><net_src comp="163" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_STATE | {}
	Port: WEIGHTS | {}
	Port: NEURONS_MEMBRANE | {5 }
 - Input state : 
	Port: RNI_Pipeline_WEIGHTS_LOOP1 : zext_ln98 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP1 : zext_ln94 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP1 : zext_ln98_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP1 : trunc_ln3 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP1 : NEURONS_STATE | {2 3 }
	Port: RNI_Pipeline_WEIGHTS_LOOP1 : WEIGHTS | {3 4 }
	Port: RNI_Pipeline_WEIGHTS_LOOP1 : NEURONS_MEMBRANE | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln98 : 1
		br_ln98 : 2
		trunc_ln100 : 1
		sub_ln100 : 2
		zext_ln100 : 3
		NEURONS_STATE_addr : 4
		neuron_state : 5
	State 3
		br_ln101 : 1
		WEIGHTS_load : 1
		store_ln98 : 1
	State 4
		sext_ln102 : 1
		add_ln102 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln98_fu_149       |    0    |    71   |
|          |       add_ln102_fu_163      |    0    |    23   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln98_fu_130      |    0    |    71   |
|----------|-----------------------------|---------|---------|
|    sub   |       sub_ln100_fu_139      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |  trunc_ln3_read_read_fu_48  |    0    |    0    |
|   read   | zext_ln98_1_read_read_fu_54 |    0    |    0    |
|          |  zext_ln94_read_read_fu_60  |    0    |    0    |
|          |  zext_ln98_read_read_fu_66  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   zext_ln98_1_cast_fu_110   |    0    |    0    |
|   zext   |    zext_ln94_cast_fu_114    |    0    |    0    |
|          |    zext_ln98_cast_fu_118    |    0    |    0    |
|          |      zext_ln100_fu_144      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln100_fu_135     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln102_fu_159      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   179   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|NEURONS_MEMBRANE_addr_reg_197|    9   |
|  NEURONS_STATE_addr_reg_206 |    9   |
|     WEIGHTS_addr_reg_215    |   15   |
|      add_ln102_reg_220      |   16   |
|      icmp_ln98_reg_202      |    1   |
|     neuron_state_reg_211    |    1   |
|    trunc_ln3_read_reg_176   |    9   |
|    weight_index_3_reg_169   |   64   |
|     weight_index_reg_191    |   64   |
|    zext_ln94_cast_reg_186   |   64   |
|   zext_ln98_1_cast_reg_181  |   64   |
+-----------------------------+--------+
|            Total            |   316  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_86 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_99 |  p0  |   2  |  15  |   30   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   179  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   316  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   316  |   197  |
+-----------+--------+--------+--------+
