1. The chip can be disabled or cut off from an external connection using ______
a) Chip select
b) LOCK
c) ACPT
d) RESET
a
2. To organise large memory chips we make use of ______
a) Integrated chips
b) Upgraded hardware
c) Memory modules
d) None of the mentioned
c
3. The less space consideration as lead to the development of ________ (for large memories).
a) SIMM’s
b) DIMS’s
c) SRAM’s
d) Both SIMM’s and DIMS’s
d
4. The SRAM’s are basically used as ______
a) Registers
b) Caches
c) TLB
d) Buffer
b
5. The higher order bits of the address are used to _____
a) Specify the row address
b) Specify the column address
c) Input the CS
d) None of the mentioned
a
6. The address lines multiplexing is done using ______
a) MMU
b) Memory controller unit
c) Page table
d) Overlay generator
b
7. The controller multiplexes the addresses after getting the _____ signal.
a) INTR
b) ACK
c) RESET
d) Request
d
8. The RAS and CAS signals are provided by the ______
a) Mode register
b) CS
c) Memory controller
d) None of the mentioned
c
9. Consider a memory organised into 8K rows, and that it takes 4 cycles to complete a read operation. Then the refresh overhead of the chip is ______
a) 0.0021
b) 0.0038
c) 0.0064
d) 0.0128
b
10. When DRAM’s are used to build a complex large memory, then the controller only provides the refresh counter.
a) True
b) False
a
Sanfoundry Global Education & Learning Series – Computer Organisation and Architecture.
To practice all areas of Computer Organisation and Architecture, Here is a complete set of 1000+ Multiple Choice Questions and Answers on Computer Organisation and Architecture
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - Computer Organization Questions and Answers – Synchronous DRAM» Next - Computer Organization Questions and Answers – RamBus Memory 
